Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Feb 11 16:53:45 2026
| Host         : design-lab running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga
| Device       : 7vx690t-ffg1761
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks             1           
TIMING-7   Critical Warning  No common node between related clocks                      1           
LUTAR-1    Warning           LUT drives async reset alert                               9           
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  4           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                 6           
SYNTH-16   Warning           Address collision                                          1           
TIMING-16  Warning           Large setup violation                                      377         
TIMING-18  Warning           Missing input or output delay                              4           
XDCH-2     Warning           Same min and max delay values on IO port                   42          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -38.068    -7201.694                    949                30973        0.055        0.000                      0                30856        0.661        0.000                       0                 14364  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                              ------------         ----------      --------------
clk_200mhz                                                                                                                         {0.000 2.500}        5.000           200.000         
  clk_125mhz_mmcm_out                                                                                                              {0.000 4.000}        8.000           125.000         
  mmcm_clkfb                                                                                                                       {0.000 2.500}        5.000           200.000         
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {0.000 1.551}        3.103           322.269         
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {0.000 1.551}        3.103           322.269         
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK                              {0.000 1.551}        3.103           322.269         
sfp_mgt_refclk_p                                                                                                                   {0.000 3.200}        6.400           156.250         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200mhz                                                                                                                                                                                                                                                                           1.100        0.000                       0                     1  
  clk_125mhz_mmcm_out                                                                                                                   -0.065       -0.119                      2                  473        0.084        0.000                      0                  473        2.286        0.000                       0                   231  
  mmcm_clkfb                                                                                                                                                                                                                                                                         4.063        0.000                       0                     2  
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK        0.245        0.000                      0                 3683        0.060        0.000                      0                 3683        0.661        0.000                       0                  1418  
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        0.737        0.000                      0                 1331        0.101        0.000                      0                 1331        0.661        0.000                       0                   775  
sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.442        0.000                      0                 1487        0.106        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.244        0.000                      0                 1487        0.106        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    0.174        0.000                      0                 1487        0.087        0.000                      0                 1487        0.661        0.000                       0                   772  
sfp_mgt_refclk_p                                                                                                                       -38.068    -6190.208                    752                20875        0.055        0.000                      0                20821        2.526        0.000                       0                  9621  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                                                         To Clock                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                         --------                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sfp_mgt_refclk_p                                                                                                                   clk_125mhz_mmcm_out                                                                                                                     -7.540     -642.528                    112                  112        1.450        0.000                      0                  112  
sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK        2.327        0.000                      0                   12                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        5.747        0.000                      0                   20                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.447        0.000                      0                    2                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.485        0.000                      0                    2                                                                        
sfp_mgt_refclk_p                                                                                                                   sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                                    2.272        0.000                      0                    2                                                                        
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_mgt_refclk_p                                                                                                                         2.452        0.000                      0                    5                                                                        
sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_mgt_refclk_p                                                                                                                         2.528        0.000                      0                   20                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                         From Clock                                                                                                                         To Clock                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                         ----------                                                                                                                         --------                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                  sfp_mgt_refclk_p                                                                                                                   clk_125mhz_mmcm_out                                                                                                                     -5.237     -368.838                     83                   83        1.397        0.000                      0                   83  
**async_default**                                                                                                                  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK        2.305        0.000                      0                    1        0.315        0.000                      0                    1  
**async_default**                                                                                                                  sfp_mgt_refclk_p                                                                                                                   sfp_mgt_refclk_p                                                                                                                         3.124        0.000                      0                    1        1.856        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                         From Clock                                                                                                                         To Clock                                                                                                                         
----------                                                                                                                         ----------                                                                                                                         --------                                                                                                                         
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                                                                                                                                                   
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                                                                                                                                                      
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                clk_125mhz_mmcm_out                                                                                                                
(none)                                                                                                                                                                                                                                                                sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  
(none)                                                                                                                                                                                                                                                                sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  
(none)                                                                                                                                                                                                                                                                sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              
(none)                                                                                                                                                                                                                                                                sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             clk_125mhz_mmcm_out                                                                                                                sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK                              sfp_mgt_refclk_p                                                                                                                   
(none)                                                                                                                             sfp_mgt_refclk_p                                                                                                                   sfp_mgt_refclk_p                                                                                                                   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            mmcm_clkfb                          
(none)            sfp_mgt_refclk_p                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200mhz
  To Clock:  clk_200mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200mhz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_200mhz_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Setup :            2  Failing Endpoints,  Worst Slack       -0.065ns,  Total Violation       -0.119ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.065ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        8.009ns  (logic 0.405ns (5.057%)  route 7.604ns (94.943%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.278ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.268     5.278    clk_125mhz_int
    SLICE_X121Y329       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y329       FDCE (Prop_fdce_C_Q)         0.198     5.476 f  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.604     9.080    blink_cnt[20]
    SLICE_X170Y495       LUT5 (Prop_lut5_I1_O)        0.121     9.201 r  blink_cnt[23]_i_4/O
                         net (fo=1, routed)           0.327     9.529    blink_cnt[23]_i_4_n_0
    SLICE_X170Y496       LUT6 (Prop_lut6_I2_O)        0.043     9.572 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          3.673    13.245    blink_cnt[23]_i_3_n_0
    SLICE_X113Y358       LUT2 (Prop_lut2_I1_O)        0.043    13.288 r  blink_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    13.288    p_0_in__0[8]
    SLICE_X113Y358       FDCE                                         r  blink_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.158    12.828    clk_125mhz_int
    SLICE_X113Y358       FDCE                                         r  blink_cnt_reg[8]/C
                         clock pessimism              0.426    13.254    
                         clock uncertainty           -0.064    13.190    
    SLICE_X113Y358       FDCE (Setup_fdce_C_D)        0.032    13.222    blink_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         13.222    
                         arrival time                         -13.288    
  -------------------------------------------------------------------
                         slack                                 -0.065    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        8.017ns  (logic 0.413ns (5.151%)  route 7.604ns (94.849%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 12.828 - 8.000 ) 
    Source Clock Delay      (SCD):    5.278ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.268     5.278    clk_125mhz_int
    SLICE_X121Y329       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y329       FDCE (Prop_fdce_C_Q)         0.198     5.476 f  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.604     9.080    blink_cnt[20]
    SLICE_X170Y495       LUT5 (Prop_lut5_I1_O)        0.121     9.201 r  blink_cnt[23]_i_4/O
                         net (fo=1, routed)           0.327     9.529    blink_cnt[23]_i_4_n_0
    SLICE_X170Y496       LUT6 (Prop_lut6_I2_O)        0.043     9.572 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          3.673    13.245    blink_cnt[23]_i_3_n_0
    SLICE_X113Y358       LUT2 (Prop_lut2_I1_O)        0.051    13.296 r  blink_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    13.296    p_0_in__0[9]
    SLICE_X113Y358       FDCE                                         r  blink_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.158    12.828    clk_125mhz_int
    SLICE_X113Y358       FDCE                                         r  blink_cnt_reg[9]/C
                         clock pessimism              0.426    13.254    
                         clock uncertainty           -0.064    13.190    
    SLICE_X113Y358       FDCE (Setup_fdce_C_D)        0.052    13.242    blink_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         13.242    
                         arrival time                         -13.296    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 blink_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.899ns  (logic 0.875ns (11.077%)  route 7.024ns (88.923%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 12.741 - 8.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.270     5.280    clk_125mhz_int
    SLICE_X121Y331       FDCE                                         r  blink_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y331       FDCE (Prop_fdce_C_Q)         0.198     5.478 r  blink_cnt_reg[3]/Q
                         net (fo=2, routed)           3.427     8.906    blink_cnt[3]
    SLICE_X171Y493       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.307     9.213 r  blink_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.213    blink_cnt_reg[4]_i_2_n_0
    SLICE_X171Y494       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.262 r  blink_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.262    blink_cnt_reg[8]_i_2_n_0
    SLICE_X171Y495       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.311 r  blink_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.311    blink_cnt_reg[12]_i_2_n_0
    SLICE_X171Y496       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     9.464 r  blink_cnt_reg[16]_i_2/O[1]
                         net (fo=1, routed)           3.597    13.061    blink_cnt0[14]
    SLICE_X115Y329       LUT2 (Prop_lut2_I0_O)        0.119    13.180 r  blink_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000    13.180    p_0_in__0[14]
    SLICE_X115Y329       FDCE                                         r  blink_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.071    12.741    clk_125mhz_int
    SLICE_X115Y329       FDCE                                         r  blink_cnt_reg[14]/C
                         clock pessimism              0.491    13.232    
                         clock uncertainty           -0.064    13.168    
    SLICE_X115Y329       FDCE (Setup_fdce_C_D)        0.032    13.200    blink_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.200    
                         arrival time                         -13.180    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 blink_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.950ns  (logic 0.801ns (10.076%)  route 7.149ns (89.924%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 12.741 - 8.000 ) 
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.266     5.276    clk_125mhz_int
    SLICE_X115Y329       FDCE                                         r  blink_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y329       FDCE (Prop_fdce_C_Q)         0.198     5.474 r  blink_cnt_reg[17]/Q
                         net (fo=2, routed)           3.590     9.064    blink_cnt[17]
    SLICE_X171Y497       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.372     9.436 r  blink_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.436    blink_cnt_reg[20]_i_2_n_0
    SLICE_X171Y498       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.540 r  blink_cnt_reg[23]_i_2/O[0]
                         net (fo=1, routed)           3.559    13.099    blink_cnt0[21]
    SLICE_X118Y327       LUT2 (Prop_lut2_I0_O)        0.127    13.226 r  blink_cnt[21]_i_1/O
                         net (fo=1, routed)           0.000    13.226    p_0_in__0[21]
    SLICE_X118Y327       FDCE                                         r  blink_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.071    12.741    clk_125mhz_int
    SLICE_X118Y327       FDCE                                         r  blink_cnt_reg[21]/C
                         clock pessimism              0.491    13.232    
                         clock uncertainty           -0.064    13.168    
    SLICE_X118Y327       FDCE (Setup_fdce_C_D)        0.081    13.249    blink_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.249    
                         arrival time                         -13.226    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 blink_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.900ns  (logic 0.828ns (10.482%)  route 7.072ns (89.519%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 12.743 - 8.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.270     5.280    clk_125mhz_int
    SLICE_X121Y331       FDCE                                         r  blink_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y331       FDCE (Prop_fdce_C_Q)         0.198     5.478 r  blink_cnt_reg[3]/Q
                         net (fo=2, routed)           3.427     8.906    blink_cnt[3]
    SLICE_X171Y493       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.307     9.213 r  blink_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.213    blink_cnt_reg[4]_i_2_n_0
    SLICE_X171Y494       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.262 r  blink_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.262    blink_cnt_reg[8]_i_2_n_0
    SLICE_X171Y495       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     9.407 r  blink_cnt_reg[12]_i_2/O[3]
                         net (fo=1, routed)           3.644    13.051    blink_cnt0[12]
    SLICE_X107Y340       LUT2 (Prop_lut2_I0_O)        0.129    13.180 r  blink_cnt[12]_i_1/O
                         net (fo=1, routed)           0.000    13.180    p_0_in__0[12]
    SLICE_X107Y340       FDCE                                         r  blink_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.073    12.743    clk_125mhz_int
    SLICE_X107Y340       FDCE                                         r  blink_cnt_reg[12]/C
                         clock pessimism              0.491    13.234    
                         clock uncertainty           -0.064    13.170    
    SLICE_X107Y340       FDCE (Setup_fdce_C_D)        0.052    13.222    blink_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         13.222    
                         arrival time                         -13.180    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 blink_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 0.835ns (10.557%)  route 7.074ns (89.443%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 12.739 - 8.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.514ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.270     5.280    clk_125mhz_int
    SLICE_X121Y331       FDCE                                         r  blink_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y331       FDCE (Prop_fdce_C_Q)         0.198     5.478 r  blink_cnt_reg[3]/Q
                         net (fo=2, routed)           3.427     8.906    blink_cnt[3]
    SLICE_X171Y493       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.307     9.213 r  blink_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.213    blink_cnt_reg[4]_i_2_n_0
    SLICE_X171Y494       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.262 r  blink_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.262    blink_cnt_reg[8]_i_2_n_0
    SLICE_X171Y495       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.311 r  blink_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.311    blink_cnt_reg[12]_i_2_n_0
    SLICE_X171Y496       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.415 r  blink_cnt_reg[16]_i_2/O[0]
                         net (fo=1, routed)           3.647    13.062    blink_cnt0[13]
    SLICE_X121Y325       LUT2 (Prop_lut2_I0_O)        0.128    13.190 r  blink_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000    13.190    p_0_in__0[13]
    SLICE_X121Y325       FDCE                                         r  blink_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.069    12.739    clk_125mhz_int
    SLICE_X121Y325       FDCE                                         r  blink_cnt_reg[13]/C
                         clock pessimism              0.514    13.253    
                         clock uncertainty           -0.064    13.189    
    SLICE_X121Y325       FDCE (Setup_fdce_C_D)        0.052    13.241    blink_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.241    
                         arrival time                         -13.190    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 blink_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.905ns  (logic 0.842ns (10.651%)  route 7.063ns (89.349%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 12.745 - 8.000 ) 
    Source Clock Delay      (SCD):    5.276ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.266     5.276    clk_125mhz_int
    SLICE_X115Y329       FDCE                                         r  blink_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y329       FDCE (Prop_fdce_C_Q)         0.198     5.474 r  blink_cnt_reg[17]/Q
                         net (fo=2, routed)           3.590     9.064    blink_cnt[17]
    SLICE_X171Y497       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.372     9.436 r  blink_cnt_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.436    blink_cnt_reg[20]_i_2_n_0
    SLICE_X171Y498       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     9.589 r  blink_cnt_reg[23]_i_2/O[1]
                         net (fo=1, routed)           3.473    13.063    blink_cnt0[22]
    SLICE_X106Y345       LUT2 (Prop_lut2_I0_O)        0.119    13.182 r  blink_cnt[22]_i_1/O
                         net (fo=1, routed)           0.000    13.182    p_0_in__0[22]
    SLICE_X106Y345       FDCE                                         r  blink_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.075    12.745    clk_125mhz_int
    SLICE_X106Y345       FDCE                                         r  blink_cnt_reg[22]/C
                         clock pessimism              0.491    13.236    
                         clock uncertainty           -0.064    13.172    
    SLICE_X106Y345       FDCE (Setup_fdce_C_D)        0.064    13.236    blink_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         13.236    
                         arrival time                         -13.182    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 blink_cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.837ns  (logic 0.779ns (9.940%)  route 7.058ns (90.060%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 12.743 - 8.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.270     5.280    clk_125mhz_int
    SLICE_X121Y331       FDCE                                         r  blink_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y331       FDCE (Prop_fdce_C_Q)         0.198     5.478 r  blink_cnt_reg[3]/Q
                         net (fo=2, routed)           3.427     8.906    blink_cnt[3]
    SLICE_X171Y493       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.307     9.213 r  blink_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.213    blink_cnt_reg[4]_i_2_n_0
    SLICE_X171Y494       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     9.262 r  blink_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.262    blink_cnt_reg[8]_i_2_n_0
    SLICE_X171Y495       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     9.369 r  blink_cnt_reg[12]_i_2/O[2]
                         net (fo=1, routed)           3.630    12.999    blink_cnt0[11]
    SLICE_X107Y340       LUT2 (Prop_lut2_I0_O)        0.118    13.117 r  blink_cnt[11]_i_1/O
                         net (fo=1, routed)           0.000    13.117    p_0_in__0[11]
    SLICE_X107Y340       FDCE                                         r  blink_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.073    12.743    clk_125mhz_int
    SLICE_X107Y340       FDCE                                         r  blink_cnt_reg[11]/C
                         clock pessimism              0.491    13.234    
                         clock uncertainty           -0.064    13.170    
    SLICE_X107Y340       FDCE (Setup_fdce_C_D)        0.031    13.201    blink_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         13.201    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.103ns  (required time - arrival time)
  Source:                 blink_cnt_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.845ns  (logic 0.800ns (10.198%)  route 7.045ns (89.802%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 12.741 - 8.000 ) 
    Source Clock Delay      (SCD):    5.272ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.262     5.272    clk_125mhz_int
    SLICE_X121Y325       FDCE                                         r  blink_cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y325       FDCE (Prop_fdce_C_Q)         0.198     5.470 r  blink_cnt_reg[13]/Q
                         net (fo=2, routed)           3.530     9.000    blink_cnt[13]
    SLICE_X171Y496       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.372     9.372 r  blink_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.372    blink_cnt_reg[16]_i_2_n_0
    SLICE_X171Y497       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     9.476 r  blink_cnt_reg[20]_i_2/O[0]
                         net (fo=1, routed)           3.514    12.991    blink_cnt0[17]
    SLICE_X115Y329       LUT2 (Prop_lut2_I0_O)        0.126    13.117 r  blink_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000    13.117    p_0_in__0[17]
    SLICE_X115Y329       FDCE                                         r  blink_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.071    12.741    clk_125mhz_int
    SLICE_X115Y329       FDCE                                         r  blink_cnt_reg[17]/C
                         clock pessimism              0.491    13.232    
                         clock uncertainty           -0.064    13.168    
    SLICE_X115Y329       FDCE (Setup_fdce_C_D)        0.052    13.220    blink_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         13.220    
                         arrival time                         -13.117    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 blink_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            blink_cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz_mmcm_out rise@8.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        7.805ns  (logic 0.405ns (5.189%)  route 7.400ns (94.811%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.743ns = ( 12.743 - 8.000 ) 
    Source Clock Delay      (SCD):    5.278ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.268     5.278    clk_125mhz_int
    SLICE_X121Y329       FDCE                                         r  blink_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y329       FDCE (Prop_fdce_C_Q)         0.198     5.476 f  blink_cnt_reg[20]/Q
                         net (fo=2, routed)           3.604     9.080    blink_cnt[20]
    SLICE_X170Y495       LUT5 (Prop_lut5_I1_O)        0.121     9.201 r  blink_cnt[23]_i_4/O
                         net (fo=1, routed)           0.327     9.529    blink_cnt[23]_i_4_n_0
    SLICE_X170Y496       LUT6 (Prop_lut6_I2_O)        0.043     9.572 f  blink_cnt[23]_i_3/O
                         net (fo=25, routed)          3.468    13.040    blink_cnt[23]_i_3_n_0
    SLICE_X107Y340       LUT2 (Prop_lut2_I1_O)        0.043    13.083 r  blink_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    13.083    p_0_in__0[0]
    SLICE_X107Y340       FDCE                                         r  blink_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.073    12.743    clk_125mhz_int
    SLICE_X107Y340       FDCE                                         r  blink_cnt_reg[0]/C
                         clock pessimism              0.491    13.234    
                         clock uncertainty           -0.064    13.170    
    SLICE_X107Y340       FDCE (Setup_fdce_C_D)        0.032    13.202    blink_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         13.202    
                         arrival time                         -13.083    
  -------------------------------------------------------------------
                         slack                                  0.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/cur_address_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/cmd_address_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.338%)  route 0.054ns (29.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.710     2.830    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y110        FDRE                                         r  si5324_i2c_init_inst/cur_address_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.100     2.930 r  si5324_i2c_init_inst/cur_address_reg_reg[3]/Q
                         net (fo=1, routed)           0.054     2.984    si5324_i2c_init_inst/cur_address_reg[3]
    SLICE_X56Y110        LUT5 (Prop_lut5_I4_O)        0.028     3.012 r  si5324_i2c_init_inst/cmd_address_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.012    si5324_i2c_init_inst/cmd_address_reg[3]_i_1_n_0
    SLICE_X56Y110        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.953     3.285    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X56Y110        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[3]/C
                         clock pessimism             -0.444     2.841    
    SLICE_X56Y110        FDRE (Hold_fdre_C_D)         0.087     2.928    si5324_i2c_init_inst/cmd_address_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.012    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_125mhz_inst/sync_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.131ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.591     2.711    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.811 r  sync_reset_125mhz_inst/sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     2.866    sync_reset_125mhz_inst/sync_reg_reg_n_0_[0]
    SLICE_X55Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.799     3.131    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[1]/C
                         clock pessimism             -0.420     2.711    
    SLICE_X55Y259        FDPE (Hold_fdpe_C_D)         0.047     2.758    sync_reset_125mhz_inst/sync_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.758    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/cur_address_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/cmd_address_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.959%)  route 0.082ns (39.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.710     2.830    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y110        FDRE                                         r  si5324_i2c_init_inst/cur_address_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.100     2.930 r  si5324_i2c_init_inst/cur_address_reg_reg[4]/Q
                         net (fo=1, routed)           0.082     3.012    si5324_i2c_init_inst/cur_address_reg[4]
    SLICE_X56Y110        LUT5 (Prop_lut5_I4_O)        0.028     3.040 r  si5324_i2c_init_inst/cmd_address_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     3.040    si5324_i2c_init_inst/cmd_address_reg[4]_i_1_n_0
    SLICE_X56Y110        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.953     3.285    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X56Y110        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[4]/C
                         clock pessimism             -0.444     2.841    
    SLICE_X56Y110        FDRE (Hold_fdre_C_D)         0.087     2.928    si5324_i2c_init_inst/cmd_address_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/last_sda_i_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/bus_active_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.293%)  route 0.088ns (40.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.835ns
    Clock Pessimism Removal (CPR):    0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.715     2.835    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y106        FDRE                                         r  si5324_i2c_master_inst/last_sda_i_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y106        FDRE (Prop_fdre_C_Q)         0.100     2.935 r  si5324_i2c_master_inst/last_sda_i_reg_reg/Q
                         net (fo=1, routed)           0.088     3.023    si5324_i2c_master_inst/last_sda_i_reg
    SLICE_X54Y106        LUT4 (Prop_lut4_I0_O)        0.028     3.051 r  si5324_i2c_master_inst/bus_active_reg_i_1/O
                         net (fo=1, routed)           0.000     3.051    si5324_i2c_master_inst/bus_active_reg_i_1_n_0
    SLICE_X54Y106        FDRE                                         r  si5324_i2c_master_inst/bus_active_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.957     3.289    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y106        FDRE                                         r  si5324_i2c_master_inst/bus_active_reg_reg/C
                         clock pessimism             -0.440     2.849    
    SLICE_X54Y106        FDRE (Hold_fdre_C_D)         0.087     2.936    si5324_i2c_master_inst/bus_active_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/mode_stop_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/FSM_onehot_state_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.128ns (56.654%)  route 0.098ns (43.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.710     2.830    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X59Y106        FDRE                                         r  si5324_i2c_master_inst/mode_stop_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y106        FDRE (Prop_fdre_C_Q)         0.100     2.930 f  si5324_i2c_master_inst/mode_stop_reg_reg/Q
                         net (fo=4, routed)           0.098     3.028    si5324_i2c_master_inst/mode_stop_reg
    SLICE_X58Y106        LUT4 (Prop_lut4_I0_O)        0.028     3.056 r  si5324_i2c_master_inst/FSM_onehot_state_reg[11]_i_2/O
                         net (fo=1, routed)           0.000     3.056    si5324_i2c_master_inst/FSM_onehot_state_reg[11]_i_2_n_0
    SLICE_X58Y106        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.953     3.285    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X58Y106        FDRE                                         r  si5324_i2c_master_inst/FSM_onehot_state_reg_reg[11]/C
                         clock pessimism             -0.444     2.841    
    SLICE_X58Y106        FDRE (Hold_fdre_C_D)         0.087     2.928    si5324_i2c_master_inst/FSM_onehot_state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/cur_address_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/cmd_address_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.157ns (63.684%)  route 0.090ns (36.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.710     2.830    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y110        FDRE                                         r  si5324_i2c_init_inst/cur_address_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.091     2.921 r  si5324_i2c_init_inst/cur_address_reg_reg[5]/Q
                         net (fo=1, routed)           0.090     3.011    si5324_i2c_init_inst/cur_address_reg[5]
    SLICE_X56Y109        LUT5 (Prop_lut5_I4_O)        0.066     3.077 r  si5324_i2c_init_inst/cmd_address_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     3.077    si5324_i2c_init_inst/cmd_address_reg[5]_i_1_n_0
    SLICE_X56Y109        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.954     3.286    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X56Y109        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[5]/C
                         clock pessimism             -0.441     2.845    
    SLICE_X56Y109        FDRE (Hold_fdre_C_D)         0.087     2.932    si5324_i2c_init_inst/cmd_address_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.932    
                         arrival time                           3.077    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/cur_address_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/cmd_address_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.410%)  route 0.121ns (48.590%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.285ns
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.444ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.710     2.830    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y110        FDRE                                         r  si5324_i2c_init_inst/cur_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y110        FDRE (Prop_fdre_C_Q)         0.100     2.930 r  si5324_i2c_init_inst/cur_address_reg_reg[2]/Q
                         net (fo=1, routed)           0.121     3.051    si5324_i2c_init_inst/cur_address_reg[2]
    SLICE_X56Y110        LUT5 (Prop_lut5_I4_O)        0.028     3.079 r  si5324_i2c_init_inst/cmd_address_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     3.079    si5324_i2c_init_inst/cmd_address_reg[2]_i_1_n_0
    SLICE_X56Y110        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.953     3.285    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X56Y110        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[2]/C
                         clock pessimism             -0.444     2.841    
    SLICE_X56Y110        FDRE (Hold_fdre_C_D)         0.087     2.928    si5324_i2c_init_inst/cmd_address_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.928    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/data_in_ready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_init_inst/data_out_valid_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.130ns (50.352%)  route 0.128ns (49.648%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    2.829ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.709     2.829    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X59Y107        FDRE                                         r  si5324_i2c_master_inst/data_in_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDRE (Prop_fdre_C_Q)         0.100     2.929 f  si5324_i2c_master_inst/data_in_ready_reg_reg/Q
                         net (fo=5, routed)           0.128     3.057    si5324_i2c_init_inst/si5324_i2c_data_ready
    SLICE_X58Y109        LUT4 (Prop_lut4_I2_O)        0.030     3.087 r  si5324_i2c_init_inst/data_out_valid_reg_i_1/O
                         net (fo=1, routed)           0.000     3.087    si5324_i2c_init_inst/data_out_valid_next
    SLICE_X58Y109        FDRE                                         r  si5324_i2c_init_inst/data_out_valid_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.952     3.284    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X58Y109        FDRE                                         r  si5324_i2c_init_inst/data_out_valid_reg_reg/C
                         clock pessimism             -0.441     2.843    
    SLICE_X58Y109        FDRE (Hold_fdre_C_D)         0.093     2.936    si5324_i2c_init_inst/data_out_valid_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.936    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/delay_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.731%)  route 0.152ns (54.269%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    2.832ns
    Clock Pessimism Removal (CPR):    0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.712     2.832    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y105        FDRE                                         r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y105        FDRE (Prop_fdre_C_Q)         0.100     2.932 r  si5324_i2c_master_inst/FSM_sequential_phy_state_reg_reg[0]/Q
                         net (fo=23, routed)          0.152     3.084    si5324_i2c_master_inst/phy_state_reg[0]
    SLICE_X54Y105        LUT6 (Prop_lut6_I3_O)        0.028     3.112 r  si5324_i2c_master_inst/delay_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     3.112    si5324_i2c_master_inst/delay_reg[3]_i_1_n_0
    SLICE_X54Y105        FDRE                                         r  si5324_i2c_master_inst/delay_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.957     3.289    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y105        FDRE                                         r  si5324_i2c_master_inst/delay_reg_reg[3]/C
                         clock pessimism             -0.420     2.869    
    SLICE_X54Y105        FDRE (Hold_fdre_C_D)         0.087     2.956    si5324_i2c_master_inst/delay_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 si5324_i2c_init_inst/cmd_address_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - clk_125mhz_mmcm_out rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.118ns (55.548%)  route 0.094ns (44.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.286ns
    Source Clock Delay      (SCD):    2.830ns
    Clock Pessimism Removal (CPR):    0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.710     2.830    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X56Y110        FDRE                                         r  si5324_i2c_init_inst/cmd_address_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y110        FDRE (Prop_fdre_C_Q)         0.118     2.948 r  si5324_i2c_init_inst/cmd_address_reg_reg[2]/Q
                         net (fo=2, routed)           0.094     3.043    si5324_i2c_master_inst/addr_reg_reg[6]_1[2]
    SLICE_X57Y109        FDRE                                         r  si5324_i2c_master_inst/addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.954     3.286    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X57Y109        FDRE                                         r  si5324_i2c_master_inst/addr_reg_reg[2]/C
                         clock pessimism             -0.441     2.845    
    SLICE_X57Y109        FDRE (Hold_fdre_C_D)         0.041     2.886    si5324_i2c_master_inst/addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           3.043    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz_mmcm_out
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     GTHE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/DRPCLK
Min Period        n/a     BUFG/I                n/a            1.349         8.000       6.650      BUFGCTRL_X0Y17       clk_125mhz_bufg_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0    n/a            0.937         8.000       7.063      MMCME2_ADV_X1Y8      clk_mmcm_inst/CLKOUT0
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X107Y340       blink_cnt_reg[12]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X121Y325       blink_cnt_reg[13]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X171Y255       blink_cnt_reg[16]/C
Min Period        n/a     FDCE/C                n/a            0.750         8.000       7.250      SLICE_X115Y329       blink_cnt_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y8      clk_mmcm_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X107Y340       blink_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X107Y340       blink_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X121Y325       blink_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X121Y325       blink_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X171Y255       blink_cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X171Y255       blink_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X115Y329       blink_cnt_reg[17]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X115Y329       blink_cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X107Y340       blink_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C                n/a            0.400         4.000       3.600      SLICE_X107Y340       blink_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X173Y256       blink_5hz_reg/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X173Y256       blink_5hz_reg/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X107Y340       blink_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X107Y340       blink_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X121Y325       blink_cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X121Y325       blink_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X107Y340       blink_cnt_reg[11]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X107Y340       blink_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X107Y340       blink_cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C                n/a            0.350         4.000       3.650      SLICE_X107Y340       blink_cnt_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clkfb
  To Clock:  mmcm_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clkfb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         5.000       4.063      MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y8  clk_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.577ns (20.368%)  route 2.256ns (79.632%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 4.997 - 3.103 ) 
    Source Clock Delay      (SCD):    2.097ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     2.097    <hidden>
    SLICE_X191Y499       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y499       FDRE (Prop_fdre_C_Q)         0.198     2.295 f  <hidden>
                         net (fo=11, routed)          0.660     2.955    <hidden>
    SLICE_X192Y490       LUT4 (Prop_lut4_I2_O)        0.119     3.074 f  <hidden>
                         net (fo=2, routed)           0.643     3.717    <hidden>
    SLICE_X187Y498       LUT6 (Prop_lut6_I0_O)        0.043     3.760 f  <hidden>
                         net (fo=1, routed)           0.297     4.056    <hidden>
    SLICE_X187Y499       LUT4 (Prop_lut4_I0_O)        0.043     4.099 f  <hidden>
                         net (fo=2, routed)           0.251     4.350    <hidden>
    SLICE_X186Y499       LUT3 (Prop_lut3_I2_O)        0.046     4.396 f  <hidden>
                         net (fo=2, routed)           0.406     4.802    <hidden>
    SLICE_X189Y498       LUT5 (Prop_lut5_I1_O)        0.128     4.930 r  <hidden>
                         net (fo=1, routed)           0.000     4.930    <hidden>
    SLICE_X189Y498       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.695     4.997    <hidden>
    SLICE_X189Y498       FDRE                                         r  <hidden>
                         clock pessimism              0.180     5.177    
                         clock uncertainty           -0.035     5.142    
    SLICE_X189Y498       FDRE (Setup_fdre_C_D)        0.033     5.175    <hidden>
  -------------------------------------------------------------------
                         required time                          5.175    
                         arrival time                          -4.930    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.626ns (23.284%)  route 2.062ns (76.716%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 4.997 - 3.103 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.792     2.144    <hidden>
    SLICE_X193Y492       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y492       FDRE (Prop_fdre_C_Q)         0.198     2.342 r  <hidden>
                         net (fo=11, routed)          0.616     2.958    <hidden>
    SLICE_X184Y499       LUT2 (Prop_lut2_I1_O)        0.120     3.078 r  <hidden>
                         net (fo=1, routed)           0.239     3.316    <hidden>
    SLICE_X180Y499       LUT6 (Prop_lut6_I1_O)        0.043     3.359 f  <hidden>
                         net (fo=8, routed)           0.321     3.680    <hidden>
    SLICE_X187Y498       LUT4 (Prop_lut4_I0_O)        0.050     3.730 r  <hidden>
                         net (fo=3, routed)           0.330     4.060    <hidden>
    SLICE_X188Y498       LUT6 (Prop_lut6_I5_O)        0.129     4.189 f  <hidden>
                         net (fo=1, routed)           0.377     4.565    <hidden>
    SLICE_X191Y498       LUT6 (Prop_lut6_I0_O)        0.043     4.608 f  <hidden>
                         net (fo=2, routed)           0.181     4.789    <hidden>
    SLICE_X188Y499       LUT6 (Prop_lut6_I1_O)        0.043     4.832 r  <hidden>
                         net (fo=1, routed)           0.000     4.832    <hidden>
    SLICE_X188Y499       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.695     4.997    <hidden>
    SLICE_X188Y499       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.150    
                         clock uncertainty           -0.035     5.115    
    SLICE_X188Y499       FDRE (Setup_fdre_C_D)        0.066     5.181    <hidden>
  -------------------------------------------------------------------
                         required time                          5.181    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.605ns (22.553%)  route 2.078ns (77.447%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 4.997 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.793     2.145    <hidden>
    SLICE_X195Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y491       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  <hidden>
                         net (fo=6, routed)           0.550     2.911    <hidden>
    SLICE_X192Y491       LUT5 (Prop_lut5_I3_O)        0.043     2.954 f  <hidden>
                         net (fo=4, routed)           0.172     3.127    <hidden>
    SLICE_X192Y492       LUT6 (Prop_lut6_I5_O)        0.127     3.254 r  <hidden>
                         net (fo=8, routed)           0.593     3.846    <hidden>
    SLICE_X189Y496       LUT4 (Prop_lut4_I1_O)        0.050     3.896 r  <hidden>
                         net (fo=2, routed)           0.414     4.310    <hidden>
    SLICE_X191Y498       LUT6 (Prop_lut6_I2_O)        0.126     4.436 r  <hidden>
                         net (fo=2, routed)           0.348     4.785    <hidden>
    SLICE_X188Y499       LUT6 (Prop_lut6_I1_O)        0.043     4.828 r  <hidden>
                         net (fo=1, routed)           0.000     4.828    <hidden>
    SLICE_X188Y499       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.695     4.997    <hidden>
    SLICE_X188Y499       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.150    
                         clock uncertainty           -0.035     5.115    
    SLICE_X188Y499       FDRE (Setup_fdre_C_D)        0.065     5.180    <hidden>
  -------------------------------------------------------------------
                         required time                          5.180    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.664ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.135ns  (logic 0.254ns (11.895%)  route 1.881ns (88.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.891ns = ( 4.994 - 3.103 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.791     2.143    <hidden>
    SLICE_X196Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X196Y488       FDRE (Prop_fdre_C_Q)         0.254     2.397 r  <hidden>
                         net (fo=50, routed)          1.881     4.278    <hidden>
    SLICE_X176Y498       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.692     4.994    <hidden>
    SLICE_X176Y498       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.147    
                         clock uncertainty           -0.035     5.112    
    SLICE_X176Y498       FDRE (Setup_fdre_C_CE)      -0.169     4.943    <hidden>
  -------------------------------------------------------------------
                         required time                          4.943    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                  0.664    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.909ns  (logic 0.437ns (22.897%)  route 1.472ns (77.103%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.793     2.145    <hidden>
    SLICE_X198Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y489       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  <hidden>
                         net (fo=9, routed)           0.477     2.838    <hidden>
    SLICE_X190Y490       LUT5 (Prop_lut5_I1_O)        0.045     2.883 r  <hidden>
                         net (fo=4, routed)           0.332     3.215    <hidden>
    SLICE_X190Y492       LUT6 (Prop_lut6_I1_O)        0.126     3.341 f  <hidden>
                         net (fo=6, routed)           0.308     3.649    <hidden>
    SLICE_X189Y493       LUT2 (Prop_lut2_I1_O)        0.050     3.699 r  <hidden>
                         net (fo=7, routed)           0.355     4.054    <hidden>
    SLICE_X191Y490       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.693     4.995    <hidden>
    SLICE_X191Y490       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X191Y490       FDSE (Setup_fdse_C_S)       -0.378     4.735    <hidden>
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -4.054    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.437ns (23.038%)  route 1.460ns (76.962%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.793     2.145    <hidden>
    SLICE_X198Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y489       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  <hidden>
                         net (fo=9, routed)           0.477     2.838    <hidden>
    SLICE_X190Y490       LUT5 (Prop_lut5_I1_O)        0.045     2.883 r  <hidden>
                         net (fo=4, routed)           0.332     3.215    <hidden>
    SLICE_X190Y492       LUT6 (Prop_lut6_I1_O)        0.126     3.341 f  <hidden>
                         net (fo=6, routed)           0.308     3.649    <hidden>
    SLICE_X189Y493       LUT2 (Prop_lut2_I1_O)        0.050     3.699 r  <hidden>
                         net (fo=7, routed)           0.343     4.042    <hidden>
    SLICE_X191Y491       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.693     4.995    <hidden>
    SLICE_X191Y491       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X191Y491       FDSE (Setup_fdse_C_S)       -0.378     4.735    <hidden>
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -4.042    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.437ns (23.038%)  route 1.460ns (76.962%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.793     2.145    <hidden>
    SLICE_X198Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y489       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  <hidden>
                         net (fo=9, routed)           0.477     2.838    <hidden>
    SLICE_X190Y490       LUT5 (Prop_lut5_I1_O)        0.045     2.883 r  <hidden>
                         net (fo=4, routed)           0.332     3.215    <hidden>
    SLICE_X190Y492       LUT6 (Prop_lut6_I1_O)        0.126     3.341 f  <hidden>
                         net (fo=6, routed)           0.308     3.649    <hidden>
    SLICE_X189Y493       LUT2 (Prop_lut2_I1_O)        0.050     3.699 r  <hidden>
                         net (fo=7, routed)           0.343     4.042    <hidden>
    SLICE_X191Y491       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.693     4.995    <hidden>
    SLICE_X191Y491       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X191Y491       FDSE (Setup_fdse_C_S)       -0.378     4.735    <hidden>
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -4.042    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.437ns (23.038%)  route 1.460ns (76.962%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.793     2.145    <hidden>
    SLICE_X198Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y489       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  <hidden>
                         net (fo=9, routed)           0.477     2.838    <hidden>
    SLICE_X190Y490       LUT5 (Prop_lut5_I1_O)        0.045     2.883 r  <hidden>
                         net (fo=4, routed)           0.332     3.215    <hidden>
    SLICE_X190Y492       LUT6 (Prop_lut6_I1_O)        0.126     3.341 f  <hidden>
                         net (fo=6, routed)           0.308     3.649    <hidden>
    SLICE_X189Y493       LUT2 (Prop_lut2_I1_O)        0.050     3.699 r  <hidden>
                         net (fo=7, routed)           0.343     4.042    <hidden>
    SLICE_X191Y491       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.693     4.995    <hidden>
    SLICE_X191Y491       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X191Y491       FDSE (Setup_fdse_C_S)       -0.378     4.735    <hidden>
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -4.042    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.437ns (23.051%)  route 1.459ns (76.949%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.793     2.145    <hidden>
    SLICE_X198Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y489       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  <hidden>
                         net (fo=9, routed)           0.477     2.838    <hidden>
    SLICE_X190Y490       LUT5 (Prop_lut5_I1_O)        0.045     2.883 r  <hidden>
                         net (fo=4, routed)           0.332     3.215    <hidden>
    SLICE_X190Y492       LUT6 (Prop_lut6_I1_O)        0.126     3.341 f  <hidden>
                         net (fo=6, routed)           0.308     3.649    <hidden>
    SLICE_X189Y493       LUT2 (Prop_lut2_I1_O)        0.050     3.699 r  <hidden>
                         net (fo=7, routed)           0.342     4.041    <hidden>
    SLICE_X189Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.693     4.995    <hidden>
    SLICE_X189Y490       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X189Y490       FDRE (Setup_fdre_C_R)       -0.378     4.735    <hidden>
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -4.041    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.694ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.437ns (23.051%)  route 1.459ns (76.949%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.892ns = ( 4.995 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.793     2.145    <hidden>
    SLICE_X198Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y489       FDRE (Prop_fdre_C_Q)         0.216     2.361 r  <hidden>
                         net (fo=9, routed)           0.477     2.838    <hidden>
    SLICE_X190Y490       LUT5 (Prop_lut5_I1_O)        0.045     2.883 r  <hidden>
                         net (fo=4, routed)           0.332     3.215    <hidden>
    SLICE_X190Y492       LUT6 (Prop_lut6_I1_O)        0.126     3.341 f  <hidden>
                         net (fo=6, routed)           0.308     3.649    <hidden>
    SLICE_X189Y493       LUT2 (Prop_lut2_I1_O)        0.050     3.699 r  <hidden>
                         net (fo=7, routed)           0.342     4.041    <hidden>
    SLICE_X189Y490       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.693     4.995    <hidden>
    SLICE_X189Y490       FDSE                                         r  <hidden>
                         clock pessimism              0.153     5.148    
                         clock uncertainty           -0.035     5.113    
    SLICE_X189Y490       FDSE (Setup_fdse_C_S)       -0.378     4.735    <hidden>
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -4.041    
  -------------------------------------------------------------------
                         slack                                  0.694    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.188ns  (logic 0.100ns (53.136%)  route 0.088ns (46.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.411     4.052    <hidden>
    SLICE_X179Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y487       FDRE (Prop_fdre_C_Q)         0.100     4.152 r  <hidden>
                         net (fo=1, routed)           0.088     4.240    <hidden>
    SLICE_X180Y487       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.566     4.307    <hidden>
    SLICE_X180Y487       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.065    
    SLICE_X180Y487       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.180    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.180    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.412     4.053    <hidden>
    SLICE_X179Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y489       FDRE (Prop_fdre_C_Q)         0.100     4.153 r  <hidden>
                         net (fo=1, routed)           0.089     4.242    <hidden>
    SLICE_X178Y488       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.568     4.309    <hidden>
    SLICE_X178Y488       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.067    
    SLICE_X178Y488       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.182    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.182    
                         arrival time                           4.242    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.948ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.410     4.051    <hidden>
    SLICE_X177Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y487       FDRE (Prop_fdre_C_Q)         0.100     4.151 r  <hidden>
                         net (fo=1, routed)           0.089     4.240    <hidden>
    SLICE_X176Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.564     4.305    <hidden>
    SLICE_X176Y486       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.063    
    SLICE_X176Y486       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115     4.178    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.178    
                         arrival time                           4.240    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.189ns  (logic 0.100ns (52.855%)  route 0.089ns (47.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.412     4.053    <hidden>
    SLICE_X181Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y488       FDRE (Prop_fdre_C_Q)         0.100     4.153 r  <hidden>
                         net (fo=1, routed)           0.089     4.242    <hidden>
    SLICE_X180Y487       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.566     4.307    <hidden>
    SLICE_X180Y487       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.065    
    SLICE_X180Y487       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     4.171    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.171    
                         arrival time                           4.242    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.191ns  (logic 0.100ns (52.277%)  route 0.091ns (47.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.411     4.052    <hidden>
    SLICE_X179Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y487       FDRE (Prop_fdre_C_Q)         0.100     4.152 r  <hidden>
                         net (fo=1, routed)           0.091     4.243    <hidden>
    SLICE_X180Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.565     4.306    <hidden>
    SLICE_X180Y486       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.064    
    SLICE_X180Y486       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     4.172    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.172    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (43.967%)  route 0.127ns (56.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.950ns
    Clock Pessimism Removal (CPR):    0.242ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.412     4.053    <hidden>
    SLICE_X177Y490       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X177Y490       FDSE (Prop_fdse_C_Q)         0.100     4.153 r  <hidden>
                         net (fo=1, routed)           0.127     4.280    <hidden>
    SLICE_X176Y488       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.567     4.308    <hidden>
    SLICE_X176Y488       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     4.066    
    SLICE_X176Y488       RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     4.198    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.198    
                         arrival time                           4.280    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.903%)  route 0.164ns (58.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     0.947    <hidden>
    SLICE_X178Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y483       FDRE (Prop_fdre_C_Q)         0.118     1.065 r  <hidden>
                         net (fo=106, routed)         0.164     1.229    <hidden>
    SLICE_X178Y485       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.565     1.203    <hidden>
    SLICE_X178Y485       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     0.961    
    SLICE_X178Y485       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     1.146    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.903%)  route 0.164ns (58.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     0.947    <hidden>
    SLICE_X178Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y483       FDRE (Prop_fdre_C_Q)         0.118     1.065 r  <hidden>
                         net (fo=106, routed)         0.164     1.229    <hidden>
    SLICE_X178Y485       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.565     1.203    <hidden>
    SLICE_X178Y485       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     0.961    
    SLICE_X178Y485       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     1.146    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.903%)  route 0.164ns (58.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     0.947    <hidden>
    SLICE_X178Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y483       FDRE (Prop_fdre_C_Q)         0.118     1.065 r  <hidden>
                         net (fo=106, routed)         0.164     1.229    <hidden>
    SLICE_X178Y485       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.565     1.203    <hidden>
    SLICE_X178Y485       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     0.961    
    SLICE_X178Y485       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     1.146    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.118ns (41.903%)  route 0.164ns (58.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     0.947    <hidden>
    SLICE_X178Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y483       FDRE (Prop_fdre_C_Q)         0.118     1.065 r  <hidden>
                         net (fo=106, routed)         0.164     1.229    <hidden>
    SLICE_X178Y485       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.565     1.203    <hidden>
    SLICE_X178Y485       RAMD32                                       r  <hidden>
                         clock pessimism             -0.242     0.961    
    SLICE_X178Y485       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.185     1.146    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y108        sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y495       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y495       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[16]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X214Y495       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[17]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X211Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[26]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X215Y492       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[8]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X215Y492       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt_rxd_d1_reg[9]/C
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y485       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y485       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y485       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y485       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y485       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y485       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y485       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y485       <hidden>
Low Pulse Width   Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y485       <hidden>
Low Pulse Width   Fast    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y485       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y485       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y485       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y485       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y485       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y485       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y485       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y485       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y485       <hidden>
High Pulse Width  Slow    RAMD32/CLK               n/a            0.674         1.552       0.878      SLICE_X176Y485       <hidden>
High Pulse Width  Fast    RAMD32/CLK               n/a            0.674         1.551       0.877      SLICE_X176Y485       <hidden>



---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.259ns (12.382%)  route 1.833ns (87.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 6.944 - 3.103 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.996     4.554    <hidden>
    SLICE_X218Y460       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y460       FDSE (Prop_fdse_C_Q)         0.216     4.770 f  <hidden>
                         net (fo=39, routed)          1.833     6.603    <hidden>
    SLICE_X209Y449       LUT6 (Prop_lut6_I0_O)        0.043     6.646 r  <hidden>
                         net (fo=1, routed)           0.000     6.646    <hidden>
    SLICE_X209Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.491     6.944    <hidden>
    SLICE_X209Y449       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.386    
                         clock uncertainty           -0.035     7.351    
    SLICE_X209Y449       FDRE (Setup_fdre_C_D)        0.032     7.383    <hidden>
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.259ns (12.824%)  route 1.761ns (87.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 6.944 - 3.103 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.996     4.554    <hidden>
    SLICE_X218Y460       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y460       FDSE (Prop_fdse_C_Q)         0.216     4.770 f  <hidden>
                         net (fo=39, routed)          1.761     6.531    <hidden>
    SLICE_X211Y449       LUT6 (Prop_lut6_I0_O)        0.043     6.574 r  <hidden>
                         net (fo=1, routed)           0.000     6.574    <hidden>
    SLICE_X211Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.491     6.944    <hidden>
    SLICE_X211Y449       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.386    
                         clock uncertainty           -0.035     7.351    
    SLICE_X211Y449       FDRE (Setup_fdre_C_D)        0.031     7.382    <hidden>
  -------------------------------------------------------------------
                         required time                          7.382    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.259ns (12.824%)  route 1.761ns (87.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 6.944 - 3.103 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.996     4.554    <hidden>
    SLICE_X218Y460       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y460       FDSE (Prop_fdse_C_Q)         0.216     4.770 r  <hidden>
                         net (fo=39, routed)          1.761     6.531    <hidden>
    SLICE_X211Y449       LUT6 (Prop_lut6_I1_O)        0.043     6.574 r  <hidden>
                         net (fo=1, routed)           0.000     6.574    <hidden>
    SLICE_X211Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.491     6.944    <hidden>
    SLICE_X211Y449       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.386    
                         clock uncertainty           -0.035     7.351    
    SLICE_X211Y449       FDRE (Setup_fdre_C_D)        0.032     7.383    <hidden>
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.020ns  (logic 0.259ns (12.824%)  route 1.761ns (87.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 6.944 - 3.103 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.996     4.554    <hidden>
    SLICE_X218Y460       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y460       FDSE (Prop_fdse_C_Q)         0.216     4.770 r  <hidden>
                         net (fo=39, routed)          1.761     6.531    <hidden>
    SLICE_X211Y449       LUT6 (Prop_lut6_I1_O)        0.043     6.574 r  <hidden>
                         net (fo=1, routed)           0.000     6.574    <hidden>
    SLICE_X211Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.491     6.944    <hidden>
    SLICE_X211Y449       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.386    
                         clock uncertainty           -0.035     7.351    
    SLICE_X211Y449       FDRE (Setup_fdre_C_D)        0.033     7.384    <hidden>
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -6.574    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.259ns (13.533%)  route 1.655ns (86.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 7.009 - 3.103 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.985     4.543    <hidden>
    SLICE_X198Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y487       FDRE (Prop_fdre_C_Q)         0.216     4.759 r  <hidden>
                         net (fo=5, routed)           0.852     5.611    <hidden>
    SLICE_X183Y478       LUT2 (Prop_lut2_I0_O)        0.043     5.654 r  <hidden>
                         net (fo=66, routed)          0.803     6.457    <hidden>
    SLICE_X207Y474       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.556     7.009    <hidden>
    SLICE_X207Y474       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.590    
                         clock uncertainty           -0.035     7.555    
    SLICE_X207Y474       FDRE (Setup_fdre_C_CE)      -0.194     7.361    <hidden>
  -------------------------------------------------------------------
                         required time                          7.361    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.259ns (13.813%)  route 1.616ns (86.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.907ns = ( 7.010 - 3.103 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.985     4.543    <hidden>
    SLICE_X198Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y487       FDRE (Prop_fdre_C_Q)         0.216     4.759 r  <hidden>
                         net (fo=5, routed)           0.852     5.611    <hidden>
    SLICE_X183Y478       LUT2 (Prop_lut2_I0_O)        0.043     5.654 r  <hidden>
                         net (fo=66, routed)          0.764     6.418    <hidden>
    SLICE_X207Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.557     7.010    <hidden>
    SLICE_X207Y476       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.591    
                         clock uncertainty           -0.035     7.556    
    SLICE_X207Y476       FDRE (Setup_fdre_C_CE)      -0.194     7.362    <hidden>
  -------------------------------------------------------------------
                         required time                          7.362    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.259ns (13.813%)  route 1.616ns (86.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.907ns = ( 7.010 - 3.103 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.985     4.543    <hidden>
    SLICE_X198Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y487       FDRE (Prop_fdre_C_Q)         0.216     4.759 r  <hidden>
                         net (fo=5, routed)           0.852     5.611    <hidden>
    SLICE_X183Y478       LUT2 (Prop_lut2_I0_O)        0.043     5.654 r  <hidden>
                         net (fo=66, routed)          0.764     6.418    <hidden>
    SLICE_X207Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.557     7.010    <hidden>
    SLICE_X207Y476       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.591    
                         clock uncertainty           -0.035     7.556    
    SLICE_X207Y476       FDRE (Setup_fdre_C_CE)      -0.194     7.362    <hidden>
  -------------------------------------------------------------------
                         required time                          7.362    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.259ns (13.813%)  route 1.616ns (86.187%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.907ns = ( 7.010 - 3.103 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.985     4.543    <hidden>
    SLICE_X198Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y487       FDRE (Prop_fdre_C_Q)         0.216     4.759 r  <hidden>
                         net (fo=5, routed)           0.852     5.611    <hidden>
    SLICE_X183Y478       LUT2 (Prop_lut2_I0_O)        0.043     5.654 r  <hidden>
                         net (fo=66, routed)          0.764     6.418    <hidden>
    SLICE_X207Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.557     7.010    <hidden>
    SLICE_X207Y476       FDRE                                         r  <hidden>
                         clock pessimism              0.581     7.591    
                         clock uncertainty           -0.035     7.556    
    SLICE_X207Y476       FDRE (Setup_fdre_C_CE)      -0.194     7.362    <hidden>
  -------------------------------------------------------------------
                         required time                          7.362    
                         arrival time                          -6.418    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.259ns (14.073%)  route 1.581ns (85.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.841ns = ( 6.944 - 3.103 ) 
    Source Clock Delay      (SCD):    4.554ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.996     4.554    <hidden>
    SLICE_X218Y460       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y460       FDSE (Prop_fdse_C_Q)         0.216     4.770 f  <hidden>
                         net (fo=39, routed)          1.581     6.351    <hidden>
    SLICE_X212Y449       LUT6 (Prop_lut6_I0_O)        0.043     6.394 r  <hidden>
                         net (fo=1, routed)           0.000     6.394    <hidden>
    SLICE_X212Y449       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.491     6.944    <hidden>
    SLICE_X212Y449       FDRE                                         r  <hidden>
                         clock pessimism              0.442     7.386    
                         clock uncertainty           -0.035     7.351    
    SLICE_X212Y449       FDRE (Setup_fdre_C_D)        0.064     7.415    <hidden>
  -------------------------------------------------------------------
                         required time                          7.415    
                         arrival time                          -6.394    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.259ns (14.265%)  route 1.557ns (85.735%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 7.004 - 3.103 ) 
    Source Clock Delay      (SCD):    4.543ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.985     4.543    <hidden>
    SLICE_X198Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X198Y487       FDRE (Prop_fdre_C_Q)         0.216     4.759 r  <hidden>
                         net (fo=5, routed)           0.852     5.611    <hidden>
    SLICE_X183Y478       LUT2 (Prop_lut2_I0_O)        0.043     5.654 r  <hidden>
                         net (fo=66, routed)          0.704     6.359    <hidden>
    SLICE_X198Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.551     7.004    <hidden>
    SLICE_X198Y475       FDRE                                         r  <hidden>
                         clock pessimism              0.608     7.612    
                         clock uncertainty           -0.035     7.577    
    SLICE_X198Y475       FDRE (Setup_fdre_C_CE)      -0.194     7.383    <hidden>
  -------------------------------------------------------------------
                         required time                          7.383    
                         arrival time                          -6.359    
  -------------------------------------------------------------------
                         slack                                  1.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.503%)  route 0.095ns (42.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    2.526ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.998     2.526    <hidden>
    SLICE_X207Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y478       FDRE (Prop_fdre_C_Q)         0.100     2.626 r  <hidden>
                         net (fo=1, routed)           0.095     2.721    <hidden>
    SLICE_X208Y478       LUT6 (Prop_lut6_I2_O)        0.028     2.749 r  <hidden>
                         net (fo=1, routed)           0.000     2.749    <hidden>
    SLICE_X208Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.286     2.915    <hidden>
    SLICE_X208Y478       FDRE                                         r  <hidden>
                         clock pessimism             -0.354     2.561    
    SLICE_X208Y478       FDRE (Hold_fdre_C_D)         0.087     2.648    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.648    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.915ns
    Source Clock Delay      (SCD):    2.528ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.000     2.528    <hidden>
    SLICE_X199Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y484       FDRE (Prop_fdre_C_Q)         0.100     2.628 r  <hidden>
                         net (fo=1, routed)           0.055     2.683    <hidden>
    SLICE_X199Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.286     2.915    <hidden>
    SLICE_X199Y484       FDRE                                         r  <hidden>
                         clock pessimism             -0.387     2.528    
    SLICE_X199Y484       FDRE (Hold_fdre_C_D)         0.047     2.575    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.575    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.928     2.456    <hidden>
    SLICE_X213Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y438       FDRE (Prop_fdre_C_Q)         0.100     2.556 r  <hidden>
                         net (fo=1, routed)           0.055     2.611    <hidden>
    SLICE_X213Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.197     2.826    <hidden>
    SLICE_X213Y438       FDRE                                         r  <hidden>
                         clock pessimism             -0.370     2.456    
    SLICE_X213Y438       FDRE (Hold_fdre_C_D)         0.047     2.503    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.928     2.456    <hidden>
    SLICE_X213Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y438       FDRE (Prop_fdre_C_Q)         0.100     2.556 r  <hidden>
                         net (fo=1, routed)           0.055     2.611    <hidden>
    SLICE_X213Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.197     2.826    <hidden>
    SLICE_X213Y438       FDRE                                         r  <hidden>
                         clock pessimism             -0.370     2.456    
    SLICE_X213Y438       FDRE (Hold_fdre_C_D)         0.047     2.503    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.487ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.959     2.487    <hidden>
    SLICE_X181Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y476       FDRE (Prop_fdre_C_Q)         0.100     2.587 r  <hidden>
                         net (fo=1, routed)           0.055     2.642    <hidden>
    SLICE_X181Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.245     2.874    <hidden>
    SLICE_X181Y476       FDRE                                         r  <hidden>
                         clock pessimism             -0.387     2.487    
    SLICE_X181Y476       FDRE (Hold_fdre_C_D)         0.047     2.534    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.534    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.877ns
    Source Clock Delay      (SCD):    2.489ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.961     2.489    <hidden>
    SLICE_X181Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y478       FDRE (Prop_fdre_C_Q)         0.100     2.589 r  <hidden>
                         net (fo=1, routed)           0.055     2.644    <hidden>
    SLICE_X181Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.248     2.877    <hidden>
    SLICE_X181Y478       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.489    
    SLICE_X181Y478       FDRE (Hold_fdre_C_D)         0.047     2.536    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.644    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.876ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.960     2.488    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X179Y477       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y477       FDPE (Prop_fdpe_C_Q)         0.100     2.588 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     2.643    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r[0]
    SLICE_X179Y477       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.247     2.876    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X179Y477       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.388     2.488    
    SLICE_X179Y477       FDPE (Hold_fdpe_C_D)         0.047     2.535    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.535    
                         arrival time                           2.643    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.004     2.532    <hidden>
    SLICE_X207Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y484       FDRE (Prop_fdre_C_Q)         0.100     2.632 r  <hidden>
                         net (fo=1, routed)           0.055     2.687    <hidden>
    SLICE_X207Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.291     2.920    <hidden>
    SLICE_X207Y484       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.532    
    SLICE_X207Y484       FDRE (Hold_fdre_C_D)         0.047     2.579    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.921ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.004     2.532    <hidden>
    SLICE_X207Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y485       FDRE (Prop_fdre_C_Q)         0.100     2.632 r  <hidden>
                         net (fo=1, routed)           0.055     2.687    <hidden>
    SLICE_X207Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.292     2.921    <hidden>
    SLICE_X207Y485       FDRE                                         r  <hidden>
                         clock pessimism             -0.389     2.532    
    SLICE_X207Y485       FDRE (Hold_fdre_C_D)         0.047     2.579    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.004     2.532    <hidden>
    SLICE_X207Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y484       FDRE (Prop_fdre_C_Q)         0.100     2.632 r  <hidden>
                         net (fo=1, routed)           0.055     2.687    <hidden>
    SLICE_X207Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.291     2.920    <hidden>
    SLICE_X207Y484       FDRE                                         r  <hidden>
                         clock pessimism             -0.388     2.532    
    SLICE_X207Y484       FDRE (Hold_fdre_C_D)         0.047     2.579    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.579    
                         arrival time                           2.687    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/TXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/TXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y39  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.349         3.103       1.753      BUFGCTRL_X0Y16       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/I
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X174Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X174Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X184Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X184Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X184Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X184Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C
Low Pulse Width   Slow    FDCE/C                   n/a            0.400         1.551       1.151      SLICE_X184Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C                   n/a            0.400         1.552       1.152      SLICE_X184Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X199Y487       <hidden>
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X199Y487       <hidden>
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X174Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X174Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X174Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X174Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X174Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X174Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.552       1.202      SLICE_X184Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X184Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C
High Pulse Width  Slow    FDCE/C                   n/a            0.350         1.552       1.202      SLICE_X184Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C
High Pulse Width  Fast    FDCE/C                   n/a            0.350         1.551       1.201      SLICE_X184Y498       sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.672ns (25.499%)  route 1.963ns (74.501%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.797     2.149    <hidden>
    SLICE_X217Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y483       FDRE (Prop_fdre_C_Q)         0.198     2.347 r  <hidden>
                         net (fo=10, routed)          0.581     2.928    <hidden>
    SLICE_X217Y480       LUT4 (Prop_lut4_I2_O)        0.125     3.053 r  <hidden>
                         net (fo=2, routed)           0.433     3.486    <hidden>
    SLICE_X219Y481       LUT6 (Prop_lut6_I1_O)        0.129     3.615 f  <hidden>
                         net (fo=1, routed)           0.377     3.992    <hidden>
    SLICE_X221Y483       LUT4 (Prop_lut4_I0_O)        0.043     4.035 f  <hidden>
                         net (fo=2, routed)           0.267     4.302    <hidden>
    SLICE_X220Y483       LUT3 (Prop_lut3_I2_O)        0.049     4.351 f  <hidden>
                         net (fo=2, routed)           0.305     4.656    <hidden>
    SLICE_X219Y481       LUT5 (Prop_lut5_I1_O)        0.128     4.784 r  <hidden>
                         net (fo=1, routed)           0.000     4.784    <hidden>
    SLICE_X219Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     5.048    <hidden>
    SLICE_X219Y481       FDRE                                         r  <hidden>
                         clock pessimism              0.181     5.229    
                         clock uncertainty           -0.035     5.194    
    SLICE_X219Y481       FDRE (Setup_fdre_C_D)        0.033     5.227    <hidden>
  -------------------------------------------------------------------
                         required time                          5.227    
                         arrival time                          -4.784    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.479ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.598ns  (logic 0.672ns (25.862%)  route 1.926ns (74.138%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns = ( 5.048 - 3.103 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.797     2.149    <hidden>
    SLICE_X217Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y483       FDRE (Prop_fdre_C_Q)         0.198     2.347 r  <hidden>
                         net (fo=10, routed)          0.581     2.928    <hidden>
    SLICE_X217Y480       LUT4 (Prop_lut4_I2_O)        0.125     3.053 r  <hidden>
                         net (fo=2, routed)           0.433     3.486    <hidden>
    SLICE_X219Y481       LUT6 (Prop_lut6_I1_O)        0.129     3.615 f  <hidden>
                         net (fo=1, routed)           0.377     3.992    <hidden>
    SLICE_X221Y483       LUT4 (Prop_lut4_I0_O)        0.043     4.035 f  <hidden>
                         net (fo=2, routed)           0.267     4.302    <hidden>
    SLICE_X220Y483       LUT3 (Prop_lut3_I2_O)        0.049     4.351 f  <hidden>
                         net (fo=2, routed)           0.268     4.619    <hidden>
    SLICE_X219Y480       LUT6 (Prop_lut6_I2_O)        0.128     4.747 r  <hidden>
                         net (fo=1, routed)           0.000     4.747    <hidden>
    SLICE_X219Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.746     5.048    <hidden>
    SLICE_X219Y480       FDRE                                         r  <hidden>
                         clock pessimism              0.181     5.229    
                         clock uncertainty           -0.035     5.194    
    SLICE_X219Y480       FDRE (Setup_fdre_C_D)        0.033     5.227    <hidden>
  -------------------------------------------------------------------
                         required time                          5.227    
                         arrival time                          -4.747    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 0.569ns (22.298%)  route 1.983ns (77.702%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns = ( 5.047 - 3.103 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.800     2.152    <hidden>
    SLICE_X215Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y486       FDRE (Prop_fdre_C_Q)         0.216     2.368 r  <hidden>
                         net (fo=4, routed)           0.529     2.897    <hidden>
    SLICE_X215Y487       LUT5 (Prop_lut5_I2_O)        0.052     2.949 r  <hidden>
                         net (fo=1, routed)           0.088     3.037    <hidden>
    SLICE_X215Y487       LUT6 (Prop_lut6_I5_O)        0.129     3.166 f  <hidden>
                         net (fo=2, routed)           0.394     3.560    <hidden>
    SLICE_X217Y484       LUT2 (Prop_lut2_I0_O)        0.043     3.603 f  <hidden>
                         net (fo=1, routed)           0.582     4.185    <hidden>
    SLICE_X216Y481       LUT6 (Prop_lut6_I3_O)        0.043     4.228 f  <hidden>
                         net (fo=2, routed)           0.213     4.442    <hidden>
    SLICE_X217Y481       LUT6 (Prop_lut6_I5_O)        0.043     4.485 f  <hidden>
                         net (fo=2, routed)           0.176     4.661    <hidden>
    SLICE_X217Y479       LUT6 (Prop_lut6_I1_O)        0.043     4.704 r  <hidden>
                         net (fo=1, routed)           0.000     4.704    <hidden>
    SLICE_X217Y479       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.745     5.047    <hidden>
    SLICE_X217Y479       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.200    
                         clock uncertainty           -0.035     5.165    
    SLICE_X217Y479       FDRE (Setup_fdre_C_D)        0.031     5.196    <hidden>
  -------------------------------------------------------------------
                         required time                          5.196    
                         arrival time                          -4.704    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.416ns (19.876%)  route 1.677ns (80.124%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y479       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y479       FDRE (Prop_fdre_C_Q)         0.198     2.343 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.510     2.853    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X219Y479       LUT6 (Prop_lut6_I0_O)        0.121     2.974 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.163     3.137    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X217Y479       LUT6 (Prop_lut6_I1_O)        0.043     3.180 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.569     3.749    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y494       LUT4 (Prop_lut4_I3_O)        0.054     3.803 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.435     4.238    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X221Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     5.055    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/C
                         clock pessimism              0.181     5.236    
                         clock uncertainty           -0.035     5.201    
    SLICE_X221Y490       FDRE (Setup_fdre_C_CE)      -0.282     4.919    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.416ns (19.876%)  route 1.677ns (80.124%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y479       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y479       FDRE (Prop_fdre_C_Q)         0.198     2.343 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.510     2.853    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X219Y479       LUT6 (Prop_lut6_I0_O)        0.121     2.974 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.163     3.137    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X217Y479       LUT6 (Prop_lut6_I1_O)        0.043     3.180 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.569     3.749    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y494       LUT4 (Prop_lut4_I3_O)        0.054     3.803 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.435     4.238    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X221Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     5.055    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/C
                         clock pessimism              0.181     5.236    
                         clock uncertainty           -0.035     5.201    
    SLICE_X221Y490       FDRE (Setup_fdre_C_CE)      -0.282     4.919    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.416ns (19.876%)  route 1.677ns (80.124%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y479       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y479       FDRE (Prop_fdre_C_Q)         0.198     2.343 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.510     2.853    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X219Y479       LUT6 (Prop_lut6_I0_O)        0.121     2.974 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.163     3.137    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X217Y479       LUT6 (Prop_lut6_I1_O)        0.043     3.180 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.569     3.749    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y494       LUT4 (Prop_lut4_I3_O)        0.054     3.803 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.435     4.238    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X221Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     5.055    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
                         clock pessimism              0.181     5.236    
                         clock uncertainty           -0.035     5.201    
    SLICE_X221Y490       FDRE (Setup_fdre_C_CE)      -0.282     4.919    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                          -4.238    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.416ns (19.904%)  route 1.674ns (80.096%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y479       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y479       FDRE (Prop_fdre_C_Q)         0.198     2.343 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.510     2.853    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X219Y479       LUT6 (Prop_lut6_I0_O)        0.121     2.974 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.163     3.137    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X217Y479       LUT6 (Prop_lut6_I1_O)        0.043     3.180 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.569     3.749    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y494       LUT4 (Prop_lut4_I3_O)        0.054     3.803 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.432     4.235    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X220Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     5.055    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y490       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/C
                         clock pessimism              0.181     5.236    
                         clock uncertainty           -0.035     5.201    
    SLICE_X220Y490       FDRE (Setup_fdre_C_CE)      -0.257     4.944    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]
  -------------------------------------------------------------------
                         required time                          4.944    
                         arrival time                          -4.235    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.416ns (20.825%)  route 1.582ns (79.175%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y479       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y479       FDRE (Prop_fdre_C_Q)         0.198     2.343 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.510     2.853    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X219Y479       LUT6 (Prop_lut6_I0_O)        0.121     2.974 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.163     3.137    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X217Y479       LUT6 (Prop_lut6_I1_O)        0.043     3.180 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.569     3.749    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y494       LUT4 (Prop_lut4_I3_O)        0.054     3.803 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.339     4.143    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X221Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y496       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/C
                         clock pessimism              0.181     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X221Y496       FDRE (Setup_fdre_C_CE)      -0.282     4.921    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]
  -------------------------------------------------------------------
                         required time                          4.921    
                         arrival time                          -4.143    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.416ns (20.671%)  route 1.597ns (79.329%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y479       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y479       FDRE (Prop_fdre_C_Q)         0.198     2.343 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.510     2.853    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X219Y479       LUT6 (Prop_lut6_I0_O)        0.121     2.974 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.163     3.137    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X217Y479       LUT6 (Prop_lut6_I1_O)        0.043     3.180 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.569     3.749    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y494       LUT4 (Prop_lut4_I3_O)        0.054     3.803 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.354     4.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X220Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     5.055    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/C
                         clock pessimism              0.181     5.236    
                         clock uncertainty           -0.035     5.201    
    SLICE_X220Y491       FDRE (Setup_fdre_C_CE)      -0.257     4.944    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]
  -------------------------------------------------------------------
                         required time                          4.944    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                  0.786    

Slack (MET) :             0.786ns  (required time - arrival time)
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.416ns (20.671%)  route 1.597ns (79.329%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.793     2.145    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y479       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y479       FDRE (Prop_fdre_C_Q)         0.198     2.343 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.510     2.853    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X219Y479       LUT6 (Prop_lut6_I0_O)        0.121     2.974 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.163     3.137    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X217Y479       LUT6 (Prop_lut6_I1_O)        0.043     3.180 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.569     3.749    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y494       LUT4 (Prop_lut4_I3_O)        0.054     3.803 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.354     4.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X220Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     3.103 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     5.055    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/C
                         clock pessimism              0.181     5.236    
                         clock uncertainty           -0.035     5.201    
    SLICE_X220Y491       FDRE (Setup_fdre_C_CE)      -0.257     4.944    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]
  -------------------------------------------------------------------
                         required time                          4.944    
                         arrival time                          -4.158    
  -------------------------------------------------------------------
                         slack                                  0.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y487       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y487       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[31]/Q
                         net (fo=1, routed)           0.055     1.144    <hidden>
    SLICE_X221Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    <hidden>
    SLICE_X221Y487       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.989    
    SLICE_X221Y487       FDRE (Hold_fdre_C_D)         0.049     1.038    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.038    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    <hidden>
    SLICE_X207Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y490       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  <hidden>
                         net (fo=1, routed)           0.055     1.143    <hidden>
    SLICE_X207Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    <hidden>
    SLICE_X207Y490       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.988    
    SLICE_X207Y490       FDRE (Hold_fdre_C_D)         0.047     1.035    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.448     0.986    <hidden>
    SLICE_X211Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y483       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  <hidden>
                         net (fo=1, routed)           0.055     1.141    <hidden>
    SLICE_X211Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.602     1.240    <hidden>
    SLICE_X211Y483       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.986    
    SLICE_X211Y483       FDRE (Hold_fdre_C_D)         0.047     1.033    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    <hidden>
    SLICE_X211Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y478       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  <hidden>
                         net (fo=1, routed)           0.055     1.136    <hidden>
    SLICE_X211Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    <hidden>
    SLICE_X211Y478       FDRE                                         r  <hidden>
                         clock pessimism             -0.254     0.981    
    SLICE_X211Y478       FDRE (Hold_fdre_C_D)         0.047     1.028    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    <hidden>
    SLICE_X209Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y480       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  <hidden>
                         net (fo=1, routed)           0.055     1.136    <hidden>
    SLICE_X209Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.598     1.236    <hidden>
    SLICE_X209Y480       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.981    
    SLICE_X209Y480       FDRE (Hold_fdre_C_D)         0.047     1.028    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y486       FDPE (Prop_fdpe_C_Q)         0.100     1.088 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.143    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X221Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.256     0.988    
    SLICE_X221Y486       FDPE (Hold_fdpe_C_D)         0.047     1.035    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X207Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y491       FDPE (Prop_fdpe_C_Q)         0.100     1.088 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.143    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X207Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X207Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.256     0.988    
    SLICE_X207Y491       FDPE (Hold_fdpe_C_D)         0.047     1.035    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y496       FDCE (Prop_fdce_C_Q)         0.100     1.092 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.147    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X217Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.992    
    SLICE_X217Y496       FDCE (Hold_fdce_C_D)         0.047     1.039    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/CLK
    SLICE_X215Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y495       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.147    sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X215Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/CLK
    SLICE_X215Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.992    
    SLICE_X215Y495       FDRE (Hold_fdre_C_D)         0.047     1.039    sfp_2_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    <hidden>
    SLICE_X207Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y488       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  <hidden>
                         net (fo=1, routed)           0.055     1.142    <hidden>
    SLICE_X207Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.605     1.243    <hidden>
    SLICE_X207Y488       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.987    
    SLICE_X207Y488       FDRE (Hold_fdre_C_D)         0.047     1.034    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.034    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y38  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y109        sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y486       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y483       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[12]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y488       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[24]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X216Y480       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[6]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y494       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y494       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y486       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X218Y486       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y483       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[12]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X220Y483       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[12]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y488       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[24]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y488       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[24]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X216Y480       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[6]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X216Y480       sfp_2_pcs_pma_inst/inst/gt_rxd_d1_reg[6]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y494       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X217Y494       sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y488       sfp_2_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y488       sfp_2_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X215Y495       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X215Y495       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y491       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X219Y491       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X217Y494       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X217Y494       sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y484       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y484       sfp_2_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.533ns (19.019%)  route 2.269ns (80.981%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.795     2.147    <hidden>
    SLICE_X215Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y467       FDRE (Prop_fdre_C_Q)         0.198     2.345 r  <hidden>
                         net (fo=11, routed)          0.740     3.085    <hidden>
    SLICE_X217Y471       LUT4 (Prop_lut4_I0_O)        0.120     3.205 f  <hidden>
                         net (fo=1, routed)           0.409     3.615    <hidden>
    SLICE_X219Y471       LUT5 (Prop_lut5_I4_O)        0.043     3.658 f  <hidden>
                         net (fo=1, routed)           0.331     3.989    <hidden>
    SLICE_X217Y471       LUT6 (Prop_lut6_I4_O)        0.043     4.032 f  <hidden>
                         net (fo=1, routed)           0.337     4.369    <hidden>
    SLICE_X217Y471       LUT6 (Prop_lut6_I0_O)        0.043     4.412 r  <hidden>
                         net (fo=2, routed)           0.180     4.591    <hidden>
    SLICE_X214Y471       LUT6 (Prop_lut6_I5_O)        0.043     4.634 r  <hidden>
                         net (fo=2, routed)           0.272     4.906    <hidden>
    SLICE_X213Y471       LUT5 (Prop_lut5_I2_O)        0.043     4.949 r  <hidden>
                         net (fo=1, routed)           0.000     4.949    <hidden>
    SLICE_X213Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     5.043    <hidden>
    SLICE_X213Y471       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X213Y471       FDRE (Setup_fdre_C_D)        0.033     5.194    <hidden>
  -------------------------------------------------------------------
                         required time                          5.194    
                         arrival time                          -4.949    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.801ns  (logic 0.533ns (19.026%)  route 2.268ns (80.974%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.795     2.147    <hidden>
    SLICE_X215Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y467       FDRE (Prop_fdre_C_Q)         0.198     2.345 f  <hidden>
                         net (fo=11, routed)          0.740     3.085    <hidden>
    SLICE_X217Y471       LUT4 (Prop_lut4_I0_O)        0.120     3.205 r  <hidden>
                         net (fo=1, routed)           0.409     3.615    <hidden>
    SLICE_X219Y471       LUT5 (Prop_lut5_I4_O)        0.043     3.658 r  <hidden>
                         net (fo=1, routed)           0.331     3.989    <hidden>
    SLICE_X217Y471       LUT6 (Prop_lut6_I4_O)        0.043     4.032 r  <hidden>
                         net (fo=1, routed)           0.337     4.369    <hidden>
    SLICE_X217Y471       LUT6 (Prop_lut6_I0_O)        0.043     4.412 f  <hidden>
                         net (fo=2, routed)           0.180     4.591    <hidden>
    SLICE_X214Y471       LUT6 (Prop_lut6_I5_O)        0.043     4.634 f  <hidden>
                         net (fo=2, routed)           0.271     4.905    <hidden>
    SLICE_X213Y471       LUT6 (Prop_lut6_I1_O)        0.043     4.948 r  <hidden>
                         net (fo=1, routed)           0.000     4.948    <hidden>
    SLICE_X213Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     5.043    <hidden>
    SLICE_X213Y471       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X213Y471       FDRE (Setup_fdre_C_D)        0.033     5.194    <hidden>
  -------------------------------------------------------------------
                         required time                          5.194    
                         arrival time                          -4.948    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.667ns  (logic 0.490ns (18.374%)  route 2.177ns (81.626%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.147ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.795     2.147    <hidden>
    SLICE_X215Y467       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y467       FDRE (Prop_fdre_C_Q)         0.198     2.345 r  <hidden>
                         net (fo=11, routed)          0.740     3.085    <hidden>
    SLICE_X217Y471       LUT4 (Prop_lut4_I0_O)        0.120     3.205 f  <hidden>
                         net (fo=1, routed)           0.409     3.615    <hidden>
    SLICE_X219Y471       LUT5 (Prop_lut5_I4_O)        0.043     3.658 f  <hidden>
                         net (fo=1, routed)           0.331     3.989    <hidden>
    SLICE_X217Y471       LUT6 (Prop_lut6_I4_O)        0.043     4.032 f  <hidden>
                         net (fo=1, routed)           0.337     4.369    <hidden>
    SLICE_X217Y471       LUT6 (Prop_lut6_I0_O)        0.043     4.412 r  <hidden>
                         net (fo=2, routed)           0.359     4.771    <hidden>
    SLICE_X212Y471       LUT6 (Prop_lut6_I1_O)        0.043     4.814 r  <hidden>
                         net (fo=1, routed)           0.000     4.814    <hidden>
    SLICE_X212Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     5.043    <hidden>
    SLICE_X212Y471       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X212Y471       FDRE (Setup_fdre_C_D)        0.065     5.226    <hidden>
  -------------------------------------------------------------------
                         required time                          5.226    
                         arrival time                          -4.814    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.410ns (21.553%)  route 1.492ns (78.447%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.797     2.149    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y466       FDRE (Prop_fdre_C_Q)         0.198     2.347 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.435     2.782    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X220Y466       LUT6 (Prop_lut6_I0_O)        0.121     2.903 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.229     3.132    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X220Y466       LUT6 (Prop_lut6_I1_O)        0.043     3.175 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.423     3.598    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y472       LUT4 (Prop_lut4_I3_O)        0.048     3.646 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.405     4.051    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X220Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/C
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X220Y475       FDRE (Setup_fdre_C_CE)      -0.252     4.908    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.856ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.410ns (21.553%)  route 1.492ns (78.447%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.797     2.149    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y466       FDRE (Prop_fdre_C_Q)         0.198     2.347 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.435     2.782    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X220Y466       LUT6 (Prop_lut6_I0_O)        0.121     2.903 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.229     3.132    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X220Y466       LUT6 (Prop_lut6_I1_O)        0.043     3.175 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.423     3.598    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y472       LUT4 (Prop_lut4_I3_O)        0.048     3.646 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.405     4.051    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X220Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/C
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X220Y475       FDRE (Setup_fdre_C_CE)      -0.252     4.908    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]
  -------------------------------------------------------------------
                         required time                          4.908    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.410ns (21.620%)  route 1.486ns (78.380%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.797     2.149    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y466       FDRE (Prop_fdre_C_Q)         0.198     2.347 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.435     2.782    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X220Y466       LUT6 (Prop_lut6_I0_O)        0.121     2.903 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.229     3.132    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X220Y466       LUT6 (Prop_lut6_I1_O)        0.043     3.175 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.423     3.598    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y472       LUT4 (Prop_lut4_I3_O)        0.048     3.646 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.399     4.045    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X220Y476       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     5.043    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y476       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]/C
                         clock pessimism              0.153     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X220Y476       FDRE (Setup_fdre_C_CE)      -0.252     4.909    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[2]
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.410ns (21.620%)  route 1.486ns (78.380%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.797     2.149    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y466       FDRE (Prop_fdre_C_Q)         0.198     2.347 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.435     2.782    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X220Y466       LUT6 (Prop_lut6_I0_O)        0.121     2.903 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.229     3.132    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X220Y466       LUT6 (Prop_lut6_I1_O)        0.043     3.175 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.423     3.598    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y472       LUT4 (Prop_lut4_I3_O)        0.048     3.646 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.399     4.045    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X220Y476       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     5.043    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y476       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]/C
                         clock pessimism              0.153     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X220Y476       FDRE (Setup_fdre_C_CE)      -0.252     4.909    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[3]
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.410ns (21.620%)  route 1.486ns (78.380%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.797     2.149    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y466       FDRE (Prop_fdre_C_Q)         0.198     2.347 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.435     2.782    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X220Y466       LUT6 (Prop_lut6_I0_O)        0.121     2.903 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.229     3.132    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X220Y466       LUT6 (Prop_lut6_I1_O)        0.043     3.175 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.423     3.598    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y472       LUT4 (Prop_lut4_I3_O)        0.048     3.646 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.399     4.045    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X220Y476       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     5.043    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y476       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
                         clock pessimism              0.153     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X220Y476       FDRE (Setup_fdre_C_CE)      -0.252     4.909    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.896ns  (logic 0.410ns (21.620%)  route 1.486ns (78.380%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns = ( 5.043 - 3.103 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.797     2.149    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y466       FDRE (Prop_fdre_C_Q)         0.198     2.347 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.435     2.782    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X220Y466       LUT6 (Prop_lut6_I0_O)        0.121     2.903 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.229     3.132    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X220Y466       LUT6 (Prop_lut6_I1_O)        0.043     3.175 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.423     3.598    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y472       LUT4 (Prop_lut4_I3_O)        0.048     3.646 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.399     4.045    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X220Y476       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     5.043    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y476       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[5]/C
                         clock pessimism              0.153     5.196    
                         clock uncertainty           -0.035     5.161    
    SLICE_X220Y476       FDRE (Setup_fdre_C_CE)      -0.252     4.909    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[5]
  -------------------------------------------------------------------
                         required time                          4.909    
                         arrival time                          -4.045    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.870ns  (required time - arrival time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.410ns (21.998%)  route 1.454ns (78.002%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns = ( 5.042 - 3.103 ) 
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.797     2.149    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X219Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y466       FDRE (Prop_fdre_C_Q)         0.198     2.347 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/Q
                         net (fo=3, routed)           0.435     2.782    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample[0]
    SLICE_X220Y466       LUT6 (Prop_lut6_I0_O)        0.121     2.903 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3/O
                         net (fo=1, routed)           0.229     3.132    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_3_n_0
    SLICE_X220Y466       LUT6 (Prop_lut6_I1_O)        0.043     3.175 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event[1]_i_2/O
                         net (fo=3, routed)           0.423     3.598    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event1__2
    SLICE_X217Y472       LUT4 (Prop_lut4_I3_O)        0.048     3.646 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event[10]_i_2/O
                         net (fo=11, routed)          0.367     4.013    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event
    SLICE_X221Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     3.103 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     5.042    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y475       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/C
                         clock pessimism              0.153     5.195    
                         clock uncertainty           -0.035     5.160    
    SLICE_X221Y475       FDRE (Setup_fdre_C_CE)      -0.277     4.883    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]
  -------------------------------------------------------------------
                         required time                          4.883    
                         arrival time                          -4.013    
  -------------------------------------------------------------------
                         slack                                  0.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.874%)  route 0.076ns (37.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y463       FDSE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y463       FDSE (Prop_fdse_C_Q)         0.100     1.088 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]/Q
                         net (fo=4, routed)           0.076     1.164    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[2]
    SLICE_X220Y463       LUT4 (Prop_lut4_I2_O)        0.028     1.192 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.192    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount[3]_i_1_n_0
    SLICE_X220Y463       FDSE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y463       FDSE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[3]/C
                         clock pessimism             -0.245     0.999    
    SLICE_X220Y463       FDSE (Hold_fdse_C_D)         0.087     1.086    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/gearboxslipignorecount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y469       FDRE (Prop_fdre_C_Q)         0.100     1.084 r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[22]/Q
                         net (fo=1, routed)           0.055     1.139    <hidden>
    SLICE_X221Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X221Y469       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.984    
    SLICE_X221Y469       FDRE (Hold_fdre_C_D)         0.049     1.033    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y465       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[7]/Q
                         net (fo=1, routed)           0.055     1.143    <hidden>
    SLICE_X219Y465       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.605     1.243    <hidden>
    SLICE_X219Y465       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.988    
    SLICE_X219Y465       FDRE (Hold_fdre_C_D)         0.049     1.037    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    <hidden>
    SLICE_X213Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y476       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  <hidden>
                         net (fo=1, routed)           0.055     1.134    <hidden>
    SLICE_X213Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.594     1.232    <hidden>
    SLICE_X213Y476       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.979    
    SLICE_X213Y476       FDRE (Hold_fdre_C_D)         0.047     1.026    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    <hidden>
    SLICE_X211Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y476       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  <hidden>
                         net (fo=1, routed)           0.055     1.134    <hidden>
    SLICE_X211Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.594     1.232    <hidden>
    SLICE_X211Y476       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.979    
    SLICE_X211Y476       FDRE (Hold_fdre_C_D)         0.047     1.026    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.435     0.973    <hidden>
    SLICE_X205Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y473       FDRE (Prop_fdre_C_Q)         0.100     1.073 r  <hidden>
                         net (fo=1, routed)           0.055     1.128    <hidden>
    SLICE_X205Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.588     1.226    <hidden>
    SLICE_X205Y473       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.973    
    SLICE_X205Y473       FDRE (Hold_fdre_C_D)         0.047     1.020    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.435     0.973    <hidden>
    SLICE_X203Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y476       FDRE (Prop_fdre_C_Q)         0.100     1.073 r  <hidden>
                         net (fo=1, routed)           0.055     1.128    <hidden>
    SLICE_X203Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.588     1.226    <hidden>
    SLICE_X203Y476       FDRE                                         r  <hidden>
                         clock pessimism             -0.253     0.973    
    SLICE_X203Y476       FDRE (Hold_fdre_C_D)         0.047     1.020    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y469       FDRE (Prop_fdre_C_Q)         0.100     1.084 r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[18]/Q
                         net (fo=1, routed)           0.055     1.139    <hidden>
    SLICE_X221Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X221Y469       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.984    
    SLICE_X221Y469       FDRE (Hold_fdre_C_D)         0.047     1.031    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X221Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y469       FDRE (Prop_fdre_C_Q)         0.100     1.084 r  sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[21]/Q
                         net (fo=1, routed)           0.055     1.139    <hidden>
    SLICE_X221Y469       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.601     1.239    <hidden>
    SLICE_X221Y469       FDRE                                         r  <hidden>
                         clock pessimism             -0.255     0.984    
    SLICE_X221Y469       FDRE (Hold_fdre_C_D)         0.047     1.031    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.031    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X201Y465       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y465       FDPE (Prop_fdpe_C_Q)         0.100     1.081 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.136    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X201Y465       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X201Y465       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.253     0.981    
    SLICE_X201Y465       FDPE (Hold_fdpe_C_D)         0.047     1.028    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y37  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y110        sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y467       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[17]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y470       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[23]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X217Y472       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y476       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y475       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X219Y466       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/rx_sample_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y467       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[17]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y467       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[17]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X221Y470       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[23]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y470       sfp_3_pcs_pma_inst/inst/gt_rxd_d1_reg[23]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y472       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X217Y472       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_watchdog_event_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y476       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y476       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[4]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y475       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y475       sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y470       sfp_3_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y470       sfp_3_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X204Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X204Y465       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X204Y469       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X204Y469       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X204Y466       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X204Y466       sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y467       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y467       sfp_3_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.566ns (19.657%)  route 2.313ns (80.343%))
  Logic Levels:           6  (LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.799     2.151    <hidden>
    SLICE_X208Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y461       FDRE (Prop_fdre_C_Q)         0.232     2.383 r  <hidden>
                         net (fo=11, routed)          0.611     2.994    <hidden>
    SLICE_X210Y463       LUT4 (Prop_lut4_I0_O)        0.119     3.113 f  <hidden>
                         net (fo=1, routed)           0.220     3.334    <hidden>
    SLICE_X210Y462       LUT5 (Prop_lut5_I4_O)        0.043     3.377 f  <hidden>
                         net (fo=1, routed)           0.541     3.917    <hidden>
    SLICE_X214Y462       LUT6 (Prop_lut6_I4_O)        0.043     3.960 f  <hidden>
                         net (fo=1, routed)           0.337     4.297    <hidden>
    SLICE_X214Y462       LUT6 (Prop_lut6_I0_O)        0.043     4.340 r  <hidden>
                         net (fo=2, routed)           0.336     4.676    <hidden>
    SLICE_X215Y462       LUT6 (Prop_lut6_I5_O)        0.043     4.719 r  <hidden>
                         net (fo=2, routed)           0.269     4.987    <hidden>
    SLICE_X214Y458       LUT5 (Prop_lut5_I2_O)        0.043     5.030 r  <hidden>
                         net (fo=1, routed)           0.000     5.030    <hidden>
    SLICE_X214Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     5.055    <hidden>
    SLICE_X214Y458       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.208    
                         clock uncertainty           -0.035     5.173    
    SLICE_X214Y458       FDRE (Setup_fdre_C_D)        0.032     5.205    <hidden>
  -------------------------------------------------------------------
                         required time                          5.205    
                         arrival time                          -5.030    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 0.566ns (19.793%)  route 2.294ns (80.207%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.799     2.151    <hidden>
    SLICE_X208Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y461       FDRE (Prop_fdre_C_Q)         0.232     2.383 f  <hidden>
                         net (fo=11, routed)          0.611     2.994    <hidden>
    SLICE_X210Y463       LUT4 (Prop_lut4_I0_O)        0.119     3.113 r  <hidden>
                         net (fo=1, routed)           0.220     3.334    <hidden>
    SLICE_X210Y462       LUT5 (Prop_lut5_I4_O)        0.043     3.377 r  <hidden>
                         net (fo=1, routed)           0.541     3.917    <hidden>
    SLICE_X214Y462       LUT6 (Prop_lut6_I4_O)        0.043     3.960 r  <hidden>
                         net (fo=1, routed)           0.337     4.297    <hidden>
    SLICE_X214Y462       LUT6 (Prop_lut6_I0_O)        0.043     4.340 f  <hidden>
                         net (fo=2, routed)           0.336     4.676    <hidden>
    SLICE_X215Y462       LUT6 (Prop_lut6_I5_O)        0.043     4.719 f  <hidden>
                         net (fo=2, routed)           0.249     4.968    <hidden>
    SLICE_X215Y459       LUT6 (Prop_lut6_I1_O)        0.043     5.011 r  <hidden>
                         net (fo=1, routed)           0.000     5.011    <hidden>
    SLICE_X215Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     5.055    <hidden>
    SLICE_X215Y459       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.208    
                         clock uncertainty           -0.035     5.173    
    SLICE_X215Y459       FDRE (Setup_fdre_C_D)        0.033     5.206    <hidden>
  -------------------------------------------------------------------
                         required time                          5.206    
                         arrival time                          -5.011    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.729ns  (logic 0.658ns (24.112%)  route 2.071ns (75.888%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns = ( 5.055 - 3.103 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.798     2.150    <hidden>
    SLICE_X207Y461       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y461       FDRE (Prop_fdre_C_Q)         0.216     2.366 r  <hidden>
                         net (fo=3, routed)           0.516     2.882    <hidden>
    SLICE_X207Y462       LUT5 (Prop_lut5_I2_O)        0.048     2.930 r  <hidden>
                         net (fo=1, routed)           0.090     3.020    <hidden>
    SLICE_X207Y462       LUT6 (Prop_lut6_I1_O)        0.129     3.149 f  <hidden>
                         net (fo=1, routed)           0.526     3.675    <hidden>
    SLICE_X210Y461       LUT4 (Prop_lut4_I3_O)        0.043     3.718 r  <hidden>
                         net (fo=3, routed)           0.309     4.027    <hidden>
    SLICE_X212Y461       LUT4 (Prop_lut4_I3_O)        0.043     4.070 f  <hidden>
                         net (fo=2, routed)           0.411     4.481    <hidden>
    SLICE_X215Y459       LUT3 (Prop_lut3_I2_O)        0.050     4.531 f  <hidden>
                         net (fo=2, routed)           0.219     4.750    <hidden>
    SLICE_X215Y459       LUT6 (Prop_lut6_I2_O)        0.129     4.879 r  <hidden>
                         net (fo=1, routed)           0.000     4.879    <hidden>
    SLICE_X215Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     5.055    <hidden>
    SLICE_X215Y459       FDRE                                         r  <hidden>
                         clock pessimism              0.153     5.208    
                         clock uncertainty           -0.035     5.173    
    SLICE_X215Y459       FDRE (Setup_fdre_C_D)        0.032     5.205    <hidden>
  -------------------------------------------------------------------
                         required time                          5.205    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.349ns (18.144%)  route 1.574ns (81.856%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.447     2.821    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X217Y449       LUT4 (Prop_lut4_I1_O)        0.043     2.864 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.529     3.393    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X216Y453       LUT5 (Prop_lut5_I0_O)        0.043     3.436 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.253     3.689    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y453       LUT5 (Prop_lut5_I1_O)        0.047     3.736 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.345     4.081    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X215Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X215Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X215Y451       FDRE (Setup_fdre_C_R)       -0.379     4.796    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[10]
  -------------------------------------------------------------------
                         required time                          4.796    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.349ns (18.144%)  route 1.574ns (81.856%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.447     2.821    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X217Y449       LUT4 (Prop_lut4_I1_O)        0.043     2.864 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.529     3.393    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X216Y453       LUT5 (Prop_lut5_I0_O)        0.043     3.436 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.253     3.689    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y453       LUT5 (Prop_lut5_I1_O)        0.047     3.736 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.345     4.081    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X215Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X215Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X215Y451       FDRE (Setup_fdre_C_R)       -0.379     4.796    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[6]
  -------------------------------------------------------------------
                         required time                          4.796    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.349ns (18.144%)  route 1.574ns (81.856%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.447     2.821    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X217Y449       LUT4 (Prop_lut4_I1_O)        0.043     2.864 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.529     3.393    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X216Y453       LUT5 (Prop_lut5_I0_O)        0.043     3.436 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.253     3.689    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y453       LUT5 (Prop_lut5_I1_O)        0.047     3.736 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.345     4.081    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X215Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X215Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X215Y451       FDRE (Setup_fdre_C_R)       -0.379     4.796    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[7]
  -------------------------------------------------------------------
                         required time                          4.796    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.349ns (18.144%)  route 1.574ns (81.856%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.447     2.821    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X217Y449       LUT4 (Prop_lut4_I1_O)        0.043     2.864 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.529     3.393    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X216Y453       LUT5 (Prop_lut5_I0_O)        0.043     3.436 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.253     3.689    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y453       LUT5 (Prop_lut5_I1_O)        0.047     3.736 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.345     4.081    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X215Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X215Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X215Y451       FDRE (Setup_fdre_C_R)       -0.379     4.796    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[8]
  -------------------------------------------------------------------
                         required time                          4.796    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 0.349ns (18.144%)  route 1.574ns (81.856%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.447     2.821    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X217Y449       LUT4 (Prop_lut4_I1_O)        0.043     2.864 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.529     3.393    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X216Y453       LUT5 (Prop_lut5_I0_O)        0.043     3.436 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.253     3.689    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y453       LUT5 (Prop_lut5_I1_O)        0.047     3.736 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.345     4.081    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X215Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X215Y451       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]/C
                         clock pessimism              0.153     5.210    
                         clock uncertainty           -0.035     5.175    
    SLICE_X215Y451       FDRE (Setup_fdre_C_R)       -0.379     4.796    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[9]
  -------------------------------------------------------------------
                         required time                          4.796    
                         arrival time                          -4.081    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.349ns (17.902%)  route 1.600ns (82.098%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.447     2.821    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X217Y449       LUT4 (Prop_lut4_I1_O)        0.043     2.864 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.529     3.393    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X216Y453       LUT5 (Prop_lut5_I0_O)        0.043     3.436 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.253     3.689    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y453       LUT5 (Prop_lut5_I1_O)        0.047     3.736 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.371     4.107    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X216Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X216Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]/C
                         clock pessimism              0.185     5.242    
                         clock uncertainty           -0.035     5.207    
    SLICE_X216Y450       FDRE (Setup_fdre_C_R)       -0.355     4.852    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[0]
  -------------------------------------------------------------------
                         required time                          4.852    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        1.949ns  (logic 0.349ns (17.902%)  route 1.600ns (82.098%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 5.057 - 3.103 ) 
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X217Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y450       FDRE (Prop_fdre_C_Q)         0.216     2.374 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]/Q
                         net (fo=2, routed)           0.447     2.821    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_reg[0]
    SLICE_X217Y449       LUT4 (Prop_lut4_I1_O)        0.043     2.864 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9/O
                         net (fo=1, routed)           0.529     3.393    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_9_n_0
    SLICE_X216Y453       LUT5 (Prop_lut5_I0_O)        0.043     3.436 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog[0]_i_4/O
                         net (fo=2, routed)           0.253     3.689    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_reg[0]
    SLICE_X216Y453       LUT5 (Prop_lut5_I1_O)        0.047     3.736 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/cable_unpull_watchdog_event[10]_i_1/O
                         net (fo=11, routed)          0.371     4.107    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    SLICE_X216Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     4.238    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     4.302 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     5.057    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X216Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]/C
                         clock pessimism              0.185     5.242    
                         clock uncertainty           -0.035     5.207    
    SLICE_X216Y450       FDRE (Setup_fdre_C_R)       -0.355     4.852    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_watchdog_event_reg[1]
  -------------------------------------------------------------------
                         required time                          4.852    
                         arrival time                          -4.107    
  -------------------------------------------------------------------
                         slack                                  0.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@3.103ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.329%)  route 0.057ns (30.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.245ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     3.618    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     3.641 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     4.094    <hidden>
    SLICE_X211Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y456       FDRE (Prop_fdre_C_Q)         0.100     4.194 r  <hidden>
                         net (fo=2, routed)           0.057     4.251    <hidden>
    SLICE_X210Y456       LUT4 (Prop_lut4_I0_O)        0.028     4.279 r  <hidden>
                         net (fo=1, routed)           0.000     4.279    <hidden>
    SLICE_X210Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     3.103 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     3.696    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     3.741 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     4.350    <hidden>
    SLICE_X210Y456       FDRE                                         r  <hidden>
                         clock pessimism             -0.245     4.105    
    SLICE_X210Y456       FDRE (Hold_fdre_C_D)         0.087     4.192    <hidden>
  -------------------------------------------------------------------
                         required time                         -4.192    
                         arrival time                           4.279    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.698%)  route 0.097ns (49.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    <hidden>
    SLICE_X207Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y454       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  <hidden>
                         net (fo=2, routed)           0.097     1.186    <hidden>
    SLICE_X208Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.608     1.246    <hidden>
    SLICE_X208Y454       FDRE                                         r  <hidden>
                         clock pessimism             -0.220     1.026    
    SLICE_X208Y454       FDRE (Hold_fdre_C_D)         0.059     1.085    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    <hidden>
    SLICE_X207Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y458       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  <hidden>
                         net (fo=1, routed)           0.055     1.143    <hidden>
    SLICE_X207Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    <hidden>
    SLICE_X207Y458       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.988    
    SLICE_X207Y458       FDRE (Hold_fdre_C_D)         0.047     1.035    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    <hidden>
    SLICE_X207Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y459       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  <hidden>
                         net (fo=1, routed)           0.055     1.143    <hidden>
    SLICE_X207Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    <hidden>
    SLICE_X207Y459       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.988    
    SLICE_X207Y459       FDRE (Hold_fdre_C_D)         0.047     1.035    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y450       FDPE (Prop_fdpe_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.148    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X215Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.993    
    SLICE_X215Y450       FDPE (Hold_fdpe_C_D)         0.047     1.040    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/CLK
    SLICE_X215Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y455       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_4_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[0]/Q
                         net (fo=1, routed)           0.055     1.147    sfp_4_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r[0]
    SLICE_X215Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_4_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/CLK
    SLICE_X215Y455       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]/C
                         clock pessimism             -0.257     0.992    
    SLICE_X215Y455       FDRE (Hold_fdre_C_D)         0.047     1.039    sfp_4_pcs_pma_inst/inst/signal_detect_rxusrclk2_sync_i/sync1_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    <hidden>
    SLICE_X213Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y451       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  <hidden>
                         net (fo=1, routed)           0.055     1.147    <hidden>
    SLICE_X213Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    <hidden>
    SLICE_X213Y451       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.992    
    SLICE_X213Y451       FDRE (Hold_fdre_C_D)         0.047     1.039    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    <hidden>
    SLICE_X209Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y451       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  <hidden>
                         net (fo=1, routed)           0.055     1.145    <hidden>
    SLICE_X209Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.609     1.247    <hidden>
    SLICE_X209Y451       FDRE                                         r  <hidden>
                         clock pessimism             -0.257     0.990    
    SLICE_X209Y451       FDRE (Hold_fdre_C_D)         0.047     1.037    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    <hidden>
    SLICE_X207Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y454       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  <hidden>
                         net (fo=1, routed)           0.055     1.144    <hidden>
    SLICE_X207Y454       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    <hidden>
    SLICE_X207Y454       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.989    
    SLICE_X207Y454       FDRE (Hold_fdre_C_D)         0.047     1.036    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns - sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.451     0.989    <hidden>
    SLICE_X207Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y456       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  <hidden>
                         net (fo=1, routed)           0.055     1.144    <hidden>
    SLICE_X207Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.607     1.245    <hidden>
    SLICE_X207Y456       FDRE                                         r  <hidden>
                         clock pessimism             -0.256     0.989    
    SLICE_X207Y456       FDRE (Hold_fdre_C_D)         0.047     1.036    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Waveform(ns):       { 0.000 1.551 }
Period(ns):         3.103
Sources:            { sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK   n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK
Min Period        n/a     GTHE2_CHANNEL/RXUSRCLK2  n/a            2.442         3.103       0.661      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
Min Period        n/a     GTHE2_CHANNEL/RXOUTCLK   n/a            2.420         3.103       0.683      GTHE2_CHANNEL_X1Y36  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
Min Period        n/a     BUFH/I                   n/a            1.349         3.103       1.753      BUFHCE_X1Y111        sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X218Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y455       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X221Y455       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[15]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y457       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[16]/C
Min Period        n/a     FDRE/C                   n/a            0.750         3.103       2.353      SLICE_X220Y459       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[20]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X218Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X218Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X218Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y455       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[11]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X221Y455       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[11]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X221Y455       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[15]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.552       1.152      SLICE_X221Y455       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[15]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y457       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[16]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.400         1.551       1.151      SLICE_X220Y457       sfp_4_pcs_pma_inst/inst/gt_rxd_d1_reg[16]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y455       sfp_4_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y455       sfp_4_pcs_pma_inst/inst/gt0_rxbufreset_i_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X218Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X218Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X216Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X216Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X218Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X218Y452       sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
High Pulse Width  Slow    FDRE/C                   n/a            0.350         1.552       1.202      SLICE_X221Y456       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         1.551       1.201      SLICE_X221Y456       sfp_4_pcs_pma_inst/inst/gt_rxc_d1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Setup :          752  Failing Endpoints,  Worst Slack      -38.068ns,  Total Violation    -6190.208ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.526ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -38.068ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.100ns  (logic 26.246ns (59.514%)  route 17.854ns (40.486%))
  Logic Levels:           318  (CARRY4=288 LUT2=1 LUT3=22 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 11.261 - 6.400 ) 
    Source Clock Delay      (SCD):    6.092ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.622     6.092    core_inst/coreclk_out
    SLICE_X174Y350       FDRE                                         r  core_inst/pkt_n_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y350       FDRE (Prop_fdre_C_Q)         0.254     6.346 r  core_inst/pkt_n_reg_reg[16]/Q
                         net (fo=4, routed)           0.326     6.671    core_inst/pkt_n_reg_reg[16]
    SLICE_X175Y350       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.230     6.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_731/CO[3]
                         net (fo=1, routed)           0.000     6.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_731_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_900/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_900_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1069/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_1069_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1238/CO[3]
                         net (fo=1, routed)           0.000     7.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_1238_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1407/O[2]
                         net (fo=2, routed)           0.306     7.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_1407_n_5
    SLICE_X177Y354       LUT2 (Prop_lut2_I1_O)        0.118     7.579 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.579    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1445/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_1445_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1440/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_1440_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_1435_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.977    core_inst/tx_fifo_axis_tdata_reg[63]_i_1430_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     8.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_1425_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_1420_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     8.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_1415_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     8.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[0]
                         net (fo=35, routed)          0.487     8.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_3
    SLICE_X176Y354       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     9.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_1402_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.213 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1397/CO[3]
                         net (fo=1, routed)           0.000     9.213    core_inst/tx_fifo_axis_tdata_reg[63]_i_1397_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.263 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.263    core_inst/tx_fifo_axis_tdata_reg[63]_i_1392_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.313 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.313    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.363 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.363    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.413 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.413    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.463 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.463    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X176Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.513 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.513    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X176Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[1]
                         net (fo=35, routed)          0.442    10.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_2
    SLICE_X175Y355       LUT3 (Prop_lut3_I0_O)        0.120    10.149 r  core_inst/tx_fifo_axis_tdata[63]_i_1410/O
                         net (fo=1, routed)           0.000    10.149    core_inst/tx_fifo_axis_tdata[63]_i_1410_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_1360_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1355/CO[3]
                         net (fo=1, routed)           0.000    10.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_1355_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1350_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_1345_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1340_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1335_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.700 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.700    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.749 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[1]
                         net (fo=35, routed)          0.545    11.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_2
    SLICE_X173Y358       LUT3 (Prop_lut3_I0_O)        0.118    11.486 r  core_inst/tx_fifo_axis_tdata[63]_i_1363/O
                         net (fo=1, routed)           0.000    11.486    core_inst/tx_fifo_axis_tdata[63]_i_1363_n_0
    SLICE_X173Y358       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1313/CO[3]
                         net (fo=1, routed)           0.000    11.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_1313_n_0
    SLICE_X173Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.792 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.792    core_inst/tx_fifo_axis_tdata_reg[63]_i_1308_n_0
    SLICE_X173Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.841 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.841    core_inst/tx_fifo_axis_tdata_reg[63]_i_1303_n_0
    SLICE_X173Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.890 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.890    core_inst/tx_fifo_axis_tdata_reg[63]_i_1298_n_0
    SLICE_X173Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.939 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.939    core_inst/tx_fifo_axis_tdata_reg[63]_i_1293_n_0
    SLICE_X173Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X173Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    12.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X173Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[1]
                         net (fo=35, routed)          0.529    12.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    12.759 r  core_inst/tx_fifo_axis_tdata[63]_i_1325/O
                         net (fo=1, routed)           0.000    12.759    core_inst/tx_fifo_axis_tdata[63]_i_1325_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    13.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    13.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1276_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    13.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_1271_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    13.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1266_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    13.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1261_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.205 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.205    core_inst/tx_fifo_axis_tdata_reg[63]_i_1256_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1251_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.305 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.305    core_inst/tx_fifo_axis_tdata_reg[63]_i_1246_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.355 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.355    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[1]
                         net (fo=35, routed)          0.433    13.862    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    13.982 r  core_inst/tx_fifo_axis_tdata[63]_i_1283/O
                         net (fo=1, routed)           0.000    13.982    core_inst/tx_fifo_axis_tdata[63]_i_1283_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.228 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    14.228    core_inst/tx_fifo_axis_tdata_reg[63]_i_1233_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.278 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    14.278    core_inst/tx_fifo_axis_tdata_reg[63]_i_1228_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_1223_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X176Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[1]
                         net (fo=35, routed)          0.507    15.159    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_2
    SLICE_X178Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    15.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1191/CO[3]
                         net (fo=1, routed)           0.000    15.525    core_inst/tx_fifo_axis_tdata_reg[63]_i_1191_n_0
    SLICE_X178Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1186/CO[3]
                         net (fo=1, routed)           0.000    15.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_1186_n_0
    SLICE_X178Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_1181_n_0
    SLICE_X178Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1176_n_0
    SLICE_X178Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_1171_n_0
    SLICE_X178Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_1166_n_0
    SLICE_X178Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_1161_n_0
    SLICE_X178Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X178Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[1]
                         net (fo=35, routed)          0.392    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_2
    SLICE_X177Y366       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1198/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1198_n_0
    SLICE_X177Y366       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1149_n_0
    SLICE_X177Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1144_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.816    core_inst/tx_fifo_axis_tdata_reg[63]_i_1139_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.865 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1134_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_1129_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.963 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.963    core_inst/tx_fifo_axis_tdata_reg[63]_i_1124_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.012 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    17.012    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.061    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[1]
                         net (fo=35, routed)          0.519    17.656    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_2
    SLICE_X175Y366       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.010 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1107/CO[3]
                         net (fo=1, routed)           0.000    18.010    core_inst/tx_fifo_axis_tdata_reg[63]_i_1107_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1102/CO[3]
                         net (fo=1, routed)           0.000    18.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_1102_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.108 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    18.108    core_inst/tx_fifo_axis_tdata_reg[63]_i_1097_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.157 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    18.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_1092_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    18.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_1087_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1082_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1077_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X175Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[1]
                         net (fo=35, routed)          0.372    18.800    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_2
    SLICE_X176Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    19.164    core_inst/tx_fifo_axis_tdata_reg[63]_i_1064_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.214    core_inst/tx_fifo_axis_tdata_reg[63]_i_1059_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.264 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1054/CO[3]
                         net (fo=1, routed)           0.007    19.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1054_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.370 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.370    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.470 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.470    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.520    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.594 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[1]
                         net (fo=35, routed)          0.512    20.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_2
    SLICE_X174Y372       LUT3 (Prop_lut3_I0_O)        0.120    20.226 r  core_inst/tx_fifo_axis_tdata[63]_i_1072/O
                         net (fo=1, routed)           0.000    20.226    core_inst/tx_fifo_axis_tdata[63]_i_1072_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    20.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1022_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1017/CO[3]
                         net (fo=1, routed)           0.000    20.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_1017_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.572 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1012/CO[3]
                         net (fo=1, routed)           0.007    20.579    core_inst/tx_fifo_axis_tdata_reg[63]_i_1012_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.629 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.629    core_inst/tx_fifo_axis_tdata_reg[63]_i_1007_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1002_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.729 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_997_n_0
    SLICE_X174Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.779    core_inst/tx_fifo_axis_tdata_reg[63]_i_992_n_0
    SLICE_X174Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.829 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X174Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.903 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[1]
                         net (fo=35, routed)          0.560    21.462    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_2
    SLICE_X173Y373       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    21.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_980/CO[3]
                         net (fo=1, routed)           0.000    21.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_980_n_0
    SLICE_X173Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_975/CO[3]
                         net (fo=1, routed)           0.007    21.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_975_n_0
    SLICE_X173Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_970_n_0
    SLICE_X173Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_965_n_0
    SLICE_X173Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_960/CO[3]
                         net (fo=1, routed)           0.000    22.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_960_n_0
    SLICE_X173Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_955_n_0
    SLICE_X173Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    22.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X173Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    22.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X173Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[1]
                         net (fo=35, routed)          0.341    22.585    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_2
    SLICE_X174Y381       LUT3 (Prop_lut3_I0_O)        0.118    22.703 r  core_inst/tx_fifo_axis_tdata[63]_i_987/O
                         net (fo=1, routed)           0.000    22.703    core_inst/tx_fifo_axis_tdata[63]_i_987_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    22.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_938/CO[3]
                         net (fo=1, routed)           0.000    22.949    core_inst/tx_fifo_axis_tdata_reg[63]_i_938_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_933/CO[3]
                         net (fo=1, routed)           0.000    22.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_933_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_928/CO[3]
                         net (fo=1, routed)           0.000    23.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_928_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_923/CO[3]
                         net (fo=1, routed)           0.000    23.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_923_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_918/CO[3]
                         net (fo=1, routed)           0.000    23.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_918_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_913_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_908_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.299 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.299    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    23.373 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[1]
                         net (fo=35, routed)          0.437    23.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_2
    SLICE_X175Y381       LUT3 (Prop_lut3_I0_O)        0.120    23.929 r  core_inst/tx_fifo_axis_tdata[63]_i_945/O
                         net (fo=1, routed)           0.000    23.929    core_inst/tx_fifo_axis_tdata[63]_i_945_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    24.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_895/CO[3]
                         net (fo=1, routed)           0.000    24.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_895_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_890/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_890_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_885_n_0
    SLICE_X175Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.333 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.333    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.431 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.480 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.480    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[1]
                         net (fo=35, routed)          0.423    25.027    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.118    25.145 r  core_inst/tx_fifo_axis_tdata[63]_i_903/O
                         net (fo=1, routed)           0.000    25.145    core_inst/tx_fifo_axis_tdata[63]_i_903_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.391 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_853/CO[3]
                         net (fo=1, routed)           0.000    25.391    core_inst/tx_fifo_axis_tdata_reg[63]_i_853_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_848/CO[3]
                         net (fo=1, routed)           0.000    25.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_848_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.491 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.491    core_inst/tx_fifo_axis_tdata_reg[63]_i_843_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_838_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.591 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.591    core_inst/tx_fifo_axis_tdata_reg[63]_i_833_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.641 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_828_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.691 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.691    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.741    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X176Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.815 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[1]
                         net (fo=35, routed)          0.507    26.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_2
    SLICE_X178Y384       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    26.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_811/CO[3]
                         net (fo=1, routed)           0.000    26.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_811_n_0
    SLICE_X178Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.738 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_806/CO[3]
                         net (fo=1, routed)           0.000    26.738    core_inst/tx_fifo_axis_tdata_reg[63]_i_806_n_0
    SLICE_X178Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.788 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.788    core_inst/tx_fifo_axis_tdata_reg[63]_i_801_n_0
    SLICE_X178Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.838 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.838    core_inst/tx_fifo_axis_tdata_reg[63]_i_796_n_0
    SLICE_X178Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.888 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.888    core_inst/tx_fifo_axis_tdata_reg[63]_i_791_n_0
    SLICE_X178Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.938 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_786/CO[3]
                         net (fo=1, routed)           0.000    26.938    core_inst/tx_fifo_axis_tdata_reg[63]_i_786_n_0
    SLICE_X178Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X178Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    27.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X178Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[1]
                         net (fo=35, routed)          0.318    27.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_2
    SLICE_X179Y390       LUT3 (Prop_lut3_I0_O)        0.120    27.549 r  core_inst/tx_fifo_axis_tdata[63]_i_818/O
                         net (fo=1, routed)           0.000    27.549    core_inst/tx_fifo_axis_tdata[63]_i_818_n_0
    SLICE_X179Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_769/CO[3]
                         net (fo=1, routed)           0.000    27.806    core_inst/tx_fifo_axis_tdata_reg[63]_i_769_n_0
    SLICE_X179Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_764/CO[3]
                         net (fo=1, routed)           0.000    27.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_764_n_0
    SLICE_X179Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.904 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.904    core_inst/tx_fifo_axis_tdata_reg[63]_i_759_n_0
    SLICE_X179Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.953 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.953    core_inst/tx_fifo_axis_tdata_reg[63]_i_754_n_0
    SLICE_X179Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.002 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_749/CO[3]
                         net (fo=1, routed)           0.000    28.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_749_n_0
    SLICE_X179Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_744_n_0
    SLICE_X179Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_739_n_0
    SLICE_X179Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X179Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[1]
                         net (fo=35, routed)          0.503    28.727    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_2
    SLICE_X175Y390       LUT3 (Prop_lut3_I0_O)        0.118    28.845 r  core_inst/tx_fifo_axis_tdata[63]_i_776/O
                         net (fo=1, routed)           0.000    28.845    core_inst/tx_fifo_axis_tdata[63]_i_776_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.102 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_726_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_721/CO[3]
                         net (fo=1, routed)           0.000    29.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_721_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_716_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.298 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.298    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.347 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.347    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.396 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.396    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.445 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.445    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[1]
                         net (fo=35, routed)          0.482    30.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_2
    SLICE_X174Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.120 r  core_inst/tx_fifo_axis_tdata[63]_i_729/O
                         net (fo=1, routed)           0.000    30.120    core_inst/tx_fifo_axis_tdata[63]_i_729_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.366 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_679/CO[3]
                         net (fo=1, routed)           0.000    30.366    core_inst/tx_fifo_axis_tdata_reg[63]_i_679_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_674_n_0
    SLICE_X174Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.466 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.466    core_inst/tx_fifo_axis_tdata_reg[63]_i_669_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_664/CO[3]
                         net (fo=1, routed)           0.001    30.517    core_inst/tx_fifo_axis_tdata_reg[63]_i_664_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_659_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.617    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.667 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.667    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[1]
                         net (fo=35, routed)          0.494    31.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_2
    SLICE_X177Y395       LUT3 (Prop_lut3_I0_O)        0.120    31.355 r  core_inst/tx_fifo_axis_tdata[63]_i_691/O
                         net (fo=1, routed)           0.000    31.355    core_inst/tx_fifo_axis_tdata[63]_i_691_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_642/CO[3]
                         net (fo=1, routed)           0.000    31.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_642_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_637/CO[3]
                         net (fo=1, routed)           0.000    31.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_637_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_632_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_627_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_622/CO[3]
                         net (fo=1, routed)           0.001    31.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_622_n_0
    SLICE_X177Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_617_n_0
    SLICE_X177Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X177Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X177Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[1]
                         net (fo=35, routed)          0.446    32.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_2
    SLICE_X175Y399       LUT3 (Prop_lut3_I0_O)        0.118    32.595 r  core_inst/tx_fifo_axis_tdata[63]_i_649/O
                         net (fo=1, routed)           0.000    32.595    core_inst/tx_fifo_axis_tdata[63]_i_649_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_600/CO[3]
                         net (fo=1, routed)           0.001    32.853    core_inst/tx_fifo_axis_tdata_reg[63]_i_600_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.902 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_595/CO[3]
                         net (fo=1, routed)           0.000    32.902    core_inst/tx_fifo_axis_tdata_reg[63]_i_595_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.951 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.951    core_inst/tx_fifo_axis_tdata_reg[63]_i_590_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.000 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.000    core_inst/tx_fifo_axis_tdata_reg[63]_i_585_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_580_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.097 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.097    core_inst/tx_fifo_axis_tdata_reg[63]_i_575_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.146    core_inst/tx_fifo_axis_tdata_reg[63]_i_570_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[1]
                         net (fo=35, routed)          0.444    33.715    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_2
    SLICE_X176Y400       LUT3 (Prop_lut3_I0_O)        0.118    33.833 r  core_inst/tx_fifo_axis_tdata[63]_i_607/O
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata[63]_i_607_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.079 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.079    core_inst/tx_fifo_axis_tdata_reg[63]_i_557_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_552/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_552_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_547_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[1]
                         net (fo=35, routed)          0.424    34.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_2
    SLICE_X177Y404       LUT3 (Prop_lut3_I0_O)        0.120    35.046 r  core_inst/tx_fifo_axis_tdata[63]_i_565/O
                         net (fo=1, routed)           0.000    35.046    core_inst/tx_fifo_axis_tdata[63]_i_565_n_0
    SLICE_X177Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_515/CO[3]
                         net (fo=1, routed)           0.000    35.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_515_n_0
    SLICE_X177Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_510/CO[3]
                         net (fo=1, routed)           0.000    35.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_510_n_0
    SLICE_X177Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_505_n_0
    SLICE_X177Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_500_n_0
    SLICE_X177Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_495_n_0
    SLICE_X177Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_490_n_0
    SLICE_X177Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_485_n_0
    SLICE_X177Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X177Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[1]
                         net (fo=35, routed)          0.551    36.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_2
    SLICE_X179Y404       LUT3 (Prop_lut3_I0_O)        0.118    36.391 r  core_inst/tx_fifo_axis_tdata[63]_i_522/O
                         net (fo=1, routed)           0.000    36.391    core_inst/tx_fifo_axis_tdata[63]_i_522_n_0
    SLICE_X179Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.648 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    36.648    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X179Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.697 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    36.697    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X179Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X179Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X179Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.844 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.844    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X179Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.893 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X179Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.942 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.942    core_inst/tx_fifo_axis_tdata_reg[63]_i_443_n_0
    SLICE_X179Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.991 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.991    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X179Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.066 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[1]
                         net (fo=35, routed)          0.490    37.555    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_2
    SLICE_X178Y407       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    37.919 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_431/CO[3]
                         net (fo=1, routed)           0.000    37.919    core_inst/tx_fifo_axis_tdata_reg[63]_i_431_n_0
    SLICE_X178Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.969 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_419/CO[3]
                         net (fo=1, routed)           0.000    37.969    core_inst/tx_fifo_axis_tdata_reg[63]_i_419_n_0
    SLICE_X178Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_414/CO[3]
                         net (fo=1, routed)           0.000    38.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_414_n_0
    SLICE_X178Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.069 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_409/CO[3]
                         net (fo=1, routed)           0.000    38.069    core_inst/tx_fifo_axis_tdata_reg[63]_i_409_n_0
    SLICE_X178Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_404/CO[3]
                         net (fo=1, routed)           0.000    38.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_404_n_0
    SLICE_X178Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_399/CO[3]
                         net (fo=1, routed)           0.000    38.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_399_n_0
    SLICE_X178Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_394/CO[3]
                         net (fo=1, routed)           0.000    38.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_394_n_0
    SLICE_X178Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_391_n_0
    SLICE_X178Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.464    38.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X176Y409       LUT3 (Prop_lut3_I0_O)        0.120    38.928 r  core_inst/tx_fifo_axis_tdata[63]_i_438/O
                         net (fo=1, routed)           0.000    38.928    core_inst/tx_fifo_axis_tdata[63]_i_438_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.174 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.174    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.274 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_362/CO[3]
                         net (fo=1, routed)           0.000    39.274    core_inst/tx_fifo_axis_tdata_reg[63]_i_362_n_0
    SLICE_X176Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.324 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_357/CO[3]
                         net (fo=1, routed)           0.000    39.324    core_inst/tx_fifo_axis_tdata_reg[63]_i_357_n_0
    SLICE_X176Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_352_n_0
    SLICE_X176Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_347_n_0
    SLICE_X176Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.474 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_342_n_0
    SLICE_X176Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.524    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X176Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[1]
                         net (fo=35, routed)          0.425    40.023    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_2
    SLICE_X177Y413       LUT3 (Prop_lut3_I0_O)        0.120    40.143 r  core_inst/tx_fifo_axis_tdata[63]_i_430/O
                         net (fo=1, routed)           0.000    40.143    core_inst/tx_fifo_axis_tdata[63]_i_430_n_0
    SLICE_X177Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    40.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    40.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X177Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X177Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.498 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.498    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X177Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.547 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.547    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X177Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.596 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.596    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X177Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.645 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.000    40.645    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X177Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.694 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    40.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X177Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_274/CO[3]
                         net (fo=1, routed)           0.000    40.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_274_n_0
    SLICE_X177Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[1]
                         net (fo=35, routed)          0.393    41.211    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_2
    SLICE_X176Y418       LUT3 (Prop_lut3_I0_O)        0.118    41.329 r  core_inst/tx_fifo_axis_tdata[63]_i_426/O
                         net (fo=1, routed)           0.000    41.329    core_inst/tx_fifo_axis_tdata[63]_i_426_n_0
    SLICE_X176Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_367/CO[3]
                         net (fo=1, routed)           0.000    41.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_367_n_0
    SLICE_X176Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    41.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X176Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X176Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X176Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_203/CO[3]
                         net (fo=1, routed)           0.000    41.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_203_n_0
    SLICE_X176Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.000    41.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X176Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_193/CO[3]
                         net (fo=1, routed)           0.007    41.881    core_inst/tx_fifo_axis_tdata_reg[63]_i_193_n_0
    SLICE_X176Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X176Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_189/CO[1]
                         net (fo=35, routed)          0.524    42.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_189_n_2
    SLICE_X175Y418       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    42.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_315/CO[3]
                         net (fo=1, routed)           0.000    42.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_315_n_0
    SLICE_X175Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.934 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_301/CO[3]
                         net (fo=1, routed)           0.000    42.934    core_inst/tx_fifo_axis_tdata_reg[63]_i_301_n_0
    SLICE_X175Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_258/CO[3]
                         net (fo=1, routed)           0.000    42.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_258_n_0
    SLICE_X175Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_184/CO[3]
                         net (fo=1, routed)           0.000    43.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_184_n_0
    SLICE_X175Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_179_n_0
    SLICE_X175Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    43.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X175Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.007    43.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X175Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_104/CO[3]
                         net (fo=1, routed)           0.000    43.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_104_n_0
    SLICE_X175Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.310 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/CO[1]
                         net (fo=35, routed)          0.508    43.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_2
    SLICE_X179Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    44.172 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_240/CO[3]
                         net (fo=1, routed)           0.000    44.172    core_inst/tx_fifo_axis_tdata_reg[63]_i_240_n_0
    SLICE_X179Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_245/CO[3]
                         net (fo=1, routed)           0.000    44.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_245_n_0
    SLICE_X179Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_213/CO[3]
                         net (fo=1, routed)           0.000    44.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_213_n_0
    SLICE_X179Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    44.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X179Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.007    44.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_98_n_0
    SLICE_X179Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    44.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_93_n_0
    SLICE_X179Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_50/CO[3]
                         net (fo=1, routed)           0.000    44.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_50_n_0
    SLICE_X179Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_47_n_0
    SLICE_X179Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_46/CO[1]
                         net (fo=35, routed)          0.440    45.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_46_n_2
    SLICE_X178Y421       LUT3 (Prop_lut3_I0_O)        0.118    45.155 r  core_inst/tx_fifo_axis_tdata[63]_i_244/O
                         net (fo=1, routed)           0.000    45.155    core_inst/tx_fifo_axis_tdata[63]_i_244_n_0
    SLICE_X178Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X178Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_157/CO[3]
                         net (fo=1, routed)           0.000    45.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_157_n_0
    SLICE_X178Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_208/CO[3]
                         net (fo=1, routed)           0.000    45.501    core_inst/tx_fifo_axis_tdata_reg[63]_i_208_n_0
    SLICE_X178Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.551 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.007    45.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X178Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_83_n_0
    SLICE_X178Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_37_n_0
    SLICE_X178Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_36_n_0
    SLICE_X178Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_23_n_0
    SLICE_X178Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_22/CO[1]
                         net (fo=35, routed)          0.406    46.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_22_n_2
    SLICE_X180Y427       LUT3 (Prop_lut3_I0_O)        0.120    46.358 r  core_inst/tx_fifo_axis_tdata[63]_i_156/O
                         net (fo=1, routed)           0.000    46.358    core_inst/tx_fifo_axis_tdata[63]_i_156_n_0
    SLICE_X180Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_73_n_0
    SLICE_X180Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.654 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.654    core_inst/tx_fifo_axis_tdata_reg[63]_i_75_n_0
    SLICE_X180Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X180Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_117/CO[3]
                         net (fo=1, routed)           0.000    46.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_117_n_0
    SLICE_X180Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.804 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.804    core_inst/tx_fifo_axis_tdata_reg[63]_i_55_n_0
    SLICE_X180Y432       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    46.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_33/O[1]
                         net (fo=7, routed)           0.380    47.336    core_inst/tx_fifo_axis_tdata_reg[63]_i_33_n_6
    SLICE_X179Y434       LUT4 (Prop_lut4_I2_O)        0.121    47.457 f  core_inst/tx_fifo_axis_tdata[63]_i_77/O
                         net (fo=1, routed)           0.343    47.800    core_inst/tx_fifo_axis_tdata[63]_i_77_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I0_O)        0.043    47.843 r  core_inst/tx_fifo_axis_tdata[63]_i_89/O
                         net (fo=2, routed)           0.390    48.233    core_inst/tx_fifo_axis_tdata[63]_i_89_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I2_O)        0.043    48.276 r  core_inst/tx_fifo_axis_tdata[63]_i_92/O
                         net (fo=4, routed)           0.331    48.607    core_inst/tx_fifo_axis_tdata[63]_i_92_n_0
    SLICE_X183Y434       LUT6 (Prop_lut6_I5_O)        0.043    48.650 r  core_inst/tx_fifo_axis_tdata[63]_i_35_comp_1/O
                         net (fo=1, routed)           0.383    49.033    core_inst/tx_fifo_axis_tdata[63]_i_35_n_0_repN_1
    SLICE_X179Y433       LUT6 (Prop_lut6_I5_O)        0.043    49.076 f  core_inst/tx_fifo_axis_tdata[63]_i_20_comp/O
                         net (fo=1, routed)           0.331    49.407    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X179Y432       LUT6 (Prop_lut6_I2_O)        0.043    49.450 f  core_inst/tx_fifo_axis_tdata[63]_i_5_comp/O
                         net (fo=28, routed)          0.419    49.869    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_1
    SLICE_X182Y431       LUT6 (Prop_lut6_I2_O)        0.043    49.912 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.280    50.192    core_inst/udp_complete_inst_n_47
    SLICE_X182Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.425    11.261    core_inst/coreclk_out
    SLICE_X182Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[0]/C
                         clock pessimism              1.194    12.455    
                         clock uncertainty           -0.035    12.419    
    SLICE_X182Y433       FDRE (Setup_fdre_C_R)       -0.295    12.124    core_inst/tx_fifo_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                         -50.192    
  -------------------------------------------------------------------
                         slack                                -38.068    

Slack (VIOLATED) :        -38.068ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.100ns  (logic 26.246ns (59.514%)  route 17.854ns (40.486%))
  Logic Levels:           318  (CARRY4=288 LUT2=1 LUT3=22 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 11.261 - 6.400 ) 
    Source Clock Delay      (SCD):    6.092ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.622     6.092    core_inst/coreclk_out
    SLICE_X174Y350       FDRE                                         r  core_inst/pkt_n_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y350       FDRE (Prop_fdre_C_Q)         0.254     6.346 r  core_inst/pkt_n_reg_reg[16]/Q
                         net (fo=4, routed)           0.326     6.671    core_inst/pkt_n_reg_reg[16]
    SLICE_X175Y350       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.230     6.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_731/CO[3]
                         net (fo=1, routed)           0.000     6.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_731_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_900/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_900_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1069/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_1069_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1238/CO[3]
                         net (fo=1, routed)           0.000     7.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_1238_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1407/O[2]
                         net (fo=2, routed)           0.306     7.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_1407_n_5
    SLICE_X177Y354       LUT2 (Prop_lut2_I1_O)        0.118     7.579 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.579    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1445/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_1445_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1440/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_1440_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_1435_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.977    core_inst/tx_fifo_axis_tdata_reg[63]_i_1430_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     8.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_1425_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_1420_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     8.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_1415_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     8.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[0]
                         net (fo=35, routed)          0.487     8.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_3
    SLICE_X176Y354       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     9.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_1402_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.213 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1397/CO[3]
                         net (fo=1, routed)           0.000     9.213    core_inst/tx_fifo_axis_tdata_reg[63]_i_1397_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.263 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.263    core_inst/tx_fifo_axis_tdata_reg[63]_i_1392_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.313 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.313    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.363 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.363    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.413 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.413    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.463 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.463    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X176Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.513 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.513    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X176Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[1]
                         net (fo=35, routed)          0.442    10.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_2
    SLICE_X175Y355       LUT3 (Prop_lut3_I0_O)        0.120    10.149 r  core_inst/tx_fifo_axis_tdata[63]_i_1410/O
                         net (fo=1, routed)           0.000    10.149    core_inst/tx_fifo_axis_tdata[63]_i_1410_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_1360_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1355/CO[3]
                         net (fo=1, routed)           0.000    10.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_1355_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1350_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_1345_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1340_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1335_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.700 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.700    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.749 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[1]
                         net (fo=35, routed)          0.545    11.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_2
    SLICE_X173Y358       LUT3 (Prop_lut3_I0_O)        0.118    11.486 r  core_inst/tx_fifo_axis_tdata[63]_i_1363/O
                         net (fo=1, routed)           0.000    11.486    core_inst/tx_fifo_axis_tdata[63]_i_1363_n_0
    SLICE_X173Y358       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1313/CO[3]
                         net (fo=1, routed)           0.000    11.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_1313_n_0
    SLICE_X173Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.792 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.792    core_inst/tx_fifo_axis_tdata_reg[63]_i_1308_n_0
    SLICE_X173Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.841 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.841    core_inst/tx_fifo_axis_tdata_reg[63]_i_1303_n_0
    SLICE_X173Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.890 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.890    core_inst/tx_fifo_axis_tdata_reg[63]_i_1298_n_0
    SLICE_X173Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.939 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.939    core_inst/tx_fifo_axis_tdata_reg[63]_i_1293_n_0
    SLICE_X173Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X173Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    12.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X173Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[1]
                         net (fo=35, routed)          0.529    12.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    12.759 r  core_inst/tx_fifo_axis_tdata[63]_i_1325/O
                         net (fo=1, routed)           0.000    12.759    core_inst/tx_fifo_axis_tdata[63]_i_1325_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    13.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    13.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1276_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    13.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_1271_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    13.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1266_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    13.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1261_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.205 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.205    core_inst/tx_fifo_axis_tdata_reg[63]_i_1256_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1251_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.305 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.305    core_inst/tx_fifo_axis_tdata_reg[63]_i_1246_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.355 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.355    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[1]
                         net (fo=35, routed)          0.433    13.862    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    13.982 r  core_inst/tx_fifo_axis_tdata[63]_i_1283/O
                         net (fo=1, routed)           0.000    13.982    core_inst/tx_fifo_axis_tdata[63]_i_1283_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.228 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    14.228    core_inst/tx_fifo_axis_tdata_reg[63]_i_1233_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.278 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    14.278    core_inst/tx_fifo_axis_tdata_reg[63]_i_1228_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_1223_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X176Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[1]
                         net (fo=35, routed)          0.507    15.159    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_2
    SLICE_X178Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    15.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1191/CO[3]
                         net (fo=1, routed)           0.000    15.525    core_inst/tx_fifo_axis_tdata_reg[63]_i_1191_n_0
    SLICE_X178Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1186/CO[3]
                         net (fo=1, routed)           0.000    15.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_1186_n_0
    SLICE_X178Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_1181_n_0
    SLICE_X178Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1176_n_0
    SLICE_X178Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_1171_n_0
    SLICE_X178Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_1166_n_0
    SLICE_X178Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_1161_n_0
    SLICE_X178Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X178Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[1]
                         net (fo=35, routed)          0.392    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_2
    SLICE_X177Y366       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1198/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1198_n_0
    SLICE_X177Y366       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1149_n_0
    SLICE_X177Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1144_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.816    core_inst/tx_fifo_axis_tdata_reg[63]_i_1139_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.865 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1134_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_1129_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.963 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.963    core_inst/tx_fifo_axis_tdata_reg[63]_i_1124_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.012 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    17.012    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.061    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[1]
                         net (fo=35, routed)          0.519    17.656    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_2
    SLICE_X175Y366       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.010 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1107/CO[3]
                         net (fo=1, routed)           0.000    18.010    core_inst/tx_fifo_axis_tdata_reg[63]_i_1107_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1102/CO[3]
                         net (fo=1, routed)           0.000    18.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_1102_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.108 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    18.108    core_inst/tx_fifo_axis_tdata_reg[63]_i_1097_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.157 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    18.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_1092_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    18.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_1087_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1082_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1077_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X175Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[1]
                         net (fo=35, routed)          0.372    18.800    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_2
    SLICE_X176Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    19.164    core_inst/tx_fifo_axis_tdata_reg[63]_i_1064_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.214    core_inst/tx_fifo_axis_tdata_reg[63]_i_1059_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.264 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1054/CO[3]
                         net (fo=1, routed)           0.007    19.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1054_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.370 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.370    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.470 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.470    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.520    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.594 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[1]
                         net (fo=35, routed)          0.512    20.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_2
    SLICE_X174Y372       LUT3 (Prop_lut3_I0_O)        0.120    20.226 r  core_inst/tx_fifo_axis_tdata[63]_i_1072/O
                         net (fo=1, routed)           0.000    20.226    core_inst/tx_fifo_axis_tdata[63]_i_1072_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    20.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1022_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1017/CO[3]
                         net (fo=1, routed)           0.000    20.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_1017_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.572 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1012/CO[3]
                         net (fo=1, routed)           0.007    20.579    core_inst/tx_fifo_axis_tdata_reg[63]_i_1012_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.629 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.629    core_inst/tx_fifo_axis_tdata_reg[63]_i_1007_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1002_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.729 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_997_n_0
    SLICE_X174Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.779    core_inst/tx_fifo_axis_tdata_reg[63]_i_992_n_0
    SLICE_X174Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.829 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X174Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.903 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[1]
                         net (fo=35, routed)          0.560    21.462    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_2
    SLICE_X173Y373       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    21.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_980/CO[3]
                         net (fo=1, routed)           0.000    21.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_980_n_0
    SLICE_X173Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_975/CO[3]
                         net (fo=1, routed)           0.007    21.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_975_n_0
    SLICE_X173Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_970_n_0
    SLICE_X173Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_965_n_0
    SLICE_X173Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_960/CO[3]
                         net (fo=1, routed)           0.000    22.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_960_n_0
    SLICE_X173Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_955_n_0
    SLICE_X173Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    22.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X173Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    22.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X173Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[1]
                         net (fo=35, routed)          0.341    22.585    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_2
    SLICE_X174Y381       LUT3 (Prop_lut3_I0_O)        0.118    22.703 r  core_inst/tx_fifo_axis_tdata[63]_i_987/O
                         net (fo=1, routed)           0.000    22.703    core_inst/tx_fifo_axis_tdata[63]_i_987_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    22.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_938/CO[3]
                         net (fo=1, routed)           0.000    22.949    core_inst/tx_fifo_axis_tdata_reg[63]_i_938_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_933/CO[3]
                         net (fo=1, routed)           0.000    22.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_933_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_928/CO[3]
                         net (fo=1, routed)           0.000    23.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_928_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_923/CO[3]
                         net (fo=1, routed)           0.000    23.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_923_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_918/CO[3]
                         net (fo=1, routed)           0.000    23.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_918_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_913_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_908_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.299 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.299    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    23.373 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[1]
                         net (fo=35, routed)          0.437    23.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_2
    SLICE_X175Y381       LUT3 (Prop_lut3_I0_O)        0.120    23.929 r  core_inst/tx_fifo_axis_tdata[63]_i_945/O
                         net (fo=1, routed)           0.000    23.929    core_inst/tx_fifo_axis_tdata[63]_i_945_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    24.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_895/CO[3]
                         net (fo=1, routed)           0.000    24.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_895_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_890/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_890_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_885_n_0
    SLICE_X175Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.333 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.333    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.431 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.480 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.480    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[1]
                         net (fo=35, routed)          0.423    25.027    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.118    25.145 r  core_inst/tx_fifo_axis_tdata[63]_i_903/O
                         net (fo=1, routed)           0.000    25.145    core_inst/tx_fifo_axis_tdata[63]_i_903_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.391 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_853/CO[3]
                         net (fo=1, routed)           0.000    25.391    core_inst/tx_fifo_axis_tdata_reg[63]_i_853_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_848/CO[3]
                         net (fo=1, routed)           0.000    25.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_848_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.491 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.491    core_inst/tx_fifo_axis_tdata_reg[63]_i_843_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_838_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.591 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.591    core_inst/tx_fifo_axis_tdata_reg[63]_i_833_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.641 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_828_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.691 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.691    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.741    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X176Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.815 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[1]
                         net (fo=35, routed)          0.507    26.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_2
    SLICE_X178Y384       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    26.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_811/CO[3]
                         net (fo=1, routed)           0.000    26.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_811_n_0
    SLICE_X178Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.738 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_806/CO[3]
                         net (fo=1, routed)           0.000    26.738    core_inst/tx_fifo_axis_tdata_reg[63]_i_806_n_0
    SLICE_X178Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.788 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.788    core_inst/tx_fifo_axis_tdata_reg[63]_i_801_n_0
    SLICE_X178Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.838 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.838    core_inst/tx_fifo_axis_tdata_reg[63]_i_796_n_0
    SLICE_X178Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.888 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.888    core_inst/tx_fifo_axis_tdata_reg[63]_i_791_n_0
    SLICE_X178Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.938 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_786/CO[3]
                         net (fo=1, routed)           0.000    26.938    core_inst/tx_fifo_axis_tdata_reg[63]_i_786_n_0
    SLICE_X178Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X178Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    27.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X178Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[1]
                         net (fo=35, routed)          0.318    27.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_2
    SLICE_X179Y390       LUT3 (Prop_lut3_I0_O)        0.120    27.549 r  core_inst/tx_fifo_axis_tdata[63]_i_818/O
                         net (fo=1, routed)           0.000    27.549    core_inst/tx_fifo_axis_tdata[63]_i_818_n_0
    SLICE_X179Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_769/CO[3]
                         net (fo=1, routed)           0.000    27.806    core_inst/tx_fifo_axis_tdata_reg[63]_i_769_n_0
    SLICE_X179Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_764/CO[3]
                         net (fo=1, routed)           0.000    27.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_764_n_0
    SLICE_X179Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.904 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.904    core_inst/tx_fifo_axis_tdata_reg[63]_i_759_n_0
    SLICE_X179Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.953 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.953    core_inst/tx_fifo_axis_tdata_reg[63]_i_754_n_0
    SLICE_X179Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.002 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_749/CO[3]
                         net (fo=1, routed)           0.000    28.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_749_n_0
    SLICE_X179Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_744_n_0
    SLICE_X179Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_739_n_0
    SLICE_X179Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X179Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[1]
                         net (fo=35, routed)          0.503    28.727    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_2
    SLICE_X175Y390       LUT3 (Prop_lut3_I0_O)        0.118    28.845 r  core_inst/tx_fifo_axis_tdata[63]_i_776/O
                         net (fo=1, routed)           0.000    28.845    core_inst/tx_fifo_axis_tdata[63]_i_776_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.102 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_726_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_721/CO[3]
                         net (fo=1, routed)           0.000    29.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_721_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_716_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.298 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.298    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.347 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.347    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.396 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.396    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.445 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.445    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[1]
                         net (fo=35, routed)          0.482    30.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_2
    SLICE_X174Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.120 r  core_inst/tx_fifo_axis_tdata[63]_i_729/O
                         net (fo=1, routed)           0.000    30.120    core_inst/tx_fifo_axis_tdata[63]_i_729_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.366 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_679/CO[3]
                         net (fo=1, routed)           0.000    30.366    core_inst/tx_fifo_axis_tdata_reg[63]_i_679_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_674_n_0
    SLICE_X174Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.466 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.466    core_inst/tx_fifo_axis_tdata_reg[63]_i_669_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_664/CO[3]
                         net (fo=1, routed)           0.001    30.517    core_inst/tx_fifo_axis_tdata_reg[63]_i_664_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_659_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.617    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.667 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.667    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[1]
                         net (fo=35, routed)          0.494    31.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_2
    SLICE_X177Y395       LUT3 (Prop_lut3_I0_O)        0.120    31.355 r  core_inst/tx_fifo_axis_tdata[63]_i_691/O
                         net (fo=1, routed)           0.000    31.355    core_inst/tx_fifo_axis_tdata[63]_i_691_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_642/CO[3]
                         net (fo=1, routed)           0.000    31.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_642_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_637/CO[3]
                         net (fo=1, routed)           0.000    31.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_637_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_632_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_627_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_622/CO[3]
                         net (fo=1, routed)           0.001    31.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_622_n_0
    SLICE_X177Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_617_n_0
    SLICE_X177Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X177Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X177Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[1]
                         net (fo=35, routed)          0.446    32.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_2
    SLICE_X175Y399       LUT3 (Prop_lut3_I0_O)        0.118    32.595 r  core_inst/tx_fifo_axis_tdata[63]_i_649/O
                         net (fo=1, routed)           0.000    32.595    core_inst/tx_fifo_axis_tdata[63]_i_649_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_600/CO[3]
                         net (fo=1, routed)           0.001    32.853    core_inst/tx_fifo_axis_tdata_reg[63]_i_600_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.902 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_595/CO[3]
                         net (fo=1, routed)           0.000    32.902    core_inst/tx_fifo_axis_tdata_reg[63]_i_595_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.951 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.951    core_inst/tx_fifo_axis_tdata_reg[63]_i_590_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.000 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.000    core_inst/tx_fifo_axis_tdata_reg[63]_i_585_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_580_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.097 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.097    core_inst/tx_fifo_axis_tdata_reg[63]_i_575_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.146    core_inst/tx_fifo_axis_tdata_reg[63]_i_570_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[1]
                         net (fo=35, routed)          0.444    33.715    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_2
    SLICE_X176Y400       LUT3 (Prop_lut3_I0_O)        0.118    33.833 r  core_inst/tx_fifo_axis_tdata[63]_i_607/O
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata[63]_i_607_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.079 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.079    core_inst/tx_fifo_axis_tdata_reg[63]_i_557_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_552/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_552_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_547_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[1]
                         net (fo=35, routed)          0.424    34.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_2
    SLICE_X177Y404       LUT3 (Prop_lut3_I0_O)        0.120    35.046 r  core_inst/tx_fifo_axis_tdata[63]_i_565/O
                         net (fo=1, routed)           0.000    35.046    core_inst/tx_fifo_axis_tdata[63]_i_565_n_0
    SLICE_X177Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_515/CO[3]
                         net (fo=1, routed)           0.000    35.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_515_n_0
    SLICE_X177Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_510/CO[3]
                         net (fo=1, routed)           0.000    35.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_510_n_0
    SLICE_X177Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_505_n_0
    SLICE_X177Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_500_n_0
    SLICE_X177Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_495_n_0
    SLICE_X177Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_490_n_0
    SLICE_X177Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_485_n_0
    SLICE_X177Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X177Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[1]
                         net (fo=35, routed)          0.551    36.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_2
    SLICE_X179Y404       LUT3 (Prop_lut3_I0_O)        0.118    36.391 r  core_inst/tx_fifo_axis_tdata[63]_i_522/O
                         net (fo=1, routed)           0.000    36.391    core_inst/tx_fifo_axis_tdata[63]_i_522_n_0
    SLICE_X179Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.648 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    36.648    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X179Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.697 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    36.697    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X179Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X179Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X179Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.844 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.844    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X179Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.893 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X179Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.942 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.942    core_inst/tx_fifo_axis_tdata_reg[63]_i_443_n_0
    SLICE_X179Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.991 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.991    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X179Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.066 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[1]
                         net (fo=35, routed)          0.490    37.555    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_2
    SLICE_X178Y407       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    37.919 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_431/CO[3]
                         net (fo=1, routed)           0.000    37.919    core_inst/tx_fifo_axis_tdata_reg[63]_i_431_n_0
    SLICE_X178Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.969 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_419/CO[3]
                         net (fo=1, routed)           0.000    37.969    core_inst/tx_fifo_axis_tdata_reg[63]_i_419_n_0
    SLICE_X178Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_414/CO[3]
                         net (fo=1, routed)           0.000    38.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_414_n_0
    SLICE_X178Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.069 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_409/CO[3]
                         net (fo=1, routed)           0.000    38.069    core_inst/tx_fifo_axis_tdata_reg[63]_i_409_n_0
    SLICE_X178Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_404/CO[3]
                         net (fo=1, routed)           0.000    38.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_404_n_0
    SLICE_X178Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_399/CO[3]
                         net (fo=1, routed)           0.000    38.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_399_n_0
    SLICE_X178Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_394/CO[3]
                         net (fo=1, routed)           0.000    38.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_394_n_0
    SLICE_X178Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_391_n_0
    SLICE_X178Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.464    38.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X176Y409       LUT3 (Prop_lut3_I0_O)        0.120    38.928 r  core_inst/tx_fifo_axis_tdata[63]_i_438/O
                         net (fo=1, routed)           0.000    38.928    core_inst/tx_fifo_axis_tdata[63]_i_438_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.174 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.174    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.274 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_362/CO[3]
                         net (fo=1, routed)           0.000    39.274    core_inst/tx_fifo_axis_tdata_reg[63]_i_362_n_0
    SLICE_X176Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.324 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_357/CO[3]
                         net (fo=1, routed)           0.000    39.324    core_inst/tx_fifo_axis_tdata_reg[63]_i_357_n_0
    SLICE_X176Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_352_n_0
    SLICE_X176Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_347_n_0
    SLICE_X176Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.474 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_342_n_0
    SLICE_X176Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.524    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X176Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[1]
                         net (fo=35, routed)          0.425    40.023    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_2
    SLICE_X177Y413       LUT3 (Prop_lut3_I0_O)        0.120    40.143 r  core_inst/tx_fifo_axis_tdata[63]_i_430/O
                         net (fo=1, routed)           0.000    40.143    core_inst/tx_fifo_axis_tdata[63]_i_430_n_0
    SLICE_X177Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    40.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    40.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X177Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X177Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.498 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.498    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X177Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.547 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.547    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X177Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.596 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.596    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X177Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.645 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.000    40.645    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X177Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.694 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    40.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X177Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_274/CO[3]
                         net (fo=1, routed)           0.000    40.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_274_n_0
    SLICE_X177Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[1]
                         net (fo=35, routed)          0.393    41.211    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_2
    SLICE_X176Y418       LUT3 (Prop_lut3_I0_O)        0.118    41.329 r  core_inst/tx_fifo_axis_tdata[63]_i_426/O
                         net (fo=1, routed)           0.000    41.329    core_inst/tx_fifo_axis_tdata[63]_i_426_n_0
    SLICE_X176Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_367/CO[3]
                         net (fo=1, routed)           0.000    41.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_367_n_0
    SLICE_X176Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    41.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X176Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X176Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X176Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_203/CO[3]
                         net (fo=1, routed)           0.000    41.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_203_n_0
    SLICE_X176Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.000    41.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X176Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_193/CO[3]
                         net (fo=1, routed)           0.007    41.881    core_inst/tx_fifo_axis_tdata_reg[63]_i_193_n_0
    SLICE_X176Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X176Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_189/CO[1]
                         net (fo=35, routed)          0.524    42.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_189_n_2
    SLICE_X175Y418       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    42.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_315/CO[3]
                         net (fo=1, routed)           0.000    42.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_315_n_0
    SLICE_X175Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.934 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_301/CO[3]
                         net (fo=1, routed)           0.000    42.934    core_inst/tx_fifo_axis_tdata_reg[63]_i_301_n_0
    SLICE_X175Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_258/CO[3]
                         net (fo=1, routed)           0.000    42.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_258_n_0
    SLICE_X175Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_184/CO[3]
                         net (fo=1, routed)           0.000    43.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_184_n_0
    SLICE_X175Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_179_n_0
    SLICE_X175Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    43.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X175Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.007    43.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X175Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_104/CO[3]
                         net (fo=1, routed)           0.000    43.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_104_n_0
    SLICE_X175Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.310 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/CO[1]
                         net (fo=35, routed)          0.508    43.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_2
    SLICE_X179Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    44.172 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_240/CO[3]
                         net (fo=1, routed)           0.000    44.172    core_inst/tx_fifo_axis_tdata_reg[63]_i_240_n_0
    SLICE_X179Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_245/CO[3]
                         net (fo=1, routed)           0.000    44.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_245_n_0
    SLICE_X179Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_213/CO[3]
                         net (fo=1, routed)           0.000    44.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_213_n_0
    SLICE_X179Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    44.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X179Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.007    44.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_98_n_0
    SLICE_X179Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    44.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_93_n_0
    SLICE_X179Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_50/CO[3]
                         net (fo=1, routed)           0.000    44.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_50_n_0
    SLICE_X179Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_47_n_0
    SLICE_X179Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_46/CO[1]
                         net (fo=35, routed)          0.440    45.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_46_n_2
    SLICE_X178Y421       LUT3 (Prop_lut3_I0_O)        0.118    45.155 r  core_inst/tx_fifo_axis_tdata[63]_i_244/O
                         net (fo=1, routed)           0.000    45.155    core_inst/tx_fifo_axis_tdata[63]_i_244_n_0
    SLICE_X178Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X178Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_157/CO[3]
                         net (fo=1, routed)           0.000    45.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_157_n_0
    SLICE_X178Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_208/CO[3]
                         net (fo=1, routed)           0.000    45.501    core_inst/tx_fifo_axis_tdata_reg[63]_i_208_n_0
    SLICE_X178Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.551 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.007    45.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X178Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_83_n_0
    SLICE_X178Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_37_n_0
    SLICE_X178Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_36_n_0
    SLICE_X178Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_23_n_0
    SLICE_X178Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_22/CO[1]
                         net (fo=35, routed)          0.406    46.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_22_n_2
    SLICE_X180Y427       LUT3 (Prop_lut3_I0_O)        0.120    46.358 r  core_inst/tx_fifo_axis_tdata[63]_i_156/O
                         net (fo=1, routed)           0.000    46.358    core_inst/tx_fifo_axis_tdata[63]_i_156_n_0
    SLICE_X180Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_73_n_0
    SLICE_X180Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.654 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.654    core_inst/tx_fifo_axis_tdata_reg[63]_i_75_n_0
    SLICE_X180Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X180Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_117/CO[3]
                         net (fo=1, routed)           0.000    46.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_117_n_0
    SLICE_X180Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.804 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.804    core_inst/tx_fifo_axis_tdata_reg[63]_i_55_n_0
    SLICE_X180Y432       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    46.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_33/O[1]
                         net (fo=7, routed)           0.380    47.336    core_inst/tx_fifo_axis_tdata_reg[63]_i_33_n_6
    SLICE_X179Y434       LUT4 (Prop_lut4_I2_O)        0.121    47.457 f  core_inst/tx_fifo_axis_tdata[63]_i_77/O
                         net (fo=1, routed)           0.343    47.800    core_inst/tx_fifo_axis_tdata[63]_i_77_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I0_O)        0.043    47.843 r  core_inst/tx_fifo_axis_tdata[63]_i_89/O
                         net (fo=2, routed)           0.390    48.233    core_inst/tx_fifo_axis_tdata[63]_i_89_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I2_O)        0.043    48.276 r  core_inst/tx_fifo_axis_tdata[63]_i_92/O
                         net (fo=4, routed)           0.331    48.607    core_inst/tx_fifo_axis_tdata[63]_i_92_n_0
    SLICE_X183Y434       LUT6 (Prop_lut6_I5_O)        0.043    48.650 r  core_inst/tx_fifo_axis_tdata[63]_i_35_comp_1/O
                         net (fo=1, routed)           0.383    49.033    core_inst/tx_fifo_axis_tdata[63]_i_35_n_0_repN_1
    SLICE_X179Y433       LUT6 (Prop_lut6_I5_O)        0.043    49.076 f  core_inst/tx_fifo_axis_tdata[63]_i_20_comp/O
                         net (fo=1, routed)           0.331    49.407    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X179Y432       LUT6 (Prop_lut6_I2_O)        0.043    49.450 f  core_inst/tx_fifo_axis_tdata[63]_i_5_comp/O
                         net (fo=28, routed)          0.419    49.869    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_1
    SLICE_X182Y431       LUT6 (Prop_lut6_I2_O)        0.043    49.912 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.280    50.192    core_inst/udp_complete_inst_n_47
    SLICE_X182Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.425    11.261    core_inst/coreclk_out
    SLICE_X182Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[14]/C
                         clock pessimism              1.194    12.455    
                         clock uncertainty           -0.035    12.419    
    SLICE_X182Y433       FDRE (Setup_fdre_C_R)       -0.295    12.124    core_inst/tx_fifo_axis_tdata_reg[14]
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                         -50.192    
  -------------------------------------------------------------------
                         slack                                -38.068    

Slack (VIOLATED) :        -38.068ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.100ns  (logic 26.246ns (59.514%)  route 17.854ns (40.486%))
  Logic Levels:           318  (CARRY4=288 LUT2=1 LUT3=22 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 11.261 - 6.400 ) 
    Source Clock Delay      (SCD):    6.092ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.622     6.092    core_inst/coreclk_out
    SLICE_X174Y350       FDRE                                         r  core_inst/pkt_n_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y350       FDRE (Prop_fdre_C_Q)         0.254     6.346 r  core_inst/pkt_n_reg_reg[16]/Q
                         net (fo=4, routed)           0.326     6.671    core_inst/pkt_n_reg_reg[16]
    SLICE_X175Y350       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.230     6.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_731/CO[3]
                         net (fo=1, routed)           0.000     6.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_731_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_900/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_900_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1069/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_1069_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1238/CO[3]
                         net (fo=1, routed)           0.000     7.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_1238_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1407/O[2]
                         net (fo=2, routed)           0.306     7.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_1407_n_5
    SLICE_X177Y354       LUT2 (Prop_lut2_I1_O)        0.118     7.579 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.579    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1445/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_1445_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1440/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_1440_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_1435_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.977    core_inst/tx_fifo_axis_tdata_reg[63]_i_1430_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     8.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_1425_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_1420_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     8.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_1415_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     8.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[0]
                         net (fo=35, routed)          0.487     8.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_3
    SLICE_X176Y354       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     9.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_1402_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.213 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1397/CO[3]
                         net (fo=1, routed)           0.000     9.213    core_inst/tx_fifo_axis_tdata_reg[63]_i_1397_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.263 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.263    core_inst/tx_fifo_axis_tdata_reg[63]_i_1392_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.313 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.313    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.363 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.363    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.413 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.413    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.463 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.463    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X176Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.513 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.513    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X176Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[1]
                         net (fo=35, routed)          0.442    10.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_2
    SLICE_X175Y355       LUT3 (Prop_lut3_I0_O)        0.120    10.149 r  core_inst/tx_fifo_axis_tdata[63]_i_1410/O
                         net (fo=1, routed)           0.000    10.149    core_inst/tx_fifo_axis_tdata[63]_i_1410_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_1360_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1355/CO[3]
                         net (fo=1, routed)           0.000    10.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_1355_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1350_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_1345_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1340_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1335_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.700 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.700    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.749 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[1]
                         net (fo=35, routed)          0.545    11.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_2
    SLICE_X173Y358       LUT3 (Prop_lut3_I0_O)        0.118    11.486 r  core_inst/tx_fifo_axis_tdata[63]_i_1363/O
                         net (fo=1, routed)           0.000    11.486    core_inst/tx_fifo_axis_tdata[63]_i_1363_n_0
    SLICE_X173Y358       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1313/CO[3]
                         net (fo=1, routed)           0.000    11.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_1313_n_0
    SLICE_X173Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.792 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.792    core_inst/tx_fifo_axis_tdata_reg[63]_i_1308_n_0
    SLICE_X173Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.841 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.841    core_inst/tx_fifo_axis_tdata_reg[63]_i_1303_n_0
    SLICE_X173Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.890 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.890    core_inst/tx_fifo_axis_tdata_reg[63]_i_1298_n_0
    SLICE_X173Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.939 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.939    core_inst/tx_fifo_axis_tdata_reg[63]_i_1293_n_0
    SLICE_X173Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X173Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    12.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X173Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[1]
                         net (fo=35, routed)          0.529    12.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    12.759 r  core_inst/tx_fifo_axis_tdata[63]_i_1325/O
                         net (fo=1, routed)           0.000    12.759    core_inst/tx_fifo_axis_tdata[63]_i_1325_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    13.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    13.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1276_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    13.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_1271_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    13.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1266_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    13.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1261_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.205 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.205    core_inst/tx_fifo_axis_tdata_reg[63]_i_1256_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1251_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.305 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.305    core_inst/tx_fifo_axis_tdata_reg[63]_i_1246_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.355 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.355    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[1]
                         net (fo=35, routed)          0.433    13.862    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    13.982 r  core_inst/tx_fifo_axis_tdata[63]_i_1283/O
                         net (fo=1, routed)           0.000    13.982    core_inst/tx_fifo_axis_tdata[63]_i_1283_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.228 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    14.228    core_inst/tx_fifo_axis_tdata_reg[63]_i_1233_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.278 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    14.278    core_inst/tx_fifo_axis_tdata_reg[63]_i_1228_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_1223_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X176Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[1]
                         net (fo=35, routed)          0.507    15.159    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_2
    SLICE_X178Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    15.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1191/CO[3]
                         net (fo=1, routed)           0.000    15.525    core_inst/tx_fifo_axis_tdata_reg[63]_i_1191_n_0
    SLICE_X178Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1186/CO[3]
                         net (fo=1, routed)           0.000    15.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_1186_n_0
    SLICE_X178Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_1181_n_0
    SLICE_X178Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1176_n_0
    SLICE_X178Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_1171_n_0
    SLICE_X178Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_1166_n_0
    SLICE_X178Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_1161_n_0
    SLICE_X178Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X178Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[1]
                         net (fo=35, routed)          0.392    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_2
    SLICE_X177Y366       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1198/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1198_n_0
    SLICE_X177Y366       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1149_n_0
    SLICE_X177Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1144_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.816    core_inst/tx_fifo_axis_tdata_reg[63]_i_1139_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.865 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1134_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_1129_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.963 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.963    core_inst/tx_fifo_axis_tdata_reg[63]_i_1124_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.012 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    17.012    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.061    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[1]
                         net (fo=35, routed)          0.519    17.656    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_2
    SLICE_X175Y366       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.010 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1107/CO[3]
                         net (fo=1, routed)           0.000    18.010    core_inst/tx_fifo_axis_tdata_reg[63]_i_1107_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1102/CO[3]
                         net (fo=1, routed)           0.000    18.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_1102_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.108 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    18.108    core_inst/tx_fifo_axis_tdata_reg[63]_i_1097_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.157 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    18.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_1092_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    18.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_1087_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1082_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1077_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X175Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[1]
                         net (fo=35, routed)          0.372    18.800    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_2
    SLICE_X176Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    19.164    core_inst/tx_fifo_axis_tdata_reg[63]_i_1064_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.214    core_inst/tx_fifo_axis_tdata_reg[63]_i_1059_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.264 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1054/CO[3]
                         net (fo=1, routed)           0.007    19.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1054_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.370 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.370    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.470 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.470    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.520    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.594 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[1]
                         net (fo=35, routed)          0.512    20.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_2
    SLICE_X174Y372       LUT3 (Prop_lut3_I0_O)        0.120    20.226 r  core_inst/tx_fifo_axis_tdata[63]_i_1072/O
                         net (fo=1, routed)           0.000    20.226    core_inst/tx_fifo_axis_tdata[63]_i_1072_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    20.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1022_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1017/CO[3]
                         net (fo=1, routed)           0.000    20.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_1017_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.572 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1012/CO[3]
                         net (fo=1, routed)           0.007    20.579    core_inst/tx_fifo_axis_tdata_reg[63]_i_1012_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.629 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.629    core_inst/tx_fifo_axis_tdata_reg[63]_i_1007_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1002_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.729 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_997_n_0
    SLICE_X174Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.779    core_inst/tx_fifo_axis_tdata_reg[63]_i_992_n_0
    SLICE_X174Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.829 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X174Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.903 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[1]
                         net (fo=35, routed)          0.560    21.462    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_2
    SLICE_X173Y373       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    21.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_980/CO[3]
                         net (fo=1, routed)           0.000    21.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_980_n_0
    SLICE_X173Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_975/CO[3]
                         net (fo=1, routed)           0.007    21.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_975_n_0
    SLICE_X173Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_970_n_0
    SLICE_X173Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_965_n_0
    SLICE_X173Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_960/CO[3]
                         net (fo=1, routed)           0.000    22.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_960_n_0
    SLICE_X173Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_955_n_0
    SLICE_X173Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    22.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X173Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    22.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X173Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[1]
                         net (fo=35, routed)          0.341    22.585    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_2
    SLICE_X174Y381       LUT3 (Prop_lut3_I0_O)        0.118    22.703 r  core_inst/tx_fifo_axis_tdata[63]_i_987/O
                         net (fo=1, routed)           0.000    22.703    core_inst/tx_fifo_axis_tdata[63]_i_987_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    22.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_938/CO[3]
                         net (fo=1, routed)           0.000    22.949    core_inst/tx_fifo_axis_tdata_reg[63]_i_938_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_933/CO[3]
                         net (fo=1, routed)           0.000    22.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_933_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_928/CO[3]
                         net (fo=1, routed)           0.000    23.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_928_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_923/CO[3]
                         net (fo=1, routed)           0.000    23.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_923_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_918/CO[3]
                         net (fo=1, routed)           0.000    23.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_918_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_913_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_908_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.299 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.299    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    23.373 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[1]
                         net (fo=35, routed)          0.437    23.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_2
    SLICE_X175Y381       LUT3 (Prop_lut3_I0_O)        0.120    23.929 r  core_inst/tx_fifo_axis_tdata[63]_i_945/O
                         net (fo=1, routed)           0.000    23.929    core_inst/tx_fifo_axis_tdata[63]_i_945_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    24.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_895/CO[3]
                         net (fo=1, routed)           0.000    24.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_895_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_890/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_890_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_885_n_0
    SLICE_X175Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.333 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.333    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.431 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.480 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.480    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[1]
                         net (fo=35, routed)          0.423    25.027    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.118    25.145 r  core_inst/tx_fifo_axis_tdata[63]_i_903/O
                         net (fo=1, routed)           0.000    25.145    core_inst/tx_fifo_axis_tdata[63]_i_903_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.391 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_853/CO[3]
                         net (fo=1, routed)           0.000    25.391    core_inst/tx_fifo_axis_tdata_reg[63]_i_853_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_848/CO[3]
                         net (fo=1, routed)           0.000    25.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_848_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.491 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.491    core_inst/tx_fifo_axis_tdata_reg[63]_i_843_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_838_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.591 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.591    core_inst/tx_fifo_axis_tdata_reg[63]_i_833_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.641 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_828_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.691 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.691    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.741    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X176Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.815 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[1]
                         net (fo=35, routed)          0.507    26.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_2
    SLICE_X178Y384       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    26.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_811/CO[3]
                         net (fo=1, routed)           0.000    26.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_811_n_0
    SLICE_X178Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.738 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_806/CO[3]
                         net (fo=1, routed)           0.000    26.738    core_inst/tx_fifo_axis_tdata_reg[63]_i_806_n_0
    SLICE_X178Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.788 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.788    core_inst/tx_fifo_axis_tdata_reg[63]_i_801_n_0
    SLICE_X178Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.838 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.838    core_inst/tx_fifo_axis_tdata_reg[63]_i_796_n_0
    SLICE_X178Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.888 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.888    core_inst/tx_fifo_axis_tdata_reg[63]_i_791_n_0
    SLICE_X178Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.938 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_786/CO[3]
                         net (fo=1, routed)           0.000    26.938    core_inst/tx_fifo_axis_tdata_reg[63]_i_786_n_0
    SLICE_X178Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X178Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    27.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X178Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[1]
                         net (fo=35, routed)          0.318    27.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_2
    SLICE_X179Y390       LUT3 (Prop_lut3_I0_O)        0.120    27.549 r  core_inst/tx_fifo_axis_tdata[63]_i_818/O
                         net (fo=1, routed)           0.000    27.549    core_inst/tx_fifo_axis_tdata[63]_i_818_n_0
    SLICE_X179Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_769/CO[3]
                         net (fo=1, routed)           0.000    27.806    core_inst/tx_fifo_axis_tdata_reg[63]_i_769_n_0
    SLICE_X179Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_764/CO[3]
                         net (fo=1, routed)           0.000    27.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_764_n_0
    SLICE_X179Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.904 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.904    core_inst/tx_fifo_axis_tdata_reg[63]_i_759_n_0
    SLICE_X179Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.953 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.953    core_inst/tx_fifo_axis_tdata_reg[63]_i_754_n_0
    SLICE_X179Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.002 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_749/CO[3]
                         net (fo=1, routed)           0.000    28.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_749_n_0
    SLICE_X179Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_744_n_0
    SLICE_X179Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_739_n_0
    SLICE_X179Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X179Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[1]
                         net (fo=35, routed)          0.503    28.727    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_2
    SLICE_X175Y390       LUT3 (Prop_lut3_I0_O)        0.118    28.845 r  core_inst/tx_fifo_axis_tdata[63]_i_776/O
                         net (fo=1, routed)           0.000    28.845    core_inst/tx_fifo_axis_tdata[63]_i_776_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.102 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_726_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_721/CO[3]
                         net (fo=1, routed)           0.000    29.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_721_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_716_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.298 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.298    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.347 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.347    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.396 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.396    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.445 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.445    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[1]
                         net (fo=35, routed)          0.482    30.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_2
    SLICE_X174Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.120 r  core_inst/tx_fifo_axis_tdata[63]_i_729/O
                         net (fo=1, routed)           0.000    30.120    core_inst/tx_fifo_axis_tdata[63]_i_729_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.366 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_679/CO[3]
                         net (fo=1, routed)           0.000    30.366    core_inst/tx_fifo_axis_tdata_reg[63]_i_679_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_674_n_0
    SLICE_X174Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.466 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.466    core_inst/tx_fifo_axis_tdata_reg[63]_i_669_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_664/CO[3]
                         net (fo=1, routed)           0.001    30.517    core_inst/tx_fifo_axis_tdata_reg[63]_i_664_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_659_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.617    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.667 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.667    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[1]
                         net (fo=35, routed)          0.494    31.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_2
    SLICE_X177Y395       LUT3 (Prop_lut3_I0_O)        0.120    31.355 r  core_inst/tx_fifo_axis_tdata[63]_i_691/O
                         net (fo=1, routed)           0.000    31.355    core_inst/tx_fifo_axis_tdata[63]_i_691_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_642/CO[3]
                         net (fo=1, routed)           0.000    31.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_642_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_637/CO[3]
                         net (fo=1, routed)           0.000    31.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_637_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_632_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_627_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_622/CO[3]
                         net (fo=1, routed)           0.001    31.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_622_n_0
    SLICE_X177Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_617_n_0
    SLICE_X177Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X177Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X177Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[1]
                         net (fo=35, routed)          0.446    32.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_2
    SLICE_X175Y399       LUT3 (Prop_lut3_I0_O)        0.118    32.595 r  core_inst/tx_fifo_axis_tdata[63]_i_649/O
                         net (fo=1, routed)           0.000    32.595    core_inst/tx_fifo_axis_tdata[63]_i_649_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_600/CO[3]
                         net (fo=1, routed)           0.001    32.853    core_inst/tx_fifo_axis_tdata_reg[63]_i_600_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.902 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_595/CO[3]
                         net (fo=1, routed)           0.000    32.902    core_inst/tx_fifo_axis_tdata_reg[63]_i_595_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.951 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.951    core_inst/tx_fifo_axis_tdata_reg[63]_i_590_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.000 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.000    core_inst/tx_fifo_axis_tdata_reg[63]_i_585_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_580_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.097 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.097    core_inst/tx_fifo_axis_tdata_reg[63]_i_575_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.146    core_inst/tx_fifo_axis_tdata_reg[63]_i_570_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[1]
                         net (fo=35, routed)          0.444    33.715    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_2
    SLICE_X176Y400       LUT3 (Prop_lut3_I0_O)        0.118    33.833 r  core_inst/tx_fifo_axis_tdata[63]_i_607/O
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata[63]_i_607_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.079 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.079    core_inst/tx_fifo_axis_tdata_reg[63]_i_557_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_552/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_552_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_547_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[1]
                         net (fo=35, routed)          0.424    34.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_2
    SLICE_X177Y404       LUT3 (Prop_lut3_I0_O)        0.120    35.046 r  core_inst/tx_fifo_axis_tdata[63]_i_565/O
                         net (fo=1, routed)           0.000    35.046    core_inst/tx_fifo_axis_tdata[63]_i_565_n_0
    SLICE_X177Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_515/CO[3]
                         net (fo=1, routed)           0.000    35.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_515_n_0
    SLICE_X177Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_510/CO[3]
                         net (fo=1, routed)           0.000    35.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_510_n_0
    SLICE_X177Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_505_n_0
    SLICE_X177Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_500_n_0
    SLICE_X177Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_495_n_0
    SLICE_X177Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_490_n_0
    SLICE_X177Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_485_n_0
    SLICE_X177Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X177Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[1]
                         net (fo=35, routed)          0.551    36.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_2
    SLICE_X179Y404       LUT3 (Prop_lut3_I0_O)        0.118    36.391 r  core_inst/tx_fifo_axis_tdata[63]_i_522/O
                         net (fo=1, routed)           0.000    36.391    core_inst/tx_fifo_axis_tdata[63]_i_522_n_0
    SLICE_X179Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.648 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    36.648    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X179Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.697 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    36.697    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X179Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X179Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X179Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.844 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.844    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X179Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.893 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X179Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.942 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.942    core_inst/tx_fifo_axis_tdata_reg[63]_i_443_n_0
    SLICE_X179Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.991 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.991    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X179Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.066 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[1]
                         net (fo=35, routed)          0.490    37.555    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_2
    SLICE_X178Y407       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    37.919 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_431/CO[3]
                         net (fo=1, routed)           0.000    37.919    core_inst/tx_fifo_axis_tdata_reg[63]_i_431_n_0
    SLICE_X178Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.969 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_419/CO[3]
                         net (fo=1, routed)           0.000    37.969    core_inst/tx_fifo_axis_tdata_reg[63]_i_419_n_0
    SLICE_X178Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_414/CO[3]
                         net (fo=1, routed)           0.000    38.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_414_n_0
    SLICE_X178Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.069 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_409/CO[3]
                         net (fo=1, routed)           0.000    38.069    core_inst/tx_fifo_axis_tdata_reg[63]_i_409_n_0
    SLICE_X178Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_404/CO[3]
                         net (fo=1, routed)           0.000    38.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_404_n_0
    SLICE_X178Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_399/CO[3]
                         net (fo=1, routed)           0.000    38.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_399_n_0
    SLICE_X178Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_394/CO[3]
                         net (fo=1, routed)           0.000    38.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_394_n_0
    SLICE_X178Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_391_n_0
    SLICE_X178Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.464    38.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X176Y409       LUT3 (Prop_lut3_I0_O)        0.120    38.928 r  core_inst/tx_fifo_axis_tdata[63]_i_438/O
                         net (fo=1, routed)           0.000    38.928    core_inst/tx_fifo_axis_tdata[63]_i_438_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.174 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.174    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.274 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_362/CO[3]
                         net (fo=1, routed)           0.000    39.274    core_inst/tx_fifo_axis_tdata_reg[63]_i_362_n_0
    SLICE_X176Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.324 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_357/CO[3]
                         net (fo=1, routed)           0.000    39.324    core_inst/tx_fifo_axis_tdata_reg[63]_i_357_n_0
    SLICE_X176Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_352_n_0
    SLICE_X176Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_347_n_0
    SLICE_X176Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.474 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_342_n_0
    SLICE_X176Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.524    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X176Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[1]
                         net (fo=35, routed)          0.425    40.023    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_2
    SLICE_X177Y413       LUT3 (Prop_lut3_I0_O)        0.120    40.143 r  core_inst/tx_fifo_axis_tdata[63]_i_430/O
                         net (fo=1, routed)           0.000    40.143    core_inst/tx_fifo_axis_tdata[63]_i_430_n_0
    SLICE_X177Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    40.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    40.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X177Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X177Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.498 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.498    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X177Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.547 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.547    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X177Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.596 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.596    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X177Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.645 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.000    40.645    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X177Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.694 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    40.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X177Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_274/CO[3]
                         net (fo=1, routed)           0.000    40.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_274_n_0
    SLICE_X177Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[1]
                         net (fo=35, routed)          0.393    41.211    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_2
    SLICE_X176Y418       LUT3 (Prop_lut3_I0_O)        0.118    41.329 r  core_inst/tx_fifo_axis_tdata[63]_i_426/O
                         net (fo=1, routed)           0.000    41.329    core_inst/tx_fifo_axis_tdata[63]_i_426_n_0
    SLICE_X176Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_367/CO[3]
                         net (fo=1, routed)           0.000    41.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_367_n_0
    SLICE_X176Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    41.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X176Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X176Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X176Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_203/CO[3]
                         net (fo=1, routed)           0.000    41.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_203_n_0
    SLICE_X176Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.000    41.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X176Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_193/CO[3]
                         net (fo=1, routed)           0.007    41.881    core_inst/tx_fifo_axis_tdata_reg[63]_i_193_n_0
    SLICE_X176Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X176Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_189/CO[1]
                         net (fo=35, routed)          0.524    42.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_189_n_2
    SLICE_X175Y418       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    42.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_315/CO[3]
                         net (fo=1, routed)           0.000    42.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_315_n_0
    SLICE_X175Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.934 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_301/CO[3]
                         net (fo=1, routed)           0.000    42.934    core_inst/tx_fifo_axis_tdata_reg[63]_i_301_n_0
    SLICE_X175Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_258/CO[3]
                         net (fo=1, routed)           0.000    42.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_258_n_0
    SLICE_X175Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_184/CO[3]
                         net (fo=1, routed)           0.000    43.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_184_n_0
    SLICE_X175Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_179_n_0
    SLICE_X175Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    43.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X175Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.007    43.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X175Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_104/CO[3]
                         net (fo=1, routed)           0.000    43.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_104_n_0
    SLICE_X175Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.310 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/CO[1]
                         net (fo=35, routed)          0.508    43.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_2
    SLICE_X179Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    44.172 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_240/CO[3]
                         net (fo=1, routed)           0.000    44.172    core_inst/tx_fifo_axis_tdata_reg[63]_i_240_n_0
    SLICE_X179Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_245/CO[3]
                         net (fo=1, routed)           0.000    44.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_245_n_0
    SLICE_X179Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_213/CO[3]
                         net (fo=1, routed)           0.000    44.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_213_n_0
    SLICE_X179Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    44.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X179Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.007    44.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_98_n_0
    SLICE_X179Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    44.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_93_n_0
    SLICE_X179Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_50/CO[3]
                         net (fo=1, routed)           0.000    44.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_50_n_0
    SLICE_X179Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_47_n_0
    SLICE_X179Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_46/CO[1]
                         net (fo=35, routed)          0.440    45.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_46_n_2
    SLICE_X178Y421       LUT3 (Prop_lut3_I0_O)        0.118    45.155 r  core_inst/tx_fifo_axis_tdata[63]_i_244/O
                         net (fo=1, routed)           0.000    45.155    core_inst/tx_fifo_axis_tdata[63]_i_244_n_0
    SLICE_X178Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X178Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_157/CO[3]
                         net (fo=1, routed)           0.000    45.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_157_n_0
    SLICE_X178Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_208/CO[3]
                         net (fo=1, routed)           0.000    45.501    core_inst/tx_fifo_axis_tdata_reg[63]_i_208_n_0
    SLICE_X178Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.551 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.007    45.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X178Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_83_n_0
    SLICE_X178Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_37_n_0
    SLICE_X178Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_36_n_0
    SLICE_X178Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_23_n_0
    SLICE_X178Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_22/CO[1]
                         net (fo=35, routed)          0.406    46.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_22_n_2
    SLICE_X180Y427       LUT3 (Prop_lut3_I0_O)        0.120    46.358 r  core_inst/tx_fifo_axis_tdata[63]_i_156/O
                         net (fo=1, routed)           0.000    46.358    core_inst/tx_fifo_axis_tdata[63]_i_156_n_0
    SLICE_X180Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_73_n_0
    SLICE_X180Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.654 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.654    core_inst/tx_fifo_axis_tdata_reg[63]_i_75_n_0
    SLICE_X180Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X180Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_117/CO[3]
                         net (fo=1, routed)           0.000    46.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_117_n_0
    SLICE_X180Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.804 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.804    core_inst/tx_fifo_axis_tdata_reg[63]_i_55_n_0
    SLICE_X180Y432       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    46.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_33/O[1]
                         net (fo=7, routed)           0.380    47.336    core_inst/tx_fifo_axis_tdata_reg[63]_i_33_n_6
    SLICE_X179Y434       LUT4 (Prop_lut4_I2_O)        0.121    47.457 f  core_inst/tx_fifo_axis_tdata[63]_i_77/O
                         net (fo=1, routed)           0.343    47.800    core_inst/tx_fifo_axis_tdata[63]_i_77_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I0_O)        0.043    47.843 r  core_inst/tx_fifo_axis_tdata[63]_i_89/O
                         net (fo=2, routed)           0.390    48.233    core_inst/tx_fifo_axis_tdata[63]_i_89_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I2_O)        0.043    48.276 r  core_inst/tx_fifo_axis_tdata[63]_i_92/O
                         net (fo=4, routed)           0.331    48.607    core_inst/tx_fifo_axis_tdata[63]_i_92_n_0
    SLICE_X183Y434       LUT6 (Prop_lut6_I5_O)        0.043    48.650 r  core_inst/tx_fifo_axis_tdata[63]_i_35_comp_1/O
                         net (fo=1, routed)           0.383    49.033    core_inst/tx_fifo_axis_tdata[63]_i_35_n_0_repN_1
    SLICE_X179Y433       LUT6 (Prop_lut6_I5_O)        0.043    49.076 f  core_inst/tx_fifo_axis_tdata[63]_i_20_comp/O
                         net (fo=1, routed)           0.331    49.407    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X179Y432       LUT6 (Prop_lut6_I2_O)        0.043    49.450 f  core_inst/tx_fifo_axis_tdata[63]_i_5_comp/O
                         net (fo=28, routed)          0.419    49.869    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_1
    SLICE_X182Y431       LUT6 (Prop_lut6_I2_O)        0.043    49.912 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.280    50.192    core_inst/udp_complete_inst_n_47
    SLICE_X182Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.425    11.261    core_inst/coreclk_out
    SLICE_X182Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[23]/C
                         clock pessimism              1.194    12.455    
                         clock uncertainty           -0.035    12.419    
    SLICE_X182Y433       FDRE (Setup_fdre_C_R)       -0.295    12.124    core_inst/tx_fifo_axis_tdata_reg[23]
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                         -50.192    
  -------------------------------------------------------------------
                         slack                                -38.068    

Slack (VIOLATED) :        -38.068ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[35]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.100ns  (logic 26.246ns (59.514%)  route 17.854ns (40.486%))
  Logic Levels:           318  (CARRY4=288 LUT2=1 LUT3=22 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 11.261 - 6.400 ) 
    Source Clock Delay      (SCD):    6.092ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.622     6.092    core_inst/coreclk_out
    SLICE_X174Y350       FDRE                                         r  core_inst/pkt_n_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y350       FDRE (Prop_fdre_C_Q)         0.254     6.346 r  core_inst/pkt_n_reg_reg[16]/Q
                         net (fo=4, routed)           0.326     6.671    core_inst/pkt_n_reg_reg[16]
    SLICE_X175Y350       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.230     6.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_731/CO[3]
                         net (fo=1, routed)           0.000     6.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_731_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_900/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_900_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1069/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_1069_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1238/CO[3]
                         net (fo=1, routed)           0.000     7.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_1238_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1407/O[2]
                         net (fo=2, routed)           0.306     7.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_1407_n_5
    SLICE_X177Y354       LUT2 (Prop_lut2_I1_O)        0.118     7.579 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.579    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1445/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_1445_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1440/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_1440_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_1435_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.977    core_inst/tx_fifo_axis_tdata_reg[63]_i_1430_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     8.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_1425_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_1420_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     8.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_1415_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     8.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[0]
                         net (fo=35, routed)          0.487     8.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_3
    SLICE_X176Y354       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     9.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_1402_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.213 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1397/CO[3]
                         net (fo=1, routed)           0.000     9.213    core_inst/tx_fifo_axis_tdata_reg[63]_i_1397_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.263 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.263    core_inst/tx_fifo_axis_tdata_reg[63]_i_1392_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.313 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.313    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.363 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.363    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.413 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.413    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.463 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.463    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X176Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.513 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.513    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X176Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[1]
                         net (fo=35, routed)          0.442    10.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_2
    SLICE_X175Y355       LUT3 (Prop_lut3_I0_O)        0.120    10.149 r  core_inst/tx_fifo_axis_tdata[63]_i_1410/O
                         net (fo=1, routed)           0.000    10.149    core_inst/tx_fifo_axis_tdata[63]_i_1410_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_1360_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1355/CO[3]
                         net (fo=1, routed)           0.000    10.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_1355_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1350_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_1345_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1340_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1335_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.700 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.700    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.749 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[1]
                         net (fo=35, routed)          0.545    11.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_2
    SLICE_X173Y358       LUT3 (Prop_lut3_I0_O)        0.118    11.486 r  core_inst/tx_fifo_axis_tdata[63]_i_1363/O
                         net (fo=1, routed)           0.000    11.486    core_inst/tx_fifo_axis_tdata[63]_i_1363_n_0
    SLICE_X173Y358       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1313/CO[3]
                         net (fo=1, routed)           0.000    11.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_1313_n_0
    SLICE_X173Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.792 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.792    core_inst/tx_fifo_axis_tdata_reg[63]_i_1308_n_0
    SLICE_X173Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.841 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.841    core_inst/tx_fifo_axis_tdata_reg[63]_i_1303_n_0
    SLICE_X173Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.890 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.890    core_inst/tx_fifo_axis_tdata_reg[63]_i_1298_n_0
    SLICE_X173Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.939 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.939    core_inst/tx_fifo_axis_tdata_reg[63]_i_1293_n_0
    SLICE_X173Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X173Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    12.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X173Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[1]
                         net (fo=35, routed)          0.529    12.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    12.759 r  core_inst/tx_fifo_axis_tdata[63]_i_1325/O
                         net (fo=1, routed)           0.000    12.759    core_inst/tx_fifo_axis_tdata[63]_i_1325_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    13.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    13.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1276_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    13.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_1271_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    13.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1266_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    13.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1261_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.205 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.205    core_inst/tx_fifo_axis_tdata_reg[63]_i_1256_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1251_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.305 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.305    core_inst/tx_fifo_axis_tdata_reg[63]_i_1246_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.355 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.355    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[1]
                         net (fo=35, routed)          0.433    13.862    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    13.982 r  core_inst/tx_fifo_axis_tdata[63]_i_1283/O
                         net (fo=1, routed)           0.000    13.982    core_inst/tx_fifo_axis_tdata[63]_i_1283_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.228 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    14.228    core_inst/tx_fifo_axis_tdata_reg[63]_i_1233_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.278 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    14.278    core_inst/tx_fifo_axis_tdata_reg[63]_i_1228_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_1223_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X176Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[1]
                         net (fo=35, routed)          0.507    15.159    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_2
    SLICE_X178Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    15.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1191/CO[3]
                         net (fo=1, routed)           0.000    15.525    core_inst/tx_fifo_axis_tdata_reg[63]_i_1191_n_0
    SLICE_X178Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1186/CO[3]
                         net (fo=1, routed)           0.000    15.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_1186_n_0
    SLICE_X178Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_1181_n_0
    SLICE_X178Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1176_n_0
    SLICE_X178Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_1171_n_0
    SLICE_X178Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_1166_n_0
    SLICE_X178Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_1161_n_0
    SLICE_X178Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X178Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[1]
                         net (fo=35, routed)          0.392    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_2
    SLICE_X177Y366       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1198/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1198_n_0
    SLICE_X177Y366       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1149_n_0
    SLICE_X177Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1144_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.816    core_inst/tx_fifo_axis_tdata_reg[63]_i_1139_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.865 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1134_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_1129_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.963 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.963    core_inst/tx_fifo_axis_tdata_reg[63]_i_1124_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.012 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    17.012    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.061    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[1]
                         net (fo=35, routed)          0.519    17.656    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_2
    SLICE_X175Y366       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.010 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1107/CO[3]
                         net (fo=1, routed)           0.000    18.010    core_inst/tx_fifo_axis_tdata_reg[63]_i_1107_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1102/CO[3]
                         net (fo=1, routed)           0.000    18.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_1102_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.108 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    18.108    core_inst/tx_fifo_axis_tdata_reg[63]_i_1097_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.157 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    18.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_1092_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    18.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_1087_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1082_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1077_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X175Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[1]
                         net (fo=35, routed)          0.372    18.800    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_2
    SLICE_X176Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    19.164    core_inst/tx_fifo_axis_tdata_reg[63]_i_1064_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.214    core_inst/tx_fifo_axis_tdata_reg[63]_i_1059_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.264 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1054/CO[3]
                         net (fo=1, routed)           0.007    19.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1054_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.370 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.370    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.470 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.470    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.520    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.594 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[1]
                         net (fo=35, routed)          0.512    20.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_2
    SLICE_X174Y372       LUT3 (Prop_lut3_I0_O)        0.120    20.226 r  core_inst/tx_fifo_axis_tdata[63]_i_1072/O
                         net (fo=1, routed)           0.000    20.226    core_inst/tx_fifo_axis_tdata[63]_i_1072_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    20.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1022_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1017/CO[3]
                         net (fo=1, routed)           0.000    20.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_1017_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.572 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1012/CO[3]
                         net (fo=1, routed)           0.007    20.579    core_inst/tx_fifo_axis_tdata_reg[63]_i_1012_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.629 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.629    core_inst/tx_fifo_axis_tdata_reg[63]_i_1007_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1002_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.729 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_997_n_0
    SLICE_X174Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.779    core_inst/tx_fifo_axis_tdata_reg[63]_i_992_n_0
    SLICE_X174Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.829 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X174Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.903 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[1]
                         net (fo=35, routed)          0.560    21.462    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_2
    SLICE_X173Y373       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    21.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_980/CO[3]
                         net (fo=1, routed)           0.000    21.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_980_n_0
    SLICE_X173Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_975/CO[3]
                         net (fo=1, routed)           0.007    21.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_975_n_0
    SLICE_X173Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_970_n_0
    SLICE_X173Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_965_n_0
    SLICE_X173Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_960/CO[3]
                         net (fo=1, routed)           0.000    22.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_960_n_0
    SLICE_X173Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_955_n_0
    SLICE_X173Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    22.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X173Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    22.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X173Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[1]
                         net (fo=35, routed)          0.341    22.585    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_2
    SLICE_X174Y381       LUT3 (Prop_lut3_I0_O)        0.118    22.703 r  core_inst/tx_fifo_axis_tdata[63]_i_987/O
                         net (fo=1, routed)           0.000    22.703    core_inst/tx_fifo_axis_tdata[63]_i_987_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    22.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_938/CO[3]
                         net (fo=1, routed)           0.000    22.949    core_inst/tx_fifo_axis_tdata_reg[63]_i_938_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_933/CO[3]
                         net (fo=1, routed)           0.000    22.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_933_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_928/CO[3]
                         net (fo=1, routed)           0.000    23.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_928_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_923/CO[3]
                         net (fo=1, routed)           0.000    23.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_923_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_918/CO[3]
                         net (fo=1, routed)           0.000    23.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_918_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_913_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_908_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.299 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.299    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    23.373 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[1]
                         net (fo=35, routed)          0.437    23.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_2
    SLICE_X175Y381       LUT3 (Prop_lut3_I0_O)        0.120    23.929 r  core_inst/tx_fifo_axis_tdata[63]_i_945/O
                         net (fo=1, routed)           0.000    23.929    core_inst/tx_fifo_axis_tdata[63]_i_945_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    24.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_895/CO[3]
                         net (fo=1, routed)           0.000    24.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_895_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_890/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_890_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_885_n_0
    SLICE_X175Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.333 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.333    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.431 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.480 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.480    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[1]
                         net (fo=35, routed)          0.423    25.027    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.118    25.145 r  core_inst/tx_fifo_axis_tdata[63]_i_903/O
                         net (fo=1, routed)           0.000    25.145    core_inst/tx_fifo_axis_tdata[63]_i_903_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.391 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_853/CO[3]
                         net (fo=1, routed)           0.000    25.391    core_inst/tx_fifo_axis_tdata_reg[63]_i_853_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_848/CO[3]
                         net (fo=1, routed)           0.000    25.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_848_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.491 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.491    core_inst/tx_fifo_axis_tdata_reg[63]_i_843_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_838_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.591 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.591    core_inst/tx_fifo_axis_tdata_reg[63]_i_833_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.641 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_828_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.691 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.691    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.741    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X176Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.815 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[1]
                         net (fo=35, routed)          0.507    26.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_2
    SLICE_X178Y384       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    26.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_811/CO[3]
                         net (fo=1, routed)           0.000    26.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_811_n_0
    SLICE_X178Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.738 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_806/CO[3]
                         net (fo=1, routed)           0.000    26.738    core_inst/tx_fifo_axis_tdata_reg[63]_i_806_n_0
    SLICE_X178Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.788 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.788    core_inst/tx_fifo_axis_tdata_reg[63]_i_801_n_0
    SLICE_X178Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.838 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.838    core_inst/tx_fifo_axis_tdata_reg[63]_i_796_n_0
    SLICE_X178Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.888 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.888    core_inst/tx_fifo_axis_tdata_reg[63]_i_791_n_0
    SLICE_X178Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.938 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_786/CO[3]
                         net (fo=1, routed)           0.000    26.938    core_inst/tx_fifo_axis_tdata_reg[63]_i_786_n_0
    SLICE_X178Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X178Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    27.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X178Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[1]
                         net (fo=35, routed)          0.318    27.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_2
    SLICE_X179Y390       LUT3 (Prop_lut3_I0_O)        0.120    27.549 r  core_inst/tx_fifo_axis_tdata[63]_i_818/O
                         net (fo=1, routed)           0.000    27.549    core_inst/tx_fifo_axis_tdata[63]_i_818_n_0
    SLICE_X179Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_769/CO[3]
                         net (fo=1, routed)           0.000    27.806    core_inst/tx_fifo_axis_tdata_reg[63]_i_769_n_0
    SLICE_X179Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_764/CO[3]
                         net (fo=1, routed)           0.000    27.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_764_n_0
    SLICE_X179Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.904 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.904    core_inst/tx_fifo_axis_tdata_reg[63]_i_759_n_0
    SLICE_X179Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.953 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.953    core_inst/tx_fifo_axis_tdata_reg[63]_i_754_n_0
    SLICE_X179Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.002 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_749/CO[3]
                         net (fo=1, routed)           0.000    28.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_749_n_0
    SLICE_X179Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_744_n_0
    SLICE_X179Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_739_n_0
    SLICE_X179Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X179Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[1]
                         net (fo=35, routed)          0.503    28.727    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_2
    SLICE_X175Y390       LUT3 (Prop_lut3_I0_O)        0.118    28.845 r  core_inst/tx_fifo_axis_tdata[63]_i_776/O
                         net (fo=1, routed)           0.000    28.845    core_inst/tx_fifo_axis_tdata[63]_i_776_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.102 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_726_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_721/CO[3]
                         net (fo=1, routed)           0.000    29.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_721_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_716_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.298 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.298    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.347 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.347    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.396 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.396    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.445 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.445    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[1]
                         net (fo=35, routed)          0.482    30.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_2
    SLICE_X174Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.120 r  core_inst/tx_fifo_axis_tdata[63]_i_729/O
                         net (fo=1, routed)           0.000    30.120    core_inst/tx_fifo_axis_tdata[63]_i_729_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.366 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_679/CO[3]
                         net (fo=1, routed)           0.000    30.366    core_inst/tx_fifo_axis_tdata_reg[63]_i_679_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_674_n_0
    SLICE_X174Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.466 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.466    core_inst/tx_fifo_axis_tdata_reg[63]_i_669_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_664/CO[3]
                         net (fo=1, routed)           0.001    30.517    core_inst/tx_fifo_axis_tdata_reg[63]_i_664_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_659_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.617    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.667 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.667    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[1]
                         net (fo=35, routed)          0.494    31.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_2
    SLICE_X177Y395       LUT3 (Prop_lut3_I0_O)        0.120    31.355 r  core_inst/tx_fifo_axis_tdata[63]_i_691/O
                         net (fo=1, routed)           0.000    31.355    core_inst/tx_fifo_axis_tdata[63]_i_691_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_642/CO[3]
                         net (fo=1, routed)           0.000    31.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_642_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_637/CO[3]
                         net (fo=1, routed)           0.000    31.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_637_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_632_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_627_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_622/CO[3]
                         net (fo=1, routed)           0.001    31.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_622_n_0
    SLICE_X177Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_617_n_0
    SLICE_X177Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X177Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X177Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[1]
                         net (fo=35, routed)          0.446    32.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_2
    SLICE_X175Y399       LUT3 (Prop_lut3_I0_O)        0.118    32.595 r  core_inst/tx_fifo_axis_tdata[63]_i_649/O
                         net (fo=1, routed)           0.000    32.595    core_inst/tx_fifo_axis_tdata[63]_i_649_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_600/CO[3]
                         net (fo=1, routed)           0.001    32.853    core_inst/tx_fifo_axis_tdata_reg[63]_i_600_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.902 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_595/CO[3]
                         net (fo=1, routed)           0.000    32.902    core_inst/tx_fifo_axis_tdata_reg[63]_i_595_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.951 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.951    core_inst/tx_fifo_axis_tdata_reg[63]_i_590_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.000 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.000    core_inst/tx_fifo_axis_tdata_reg[63]_i_585_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_580_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.097 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.097    core_inst/tx_fifo_axis_tdata_reg[63]_i_575_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.146    core_inst/tx_fifo_axis_tdata_reg[63]_i_570_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[1]
                         net (fo=35, routed)          0.444    33.715    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_2
    SLICE_X176Y400       LUT3 (Prop_lut3_I0_O)        0.118    33.833 r  core_inst/tx_fifo_axis_tdata[63]_i_607/O
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata[63]_i_607_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.079 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.079    core_inst/tx_fifo_axis_tdata_reg[63]_i_557_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_552/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_552_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_547_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[1]
                         net (fo=35, routed)          0.424    34.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_2
    SLICE_X177Y404       LUT3 (Prop_lut3_I0_O)        0.120    35.046 r  core_inst/tx_fifo_axis_tdata[63]_i_565/O
                         net (fo=1, routed)           0.000    35.046    core_inst/tx_fifo_axis_tdata[63]_i_565_n_0
    SLICE_X177Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_515/CO[3]
                         net (fo=1, routed)           0.000    35.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_515_n_0
    SLICE_X177Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_510/CO[3]
                         net (fo=1, routed)           0.000    35.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_510_n_0
    SLICE_X177Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_505_n_0
    SLICE_X177Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_500_n_0
    SLICE_X177Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_495_n_0
    SLICE_X177Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_490_n_0
    SLICE_X177Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_485_n_0
    SLICE_X177Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X177Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[1]
                         net (fo=35, routed)          0.551    36.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_2
    SLICE_X179Y404       LUT3 (Prop_lut3_I0_O)        0.118    36.391 r  core_inst/tx_fifo_axis_tdata[63]_i_522/O
                         net (fo=1, routed)           0.000    36.391    core_inst/tx_fifo_axis_tdata[63]_i_522_n_0
    SLICE_X179Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.648 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    36.648    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X179Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.697 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    36.697    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X179Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X179Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X179Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.844 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.844    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X179Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.893 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X179Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.942 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.942    core_inst/tx_fifo_axis_tdata_reg[63]_i_443_n_0
    SLICE_X179Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.991 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.991    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X179Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.066 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[1]
                         net (fo=35, routed)          0.490    37.555    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_2
    SLICE_X178Y407       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    37.919 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_431/CO[3]
                         net (fo=1, routed)           0.000    37.919    core_inst/tx_fifo_axis_tdata_reg[63]_i_431_n_0
    SLICE_X178Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.969 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_419/CO[3]
                         net (fo=1, routed)           0.000    37.969    core_inst/tx_fifo_axis_tdata_reg[63]_i_419_n_0
    SLICE_X178Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_414/CO[3]
                         net (fo=1, routed)           0.000    38.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_414_n_0
    SLICE_X178Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.069 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_409/CO[3]
                         net (fo=1, routed)           0.000    38.069    core_inst/tx_fifo_axis_tdata_reg[63]_i_409_n_0
    SLICE_X178Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_404/CO[3]
                         net (fo=1, routed)           0.000    38.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_404_n_0
    SLICE_X178Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_399/CO[3]
                         net (fo=1, routed)           0.000    38.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_399_n_0
    SLICE_X178Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_394/CO[3]
                         net (fo=1, routed)           0.000    38.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_394_n_0
    SLICE_X178Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_391_n_0
    SLICE_X178Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.464    38.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X176Y409       LUT3 (Prop_lut3_I0_O)        0.120    38.928 r  core_inst/tx_fifo_axis_tdata[63]_i_438/O
                         net (fo=1, routed)           0.000    38.928    core_inst/tx_fifo_axis_tdata[63]_i_438_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.174 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.174    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.274 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_362/CO[3]
                         net (fo=1, routed)           0.000    39.274    core_inst/tx_fifo_axis_tdata_reg[63]_i_362_n_0
    SLICE_X176Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.324 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_357/CO[3]
                         net (fo=1, routed)           0.000    39.324    core_inst/tx_fifo_axis_tdata_reg[63]_i_357_n_0
    SLICE_X176Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_352_n_0
    SLICE_X176Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_347_n_0
    SLICE_X176Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.474 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_342_n_0
    SLICE_X176Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.524    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X176Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[1]
                         net (fo=35, routed)          0.425    40.023    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_2
    SLICE_X177Y413       LUT3 (Prop_lut3_I0_O)        0.120    40.143 r  core_inst/tx_fifo_axis_tdata[63]_i_430/O
                         net (fo=1, routed)           0.000    40.143    core_inst/tx_fifo_axis_tdata[63]_i_430_n_0
    SLICE_X177Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    40.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    40.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X177Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X177Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.498 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.498    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X177Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.547 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.547    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X177Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.596 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.596    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X177Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.645 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.000    40.645    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X177Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.694 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    40.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X177Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_274/CO[3]
                         net (fo=1, routed)           0.000    40.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_274_n_0
    SLICE_X177Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[1]
                         net (fo=35, routed)          0.393    41.211    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_2
    SLICE_X176Y418       LUT3 (Prop_lut3_I0_O)        0.118    41.329 r  core_inst/tx_fifo_axis_tdata[63]_i_426/O
                         net (fo=1, routed)           0.000    41.329    core_inst/tx_fifo_axis_tdata[63]_i_426_n_0
    SLICE_X176Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_367/CO[3]
                         net (fo=1, routed)           0.000    41.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_367_n_0
    SLICE_X176Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    41.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X176Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X176Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X176Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_203/CO[3]
                         net (fo=1, routed)           0.000    41.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_203_n_0
    SLICE_X176Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.000    41.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X176Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_193/CO[3]
                         net (fo=1, routed)           0.007    41.881    core_inst/tx_fifo_axis_tdata_reg[63]_i_193_n_0
    SLICE_X176Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X176Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_189/CO[1]
                         net (fo=35, routed)          0.524    42.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_189_n_2
    SLICE_X175Y418       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    42.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_315/CO[3]
                         net (fo=1, routed)           0.000    42.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_315_n_0
    SLICE_X175Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.934 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_301/CO[3]
                         net (fo=1, routed)           0.000    42.934    core_inst/tx_fifo_axis_tdata_reg[63]_i_301_n_0
    SLICE_X175Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_258/CO[3]
                         net (fo=1, routed)           0.000    42.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_258_n_0
    SLICE_X175Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_184/CO[3]
                         net (fo=1, routed)           0.000    43.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_184_n_0
    SLICE_X175Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_179_n_0
    SLICE_X175Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    43.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X175Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.007    43.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X175Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_104/CO[3]
                         net (fo=1, routed)           0.000    43.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_104_n_0
    SLICE_X175Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.310 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/CO[1]
                         net (fo=35, routed)          0.508    43.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_2
    SLICE_X179Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    44.172 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_240/CO[3]
                         net (fo=1, routed)           0.000    44.172    core_inst/tx_fifo_axis_tdata_reg[63]_i_240_n_0
    SLICE_X179Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_245/CO[3]
                         net (fo=1, routed)           0.000    44.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_245_n_0
    SLICE_X179Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_213/CO[3]
                         net (fo=1, routed)           0.000    44.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_213_n_0
    SLICE_X179Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    44.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X179Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.007    44.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_98_n_0
    SLICE_X179Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    44.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_93_n_0
    SLICE_X179Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_50/CO[3]
                         net (fo=1, routed)           0.000    44.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_50_n_0
    SLICE_X179Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_47_n_0
    SLICE_X179Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_46/CO[1]
                         net (fo=35, routed)          0.440    45.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_46_n_2
    SLICE_X178Y421       LUT3 (Prop_lut3_I0_O)        0.118    45.155 r  core_inst/tx_fifo_axis_tdata[63]_i_244/O
                         net (fo=1, routed)           0.000    45.155    core_inst/tx_fifo_axis_tdata[63]_i_244_n_0
    SLICE_X178Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X178Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_157/CO[3]
                         net (fo=1, routed)           0.000    45.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_157_n_0
    SLICE_X178Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_208/CO[3]
                         net (fo=1, routed)           0.000    45.501    core_inst/tx_fifo_axis_tdata_reg[63]_i_208_n_0
    SLICE_X178Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.551 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.007    45.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X178Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_83_n_0
    SLICE_X178Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_37_n_0
    SLICE_X178Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_36_n_0
    SLICE_X178Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_23_n_0
    SLICE_X178Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_22/CO[1]
                         net (fo=35, routed)          0.406    46.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_22_n_2
    SLICE_X180Y427       LUT3 (Prop_lut3_I0_O)        0.120    46.358 r  core_inst/tx_fifo_axis_tdata[63]_i_156/O
                         net (fo=1, routed)           0.000    46.358    core_inst/tx_fifo_axis_tdata[63]_i_156_n_0
    SLICE_X180Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_73_n_0
    SLICE_X180Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.654 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.654    core_inst/tx_fifo_axis_tdata_reg[63]_i_75_n_0
    SLICE_X180Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X180Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_117/CO[3]
                         net (fo=1, routed)           0.000    46.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_117_n_0
    SLICE_X180Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.804 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.804    core_inst/tx_fifo_axis_tdata_reg[63]_i_55_n_0
    SLICE_X180Y432       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    46.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_33/O[1]
                         net (fo=7, routed)           0.380    47.336    core_inst/tx_fifo_axis_tdata_reg[63]_i_33_n_6
    SLICE_X179Y434       LUT4 (Prop_lut4_I2_O)        0.121    47.457 f  core_inst/tx_fifo_axis_tdata[63]_i_77/O
                         net (fo=1, routed)           0.343    47.800    core_inst/tx_fifo_axis_tdata[63]_i_77_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I0_O)        0.043    47.843 r  core_inst/tx_fifo_axis_tdata[63]_i_89/O
                         net (fo=2, routed)           0.390    48.233    core_inst/tx_fifo_axis_tdata[63]_i_89_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I2_O)        0.043    48.276 r  core_inst/tx_fifo_axis_tdata[63]_i_92/O
                         net (fo=4, routed)           0.331    48.607    core_inst/tx_fifo_axis_tdata[63]_i_92_n_0
    SLICE_X183Y434       LUT6 (Prop_lut6_I5_O)        0.043    48.650 r  core_inst/tx_fifo_axis_tdata[63]_i_35_comp_1/O
                         net (fo=1, routed)           0.383    49.033    core_inst/tx_fifo_axis_tdata[63]_i_35_n_0_repN_1
    SLICE_X179Y433       LUT6 (Prop_lut6_I5_O)        0.043    49.076 f  core_inst/tx_fifo_axis_tdata[63]_i_20_comp/O
                         net (fo=1, routed)           0.331    49.407    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X179Y432       LUT6 (Prop_lut6_I2_O)        0.043    49.450 f  core_inst/tx_fifo_axis_tdata[63]_i_5_comp/O
                         net (fo=28, routed)          0.419    49.869    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_1
    SLICE_X182Y431       LUT6 (Prop_lut6_I2_O)        0.043    49.912 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.280    50.192    core_inst/udp_complete_inst_n_47
    SLICE_X182Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[35]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.425    11.261    core_inst/coreclk_out
    SLICE_X182Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[35]/C
                         clock pessimism              1.194    12.455    
                         clock uncertainty           -0.035    12.419    
    SLICE_X182Y433       FDRE (Setup_fdre_C_R)       -0.295    12.124    core_inst/tx_fifo_axis_tdata_reg[35]
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                         -50.192    
  -------------------------------------------------------------------
                         slack                                -38.068    

Slack (VIOLATED) :        -38.068ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.100ns  (logic 26.246ns (59.514%)  route 17.854ns (40.486%))
  Logic Levels:           318  (CARRY4=288 LUT2=1 LUT3=22 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 11.261 - 6.400 ) 
    Source Clock Delay      (SCD):    6.092ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.622     6.092    core_inst/coreclk_out
    SLICE_X174Y350       FDRE                                         r  core_inst/pkt_n_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y350       FDRE (Prop_fdre_C_Q)         0.254     6.346 r  core_inst/pkt_n_reg_reg[16]/Q
                         net (fo=4, routed)           0.326     6.671    core_inst/pkt_n_reg_reg[16]
    SLICE_X175Y350       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.230     6.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_731/CO[3]
                         net (fo=1, routed)           0.000     6.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_731_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_900/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_900_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1069/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_1069_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1238/CO[3]
                         net (fo=1, routed)           0.000     7.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_1238_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1407/O[2]
                         net (fo=2, routed)           0.306     7.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_1407_n_5
    SLICE_X177Y354       LUT2 (Prop_lut2_I1_O)        0.118     7.579 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.579    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1445/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_1445_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1440/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_1440_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_1435_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.977    core_inst/tx_fifo_axis_tdata_reg[63]_i_1430_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     8.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_1425_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_1420_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     8.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_1415_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     8.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[0]
                         net (fo=35, routed)          0.487     8.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_3
    SLICE_X176Y354       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     9.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_1402_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.213 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1397/CO[3]
                         net (fo=1, routed)           0.000     9.213    core_inst/tx_fifo_axis_tdata_reg[63]_i_1397_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.263 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.263    core_inst/tx_fifo_axis_tdata_reg[63]_i_1392_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.313 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.313    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.363 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.363    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.413 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.413    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.463 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.463    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X176Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.513 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.513    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X176Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[1]
                         net (fo=35, routed)          0.442    10.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_2
    SLICE_X175Y355       LUT3 (Prop_lut3_I0_O)        0.120    10.149 r  core_inst/tx_fifo_axis_tdata[63]_i_1410/O
                         net (fo=1, routed)           0.000    10.149    core_inst/tx_fifo_axis_tdata[63]_i_1410_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_1360_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1355/CO[3]
                         net (fo=1, routed)           0.000    10.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_1355_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1350_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_1345_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1340_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1335_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.700 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.700    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.749 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[1]
                         net (fo=35, routed)          0.545    11.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_2
    SLICE_X173Y358       LUT3 (Prop_lut3_I0_O)        0.118    11.486 r  core_inst/tx_fifo_axis_tdata[63]_i_1363/O
                         net (fo=1, routed)           0.000    11.486    core_inst/tx_fifo_axis_tdata[63]_i_1363_n_0
    SLICE_X173Y358       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1313/CO[3]
                         net (fo=1, routed)           0.000    11.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_1313_n_0
    SLICE_X173Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.792 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.792    core_inst/tx_fifo_axis_tdata_reg[63]_i_1308_n_0
    SLICE_X173Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.841 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.841    core_inst/tx_fifo_axis_tdata_reg[63]_i_1303_n_0
    SLICE_X173Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.890 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.890    core_inst/tx_fifo_axis_tdata_reg[63]_i_1298_n_0
    SLICE_X173Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.939 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.939    core_inst/tx_fifo_axis_tdata_reg[63]_i_1293_n_0
    SLICE_X173Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X173Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    12.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X173Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[1]
                         net (fo=35, routed)          0.529    12.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    12.759 r  core_inst/tx_fifo_axis_tdata[63]_i_1325/O
                         net (fo=1, routed)           0.000    12.759    core_inst/tx_fifo_axis_tdata[63]_i_1325_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    13.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    13.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1276_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    13.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_1271_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    13.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1266_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    13.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1261_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.205 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.205    core_inst/tx_fifo_axis_tdata_reg[63]_i_1256_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1251_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.305 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.305    core_inst/tx_fifo_axis_tdata_reg[63]_i_1246_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.355 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.355    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[1]
                         net (fo=35, routed)          0.433    13.862    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    13.982 r  core_inst/tx_fifo_axis_tdata[63]_i_1283/O
                         net (fo=1, routed)           0.000    13.982    core_inst/tx_fifo_axis_tdata[63]_i_1283_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.228 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    14.228    core_inst/tx_fifo_axis_tdata_reg[63]_i_1233_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.278 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    14.278    core_inst/tx_fifo_axis_tdata_reg[63]_i_1228_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_1223_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X176Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[1]
                         net (fo=35, routed)          0.507    15.159    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_2
    SLICE_X178Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    15.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1191/CO[3]
                         net (fo=1, routed)           0.000    15.525    core_inst/tx_fifo_axis_tdata_reg[63]_i_1191_n_0
    SLICE_X178Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1186/CO[3]
                         net (fo=1, routed)           0.000    15.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_1186_n_0
    SLICE_X178Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_1181_n_0
    SLICE_X178Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1176_n_0
    SLICE_X178Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_1171_n_0
    SLICE_X178Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_1166_n_0
    SLICE_X178Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_1161_n_0
    SLICE_X178Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X178Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[1]
                         net (fo=35, routed)          0.392    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_2
    SLICE_X177Y366       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1198/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1198_n_0
    SLICE_X177Y366       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1149_n_0
    SLICE_X177Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1144_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.816    core_inst/tx_fifo_axis_tdata_reg[63]_i_1139_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.865 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1134_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_1129_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.963 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.963    core_inst/tx_fifo_axis_tdata_reg[63]_i_1124_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.012 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    17.012    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.061    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[1]
                         net (fo=35, routed)          0.519    17.656    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_2
    SLICE_X175Y366       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.010 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1107/CO[3]
                         net (fo=1, routed)           0.000    18.010    core_inst/tx_fifo_axis_tdata_reg[63]_i_1107_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1102/CO[3]
                         net (fo=1, routed)           0.000    18.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_1102_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.108 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    18.108    core_inst/tx_fifo_axis_tdata_reg[63]_i_1097_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.157 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    18.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_1092_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    18.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_1087_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1082_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1077_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X175Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[1]
                         net (fo=35, routed)          0.372    18.800    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_2
    SLICE_X176Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    19.164    core_inst/tx_fifo_axis_tdata_reg[63]_i_1064_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.214    core_inst/tx_fifo_axis_tdata_reg[63]_i_1059_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.264 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1054/CO[3]
                         net (fo=1, routed)           0.007    19.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1054_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.370 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.370    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.470 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.470    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.520    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.594 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[1]
                         net (fo=35, routed)          0.512    20.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_2
    SLICE_X174Y372       LUT3 (Prop_lut3_I0_O)        0.120    20.226 r  core_inst/tx_fifo_axis_tdata[63]_i_1072/O
                         net (fo=1, routed)           0.000    20.226    core_inst/tx_fifo_axis_tdata[63]_i_1072_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    20.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1022_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1017/CO[3]
                         net (fo=1, routed)           0.000    20.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_1017_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.572 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1012/CO[3]
                         net (fo=1, routed)           0.007    20.579    core_inst/tx_fifo_axis_tdata_reg[63]_i_1012_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.629 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.629    core_inst/tx_fifo_axis_tdata_reg[63]_i_1007_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1002_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.729 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_997_n_0
    SLICE_X174Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.779    core_inst/tx_fifo_axis_tdata_reg[63]_i_992_n_0
    SLICE_X174Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.829 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X174Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.903 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[1]
                         net (fo=35, routed)          0.560    21.462    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_2
    SLICE_X173Y373       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    21.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_980/CO[3]
                         net (fo=1, routed)           0.000    21.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_980_n_0
    SLICE_X173Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_975/CO[3]
                         net (fo=1, routed)           0.007    21.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_975_n_0
    SLICE_X173Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_970_n_0
    SLICE_X173Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_965_n_0
    SLICE_X173Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_960/CO[3]
                         net (fo=1, routed)           0.000    22.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_960_n_0
    SLICE_X173Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_955_n_0
    SLICE_X173Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    22.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X173Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    22.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X173Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[1]
                         net (fo=35, routed)          0.341    22.585    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_2
    SLICE_X174Y381       LUT3 (Prop_lut3_I0_O)        0.118    22.703 r  core_inst/tx_fifo_axis_tdata[63]_i_987/O
                         net (fo=1, routed)           0.000    22.703    core_inst/tx_fifo_axis_tdata[63]_i_987_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    22.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_938/CO[3]
                         net (fo=1, routed)           0.000    22.949    core_inst/tx_fifo_axis_tdata_reg[63]_i_938_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_933/CO[3]
                         net (fo=1, routed)           0.000    22.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_933_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_928/CO[3]
                         net (fo=1, routed)           0.000    23.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_928_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_923/CO[3]
                         net (fo=1, routed)           0.000    23.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_923_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_918/CO[3]
                         net (fo=1, routed)           0.000    23.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_918_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_913_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_908_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.299 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.299    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    23.373 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[1]
                         net (fo=35, routed)          0.437    23.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_2
    SLICE_X175Y381       LUT3 (Prop_lut3_I0_O)        0.120    23.929 r  core_inst/tx_fifo_axis_tdata[63]_i_945/O
                         net (fo=1, routed)           0.000    23.929    core_inst/tx_fifo_axis_tdata[63]_i_945_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    24.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_895/CO[3]
                         net (fo=1, routed)           0.000    24.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_895_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_890/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_890_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_885_n_0
    SLICE_X175Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.333 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.333    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.431 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.480 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.480    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[1]
                         net (fo=35, routed)          0.423    25.027    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.118    25.145 r  core_inst/tx_fifo_axis_tdata[63]_i_903/O
                         net (fo=1, routed)           0.000    25.145    core_inst/tx_fifo_axis_tdata[63]_i_903_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.391 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_853/CO[3]
                         net (fo=1, routed)           0.000    25.391    core_inst/tx_fifo_axis_tdata_reg[63]_i_853_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_848/CO[3]
                         net (fo=1, routed)           0.000    25.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_848_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.491 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.491    core_inst/tx_fifo_axis_tdata_reg[63]_i_843_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_838_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.591 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.591    core_inst/tx_fifo_axis_tdata_reg[63]_i_833_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.641 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_828_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.691 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.691    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.741    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X176Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.815 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[1]
                         net (fo=35, routed)          0.507    26.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_2
    SLICE_X178Y384       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    26.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_811/CO[3]
                         net (fo=1, routed)           0.000    26.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_811_n_0
    SLICE_X178Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.738 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_806/CO[3]
                         net (fo=1, routed)           0.000    26.738    core_inst/tx_fifo_axis_tdata_reg[63]_i_806_n_0
    SLICE_X178Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.788 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.788    core_inst/tx_fifo_axis_tdata_reg[63]_i_801_n_0
    SLICE_X178Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.838 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.838    core_inst/tx_fifo_axis_tdata_reg[63]_i_796_n_0
    SLICE_X178Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.888 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.888    core_inst/tx_fifo_axis_tdata_reg[63]_i_791_n_0
    SLICE_X178Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.938 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_786/CO[3]
                         net (fo=1, routed)           0.000    26.938    core_inst/tx_fifo_axis_tdata_reg[63]_i_786_n_0
    SLICE_X178Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X178Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    27.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X178Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[1]
                         net (fo=35, routed)          0.318    27.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_2
    SLICE_X179Y390       LUT3 (Prop_lut3_I0_O)        0.120    27.549 r  core_inst/tx_fifo_axis_tdata[63]_i_818/O
                         net (fo=1, routed)           0.000    27.549    core_inst/tx_fifo_axis_tdata[63]_i_818_n_0
    SLICE_X179Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_769/CO[3]
                         net (fo=1, routed)           0.000    27.806    core_inst/tx_fifo_axis_tdata_reg[63]_i_769_n_0
    SLICE_X179Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_764/CO[3]
                         net (fo=1, routed)           0.000    27.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_764_n_0
    SLICE_X179Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.904 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.904    core_inst/tx_fifo_axis_tdata_reg[63]_i_759_n_0
    SLICE_X179Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.953 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.953    core_inst/tx_fifo_axis_tdata_reg[63]_i_754_n_0
    SLICE_X179Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.002 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_749/CO[3]
                         net (fo=1, routed)           0.000    28.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_749_n_0
    SLICE_X179Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_744_n_0
    SLICE_X179Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_739_n_0
    SLICE_X179Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X179Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[1]
                         net (fo=35, routed)          0.503    28.727    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_2
    SLICE_X175Y390       LUT3 (Prop_lut3_I0_O)        0.118    28.845 r  core_inst/tx_fifo_axis_tdata[63]_i_776/O
                         net (fo=1, routed)           0.000    28.845    core_inst/tx_fifo_axis_tdata[63]_i_776_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.102 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_726_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_721/CO[3]
                         net (fo=1, routed)           0.000    29.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_721_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_716_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.298 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.298    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.347 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.347    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.396 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.396    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.445 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.445    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[1]
                         net (fo=35, routed)          0.482    30.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_2
    SLICE_X174Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.120 r  core_inst/tx_fifo_axis_tdata[63]_i_729/O
                         net (fo=1, routed)           0.000    30.120    core_inst/tx_fifo_axis_tdata[63]_i_729_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.366 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_679/CO[3]
                         net (fo=1, routed)           0.000    30.366    core_inst/tx_fifo_axis_tdata_reg[63]_i_679_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_674_n_0
    SLICE_X174Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.466 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.466    core_inst/tx_fifo_axis_tdata_reg[63]_i_669_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_664/CO[3]
                         net (fo=1, routed)           0.001    30.517    core_inst/tx_fifo_axis_tdata_reg[63]_i_664_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_659_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.617    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.667 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.667    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[1]
                         net (fo=35, routed)          0.494    31.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_2
    SLICE_X177Y395       LUT3 (Prop_lut3_I0_O)        0.120    31.355 r  core_inst/tx_fifo_axis_tdata[63]_i_691/O
                         net (fo=1, routed)           0.000    31.355    core_inst/tx_fifo_axis_tdata[63]_i_691_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_642/CO[3]
                         net (fo=1, routed)           0.000    31.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_642_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_637/CO[3]
                         net (fo=1, routed)           0.000    31.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_637_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_632_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_627_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_622/CO[3]
                         net (fo=1, routed)           0.001    31.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_622_n_0
    SLICE_X177Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_617_n_0
    SLICE_X177Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X177Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X177Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[1]
                         net (fo=35, routed)          0.446    32.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_2
    SLICE_X175Y399       LUT3 (Prop_lut3_I0_O)        0.118    32.595 r  core_inst/tx_fifo_axis_tdata[63]_i_649/O
                         net (fo=1, routed)           0.000    32.595    core_inst/tx_fifo_axis_tdata[63]_i_649_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_600/CO[3]
                         net (fo=1, routed)           0.001    32.853    core_inst/tx_fifo_axis_tdata_reg[63]_i_600_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.902 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_595/CO[3]
                         net (fo=1, routed)           0.000    32.902    core_inst/tx_fifo_axis_tdata_reg[63]_i_595_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.951 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.951    core_inst/tx_fifo_axis_tdata_reg[63]_i_590_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.000 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.000    core_inst/tx_fifo_axis_tdata_reg[63]_i_585_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_580_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.097 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.097    core_inst/tx_fifo_axis_tdata_reg[63]_i_575_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.146    core_inst/tx_fifo_axis_tdata_reg[63]_i_570_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[1]
                         net (fo=35, routed)          0.444    33.715    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_2
    SLICE_X176Y400       LUT3 (Prop_lut3_I0_O)        0.118    33.833 r  core_inst/tx_fifo_axis_tdata[63]_i_607/O
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata[63]_i_607_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.079 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.079    core_inst/tx_fifo_axis_tdata_reg[63]_i_557_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_552/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_552_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_547_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[1]
                         net (fo=35, routed)          0.424    34.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_2
    SLICE_X177Y404       LUT3 (Prop_lut3_I0_O)        0.120    35.046 r  core_inst/tx_fifo_axis_tdata[63]_i_565/O
                         net (fo=1, routed)           0.000    35.046    core_inst/tx_fifo_axis_tdata[63]_i_565_n_0
    SLICE_X177Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_515/CO[3]
                         net (fo=1, routed)           0.000    35.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_515_n_0
    SLICE_X177Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_510/CO[3]
                         net (fo=1, routed)           0.000    35.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_510_n_0
    SLICE_X177Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_505_n_0
    SLICE_X177Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_500_n_0
    SLICE_X177Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_495_n_0
    SLICE_X177Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_490_n_0
    SLICE_X177Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_485_n_0
    SLICE_X177Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X177Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[1]
                         net (fo=35, routed)          0.551    36.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_2
    SLICE_X179Y404       LUT3 (Prop_lut3_I0_O)        0.118    36.391 r  core_inst/tx_fifo_axis_tdata[63]_i_522/O
                         net (fo=1, routed)           0.000    36.391    core_inst/tx_fifo_axis_tdata[63]_i_522_n_0
    SLICE_X179Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.648 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    36.648    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X179Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.697 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    36.697    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X179Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X179Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X179Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.844 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.844    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X179Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.893 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X179Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.942 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.942    core_inst/tx_fifo_axis_tdata_reg[63]_i_443_n_0
    SLICE_X179Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.991 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.991    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X179Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.066 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[1]
                         net (fo=35, routed)          0.490    37.555    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_2
    SLICE_X178Y407       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    37.919 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_431/CO[3]
                         net (fo=1, routed)           0.000    37.919    core_inst/tx_fifo_axis_tdata_reg[63]_i_431_n_0
    SLICE_X178Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.969 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_419/CO[3]
                         net (fo=1, routed)           0.000    37.969    core_inst/tx_fifo_axis_tdata_reg[63]_i_419_n_0
    SLICE_X178Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_414/CO[3]
                         net (fo=1, routed)           0.000    38.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_414_n_0
    SLICE_X178Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.069 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_409/CO[3]
                         net (fo=1, routed)           0.000    38.069    core_inst/tx_fifo_axis_tdata_reg[63]_i_409_n_0
    SLICE_X178Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_404/CO[3]
                         net (fo=1, routed)           0.000    38.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_404_n_0
    SLICE_X178Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_399/CO[3]
                         net (fo=1, routed)           0.000    38.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_399_n_0
    SLICE_X178Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_394/CO[3]
                         net (fo=1, routed)           0.000    38.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_394_n_0
    SLICE_X178Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_391_n_0
    SLICE_X178Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.464    38.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X176Y409       LUT3 (Prop_lut3_I0_O)        0.120    38.928 r  core_inst/tx_fifo_axis_tdata[63]_i_438/O
                         net (fo=1, routed)           0.000    38.928    core_inst/tx_fifo_axis_tdata[63]_i_438_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.174 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.174    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.274 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_362/CO[3]
                         net (fo=1, routed)           0.000    39.274    core_inst/tx_fifo_axis_tdata_reg[63]_i_362_n_0
    SLICE_X176Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.324 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_357/CO[3]
                         net (fo=1, routed)           0.000    39.324    core_inst/tx_fifo_axis_tdata_reg[63]_i_357_n_0
    SLICE_X176Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_352_n_0
    SLICE_X176Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_347_n_0
    SLICE_X176Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.474 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_342_n_0
    SLICE_X176Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.524    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X176Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[1]
                         net (fo=35, routed)          0.425    40.023    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_2
    SLICE_X177Y413       LUT3 (Prop_lut3_I0_O)        0.120    40.143 r  core_inst/tx_fifo_axis_tdata[63]_i_430/O
                         net (fo=1, routed)           0.000    40.143    core_inst/tx_fifo_axis_tdata[63]_i_430_n_0
    SLICE_X177Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    40.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    40.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X177Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X177Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.498 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.498    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X177Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.547 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.547    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X177Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.596 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.596    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X177Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.645 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.000    40.645    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X177Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.694 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    40.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X177Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_274/CO[3]
                         net (fo=1, routed)           0.000    40.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_274_n_0
    SLICE_X177Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[1]
                         net (fo=35, routed)          0.393    41.211    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_2
    SLICE_X176Y418       LUT3 (Prop_lut3_I0_O)        0.118    41.329 r  core_inst/tx_fifo_axis_tdata[63]_i_426/O
                         net (fo=1, routed)           0.000    41.329    core_inst/tx_fifo_axis_tdata[63]_i_426_n_0
    SLICE_X176Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_367/CO[3]
                         net (fo=1, routed)           0.000    41.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_367_n_0
    SLICE_X176Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    41.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X176Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X176Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X176Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_203/CO[3]
                         net (fo=1, routed)           0.000    41.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_203_n_0
    SLICE_X176Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.000    41.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X176Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_193/CO[3]
                         net (fo=1, routed)           0.007    41.881    core_inst/tx_fifo_axis_tdata_reg[63]_i_193_n_0
    SLICE_X176Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X176Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_189/CO[1]
                         net (fo=35, routed)          0.524    42.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_189_n_2
    SLICE_X175Y418       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    42.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_315/CO[3]
                         net (fo=1, routed)           0.000    42.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_315_n_0
    SLICE_X175Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.934 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_301/CO[3]
                         net (fo=1, routed)           0.000    42.934    core_inst/tx_fifo_axis_tdata_reg[63]_i_301_n_0
    SLICE_X175Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_258/CO[3]
                         net (fo=1, routed)           0.000    42.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_258_n_0
    SLICE_X175Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_184/CO[3]
                         net (fo=1, routed)           0.000    43.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_184_n_0
    SLICE_X175Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_179_n_0
    SLICE_X175Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    43.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X175Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.007    43.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X175Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_104/CO[3]
                         net (fo=1, routed)           0.000    43.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_104_n_0
    SLICE_X175Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.310 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/CO[1]
                         net (fo=35, routed)          0.508    43.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_2
    SLICE_X179Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    44.172 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_240/CO[3]
                         net (fo=1, routed)           0.000    44.172    core_inst/tx_fifo_axis_tdata_reg[63]_i_240_n_0
    SLICE_X179Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_245/CO[3]
                         net (fo=1, routed)           0.000    44.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_245_n_0
    SLICE_X179Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_213/CO[3]
                         net (fo=1, routed)           0.000    44.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_213_n_0
    SLICE_X179Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    44.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X179Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.007    44.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_98_n_0
    SLICE_X179Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    44.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_93_n_0
    SLICE_X179Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_50/CO[3]
                         net (fo=1, routed)           0.000    44.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_50_n_0
    SLICE_X179Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_47_n_0
    SLICE_X179Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_46/CO[1]
                         net (fo=35, routed)          0.440    45.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_46_n_2
    SLICE_X178Y421       LUT3 (Prop_lut3_I0_O)        0.118    45.155 r  core_inst/tx_fifo_axis_tdata[63]_i_244/O
                         net (fo=1, routed)           0.000    45.155    core_inst/tx_fifo_axis_tdata[63]_i_244_n_0
    SLICE_X178Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X178Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_157/CO[3]
                         net (fo=1, routed)           0.000    45.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_157_n_0
    SLICE_X178Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_208/CO[3]
                         net (fo=1, routed)           0.000    45.501    core_inst/tx_fifo_axis_tdata_reg[63]_i_208_n_0
    SLICE_X178Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.551 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.007    45.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X178Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_83_n_0
    SLICE_X178Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_37_n_0
    SLICE_X178Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_36_n_0
    SLICE_X178Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_23_n_0
    SLICE_X178Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_22/CO[1]
                         net (fo=35, routed)          0.406    46.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_22_n_2
    SLICE_X180Y427       LUT3 (Prop_lut3_I0_O)        0.120    46.358 r  core_inst/tx_fifo_axis_tdata[63]_i_156/O
                         net (fo=1, routed)           0.000    46.358    core_inst/tx_fifo_axis_tdata[63]_i_156_n_0
    SLICE_X180Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_73_n_0
    SLICE_X180Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.654 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.654    core_inst/tx_fifo_axis_tdata_reg[63]_i_75_n_0
    SLICE_X180Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X180Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_117/CO[3]
                         net (fo=1, routed)           0.000    46.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_117_n_0
    SLICE_X180Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.804 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.804    core_inst/tx_fifo_axis_tdata_reg[63]_i_55_n_0
    SLICE_X180Y432       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    46.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_33/O[1]
                         net (fo=7, routed)           0.380    47.336    core_inst/tx_fifo_axis_tdata_reg[63]_i_33_n_6
    SLICE_X179Y434       LUT4 (Prop_lut4_I2_O)        0.121    47.457 f  core_inst/tx_fifo_axis_tdata[63]_i_77/O
                         net (fo=1, routed)           0.343    47.800    core_inst/tx_fifo_axis_tdata[63]_i_77_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I0_O)        0.043    47.843 r  core_inst/tx_fifo_axis_tdata[63]_i_89/O
                         net (fo=2, routed)           0.390    48.233    core_inst/tx_fifo_axis_tdata[63]_i_89_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I2_O)        0.043    48.276 r  core_inst/tx_fifo_axis_tdata[63]_i_92/O
                         net (fo=4, routed)           0.331    48.607    core_inst/tx_fifo_axis_tdata[63]_i_92_n_0
    SLICE_X183Y434       LUT6 (Prop_lut6_I5_O)        0.043    48.650 r  core_inst/tx_fifo_axis_tdata[63]_i_35_comp_1/O
                         net (fo=1, routed)           0.383    49.033    core_inst/tx_fifo_axis_tdata[63]_i_35_n_0_repN_1
    SLICE_X179Y433       LUT6 (Prop_lut6_I5_O)        0.043    49.076 f  core_inst/tx_fifo_axis_tdata[63]_i_20_comp/O
                         net (fo=1, routed)           0.331    49.407    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X179Y432       LUT6 (Prop_lut6_I2_O)        0.043    49.450 f  core_inst/tx_fifo_axis_tdata[63]_i_5_comp/O
                         net (fo=28, routed)          0.419    49.869    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_1
    SLICE_X182Y431       LUT6 (Prop_lut6_I2_O)        0.043    49.912 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.280    50.192    core_inst/udp_complete_inst_n_47
    SLICE_X182Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.425    11.261    core_inst/coreclk_out
    SLICE_X182Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[41]/C
                         clock pessimism              1.194    12.455    
                         clock uncertainty           -0.035    12.419    
    SLICE_X182Y433       FDRE (Setup_fdre_C_R)       -0.295    12.124    core_inst/tx_fifo_axis_tdata_reg[41]
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                         -50.192    
  -------------------------------------------------------------------
                         slack                                -38.068    

Slack (VIOLATED) :        -38.068ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.100ns  (logic 26.246ns (59.514%)  route 17.854ns (40.486%))
  Logic Levels:           318  (CARRY4=288 LUT2=1 LUT3=22 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 11.261 - 6.400 ) 
    Source Clock Delay      (SCD):    6.092ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.622     6.092    core_inst/coreclk_out
    SLICE_X174Y350       FDRE                                         r  core_inst/pkt_n_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y350       FDRE (Prop_fdre_C_Q)         0.254     6.346 r  core_inst/pkt_n_reg_reg[16]/Q
                         net (fo=4, routed)           0.326     6.671    core_inst/pkt_n_reg_reg[16]
    SLICE_X175Y350       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.230     6.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_731/CO[3]
                         net (fo=1, routed)           0.000     6.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_731_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_900/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_900_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1069/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_1069_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1238/CO[3]
                         net (fo=1, routed)           0.000     7.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_1238_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1407/O[2]
                         net (fo=2, routed)           0.306     7.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_1407_n_5
    SLICE_X177Y354       LUT2 (Prop_lut2_I1_O)        0.118     7.579 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.579    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1445/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_1445_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1440/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_1440_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_1435_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.977    core_inst/tx_fifo_axis_tdata_reg[63]_i_1430_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     8.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_1425_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_1420_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     8.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_1415_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     8.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[0]
                         net (fo=35, routed)          0.487     8.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_3
    SLICE_X176Y354       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     9.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_1402_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.213 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1397/CO[3]
                         net (fo=1, routed)           0.000     9.213    core_inst/tx_fifo_axis_tdata_reg[63]_i_1397_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.263 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.263    core_inst/tx_fifo_axis_tdata_reg[63]_i_1392_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.313 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.313    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.363 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.363    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.413 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.413    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.463 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.463    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X176Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.513 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.513    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X176Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[1]
                         net (fo=35, routed)          0.442    10.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_2
    SLICE_X175Y355       LUT3 (Prop_lut3_I0_O)        0.120    10.149 r  core_inst/tx_fifo_axis_tdata[63]_i_1410/O
                         net (fo=1, routed)           0.000    10.149    core_inst/tx_fifo_axis_tdata[63]_i_1410_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_1360_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1355/CO[3]
                         net (fo=1, routed)           0.000    10.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_1355_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1350_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_1345_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1340_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1335_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.700 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.700    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.749 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[1]
                         net (fo=35, routed)          0.545    11.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_2
    SLICE_X173Y358       LUT3 (Prop_lut3_I0_O)        0.118    11.486 r  core_inst/tx_fifo_axis_tdata[63]_i_1363/O
                         net (fo=1, routed)           0.000    11.486    core_inst/tx_fifo_axis_tdata[63]_i_1363_n_0
    SLICE_X173Y358       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1313/CO[3]
                         net (fo=1, routed)           0.000    11.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_1313_n_0
    SLICE_X173Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.792 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.792    core_inst/tx_fifo_axis_tdata_reg[63]_i_1308_n_0
    SLICE_X173Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.841 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.841    core_inst/tx_fifo_axis_tdata_reg[63]_i_1303_n_0
    SLICE_X173Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.890 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.890    core_inst/tx_fifo_axis_tdata_reg[63]_i_1298_n_0
    SLICE_X173Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.939 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.939    core_inst/tx_fifo_axis_tdata_reg[63]_i_1293_n_0
    SLICE_X173Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X173Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    12.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X173Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[1]
                         net (fo=35, routed)          0.529    12.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    12.759 r  core_inst/tx_fifo_axis_tdata[63]_i_1325/O
                         net (fo=1, routed)           0.000    12.759    core_inst/tx_fifo_axis_tdata[63]_i_1325_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    13.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    13.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1276_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    13.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_1271_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    13.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1266_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    13.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1261_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.205 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.205    core_inst/tx_fifo_axis_tdata_reg[63]_i_1256_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1251_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.305 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.305    core_inst/tx_fifo_axis_tdata_reg[63]_i_1246_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.355 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.355    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[1]
                         net (fo=35, routed)          0.433    13.862    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    13.982 r  core_inst/tx_fifo_axis_tdata[63]_i_1283/O
                         net (fo=1, routed)           0.000    13.982    core_inst/tx_fifo_axis_tdata[63]_i_1283_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.228 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    14.228    core_inst/tx_fifo_axis_tdata_reg[63]_i_1233_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.278 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    14.278    core_inst/tx_fifo_axis_tdata_reg[63]_i_1228_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_1223_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X176Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[1]
                         net (fo=35, routed)          0.507    15.159    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_2
    SLICE_X178Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    15.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1191/CO[3]
                         net (fo=1, routed)           0.000    15.525    core_inst/tx_fifo_axis_tdata_reg[63]_i_1191_n_0
    SLICE_X178Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1186/CO[3]
                         net (fo=1, routed)           0.000    15.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_1186_n_0
    SLICE_X178Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_1181_n_0
    SLICE_X178Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1176_n_0
    SLICE_X178Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_1171_n_0
    SLICE_X178Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_1166_n_0
    SLICE_X178Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_1161_n_0
    SLICE_X178Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X178Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[1]
                         net (fo=35, routed)          0.392    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_2
    SLICE_X177Y366       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1198/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1198_n_0
    SLICE_X177Y366       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1149_n_0
    SLICE_X177Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1144_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.816    core_inst/tx_fifo_axis_tdata_reg[63]_i_1139_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.865 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1134_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_1129_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.963 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.963    core_inst/tx_fifo_axis_tdata_reg[63]_i_1124_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.012 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    17.012    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.061    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[1]
                         net (fo=35, routed)          0.519    17.656    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_2
    SLICE_X175Y366       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.010 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1107/CO[3]
                         net (fo=1, routed)           0.000    18.010    core_inst/tx_fifo_axis_tdata_reg[63]_i_1107_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1102/CO[3]
                         net (fo=1, routed)           0.000    18.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_1102_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.108 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    18.108    core_inst/tx_fifo_axis_tdata_reg[63]_i_1097_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.157 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    18.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_1092_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    18.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_1087_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1082_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1077_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X175Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[1]
                         net (fo=35, routed)          0.372    18.800    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_2
    SLICE_X176Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    19.164    core_inst/tx_fifo_axis_tdata_reg[63]_i_1064_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.214    core_inst/tx_fifo_axis_tdata_reg[63]_i_1059_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.264 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1054/CO[3]
                         net (fo=1, routed)           0.007    19.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1054_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.370 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.370    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.470 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.470    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.520    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.594 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[1]
                         net (fo=35, routed)          0.512    20.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_2
    SLICE_X174Y372       LUT3 (Prop_lut3_I0_O)        0.120    20.226 r  core_inst/tx_fifo_axis_tdata[63]_i_1072/O
                         net (fo=1, routed)           0.000    20.226    core_inst/tx_fifo_axis_tdata[63]_i_1072_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    20.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1022_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1017/CO[3]
                         net (fo=1, routed)           0.000    20.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_1017_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.572 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1012/CO[3]
                         net (fo=1, routed)           0.007    20.579    core_inst/tx_fifo_axis_tdata_reg[63]_i_1012_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.629 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.629    core_inst/tx_fifo_axis_tdata_reg[63]_i_1007_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1002_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.729 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_997_n_0
    SLICE_X174Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.779    core_inst/tx_fifo_axis_tdata_reg[63]_i_992_n_0
    SLICE_X174Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.829 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X174Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.903 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[1]
                         net (fo=35, routed)          0.560    21.462    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_2
    SLICE_X173Y373       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    21.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_980/CO[3]
                         net (fo=1, routed)           0.000    21.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_980_n_0
    SLICE_X173Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_975/CO[3]
                         net (fo=1, routed)           0.007    21.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_975_n_0
    SLICE_X173Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_970_n_0
    SLICE_X173Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_965_n_0
    SLICE_X173Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_960/CO[3]
                         net (fo=1, routed)           0.000    22.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_960_n_0
    SLICE_X173Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_955_n_0
    SLICE_X173Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    22.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X173Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    22.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X173Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[1]
                         net (fo=35, routed)          0.341    22.585    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_2
    SLICE_X174Y381       LUT3 (Prop_lut3_I0_O)        0.118    22.703 r  core_inst/tx_fifo_axis_tdata[63]_i_987/O
                         net (fo=1, routed)           0.000    22.703    core_inst/tx_fifo_axis_tdata[63]_i_987_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    22.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_938/CO[3]
                         net (fo=1, routed)           0.000    22.949    core_inst/tx_fifo_axis_tdata_reg[63]_i_938_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_933/CO[3]
                         net (fo=1, routed)           0.000    22.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_933_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_928/CO[3]
                         net (fo=1, routed)           0.000    23.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_928_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_923/CO[3]
                         net (fo=1, routed)           0.000    23.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_923_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_918/CO[3]
                         net (fo=1, routed)           0.000    23.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_918_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_913_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_908_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.299 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.299    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    23.373 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[1]
                         net (fo=35, routed)          0.437    23.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_2
    SLICE_X175Y381       LUT3 (Prop_lut3_I0_O)        0.120    23.929 r  core_inst/tx_fifo_axis_tdata[63]_i_945/O
                         net (fo=1, routed)           0.000    23.929    core_inst/tx_fifo_axis_tdata[63]_i_945_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    24.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_895/CO[3]
                         net (fo=1, routed)           0.000    24.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_895_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_890/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_890_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_885_n_0
    SLICE_X175Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.333 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.333    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.431 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.480 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.480    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[1]
                         net (fo=35, routed)          0.423    25.027    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.118    25.145 r  core_inst/tx_fifo_axis_tdata[63]_i_903/O
                         net (fo=1, routed)           0.000    25.145    core_inst/tx_fifo_axis_tdata[63]_i_903_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.391 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_853/CO[3]
                         net (fo=1, routed)           0.000    25.391    core_inst/tx_fifo_axis_tdata_reg[63]_i_853_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_848/CO[3]
                         net (fo=1, routed)           0.000    25.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_848_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.491 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.491    core_inst/tx_fifo_axis_tdata_reg[63]_i_843_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_838_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.591 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.591    core_inst/tx_fifo_axis_tdata_reg[63]_i_833_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.641 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_828_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.691 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.691    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.741    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X176Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.815 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[1]
                         net (fo=35, routed)          0.507    26.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_2
    SLICE_X178Y384       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    26.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_811/CO[3]
                         net (fo=1, routed)           0.000    26.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_811_n_0
    SLICE_X178Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.738 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_806/CO[3]
                         net (fo=1, routed)           0.000    26.738    core_inst/tx_fifo_axis_tdata_reg[63]_i_806_n_0
    SLICE_X178Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.788 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.788    core_inst/tx_fifo_axis_tdata_reg[63]_i_801_n_0
    SLICE_X178Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.838 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.838    core_inst/tx_fifo_axis_tdata_reg[63]_i_796_n_0
    SLICE_X178Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.888 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.888    core_inst/tx_fifo_axis_tdata_reg[63]_i_791_n_0
    SLICE_X178Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.938 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_786/CO[3]
                         net (fo=1, routed)           0.000    26.938    core_inst/tx_fifo_axis_tdata_reg[63]_i_786_n_0
    SLICE_X178Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X178Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    27.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X178Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[1]
                         net (fo=35, routed)          0.318    27.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_2
    SLICE_X179Y390       LUT3 (Prop_lut3_I0_O)        0.120    27.549 r  core_inst/tx_fifo_axis_tdata[63]_i_818/O
                         net (fo=1, routed)           0.000    27.549    core_inst/tx_fifo_axis_tdata[63]_i_818_n_0
    SLICE_X179Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_769/CO[3]
                         net (fo=1, routed)           0.000    27.806    core_inst/tx_fifo_axis_tdata_reg[63]_i_769_n_0
    SLICE_X179Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_764/CO[3]
                         net (fo=1, routed)           0.000    27.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_764_n_0
    SLICE_X179Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.904 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.904    core_inst/tx_fifo_axis_tdata_reg[63]_i_759_n_0
    SLICE_X179Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.953 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.953    core_inst/tx_fifo_axis_tdata_reg[63]_i_754_n_0
    SLICE_X179Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.002 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_749/CO[3]
                         net (fo=1, routed)           0.000    28.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_749_n_0
    SLICE_X179Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_744_n_0
    SLICE_X179Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_739_n_0
    SLICE_X179Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X179Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[1]
                         net (fo=35, routed)          0.503    28.727    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_2
    SLICE_X175Y390       LUT3 (Prop_lut3_I0_O)        0.118    28.845 r  core_inst/tx_fifo_axis_tdata[63]_i_776/O
                         net (fo=1, routed)           0.000    28.845    core_inst/tx_fifo_axis_tdata[63]_i_776_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.102 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_726_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_721/CO[3]
                         net (fo=1, routed)           0.000    29.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_721_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_716_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.298 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.298    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.347 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.347    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.396 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.396    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.445 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.445    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[1]
                         net (fo=35, routed)          0.482    30.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_2
    SLICE_X174Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.120 r  core_inst/tx_fifo_axis_tdata[63]_i_729/O
                         net (fo=1, routed)           0.000    30.120    core_inst/tx_fifo_axis_tdata[63]_i_729_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.366 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_679/CO[3]
                         net (fo=1, routed)           0.000    30.366    core_inst/tx_fifo_axis_tdata_reg[63]_i_679_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_674_n_0
    SLICE_X174Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.466 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.466    core_inst/tx_fifo_axis_tdata_reg[63]_i_669_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_664/CO[3]
                         net (fo=1, routed)           0.001    30.517    core_inst/tx_fifo_axis_tdata_reg[63]_i_664_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_659_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.617    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.667 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.667    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[1]
                         net (fo=35, routed)          0.494    31.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_2
    SLICE_X177Y395       LUT3 (Prop_lut3_I0_O)        0.120    31.355 r  core_inst/tx_fifo_axis_tdata[63]_i_691/O
                         net (fo=1, routed)           0.000    31.355    core_inst/tx_fifo_axis_tdata[63]_i_691_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_642/CO[3]
                         net (fo=1, routed)           0.000    31.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_642_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_637/CO[3]
                         net (fo=1, routed)           0.000    31.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_637_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_632_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_627_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_622/CO[3]
                         net (fo=1, routed)           0.001    31.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_622_n_0
    SLICE_X177Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_617_n_0
    SLICE_X177Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X177Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X177Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[1]
                         net (fo=35, routed)          0.446    32.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_2
    SLICE_X175Y399       LUT3 (Prop_lut3_I0_O)        0.118    32.595 r  core_inst/tx_fifo_axis_tdata[63]_i_649/O
                         net (fo=1, routed)           0.000    32.595    core_inst/tx_fifo_axis_tdata[63]_i_649_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_600/CO[3]
                         net (fo=1, routed)           0.001    32.853    core_inst/tx_fifo_axis_tdata_reg[63]_i_600_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.902 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_595/CO[3]
                         net (fo=1, routed)           0.000    32.902    core_inst/tx_fifo_axis_tdata_reg[63]_i_595_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.951 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.951    core_inst/tx_fifo_axis_tdata_reg[63]_i_590_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.000 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.000    core_inst/tx_fifo_axis_tdata_reg[63]_i_585_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_580_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.097 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.097    core_inst/tx_fifo_axis_tdata_reg[63]_i_575_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.146    core_inst/tx_fifo_axis_tdata_reg[63]_i_570_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[1]
                         net (fo=35, routed)          0.444    33.715    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_2
    SLICE_X176Y400       LUT3 (Prop_lut3_I0_O)        0.118    33.833 r  core_inst/tx_fifo_axis_tdata[63]_i_607/O
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata[63]_i_607_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.079 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.079    core_inst/tx_fifo_axis_tdata_reg[63]_i_557_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_552/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_552_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_547_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[1]
                         net (fo=35, routed)          0.424    34.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_2
    SLICE_X177Y404       LUT3 (Prop_lut3_I0_O)        0.120    35.046 r  core_inst/tx_fifo_axis_tdata[63]_i_565/O
                         net (fo=1, routed)           0.000    35.046    core_inst/tx_fifo_axis_tdata[63]_i_565_n_0
    SLICE_X177Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_515/CO[3]
                         net (fo=1, routed)           0.000    35.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_515_n_0
    SLICE_X177Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_510/CO[3]
                         net (fo=1, routed)           0.000    35.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_510_n_0
    SLICE_X177Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_505_n_0
    SLICE_X177Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_500_n_0
    SLICE_X177Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_495_n_0
    SLICE_X177Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_490_n_0
    SLICE_X177Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_485_n_0
    SLICE_X177Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X177Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[1]
                         net (fo=35, routed)          0.551    36.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_2
    SLICE_X179Y404       LUT3 (Prop_lut3_I0_O)        0.118    36.391 r  core_inst/tx_fifo_axis_tdata[63]_i_522/O
                         net (fo=1, routed)           0.000    36.391    core_inst/tx_fifo_axis_tdata[63]_i_522_n_0
    SLICE_X179Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.648 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    36.648    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X179Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.697 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    36.697    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X179Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X179Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X179Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.844 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.844    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X179Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.893 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X179Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.942 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.942    core_inst/tx_fifo_axis_tdata_reg[63]_i_443_n_0
    SLICE_X179Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.991 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.991    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X179Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.066 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[1]
                         net (fo=35, routed)          0.490    37.555    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_2
    SLICE_X178Y407       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    37.919 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_431/CO[3]
                         net (fo=1, routed)           0.000    37.919    core_inst/tx_fifo_axis_tdata_reg[63]_i_431_n_0
    SLICE_X178Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.969 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_419/CO[3]
                         net (fo=1, routed)           0.000    37.969    core_inst/tx_fifo_axis_tdata_reg[63]_i_419_n_0
    SLICE_X178Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_414/CO[3]
                         net (fo=1, routed)           0.000    38.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_414_n_0
    SLICE_X178Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.069 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_409/CO[3]
                         net (fo=1, routed)           0.000    38.069    core_inst/tx_fifo_axis_tdata_reg[63]_i_409_n_0
    SLICE_X178Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_404/CO[3]
                         net (fo=1, routed)           0.000    38.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_404_n_0
    SLICE_X178Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_399/CO[3]
                         net (fo=1, routed)           0.000    38.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_399_n_0
    SLICE_X178Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_394/CO[3]
                         net (fo=1, routed)           0.000    38.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_394_n_0
    SLICE_X178Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_391_n_0
    SLICE_X178Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.464    38.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X176Y409       LUT3 (Prop_lut3_I0_O)        0.120    38.928 r  core_inst/tx_fifo_axis_tdata[63]_i_438/O
                         net (fo=1, routed)           0.000    38.928    core_inst/tx_fifo_axis_tdata[63]_i_438_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.174 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.174    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.274 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_362/CO[3]
                         net (fo=1, routed)           0.000    39.274    core_inst/tx_fifo_axis_tdata_reg[63]_i_362_n_0
    SLICE_X176Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.324 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_357/CO[3]
                         net (fo=1, routed)           0.000    39.324    core_inst/tx_fifo_axis_tdata_reg[63]_i_357_n_0
    SLICE_X176Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_352_n_0
    SLICE_X176Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_347_n_0
    SLICE_X176Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.474 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_342_n_0
    SLICE_X176Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.524    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X176Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[1]
                         net (fo=35, routed)          0.425    40.023    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_2
    SLICE_X177Y413       LUT3 (Prop_lut3_I0_O)        0.120    40.143 r  core_inst/tx_fifo_axis_tdata[63]_i_430/O
                         net (fo=1, routed)           0.000    40.143    core_inst/tx_fifo_axis_tdata[63]_i_430_n_0
    SLICE_X177Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    40.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    40.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X177Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X177Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.498 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.498    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X177Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.547 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.547    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X177Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.596 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.596    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X177Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.645 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.000    40.645    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X177Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.694 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    40.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X177Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_274/CO[3]
                         net (fo=1, routed)           0.000    40.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_274_n_0
    SLICE_X177Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[1]
                         net (fo=35, routed)          0.393    41.211    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_2
    SLICE_X176Y418       LUT3 (Prop_lut3_I0_O)        0.118    41.329 r  core_inst/tx_fifo_axis_tdata[63]_i_426/O
                         net (fo=1, routed)           0.000    41.329    core_inst/tx_fifo_axis_tdata[63]_i_426_n_0
    SLICE_X176Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_367/CO[3]
                         net (fo=1, routed)           0.000    41.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_367_n_0
    SLICE_X176Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    41.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X176Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X176Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X176Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_203/CO[3]
                         net (fo=1, routed)           0.000    41.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_203_n_0
    SLICE_X176Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.000    41.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X176Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_193/CO[3]
                         net (fo=1, routed)           0.007    41.881    core_inst/tx_fifo_axis_tdata_reg[63]_i_193_n_0
    SLICE_X176Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X176Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_189/CO[1]
                         net (fo=35, routed)          0.524    42.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_189_n_2
    SLICE_X175Y418       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    42.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_315/CO[3]
                         net (fo=1, routed)           0.000    42.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_315_n_0
    SLICE_X175Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.934 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_301/CO[3]
                         net (fo=1, routed)           0.000    42.934    core_inst/tx_fifo_axis_tdata_reg[63]_i_301_n_0
    SLICE_X175Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_258/CO[3]
                         net (fo=1, routed)           0.000    42.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_258_n_0
    SLICE_X175Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_184/CO[3]
                         net (fo=1, routed)           0.000    43.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_184_n_0
    SLICE_X175Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_179_n_0
    SLICE_X175Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    43.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X175Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.007    43.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X175Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_104/CO[3]
                         net (fo=1, routed)           0.000    43.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_104_n_0
    SLICE_X175Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.310 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/CO[1]
                         net (fo=35, routed)          0.508    43.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_2
    SLICE_X179Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    44.172 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_240/CO[3]
                         net (fo=1, routed)           0.000    44.172    core_inst/tx_fifo_axis_tdata_reg[63]_i_240_n_0
    SLICE_X179Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_245/CO[3]
                         net (fo=1, routed)           0.000    44.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_245_n_0
    SLICE_X179Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_213/CO[3]
                         net (fo=1, routed)           0.000    44.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_213_n_0
    SLICE_X179Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    44.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X179Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.007    44.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_98_n_0
    SLICE_X179Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    44.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_93_n_0
    SLICE_X179Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_50/CO[3]
                         net (fo=1, routed)           0.000    44.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_50_n_0
    SLICE_X179Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_47_n_0
    SLICE_X179Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_46/CO[1]
                         net (fo=35, routed)          0.440    45.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_46_n_2
    SLICE_X178Y421       LUT3 (Prop_lut3_I0_O)        0.118    45.155 r  core_inst/tx_fifo_axis_tdata[63]_i_244/O
                         net (fo=1, routed)           0.000    45.155    core_inst/tx_fifo_axis_tdata[63]_i_244_n_0
    SLICE_X178Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X178Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_157/CO[3]
                         net (fo=1, routed)           0.000    45.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_157_n_0
    SLICE_X178Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_208/CO[3]
                         net (fo=1, routed)           0.000    45.501    core_inst/tx_fifo_axis_tdata_reg[63]_i_208_n_0
    SLICE_X178Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.551 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.007    45.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X178Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_83_n_0
    SLICE_X178Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_37_n_0
    SLICE_X178Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_36_n_0
    SLICE_X178Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_23_n_0
    SLICE_X178Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_22/CO[1]
                         net (fo=35, routed)          0.406    46.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_22_n_2
    SLICE_X180Y427       LUT3 (Prop_lut3_I0_O)        0.120    46.358 r  core_inst/tx_fifo_axis_tdata[63]_i_156/O
                         net (fo=1, routed)           0.000    46.358    core_inst/tx_fifo_axis_tdata[63]_i_156_n_0
    SLICE_X180Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_73_n_0
    SLICE_X180Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.654 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.654    core_inst/tx_fifo_axis_tdata_reg[63]_i_75_n_0
    SLICE_X180Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X180Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_117/CO[3]
                         net (fo=1, routed)           0.000    46.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_117_n_0
    SLICE_X180Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.804 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.804    core_inst/tx_fifo_axis_tdata_reg[63]_i_55_n_0
    SLICE_X180Y432       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    46.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_33/O[1]
                         net (fo=7, routed)           0.380    47.336    core_inst/tx_fifo_axis_tdata_reg[63]_i_33_n_6
    SLICE_X179Y434       LUT4 (Prop_lut4_I2_O)        0.121    47.457 f  core_inst/tx_fifo_axis_tdata[63]_i_77/O
                         net (fo=1, routed)           0.343    47.800    core_inst/tx_fifo_axis_tdata[63]_i_77_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I0_O)        0.043    47.843 r  core_inst/tx_fifo_axis_tdata[63]_i_89/O
                         net (fo=2, routed)           0.390    48.233    core_inst/tx_fifo_axis_tdata[63]_i_89_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I2_O)        0.043    48.276 r  core_inst/tx_fifo_axis_tdata[63]_i_92/O
                         net (fo=4, routed)           0.331    48.607    core_inst/tx_fifo_axis_tdata[63]_i_92_n_0
    SLICE_X183Y434       LUT6 (Prop_lut6_I5_O)        0.043    48.650 r  core_inst/tx_fifo_axis_tdata[63]_i_35_comp_1/O
                         net (fo=1, routed)           0.383    49.033    core_inst/tx_fifo_axis_tdata[63]_i_35_n_0_repN_1
    SLICE_X179Y433       LUT6 (Prop_lut6_I5_O)        0.043    49.076 f  core_inst/tx_fifo_axis_tdata[63]_i_20_comp/O
                         net (fo=1, routed)           0.331    49.407    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X179Y432       LUT6 (Prop_lut6_I2_O)        0.043    49.450 f  core_inst/tx_fifo_axis_tdata[63]_i_5_comp/O
                         net (fo=28, routed)          0.419    49.869    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_1
    SLICE_X182Y431       LUT6 (Prop_lut6_I2_O)        0.043    49.912 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.280    50.192    core_inst/udp_complete_inst_n_47
    SLICE_X182Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.425    11.261    core_inst/coreclk_out
    SLICE_X182Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[45]/C
                         clock pessimism              1.194    12.455    
                         clock uncertainty           -0.035    12.419    
    SLICE_X182Y433       FDRE (Setup_fdre_C_R)       -0.295    12.124    core_inst/tx_fifo_axis_tdata_reg[45]
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                         -50.192    
  -------------------------------------------------------------------
                         slack                                -38.068    

Slack (VIOLATED) :        -38.068ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.100ns  (logic 26.246ns (59.514%)  route 17.854ns (40.486%))
  Logic Levels:           318  (CARRY4=288 LUT2=1 LUT3=22 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 11.261 - 6.400 ) 
    Source Clock Delay      (SCD):    6.092ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.622     6.092    core_inst/coreclk_out
    SLICE_X174Y350       FDRE                                         r  core_inst/pkt_n_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y350       FDRE (Prop_fdre_C_Q)         0.254     6.346 r  core_inst/pkt_n_reg_reg[16]/Q
                         net (fo=4, routed)           0.326     6.671    core_inst/pkt_n_reg_reg[16]
    SLICE_X175Y350       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.230     6.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_731/CO[3]
                         net (fo=1, routed)           0.000     6.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_731_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_900/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_900_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1069/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_1069_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1238/CO[3]
                         net (fo=1, routed)           0.000     7.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_1238_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1407/O[2]
                         net (fo=2, routed)           0.306     7.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_1407_n_5
    SLICE_X177Y354       LUT2 (Prop_lut2_I1_O)        0.118     7.579 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.579    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1445/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_1445_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1440/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_1440_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_1435_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.977    core_inst/tx_fifo_axis_tdata_reg[63]_i_1430_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     8.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_1425_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_1420_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     8.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_1415_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     8.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[0]
                         net (fo=35, routed)          0.487     8.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_3
    SLICE_X176Y354       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     9.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_1402_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.213 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1397/CO[3]
                         net (fo=1, routed)           0.000     9.213    core_inst/tx_fifo_axis_tdata_reg[63]_i_1397_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.263 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.263    core_inst/tx_fifo_axis_tdata_reg[63]_i_1392_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.313 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.313    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.363 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.363    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.413 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.413    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.463 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.463    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X176Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.513 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.513    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X176Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[1]
                         net (fo=35, routed)          0.442    10.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_2
    SLICE_X175Y355       LUT3 (Prop_lut3_I0_O)        0.120    10.149 r  core_inst/tx_fifo_axis_tdata[63]_i_1410/O
                         net (fo=1, routed)           0.000    10.149    core_inst/tx_fifo_axis_tdata[63]_i_1410_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_1360_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1355/CO[3]
                         net (fo=1, routed)           0.000    10.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_1355_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1350_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_1345_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1340_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1335_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.700 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.700    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.749 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[1]
                         net (fo=35, routed)          0.545    11.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_2
    SLICE_X173Y358       LUT3 (Prop_lut3_I0_O)        0.118    11.486 r  core_inst/tx_fifo_axis_tdata[63]_i_1363/O
                         net (fo=1, routed)           0.000    11.486    core_inst/tx_fifo_axis_tdata[63]_i_1363_n_0
    SLICE_X173Y358       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1313/CO[3]
                         net (fo=1, routed)           0.000    11.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_1313_n_0
    SLICE_X173Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.792 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.792    core_inst/tx_fifo_axis_tdata_reg[63]_i_1308_n_0
    SLICE_X173Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.841 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.841    core_inst/tx_fifo_axis_tdata_reg[63]_i_1303_n_0
    SLICE_X173Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.890 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.890    core_inst/tx_fifo_axis_tdata_reg[63]_i_1298_n_0
    SLICE_X173Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.939 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.939    core_inst/tx_fifo_axis_tdata_reg[63]_i_1293_n_0
    SLICE_X173Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X173Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    12.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X173Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[1]
                         net (fo=35, routed)          0.529    12.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    12.759 r  core_inst/tx_fifo_axis_tdata[63]_i_1325/O
                         net (fo=1, routed)           0.000    12.759    core_inst/tx_fifo_axis_tdata[63]_i_1325_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    13.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    13.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1276_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    13.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_1271_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    13.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1266_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    13.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1261_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.205 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.205    core_inst/tx_fifo_axis_tdata_reg[63]_i_1256_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1251_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.305 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.305    core_inst/tx_fifo_axis_tdata_reg[63]_i_1246_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.355 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.355    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[1]
                         net (fo=35, routed)          0.433    13.862    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    13.982 r  core_inst/tx_fifo_axis_tdata[63]_i_1283/O
                         net (fo=1, routed)           0.000    13.982    core_inst/tx_fifo_axis_tdata[63]_i_1283_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.228 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    14.228    core_inst/tx_fifo_axis_tdata_reg[63]_i_1233_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.278 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    14.278    core_inst/tx_fifo_axis_tdata_reg[63]_i_1228_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_1223_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X176Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[1]
                         net (fo=35, routed)          0.507    15.159    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_2
    SLICE_X178Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    15.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1191/CO[3]
                         net (fo=1, routed)           0.000    15.525    core_inst/tx_fifo_axis_tdata_reg[63]_i_1191_n_0
    SLICE_X178Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1186/CO[3]
                         net (fo=1, routed)           0.000    15.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_1186_n_0
    SLICE_X178Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_1181_n_0
    SLICE_X178Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1176_n_0
    SLICE_X178Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_1171_n_0
    SLICE_X178Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_1166_n_0
    SLICE_X178Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_1161_n_0
    SLICE_X178Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X178Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[1]
                         net (fo=35, routed)          0.392    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_2
    SLICE_X177Y366       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1198/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1198_n_0
    SLICE_X177Y366       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1149_n_0
    SLICE_X177Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1144_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.816    core_inst/tx_fifo_axis_tdata_reg[63]_i_1139_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.865 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1134_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_1129_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.963 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.963    core_inst/tx_fifo_axis_tdata_reg[63]_i_1124_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.012 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    17.012    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.061    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[1]
                         net (fo=35, routed)          0.519    17.656    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_2
    SLICE_X175Y366       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.010 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1107/CO[3]
                         net (fo=1, routed)           0.000    18.010    core_inst/tx_fifo_axis_tdata_reg[63]_i_1107_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1102/CO[3]
                         net (fo=1, routed)           0.000    18.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_1102_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.108 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    18.108    core_inst/tx_fifo_axis_tdata_reg[63]_i_1097_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.157 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    18.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_1092_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    18.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_1087_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1082_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1077_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X175Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[1]
                         net (fo=35, routed)          0.372    18.800    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_2
    SLICE_X176Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    19.164    core_inst/tx_fifo_axis_tdata_reg[63]_i_1064_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.214    core_inst/tx_fifo_axis_tdata_reg[63]_i_1059_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.264 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1054/CO[3]
                         net (fo=1, routed)           0.007    19.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1054_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.370 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.370    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.470 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.470    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.520    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.594 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[1]
                         net (fo=35, routed)          0.512    20.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_2
    SLICE_X174Y372       LUT3 (Prop_lut3_I0_O)        0.120    20.226 r  core_inst/tx_fifo_axis_tdata[63]_i_1072/O
                         net (fo=1, routed)           0.000    20.226    core_inst/tx_fifo_axis_tdata[63]_i_1072_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    20.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1022_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1017/CO[3]
                         net (fo=1, routed)           0.000    20.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_1017_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.572 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1012/CO[3]
                         net (fo=1, routed)           0.007    20.579    core_inst/tx_fifo_axis_tdata_reg[63]_i_1012_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.629 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.629    core_inst/tx_fifo_axis_tdata_reg[63]_i_1007_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1002_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.729 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_997_n_0
    SLICE_X174Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.779    core_inst/tx_fifo_axis_tdata_reg[63]_i_992_n_0
    SLICE_X174Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.829 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X174Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.903 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[1]
                         net (fo=35, routed)          0.560    21.462    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_2
    SLICE_X173Y373       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    21.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_980/CO[3]
                         net (fo=1, routed)           0.000    21.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_980_n_0
    SLICE_X173Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_975/CO[3]
                         net (fo=1, routed)           0.007    21.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_975_n_0
    SLICE_X173Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_970_n_0
    SLICE_X173Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_965_n_0
    SLICE_X173Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_960/CO[3]
                         net (fo=1, routed)           0.000    22.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_960_n_0
    SLICE_X173Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_955_n_0
    SLICE_X173Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    22.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X173Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    22.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X173Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[1]
                         net (fo=35, routed)          0.341    22.585    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_2
    SLICE_X174Y381       LUT3 (Prop_lut3_I0_O)        0.118    22.703 r  core_inst/tx_fifo_axis_tdata[63]_i_987/O
                         net (fo=1, routed)           0.000    22.703    core_inst/tx_fifo_axis_tdata[63]_i_987_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    22.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_938/CO[3]
                         net (fo=1, routed)           0.000    22.949    core_inst/tx_fifo_axis_tdata_reg[63]_i_938_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_933/CO[3]
                         net (fo=1, routed)           0.000    22.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_933_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_928/CO[3]
                         net (fo=1, routed)           0.000    23.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_928_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_923/CO[3]
                         net (fo=1, routed)           0.000    23.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_923_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_918/CO[3]
                         net (fo=1, routed)           0.000    23.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_918_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_913_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_908_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.299 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.299    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    23.373 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[1]
                         net (fo=35, routed)          0.437    23.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_2
    SLICE_X175Y381       LUT3 (Prop_lut3_I0_O)        0.120    23.929 r  core_inst/tx_fifo_axis_tdata[63]_i_945/O
                         net (fo=1, routed)           0.000    23.929    core_inst/tx_fifo_axis_tdata[63]_i_945_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    24.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_895/CO[3]
                         net (fo=1, routed)           0.000    24.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_895_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_890/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_890_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_885_n_0
    SLICE_X175Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.333 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.333    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.431 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.480 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.480    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[1]
                         net (fo=35, routed)          0.423    25.027    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.118    25.145 r  core_inst/tx_fifo_axis_tdata[63]_i_903/O
                         net (fo=1, routed)           0.000    25.145    core_inst/tx_fifo_axis_tdata[63]_i_903_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.391 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_853/CO[3]
                         net (fo=1, routed)           0.000    25.391    core_inst/tx_fifo_axis_tdata_reg[63]_i_853_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_848/CO[3]
                         net (fo=1, routed)           0.000    25.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_848_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.491 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.491    core_inst/tx_fifo_axis_tdata_reg[63]_i_843_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_838_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.591 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.591    core_inst/tx_fifo_axis_tdata_reg[63]_i_833_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.641 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_828_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.691 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.691    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.741    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X176Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.815 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[1]
                         net (fo=35, routed)          0.507    26.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_2
    SLICE_X178Y384       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    26.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_811/CO[3]
                         net (fo=1, routed)           0.000    26.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_811_n_0
    SLICE_X178Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.738 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_806/CO[3]
                         net (fo=1, routed)           0.000    26.738    core_inst/tx_fifo_axis_tdata_reg[63]_i_806_n_0
    SLICE_X178Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.788 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.788    core_inst/tx_fifo_axis_tdata_reg[63]_i_801_n_0
    SLICE_X178Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.838 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.838    core_inst/tx_fifo_axis_tdata_reg[63]_i_796_n_0
    SLICE_X178Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.888 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.888    core_inst/tx_fifo_axis_tdata_reg[63]_i_791_n_0
    SLICE_X178Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.938 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_786/CO[3]
                         net (fo=1, routed)           0.000    26.938    core_inst/tx_fifo_axis_tdata_reg[63]_i_786_n_0
    SLICE_X178Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X178Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    27.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X178Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[1]
                         net (fo=35, routed)          0.318    27.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_2
    SLICE_X179Y390       LUT3 (Prop_lut3_I0_O)        0.120    27.549 r  core_inst/tx_fifo_axis_tdata[63]_i_818/O
                         net (fo=1, routed)           0.000    27.549    core_inst/tx_fifo_axis_tdata[63]_i_818_n_0
    SLICE_X179Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_769/CO[3]
                         net (fo=1, routed)           0.000    27.806    core_inst/tx_fifo_axis_tdata_reg[63]_i_769_n_0
    SLICE_X179Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_764/CO[3]
                         net (fo=1, routed)           0.000    27.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_764_n_0
    SLICE_X179Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.904 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.904    core_inst/tx_fifo_axis_tdata_reg[63]_i_759_n_0
    SLICE_X179Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.953 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.953    core_inst/tx_fifo_axis_tdata_reg[63]_i_754_n_0
    SLICE_X179Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.002 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_749/CO[3]
                         net (fo=1, routed)           0.000    28.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_749_n_0
    SLICE_X179Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_744_n_0
    SLICE_X179Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_739_n_0
    SLICE_X179Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X179Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[1]
                         net (fo=35, routed)          0.503    28.727    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_2
    SLICE_X175Y390       LUT3 (Prop_lut3_I0_O)        0.118    28.845 r  core_inst/tx_fifo_axis_tdata[63]_i_776/O
                         net (fo=1, routed)           0.000    28.845    core_inst/tx_fifo_axis_tdata[63]_i_776_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.102 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_726_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_721/CO[3]
                         net (fo=1, routed)           0.000    29.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_721_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_716_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.298 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.298    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.347 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.347    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.396 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.396    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.445 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.445    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[1]
                         net (fo=35, routed)          0.482    30.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_2
    SLICE_X174Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.120 r  core_inst/tx_fifo_axis_tdata[63]_i_729/O
                         net (fo=1, routed)           0.000    30.120    core_inst/tx_fifo_axis_tdata[63]_i_729_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.366 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_679/CO[3]
                         net (fo=1, routed)           0.000    30.366    core_inst/tx_fifo_axis_tdata_reg[63]_i_679_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_674_n_0
    SLICE_X174Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.466 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.466    core_inst/tx_fifo_axis_tdata_reg[63]_i_669_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_664/CO[3]
                         net (fo=1, routed)           0.001    30.517    core_inst/tx_fifo_axis_tdata_reg[63]_i_664_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_659_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.617    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.667 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.667    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[1]
                         net (fo=35, routed)          0.494    31.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_2
    SLICE_X177Y395       LUT3 (Prop_lut3_I0_O)        0.120    31.355 r  core_inst/tx_fifo_axis_tdata[63]_i_691/O
                         net (fo=1, routed)           0.000    31.355    core_inst/tx_fifo_axis_tdata[63]_i_691_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_642/CO[3]
                         net (fo=1, routed)           0.000    31.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_642_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_637/CO[3]
                         net (fo=1, routed)           0.000    31.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_637_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_632_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_627_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_622/CO[3]
                         net (fo=1, routed)           0.001    31.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_622_n_0
    SLICE_X177Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_617_n_0
    SLICE_X177Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X177Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X177Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[1]
                         net (fo=35, routed)          0.446    32.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_2
    SLICE_X175Y399       LUT3 (Prop_lut3_I0_O)        0.118    32.595 r  core_inst/tx_fifo_axis_tdata[63]_i_649/O
                         net (fo=1, routed)           0.000    32.595    core_inst/tx_fifo_axis_tdata[63]_i_649_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_600/CO[3]
                         net (fo=1, routed)           0.001    32.853    core_inst/tx_fifo_axis_tdata_reg[63]_i_600_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.902 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_595/CO[3]
                         net (fo=1, routed)           0.000    32.902    core_inst/tx_fifo_axis_tdata_reg[63]_i_595_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.951 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.951    core_inst/tx_fifo_axis_tdata_reg[63]_i_590_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.000 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.000    core_inst/tx_fifo_axis_tdata_reg[63]_i_585_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_580_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.097 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.097    core_inst/tx_fifo_axis_tdata_reg[63]_i_575_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.146    core_inst/tx_fifo_axis_tdata_reg[63]_i_570_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[1]
                         net (fo=35, routed)          0.444    33.715    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_2
    SLICE_X176Y400       LUT3 (Prop_lut3_I0_O)        0.118    33.833 r  core_inst/tx_fifo_axis_tdata[63]_i_607/O
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata[63]_i_607_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.079 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.079    core_inst/tx_fifo_axis_tdata_reg[63]_i_557_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_552/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_552_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_547_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[1]
                         net (fo=35, routed)          0.424    34.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_2
    SLICE_X177Y404       LUT3 (Prop_lut3_I0_O)        0.120    35.046 r  core_inst/tx_fifo_axis_tdata[63]_i_565/O
                         net (fo=1, routed)           0.000    35.046    core_inst/tx_fifo_axis_tdata[63]_i_565_n_0
    SLICE_X177Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_515/CO[3]
                         net (fo=1, routed)           0.000    35.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_515_n_0
    SLICE_X177Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_510/CO[3]
                         net (fo=1, routed)           0.000    35.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_510_n_0
    SLICE_X177Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_505_n_0
    SLICE_X177Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_500_n_0
    SLICE_X177Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_495_n_0
    SLICE_X177Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_490_n_0
    SLICE_X177Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_485_n_0
    SLICE_X177Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X177Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[1]
                         net (fo=35, routed)          0.551    36.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_2
    SLICE_X179Y404       LUT3 (Prop_lut3_I0_O)        0.118    36.391 r  core_inst/tx_fifo_axis_tdata[63]_i_522/O
                         net (fo=1, routed)           0.000    36.391    core_inst/tx_fifo_axis_tdata[63]_i_522_n_0
    SLICE_X179Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.648 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    36.648    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X179Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.697 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    36.697    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X179Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X179Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X179Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.844 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.844    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X179Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.893 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X179Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.942 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.942    core_inst/tx_fifo_axis_tdata_reg[63]_i_443_n_0
    SLICE_X179Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.991 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.991    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X179Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.066 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[1]
                         net (fo=35, routed)          0.490    37.555    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_2
    SLICE_X178Y407       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    37.919 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_431/CO[3]
                         net (fo=1, routed)           0.000    37.919    core_inst/tx_fifo_axis_tdata_reg[63]_i_431_n_0
    SLICE_X178Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.969 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_419/CO[3]
                         net (fo=1, routed)           0.000    37.969    core_inst/tx_fifo_axis_tdata_reg[63]_i_419_n_0
    SLICE_X178Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_414/CO[3]
                         net (fo=1, routed)           0.000    38.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_414_n_0
    SLICE_X178Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.069 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_409/CO[3]
                         net (fo=1, routed)           0.000    38.069    core_inst/tx_fifo_axis_tdata_reg[63]_i_409_n_0
    SLICE_X178Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_404/CO[3]
                         net (fo=1, routed)           0.000    38.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_404_n_0
    SLICE_X178Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_399/CO[3]
                         net (fo=1, routed)           0.000    38.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_399_n_0
    SLICE_X178Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_394/CO[3]
                         net (fo=1, routed)           0.000    38.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_394_n_0
    SLICE_X178Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_391_n_0
    SLICE_X178Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.464    38.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X176Y409       LUT3 (Prop_lut3_I0_O)        0.120    38.928 r  core_inst/tx_fifo_axis_tdata[63]_i_438/O
                         net (fo=1, routed)           0.000    38.928    core_inst/tx_fifo_axis_tdata[63]_i_438_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.174 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.174    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.274 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_362/CO[3]
                         net (fo=1, routed)           0.000    39.274    core_inst/tx_fifo_axis_tdata_reg[63]_i_362_n_0
    SLICE_X176Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.324 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_357/CO[3]
                         net (fo=1, routed)           0.000    39.324    core_inst/tx_fifo_axis_tdata_reg[63]_i_357_n_0
    SLICE_X176Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_352_n_0
    SLICE_X176Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_347_n_0
    SLICE_X176Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.474 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_342_n_0
    SLICE_X176Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.524    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X176Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[1]
                         net (fo=35, routed)          0.425    40.023    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_2
    SLICE_X177Y413       LUT3 (Prop_lut3_I0_O)        0.120    40.143 r  core_inst/tx_fifo_axis_tdata[63]_i_430/O
                         net (fo=1, routed)           0.000    40.143    core_inst/tx_fifo_axis_tdata[63]_i_430_n_0
    SLICE_X177Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    40.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    40.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X177Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X177Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.498 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.498    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X177Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.547 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.547    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X177Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.596 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.596    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X177Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.645 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.000    40.645    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X177Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.694 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    40.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X177Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_274/CO[3]
                         net (fo=1, routed)           0.000    40.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_274_n_0
    SLICE_X177Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[1]
                         net (fo=35, routed)          0.393    41.211    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_2
    SLICE_X176Y418       LUT3 (Prop_lut3_I0_O)        0.118    41.329 r  core_inst/tx_fifo_axis_tdata[63]_i_426/O
                         net (fo=1, routed)           0.000    41.329    core_inst/tx_fifo_axis_tdata[63]_i_426_n_0
    SLICE_X176Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_367/CO[3]
                         net (fo=1, routed)           0.000    41.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_367_n_0
    SLICE_X176Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    41.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X176Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X176Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X176Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_203/CO[3]
                         net (fo=1, routed)           0.000    41.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_203_n_0
    SLICE_X176Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.000    41.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X176Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_193/CO[3]
                         net (fo=1, routed)           0.007    41.881    core_inst/tx_fifo_axis_tdata_reg[63]_i_193_n_0
    SLICE_X176Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X176Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_189/CO[1]
                         net (fo=35, routed)          0.524    42.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_189_n_2
    SLICE_X175Y418       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    42.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_315/CO[3]
                         net (fo=1, routed)           0.000    42.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_315_n_0
    SLICE_X175Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.934 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_301/CO[3]
                         net (fo=1, routed)           0.000    42.934    core_inst/tx_fifo_axis_tdata_reg[63]_i_301_n_0
    SLICE_X175Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_258/CO[3]
                         net (fo=1, routed)           0.000    42.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_258_n_0
    SLICE_X175Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_184/CO[3]
                         net (fo=1, routed)           0.000    43.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_184_n_0
    SLICE_X175Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_179_n_0
    SLICE_X175Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    43.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X175Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.007    43.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X175Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_104/CO[3]
                         net (fo=1, routed)           0.000    43.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_104_n_0
    SLICE_X175Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.310 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/CO[1]
                         net (fo=35, routed)          0.508    43.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_2
    SLICE_X179Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    44.172 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_240/CO[3]
                         net (fo=1, routed)           0.000    44.172    core_inst/tx_fifo_axis_tdata_reg[63]_i_240_n_0
    SLICE_X179Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_245/CO[3]
                         net (fo=1, routed)           0.000    44.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_245_n_0
    SLICE_X179Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_213/CO[3]
                         net (fo=1, routed)           0.000    44.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_213_n_0
    SLICE_X179Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    44.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X179Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.007    44.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_98_n_0
    SLICE_X179Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    44.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_93_n_0
    SLICE_X179Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_50/CO[3]
                         net (fo=1, routed)           0.000    44.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_50_n_0
    SLICE_X179Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_47_n_0
    SLICE_X179Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_46/CO[1]
                         net (fo=35, routed)          0.440    45.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_46_n_2
    SLICE_X178Y421       LUT3 (Prop_lut3_I0_O)        0.118    45.155 r  core_inst/tx_fifo_axis_tdata[63]_i_244/O
                         net (fo=1, routed)           0.000    45.155    core_inst/tx_fifo_axis_tdata[63]_i_244_n_0
    SLICE_X178Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X178Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_157/CO[3]
                         net (fo=1, routed)           0.000    45.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_157_n_0
    SLICE_X178Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_208/CO[3]
                         net (fo=1, routed)           0.000    45.501    core_inst/tx_fifo_axis_tdata_reg[63]_i_208_n_0
    SLICE_X178Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.551 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.007    45.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X178Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_83_n_0
    SLICE_X178Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_37_n_0
    SLICE_X178Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_36_n_0
    SLICE_X178Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_23_n_0
    SLICE_X178Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_22/CO[1]
                         net (fo=35, routed)          0.406    46.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_22_n_2
    SLICE_X180Y427       LUT3 (Prop_lut3_I0_O)        0.120    46.358 r  core_inst/tx_fifo_axis_tdata[63]_i_156/O
                         net (fo=1, routed)           0.000    46.358    core_inst/tx_fifo_axis_tdata[63]_i_156_n_0
    SLICE_X180Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_73_n_0
    SLICE_X180Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.654 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.654    core_inst/tx_fifo_axis_tdata_reg[63]_i_75_n_0
    SLICE_X180Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X180Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_117/CO[3]
                         net (fo=1, routed)           0.000    46.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_117_n_0
    SLICE_X180Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.804 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.804    core_inst/tx_fifo_axis_tdata_reg[63]_i_55_n_0
    SLICE_X180Y432       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    46.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_33/O[1]
                         net (fo=7, routed)           0.380    47.336    core_inst/tx_fifo_axis_tdata_reg[63]_i_33_n_6
    SLICE_X179Y434       LUT4 (Prop_lut4_I2_O)        0.121    47.457 f  core_inst/tx_fifo_axis_tdata[63]_i_77/O
                         net (fo=1, routed)           0.343    47.800    core_inst/tx_fifo_axis_tdata[63]_i_77_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I0_O)        0.043    47.843 r  core_inst/tx_fifo_axis_tdata[63]_i_89/O
                         net (fo=2, routed)           0.390    48.233    core_inst/tx_fifo_axis_tdata[63]_i_89_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I2_O)        0.043    48.276 r  core_inst/tx_fifo_axis_tdata[63]_i_92/O
                         net (fo=4, routed)           0.331    48.607    core_inst/tx_fifo_axis_tdata[63]_i_92_n_0
    SLICE_X183Y434       LUT6 (Prop_lut6_I5_O)        0.043    48.650 r  core_inst/tx_fifo_axis_tdata[63]_i_35_comp_1/O
                         net (fo=1, routed)           0.383    49.033    core_inst/tx_fifo_axis_tdata[63]_i_35_n_0_repN_1
    SLICE_X179Y433       LUT6 (Prop_lut6_I5_O)        0.043    49.076 f  core_inst/tx_fifo_axis_tdata[63]_i_20_comp/O
                         net (fo=1, routed)           0.331    49.407    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X179Y432       LUT6 (Prop_lut6_I2_O)        0.043    49.450 f  core_inst/tx_fifo_axis_tdata[63]_i_5_comp/O
                         net (fo=28, routed)          0.419    49.869    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_1
    SLICE_X182Y431       LUT6 (Prop_lut6_I2_O)        0.043    49.912 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.280    50.192    core_inst/udp_complete_inst_n_47
    SLICE_X182Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.425    11.261    core_inst/coreclk_out
    SLICE_X182Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[48]/C
                         clock pessimism              1.194    12.455    
                         clock uncertainty           -0.035    12.419    
    SLICE_X182Y433       FDRE (Setup_fdre_C_R)       -0.295    12.124    core_inst/tx_fifo_axis_tdata_reg[48]
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                         -50.192    
  -------------------------------------------------------------------
                         slack                                -38.068    

Slack (VIOLATED) :        -38.068ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.100ns  (logic 26.246ns (59.514%)  route 17.854ns (40.486%))
  Logic Levels:           318  (CARRY4=288 LUT2=1 LUT3=22 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 11.261 - 6.400 ) 
    Source Clock Delay      (SCD):    6.092ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.622     6.092    core_inst/coreclk_out
    SLICE_X174Y350       FDRE                                         r  core_inst/pkt_n_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y350       FDRE (Prop_fdre_C_Q)         0.254     6.346 r  core_inst/pkt_n_reg_reg[16]/Q
                         net (fo=4, routed)           0.326     6.671    core_inst/pkt_n_reg_reg[16]
    SLICE_X175Y350       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.230     6.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_731/CO[3]
                         net (fo=1, routed)           0.000     6.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_731_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_900/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_900_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1069/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_1069_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1238/CO[3]
                         net (fo=1, routed)           0.000     7.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_1238_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1407/O[2]
                         net (fo=2, routed)           0.306     7.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_1407_n_5
    SLICE_X177Y354       LUT2 (Prop_lut2_I1_O)        0.118     7.579 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.579    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1445/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_1445_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1440/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_1440_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_1435_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.977    core_inst/tx_fifo_axis_tdata_reg[63]_i_1430_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     8.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_1425_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_1420_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     8.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_1415_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     8.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[0]
                         net (fo=35, routed)          0.487     8.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_3
    SLICE_X176Y354       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     9.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_1402_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.213 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1397/CO[3]
                         net (fo=1, routed)           0.000     9.213    core_inst/tx_fifo_axis_tdata_reg[63]_i_1397_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.263 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.263    core_inst/tx_fifo_axis_tdata_reg[63]_i_1392_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.313 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.313    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.363 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.363    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.413 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.413    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.463 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.463    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X176Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.513 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.513    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X176Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[1]
                         net (fo=35, routed)          0.442    10.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_2
    SLICE_X175Y355       LUT3 (Prop_lut3_I0_O)        0.120    10.149 r  core_inst/tx_fifo_axis_tdata[63]_i_1410/O
                         net (fo=1, routed)           0.000    10.149    core_inst/tx_fifo_axis_tdata[63]_i_1410_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_1360_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1355/CO[3]
                         net (fo=1, routed)           0.000    10.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_1355_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1350_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_1345_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1340_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1335_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.700 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.700    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.749 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[1]
                         net (fo=35, routed)          0.545    11.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_2
    SLICE_X173Y358       LUT3 (Prop_lut3_I0_O)        0.118    11.486 r  core_inst/tx_fifo_axis_tdata[63]_i_1363/O
                         net (fo=1, routed)           0.000    11.486    core_inst/tx_fifo_axis_tdata[63]_i_1363_n_0
    SLICE_X173Y358       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1313/CO[3]
                         net (fo=1, routed)           0.000    11.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_1313_n_0
    SLICE_X173Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.792 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.792    core_inst/tx_fifo_axis_tdata_reg[63]_i_1308_n_0
    SLICE_X173Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.841 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.841    core_inst/tx_fifo_axis_tdata_reg[63]_i_1303_n_0
    SLICE_X173Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.890 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.890    core_inst/tx_fifo_axis_tdata_reg[63]_i_1298_n_0
    SLICE_X173Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.939 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.939    core_inst/tx_fifo_axis_tdata_reg[63]_i_1293_n_0
    SLICE_X173Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X173Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    12.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X173Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[1]
                         net (fo=35, routed)          0.529    12.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    12.759 r  core_inst/tx_fifo_axis_tdata[63]_i_1325/O
                         net (fo=1, routed)           0.000    12.759    core_inst/tx_fifo_axis_tdata[63]_i_1325_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    13.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    13.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1276_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    13.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_1271_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    13.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1266_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    13.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1261_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.205 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.205    core_inst/tx_fifo_axis_tdata_reg[63]_i_1256_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1251_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.305 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.305    core_inst/tx_fifo_axis_tdata_reg[63]_i_1246_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.355 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.355    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[1]
                         net (fo=35, routed)          0.433    13.862    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    13.982 r  core_inst/tx_fifo_axis_tdata[63]_i_1283/O
                         net (fo=1, routed)           0.000    13.982    core_inst/tx_fifo_axis_tdata[63]_i_1283_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.228 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    14.228    core_inst/tx_fifo_axis_tdata_reg[63]_i_1233_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.278 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    14.278    core_inst/tx_fifo_axis_tdata_reg[63]_i_1228_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_1223_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X176Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[1]
                         net (fo=35, routed)          0.507    15.159    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_2
    SLICE_X178Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    15.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1191/CO[3]
                         net (fo=1, routed)           0.000    15.525    core_inst/tx_fifo_axis_tdata_reg[63]_i_1191_n_0
    SLICE_X178Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1186/CO[3]
                         net (fo=1, routed)           0.000    15.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_1186_n_0
    SLICE_X178Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_1181_n_0
    SLICE_X178Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1176_n_0
    SLICE_X178Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_1171_n_0
    SLICE_X178Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_1166_n_0
    SLICE_X178Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_1161_n_0
    SLICE_X178Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X178Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[1]
                         net (fo=35, routed)          0.392    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_2
    SLICE_X177Y366       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1198/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1198_n_0
    SLICE_X177Y366       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1149_n_0
    SLICE_X177Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1144_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.816    core_inst/tx_fifo_axis_tdata_reg[63]_i_1139_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.865 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1134_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_1129_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.963 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.963    core_inst/tx_fifo_axis_tdata_reg[63]_i_1124_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.012 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    17.012    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.061    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[1]
                         net (fo=35, routed)          0.519    17.656    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_2
    SLICE_X175Y366       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.010 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1107/CO[3]
                         net (fo=1, routed)           0.000    18.010    core_inst/tx_fifo_axis_tdata_reg[63]_i_1107_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1102/CO[3]
                         net (fo=1, routed)           0.000    18.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_1102_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.108 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    18.108    core_inst/tx_fifo_axis_tdata_reg[63]_i_1097_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.157 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    18.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_1092_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    18.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_1087_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1082_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1077_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X175Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[1]
                         net (fo=35, routed)          0.372    18.800    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_2
    SLICE_X176Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    19.164    core_inst/tx_fifo_axis_tdata_reg[63]_i_1064_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.214    core_inst/tx_fifo_axis_tdata_reg[63]_i_1059_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.264 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1054/CO[3]
                         net (fo=1, routed)           0.007    19.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1054_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.370 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.370    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.470 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.470    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.520    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.594 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[1]
                         net (fo=35, routed)          0.512    20.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_2
    SLICE_X174Y372       LUT3 (Prop_lut3_I0_O)        0.120    20.226 r  core_inst/tx_fifo_axis_tdata[63]_i_1072/O
                         net (fo=1, routed)           0.000    20.226    core_inst/tx_fifo_axis_tdata[63]_i_1072_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    20.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1022_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1017/CO[3]
                         net (fo=1, routed)           0.000    20.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_1017_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.572 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1012/CO[3]
                         net (fo=1, routed)           0.007    20.579    core_inst/tx_fifo_axis_tdata_reg[63]_i_1012_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.629 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.629    core_inst/tx_fifo_axis_tdata_reg[63]_i_1007_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1002_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.729 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_997_n_0
    SLICE_X174Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.779    core_inst/tx_fifo_axis_tdata_reg[63]_i_992_n_0
    SLICE_X174Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.829 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X174Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.903 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[1]
                         net (fo=35, routed)          0.560    21.462    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_2
    SLICE_X173Y373       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    21.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_980/CO[3]
                         net (fo=1, routed)           0.000    21.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_980_n_0
    SLICE_X173Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_975/CO[3]
                         net (fo=1, routed)           0.007    21.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_975_n_0
    SLICE_X173Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_970_n_0
    SLICE_X173Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_965_n_0
    SLICE_X173Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_960/CO[3]
                         net (fo=1, routed)           0.000    22.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_960_n_0
    SLICE_X173Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_955_n_0
    SLICE_X173Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    22.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X173Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    22.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X173Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[1]
                         net (fo=35, routed)          0.341    22.585    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_2
    SLICE_X174Y381       LUT3 (Prop_lut3_I0_O)        0.118    22.703 r  core_inst/tx_fifo_axis_tdata[63]_i_987/O
                         net (fo=1, routed)           0.000    22.703    core_inst/tx_fifo_axis_tdata[63]_i_987_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    22.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_938/CO[3]
                         net (fo=1, routed)           0.000    22.949    core_inst/tx_fifo_axis_tdata_reg[63]_i_938_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_933/CO[3]
                         net (fo=1, routed)           0.000    22.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_933_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_928/CO[3]
                         net (fo=1, routed)           0.000    23.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_928_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_923/CO[3]
                         net (fo=1, routed)           0.000    23.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_923_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_918/CO[3]
                         net (fo=1, routed)           0.000    23.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_918_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_913_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_908_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.299 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.299    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    23.373 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[1]
                         net (fo=35, routed)          0.437    23.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_2
    SLICE_X175Y381       LUT3 (Prop_lut3_I0_O)        0.120    23.929 r  core_inst/tx_fifo_axis_tdata[63]_i_945/O
                         net (fo=1, routed)           0.000    23.929    core_inst/tx_fifo_axis_tdata[63]_i_945_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    24.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_895/CO[3]
                         net (fo=1, routed)           0.000    24.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_895_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_890/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_890_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_885_n_0
    SLICE_X175Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.333 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.333    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.431 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.480 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.480    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[1]
                         net (fo=35, routed)          0.423    25.027    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.118    25.145 r  core_inst/tx_fifo_axis_tdata[63]_i_903/O
                         net (fo=1, routed)           0.000    25.145    core_inst/tx_fifo_axis_tdata[63]_i_903_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.391 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_853/CO[3]
                         net (fo=1, routed)           0.000    25.391    core_inst/tx_fifo_axis_tdata_reg[63]_i_853_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_848/CO[3]
                         net (fo=1, routed)           0.000    25.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_848_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.491 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.491    core_inst/tx_fifo_axis_tdata_reg[63]_i_843_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_838_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.591 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.591    core_inst/tx_fifo_axis_tdata_reg[63]_i_833_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.641 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_828_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.691 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.691    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.741    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X176Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.815 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[1]
                         net (fo=35, routed)          0.507    26.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_2
    SLICE_X178Y384       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    26.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_811/CO[3]
                         net (fo=1, routed)           0.000    26.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_811_n_0
    SLICE_X178Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.738 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_806/CO[3]
                         net (fo=1, routed)           0.000    26.738    core_inst/tx_fifo_axis_tdata_reg[63]_i_806_n_0
    SLICE_X178Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.788 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.788    core_inst/tx_fifo_axis_tdata_reg[63]_i_801_n_0
    SLICE_X178Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.838 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.838    core_inst/tx_fifo_axis_tdata_reg[63]_i_796_n_0
    SLICE_X178Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.888 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.888    core_inst/tx_fifo_axis_tdata_reg[63]_i_791_n_0
    SLICE_X178Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.938 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_786/CO[3]
                         net (fo=1, routed)           0.000    26.938    core_inst/tx_fifo_axis_tdata_reg[63]_i_786_n_0
    SLICE_X178Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X178Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    27.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X178Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[1]
                         net (fo=35, routed)          0.318    27.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_2
    SLICE_X179Y390       LUT3 (Prop_lut3_I0_O)        0.120    27.549 r  core_inst/tx_fifo_axis_tdata[63]_i_818/O
                         net (fo=1, routed)           0.000    27.549    core_inst/tx_fifo_axis_tdata[63]_i_818_n_0
    SLICE_X179Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_769/CO[3]
                         net (fo=1, routed)           0.000    27.806    core_inst/tx_fifo_axis_tdata_reg[63]_i_769_n_0
    SLICE_X179Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_764/CO[3]
                         net (fo=1, routed)           0.000    27.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_764_n_0
    SLICE_X179Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.904 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.904    core_inst/tx_fifo_axis_tdata_reg[63]_i_759_n_0
    SLICE_X179Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.953 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.953    core_inst/tx_fifo_axis_tdata_reg[63]_i_754_n_0
    SLICE_X179Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.002 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_749/CO[3]
                         net (fo=1, routed)           0.000    28.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_749_n_0
    SLICE_X179Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_744_n_0
    SLICE_X179Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_739_n_0
    SLICE_X179Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X179Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[1]
                         net (fo=35, routed)          0.503    28.727    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_2
    SLICE_X175Y390       LUT3 (Prop_lut3_I0_O)        0.118    28.845 r  core_inst/tx_fifo_axis_tdata[63]_i_776/O
                         net (fo=1, routed)           0.000    28.845    core_inst/tx_fifo_axis_tdata[63]_i_776_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.102 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_726_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_721/CO[3]
                         net (fo=1, routed)           0.000    29.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_721_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_716_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.298 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.298    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.347 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.347    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.396 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.396    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.445 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.445    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[1]
                         net (fo=35, routed)          0.482    30.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_2
    SLICE_X174Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.120 r  core_inst/tx_fifo_axis_tdata[63]_i_729/O
                         net (fo=1, routed)           0.000    30.120    core_inst/tx_fifo_axis_tdata[63]_i_729_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.366 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_679/CO[3]
                         net (fo=1, routed)           0.000    30.366    core_inst/tx_fifo_axis_tdata_reg[63]_i_679_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_674_n_0
    SLICE_X174Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.466 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.466    core_inst/tx_fifo_axis_tdata_reg[63]_i_669_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_664/CO[3]
                         net (fo=1, routed)           0.001    30.517    core_inst/tx_fifo_axis_tdata_reg[63]_i_664_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_659_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.617    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.667 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.667    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[1]
                         net (fo=35, routed)          0.494    31.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_2
    SLICE_X177Y395       LUT3 (Prop_lut3_I0_O)        0.120    31.355 r  core_inst/tx_fifo_axis_tdata[63]_i_691/O
                         net (fo=1, routed)           0.000    31.355    core_inst/tx_fifo_axis_tdata[63]_i_691_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_642/CO[3]
                         net (fo=1, routed)           0.000    31.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_642_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_637/CO[3]
                         net (fo=1, routed)           0.000    31.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_637_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_632_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_627_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_622/CO[3]
                         net (fo=1, routed)           0.001    31.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_622_n_0
    SLICE_X177Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_617_n_0
    SLICE_X177Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X177Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X177Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[1]
                         net (fo=35, routed)          0.446    32.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_2
    SLICE_X175Y399       LUT3 (Prop_lut3_I0_O)        0.118    32.595 r  core_inst/tx_fifo_axis_tdata[63]_i_649/O
                         net (fo=1, routed)           0.000    32.595    core_inst/tx_fifo_axis_tdata[63]_i_649_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_600/CO[3]
                         net (fo=1, routed)           0.001    32.853    core_inst/tx_fifo_axis_tdata_reg[63]_i_600_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.902 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_595/CO[3]
                         net (fo=1, routed)           0.000    32.902    core_inst/tx_fifo_axis_tdata_reg[63]_i_595_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.951 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.951    core_inst/tx_fifo_axis_tdata_reg[63]_i_590_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.000 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.000    core_inst/tx_fifo_axis_tdata_reg[63]_i_585_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_580_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.097 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.097    core_inst/tx_fifo_axis_tdata_reg[63]_i_575_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.146    core_inst/tx_fifo_axis_tdata_reg[63]_i_570_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[1]
                         net (fo=35, routed)          0.444    33.715    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_2
    SLICE_X176Y400       LUT3 (Prop_lut3_I0_O)        0.118    33.833 r  core_inst/tx_fifo_axis_tdata[63]_i_607/O
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata[63]_i_607_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.079 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.079    core_inst/tx_fifo_axis_tdata_reg[63]_i_557_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_552/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_552_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_547_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[1]
                         net (fo=35, routed)          0.424    34.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_2
    SLICE_X177Y404       LUT3 (Prop_lut3_I0_O)        0.120    35.046 r  core_inst/tx_fifo_axis_tdata[63]_i_565/O
                         net (fo=1, routed)           0.000    35.046    core_inst/tx_fifo_axis_tdata[63]_i_565_n_0
    SLICE_X177Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_515/CO[3]
                         net (fo=1, routed)           0.000    35.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_515_n_0
    SLICE_X177Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_510/CO[3]
                         net (fo=1, routed)           0.000    35.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_510_n_0
    SLICE_X177Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_505_n_0
    SLICE_X177Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_500_n_0
    SLICE_X177Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_495_n_0
    SLICE_X177Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_490_n_0
    SLICE_X177Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_485_n_0
    SLICE_X177Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X177Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[1]
                         net (fo=35, routed)          0.551    36.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_2
    SLICE_X179Y404       LUT3 (Prop_lut3_I0_O)        0.118    36.391 r  core_inst/tx_fifo_axis_tdata[63]_i_522/O
                         net (fo=1, routed)           0.000    36.391    core_inst/tx_fifo_axis_tdata[63]_i_522_n_0
    SLICE_X179Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.648 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    36.648    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X179Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.697 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    36.697    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X179Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X179Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X179Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.844 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.844    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X179Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.893 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X179Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.942 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.942    core_inst/tx_fifo_axis_tdata_reg[63]_i_443_n_0
    SLICE_X179Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.991 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.991    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X179Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.066 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[1]
                         net (fo=35, routed)          0.490    37.555    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_2
    SLICE_X178Y407       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    37.919 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_431/CO[3]
                         net (fo=1, routed)           0.000    37.919    core_inst/tx_fifo_axis_tdata_reg[63]_i_431_n_0
    SLICE_X178Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.969 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_419/CO[3]
                         net (fo=1, routed)           0.000    37.969    core_inst/tx_fifo_axis_tdata_reg[63]_i_419_n_0
    SLICE_X178Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_414/CO[3]
                         net (fo=1, routed)           0.000    38.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_414_n_0
    SLICE_X178Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.069 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_409/CO[3]
                         net (fo=1, routed)           0.000    38.069    core_inst/tx_fifo_axis_tdata_reg[63]_i_409_n_0
    SLICE_X178Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_404/CO[3]
                         net (fo=1, routed)           0.000    38.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_404_n_0
    SLICE_X178Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_399/CO[3]
                         net (fo=1, routed)           0.000    38.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_399_n_0
    SLICE_X178Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_394/CO[3]
                         net (fo=1, routed)           0.000    38.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_394_n_0
    SLICE_X178Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_391_n_0
    SLICE_X178Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.464    38.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X176Y409       LUT3 (Prop_lut3_I0_O)        0.120    38.928 r  core_inst/tx_fifo_axis_tdata[63]_i_438/O
                         net (fo=1, routed)           0.000    38.928    core_inst/tx_fifo_axis_tdata[63]_i_438_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.174 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.174    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.274 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_362/CO[3]
                         net (fo=1, routed)           0.000    39.274    core_inst/tx_fifo_axis_tdata_reg[63]_i_362_n_0
    SLICE_X176Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.324 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_357/CO[3]
                         net (fo=1, routed)           0.000    39.324    core_inst/tx_fifo_axis_tdata_reg[63]_i_357_n_0
    SLICE_X176Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_352_n_0
    SLICE_X176Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_347_n_0
    SLICE_X176Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.474 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_342_n_0
    SLICE_X176Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.524    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X176Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[1]
                         net (fo=35, routed)          0.425    40.023    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_2
    SLICE_X177Y413       LUT3 (Prop_lut3_I0_O)        0.120    40.143 r  core_inst/tx_fifo_axis_tdata[63]_i_430/O
                         net (fo=1, routed)           0.000    40.143    core_inst/tx_fifo_axis_tdata[63]_i_430_n_0
    SLICE_X177Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    40.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    40.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X177Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X177Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.498 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.498    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X177Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.547 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.547    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X177Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.596 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.596    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X177Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.645 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.000    40.645    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X177Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.694 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    40.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X177Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_274/CO[3]
                         net (fo=1, routed)           0.000    40.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_274_n_0
    SLICE_X177Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[1]
                         net (fo=35, routed)          0.393    41.211    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_2
    SLICE_X176Y418       LUT3 (Prop_lut3_I0_O)        0.118    41.329 r  core_inst/tx_fifo_axis_tdata[63]_i_426/O
                         net (fo=1, routed)           0.000    41.329    core_inst/tx_fifo_axis_tdata[63]_i_426_n_0
    SLICE_X176Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_367/CO[3]
                         net (fo=1, routed)           0.000    41.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_367_n_0
    SLICE_X176Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    41.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X176Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X176Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X176Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_203/CO[3]
                         net (fo=1, routed)           0.000    41.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_203_n_0
    SLICE_X176Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.000    41.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X176Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_193/CO[3]
                         net (fo=1, routed)           0.007    41.881    core_inst/tx_fifo_axis_tdata_reg[63]_i_193_n_0
    SLICE_X176Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X176Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_189/CO[1]
                         net (fo=35, routed)          0.524    42.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_189_n_2
    SLICE_X175Y418       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    42.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_315/CO[3]
                         net (fo=1, routed)           0.000    42.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_315_n_0
    SLICE_X175Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.934 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_301/CO[3]
                         net (fo=1, routed)           0.000    42.934    core_inst/tx_fifo_axis_tdata_reg[63]_i_301_n_0
    SLICE_X175Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_258/CO[3]
                         net (fo=1, routed)           0.000    42.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_258_n_0
    SLICE_X175Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_184/CO[3]
                         net (fo=1, routed)           0.000    43.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_184_n_0
    SLICE_X175Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_179_n_0
    SLICE_X175Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    43.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X175Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.007    43.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X175Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_104/CO[3]
                         net (fo=1, routed)           0.000    43.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_104_n_0
    SLICE_X175Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.310 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/CO[1]
                         net (fo=35, routed)          0.508    43.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_2
    SLICE_X179Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    44.172 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_240/CO[3]
                         net (fo=1, routed)           0.000    44.172    core_inst/tx_fifo_axis_tdata_reg[63]_i_240_n_0
    SLICE_X179Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_245/CO[3]
                         net (fo=1, routed)           0.000    44.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_245_n_0
    SLICE_X179Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_213/CO[3]
                         net (fo=1, routed)           0.000    44.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_213_n_0
    SLICE_X179Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    44.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X179Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.007    44.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_98_n_0
    SLICE_X179Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    44.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_93_n_0
    SLICE_X179Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_50/CO[3]
                         net (fo=1, routed)           0.000    44.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_50_n_0
    SLICE_X179Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_47_n_0
    SLICE_X179Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_46/CO[1]
                         net (fo=35, routed)          0.440    45.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_46_n_2
    SLICE_X178Y421       LUT3 (Prop_lut3_I0_O)        0.118    45.155 r  core_inst/tx_fifo_axis_tdata[63]_i_244/O
                         net (fo=1, routed)           0.000    45.155    core_inst/tx_fifo_axis_tdata[63]_i_244_n_0
    SLICE_X178Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X178Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_157/CO[3]
                         net (fo=1, routed)           0.000    45.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_157_n_0
    SLICE_X178Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_208/CO[3]
                         net (fo=1, routed)           0.000    45.501    core_inst/tx_fifo_axis_tdata_reg[63]_i_208_n_0
    SLICE_X178Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.551 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.007    45.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X178Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_83_n_0
    SLICE_X178Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_37_n_0
    SLICE_X178Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_36_n_0
    SLICE_X178Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_23_n_0
    SLICE_X178Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_22/CO[1]
                         net (fo=35, routed)          0.406    46.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_22_n_2
    SLICE_X180Y427       LUT3 (Prop_lut3_I0_O)        0.120    46.358 r  core_inst/tx_fifo_axis_tdata[63]_i_156/O
                         net (fo=1, routed)           0.000    46.358    core_inst/tx_fifo_axis_tdata[63]_i_156_n_0
    SLICE_X180Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_73_n_0
    SLICE_X180Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.654 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.654    core_inst/tx_fifo_axis_tdata_reg[63]_i_75_n_0
    SLICE_X180Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X180Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_117/CO[3]
                         net (fo=1, routed)           0.000    46.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_117_n_0
    SLICE_X180Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.804 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.804    core_inst/tx_fifo_axis_tdata_reg[63]_i_55_n_0
    SLICE_X180Y432       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    46.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_33/O[1]
                         net (fo=7, routed)           0.380    47.336    core_inst/tx_fifo_axis_tdata_reg[63]_i_33_n_6
    SLICE_X179Y434       LUT4 (Prop_lut4_I2_O)        0.121    47.457 f  core_inst/tx_fifo_axis_tdata[63]_i_77/O
                         net (fo=1, routed)           0.343    47.800    core_inst/tx_fifo_axis_tdata[63]_i_77_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I0_O)        0.043    47.843 r  core_inst/tx_fifo_axis_tdata[63]_i_89/O
                         net (fo=2, routed)           0.390    48.233    core_inst/tx_fifo_axis_tdata[63]_i_89_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I2_O)        0.043    48.276 r  core_inst/tx_fifo_axis_tdata[63]_i_92/O
                         net (fo=4, routed)           0.331    48.607    core_inst/tx_fifo_axis_tdata[63]_i_92_n_0
    SLICE_X183Y434       LUT6 (Prop_lut6_I5_O)        0.043    48.650 r  core_inst/tx_fifo_axis_tdata[63]_i_35_comp_1/O
                         net (fo=1, routed)           0.383    49.033    core_inst/tx_fifo_axis_tdata[63]_i_35_n_0_repN_1
    SLICE_X179Y433       LUT6 (Prop_lut6_I5_O)        0.043    49.076 f  core_inst/tx_fifo_axis_tdata[63]_i_20_comp/O
                         net (fo=1, routed)           0.331    49.407    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X179Y432       LUT6 (Prop_lut6_I2_O)        0.043    49.450 f  core_inst/tx_fifo_axis_tdata[63]_i_5_comp/O
                         net (fo=28, routed)          0.419    49.869    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_1
    SLICE_X182Y431       LUT6 (Prop_lut6_I2_O)        0.043    49.912 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.280    50.192    core_inst/udp_complete_inst_n_47
    SLICE_X182Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.425    11.261    core_inst/coreclk_out
    SLICE_X182Y433       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[58]/C
                         clock pessimism              1.194    12.455    
                         clock uncertainty           -0.035    12.419    
    SLICE_X182Y433       FDRE (Setup_fdre_C_R)       -0.295    12.124    core_inst/tx_fifo_axis_tdata_reg[58]
  -------------------------------------------------------------------
                         required time                         12.124    
                         arrival time                         -50.192    
  -------------------------------------------------------------------
                         slack                                -38.068    

Slack (VIOLATED) :        -38.062ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.091ns  (logic 26.246ns (59.526%)  route 17.845ns (40.474%))
  Logic Levels:           318  (CARRY4=288 LUT2=1 LUT3=22 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 11.258 - 6.400 ) 
    Source Clock Delay      (SCD):    6.092ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.622     6.092    core_inst/coreclk_out
    SLICE_X174Y350       FDRE                                         r  core_inst/pkt_n_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y350       FDRE (Prop_fdre_C_Q)         0.254     6.346 r  core_inst/pkt_n_reg_reg[16]/Q
                         net (fo=4, routed)           0.326     6.671    core_inst/pkt_n_reg_reg[16]
    SLICE_X175Y350       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.230     6.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_731/CO[3]
                         net (fo=1, routed)           0.000     6.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_731_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_900/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_900_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1069/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_1069_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1238/CO[3]
                         net (fo=1, routed)           0.000     7.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_1238_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1407/O[2]
                         net (fo=2, routed)           0.306     7.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_1407_n_5
    SLICE_X177Y354       LUT2 (Prop_lut2_I1_O)        0.118     7.579 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.579    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1445/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_1445_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1440/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_1440_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_1435_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.977    core_inst/tx_fifo_axis_tdata_reg[63]_i_1430_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     8.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_1425_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_1420_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     8.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_1415_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     8.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[0]
                         net (fo=35, routed)          0.487     8.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_3
    SLICE_X176Y354       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     9.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_1402_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.213 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1397/CO[3]
                         net (fo=1, routed)           0.000     9.213    core_inst/tx_fifo_axis_tdata_reg[63]_i_1397_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.263 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.263    core_inst/tx_fifo_axis_tdata_reg[63]_i_1392_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.313 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.313    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.363 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.363    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.413 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.413    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.463 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.463    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X176Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.513 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.513    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X176Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[1]
                         net (fo=35, routed)          0.442    10.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_2
    SLICE_X175Y355       LUT3 (Prop_lut3_I0_O)        0.120    10.149 r  core_inst/tx_fifo_axis_tdata[63]_i_1410/O
                         net (fo=1, routed)           0.000    10.149    core_inst/tx_fifo_axis_tdata[63]_i_1410_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_1360_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1355/CO[3]
                         net (fo=1, routed)           0.000    10.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_1355_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1350_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_1345_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1340_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1335_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.700 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.700    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.749 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[1]
                         net (fo=35, routed)          0.545    11.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_2
    SLICE_X173Y358       LUT3 (Prop_lut3_I0_O)        0.118    11.486 r  core_inst/tx_fifo_axis_tdata[63]_i_1363/O
                         net (fo=1, routed)           0.000    11.486    core_inst/tx_fifo_axis_tdata[63]_i_1363_n_0
    SLICE_X173Y358       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1313/CO[3]
                         net (fo=1, routed)           0.000    11.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_1313_n_0
    SLICE_X173Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.792 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.792    core_inst/tx_fifo_axis_tdata_reg[63]_i_1308_n_0
    SLICE_X173Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.841 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.841    core_inst/tx_fifo_axis_tdata_reg[63]_i_1303_n_0
    SLICE_X173Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.890 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.890    core_inst/tx_fifo_axis_tdata_reg[63]_i_1298_n_0
    SLICE_X173Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.939 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.939    core_inst/tx_fifo_axis_tdata_reg[63]_i_1293_n_0
    SLICE_X173Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X173Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    12.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X173Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[1]
                         net (fo=35, routed)          0.529    12.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    12.759 r  core_inst/tx_fifo_axis_tdata[63]_i_1325/O
                         net (fo=1, routed)           0.000    12.759    core_inst/tx_fifo_axis_tdata[63]_i_1325_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    13.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    13.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1276_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    13.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_1271_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    13.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1266_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    13.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1261_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.205 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.205    core_inst/tx_fifo_axis_tdata_reg[63]_i_1256_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1251_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.305 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.305    core_inst/tx_fifo_axis_tdata_reg[63]_i_1246_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.355 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.355    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[1]
                         net (fo=35, routed)          0.433    13.862    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    13.982 r  core_inst/tx_fifo_axis_tdata[63]_i_1283/O
                         net (fo=1, routed)           0.000    13.982    core_inst/tx_fifo_axis_tdata[63]_i_1283_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.228 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    14.228    core_inst/tx_fifo_axis_tdata_reg[63]_i_1233_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.278 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    14.278    core_inst/tx_fifo_axis_tdata_reg[63]_i_1228_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_1223_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X176Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[1]
                         net (fo=35, routed)          0.507    15.159    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_2
    SLICE_X178Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    15.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1191/CO[3]
                         net (fo=1, routed)           0.000    15.525    core_inst/tx_fifo_axis_tdata_reg[63]_i_1191_n_0
    SLICE_X178Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1186/CO[3]
                         net (fo=1, routed)           0.000    15.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_1186_n_0
    SLICE_X178Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_1181_n_0
    SLICE_X178Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1176_n_0
    SLICE_X178Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_1171_n_0
    SLICE_X178Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_1166_n_0
    SLICE_X178Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_1161_n_0
    SLICE_X178Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X178Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[1]
                         net (fo=35, routed)          0.392    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_2
    SLICE_X177Y366       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1198/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1198_n_0
    SLICE_X177Y366       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1149_n_0
    SLICE_X177Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1144_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.816    core_inst/tx_fifo_axis_tdata_reg[63]_i_1139_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.865 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1134_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_1129_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.963 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.963    core_inst/tx_fifo_axis_tdata_reg[63]_i_1124_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.012 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    17.012    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.061    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[1]
                         net (fo=35, routed)          0.519    17.656    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_2
    SLICE_X175Y366       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.010 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1107/CO[3]
                         net (fo=1, routed)           0.000    18.010    core_inst/tx_fifo_axis_tdata_reg[63]_i_1107_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1102/CO[3]
                         net (fo=1, routed)           0.000    18.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_1102_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.108 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    18.108    core_inst/tx_fifo_axis_tdata_reg[63]_i_1097_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.157 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    18.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_1092_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    18.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_1087_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1082_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1077_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X175Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[1]
                         net (fo=35, routed)          0.372    18.800    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_2
    SLICE_X176Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    19.164    core_inst/tx_fifo_axis_tdata_reg[63]_i_1064_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.214    core_inst/tx_fifo_axis_tdata_reg[63]_i_1059_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.264 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1054/CO[3]
                         net (fo=1, routed)           0.007    19.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1054_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.370 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.370    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.470 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.470    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.520    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.594 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[1]
                         net (fo=35, routed)          0.512    20.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_2
    SLICE_X174Y372       LUT3 (Prop_lut3_I0_O)        0.120    20.226 r  core_inst/tx_fifo_axis_tdata[63]_i_1072/O
                         net (fo=1, routed)           0.000    20.226    core_inst/tx_fifo_axis_tdata[63]_i_1072_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    20.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1022_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1017/CO[3]
                         net (fo=1, routed)           0.000    20.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_1017_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.572 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1012/CO[3]
                         net (fo=1, routed)           0.007    20.579    core_inst/tx_fifo_axis_tdata_reg[63]_i_1012_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.629 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.629    core_inst/tx_fifo_axis_tdata_reg[63]_i_1007_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1002_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.729 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_997_n_0
    SLICE_X174Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.779    core_inst/tx_fifo_axis_tdata_reg[63]_i_992_n_0
    SLICE_X174Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.829 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X174Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.903 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[1]
                         net (fo=35, routed)          0.560    21.462    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_2
    SLICE_X173Y373       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    21.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_980/CO[3]
                         net (fo=1, routed)           0.000    21.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_980_n_0
    SLICE_X173Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_975/CO[3]
                         net (fo=1, routed)           0.007    21.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_975_n_0
    SLICE_X173Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_970_n_0
    SLICE_X173Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_965_n_0
    SLICE_X173Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_960/CO[3]
                         net (fo=1, routed)           0.000    22.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_960_n_0
    SLICE_X173Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_955_n_0
    SLICE_X173Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    22.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X173Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    22.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X173Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[1]
                         net (fo=35, routed)          0.341    22.585    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_2
    SLICE_X174Y381       LUT3 (Prop_lut3_I0_O)        0.118    22.703 r  core_inst/tx_fifo_axis_tdata[63]_i_987/O
                         net (fo=1, routed)           0.000    22.703    core_inst/tx_fifo_axis_tdata[63]_i_987_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    22.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_938/CO[3]
                         net (fo=1, routed)           0.000    22.949    core_inst/tx_fifo_axis_tdata_reg[63]_i_938_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_933/CO[3]
                         net (fo=1, routed)           0.000    22.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_933_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_928/CO[3]
                         net (fo=1, routed)           0.000    23.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_928_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_923/CO[3]
                         net (fo=1, routed)           0.000    23.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_923_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_918/CO[3]
                         net (fo=1, routed)           0.000    23.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_918_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_913_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_908_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.299 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.299    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    23.373 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[1]
                         net (fo=35, routed)          0.437    23.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_2
    SLICE_X175Y381       LUT3 (Prop_lut3_I0_O)        0.120    23.929 r  core_inst/tx_fifo_axis_tdata[63]_i_945/O
                         net (fo=1, routed)           0.000    23.929    core_inst/tx_fifo_axis_tdata[63]_i_945_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    24.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_895/CO[3]
                         net (fo=1, routed)           0.000    24.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_895_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_890/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_890_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_885_n_0
    SLICE_X175Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.333 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.333    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.431 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.480 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.480    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[1]
                         net (fo=35, routed)          0.423    25.027    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.118    25.145 r  core_inst/tx_fifo_axis_tdata[63]_i_903/O
                         net (fo=1, routed)           0.000    25.145    core_inst/tx_fifo_axis_tdata[63]_i_903_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.391 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_853/CO[3]
                         net (fo=1, routed)           0.000    25.391    core_inst/tx_fifo_axis_tdata_reg[63]_i_853_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_848/CO[3]
                         net (fo=1, routed)           0.000    25.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_848_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.491 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.491    core_inst/tx_fifo_axis_tdata_reg[63]_i_843_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_838_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.591 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.591    core_inst/tx_fifo_axis_tdata_reg[63]_i_833_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.641 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_828_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.691 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.691    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.741    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X176Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.815 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[1]
                         net (fo=35, routed)          0.507    26.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_2
    SLICE_X178Y384       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    26.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_811/CO[3]
                         net (fo=1, routed)           0.000    26.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_811_n_0
    SLICE_X178Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.738 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_806/CO[3]
                         net (fo=1, routed)           0.000    26.738    core_inst/tx_fifo_axis_tdata_reg[63]_i_806_n_0
    SLICE_X178Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.788 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.788    core_inst/tx_fifo_axis_tdata_reg[63]_i_801_n_0
    SLICE_X178Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.838 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.838    core_inst/tx_fifo_axis_tdata_reg[63]_i_796_n_0
    SLICE_X178Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.888 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.888    core_inst/tx_fifo_axis_tdata_reg[63]_i_791_n_0
    SLICE_X178Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.938 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_786/CO[3]
                         net (fo=1, routed)           0.000    26.938    core_inst/tx_fifo_axis_tdata_reg[63]_i_786_n_0
    SLICE_X178Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X178Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    27.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X178Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[1]
                         net (fo=35, routed)          0.318    27.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_2
    SLICE_X179Y390       LUT3 (Prop_lut3_I0_O)        0.120    27.549 r  core_inst/tx_fifo_axis_tdata[63]_i_818/O
                         net (fo=1, routed)           0.000    27.549    core_inst/tx_fifo_axis_tdata[63]_i_818_n_0
    SLICE_X179Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_769/CO[3]
                         net (fo=1, routed)           0.000    27.806    core_inst/tx_fifo_axis_tdata_reg[63]_i_769_n_0
    SLICE_X179Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_764/CO[3]
                         net (fo=1, routed)           0.000    27.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_764_n_0
    SLICE_X179Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.904 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.904    core_inst/tx_fifo_axis_tdata_reg[63]_i_759_n_0
    SLICE_X179Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.953 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.953    core_inst/tx_fifo_axis_tdata_reg[63]_i_754_n_0
    SLICE_X179Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.002 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_749/CO[3]
                         net (fo=1, routed)           0.000    28.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_749_n_0
    SLICE_X179Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_744_n_0
    SLICE_X179Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_739_n_0
    SLICE_X179Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X179Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[1]
                         net (fo=35, routed)          0.503    28.727    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_2
    SLICE_X175Y390       LUT3 (Prop_lut3_I0_O)        0.118    28.845 r  core_inst/tx_fifo_axis_tdata[63]_i_776/O
                         net (fo=1, routed)           0.000    28.845    core_inst/tx_fifo_axis_tdata[63]_i_776_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.102 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_726_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_721/CO[3]
                         net (fo=1, routed)           0.000    29.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_721_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_716_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.298 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.298    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.347 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.347    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.396 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.396    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.445 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.445    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[1]
                         net (fo=35, routed)          0.482    30.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_2
    SLICE_X174Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.120 r  core_inst/tx_fifo_axis_tdata[63]_i_729/O
                         net (fo=1, routed)           0.000    30.120    core_inst/tx_fifo_axis_tdata[63]_i_729_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.366 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_679/CO[3]
                         net (fo=1, routed)           0.000    30.366    core_inst/tx_fifo_axis_tdata_reg[63]_i_679_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_674_n_0
    SLICE_X174Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.466 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.466    core_inst/tx_fifo_axis_tdata_reg[63]_i_669_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_664/CO[3]
                         net (fo=1, routed)           0.001    30.517    core_inst/tx_fifo_axis_tdata_reg[63]_i_664_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_659_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.617    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.667 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.667    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[1]
                         net (fo=35, routed)          0.494    31.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_2
    SLICE_X177Y395       LUT3 (Prop_lut3_I0_O)        0.120    31.355 r  core_inst/tx_fifo_axis_tdata[63]_i_691/O
                         net (fo=1, routed)           0.000    31.355    core_inst/tx_fifo_axis_tdata[63]_i_691_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_642/CO[3]
                         net (fo=1, routed)           0.000    31.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_642_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_637/CO[3]
                         net (fo=1, routed)           0.000    31.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_637_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_632_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_627_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_622/CO[3]
                         net (fo=1, routed)           0.001    31.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_622_n_0
    SLICE_X177Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_617_n_0
    SLICE_X177Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X177Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X177Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[1]
                         net (fo=35, routed)          0.446    32.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_2
    SLICE_X175Y399       LUT3 (Prop_lut3_I0_O)        0.118    32.595 r  core_inst/tx_fifo_axis_tdata[63]_i_649/O
                         net (fo=1, routed)           0.000    32.595    core_inst/tx_fifo_axis_tdata[63]_i_649_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_600/CO[3]
                         net (fo=1, routed)           0.001    32.853    core_inst/tx_fifo_axis_tdata_reg[63]_i_600_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.902 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_595/CO[3]
                         net (fo=1, routed)           0.000    32.902    core_inst/tx_fifo_axis_tdata_reg[63]_i_595_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.951 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.951    core_inst/tx_fifo_axis_tdata_reg[63]_i_590_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.000 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.000    core_inst/tx_fifo_axis_tdata_reg[63]_i_585_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_580_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.097 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.097    core_inst/tx_fifo_axis_tdata_reg[63]_i_575_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.146    core_inst/tx_fifo_axis_tdata_reg[63]_i_570_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[1]
                         net (fo=35, routed)          0.444    33.715    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_2
    SLICE_X176Y400       LUT3 (Prop_lut3_I0_O)        0.118    33.833 r  core_inst/tx_fifo_axis_tdata[63]_i_607/O
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata[63]_i_607_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.079 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.079    core_inst/tx_fifo_axis_tdata_reg[63]_i_557_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_552/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_552_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_547_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[1]
                         net (fo=35, routed)          0.424    34.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_2
    SLICE_X177Y404       LUT3 (Prop_lut3_I0_O)        0.120    35.046 r  core_inst/tx_fifo_axis_tdata[63]_i_565/O
                         net (fo=1, routed)           0.000    35.046    core_inst/tx_fifo_axis_tdata[63]_i_565_n_0
    SLICE_X177Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_515/CO[3]
                         net (fo=1, routed)           0.000    35.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_515_n_0
    SLICE_X177Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_510/CO[3]
                         net (fo=1, routed)           0.000    35.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_510_n_0
    SLICE_X177Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_505_n_0
    SLICE_X177Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_500_n_0
    SLICE_X177Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_495_n_0
    SLICE_X177Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_490_n_0
    SLICE_X177Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_485_n_0
    SLICE_X177Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X177Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[1]
                         net (fo=35, routed)          0.551    36.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_2
    SLICE_X179Y404       LUT3 (Prop_lut3_I0_O)        0.118    36.391 r  core_inst/tx_fifo_axis_tdata[63]_i_522/O
                         net (fo=1, routed)           0.000    36.391    core_inst/tx_fifo_axis_tdata[63]_i_522_n_0
    SLICE_X179Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.648 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    36.648    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X179Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.697 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    36.697    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X179Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X179Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X179Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.844 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.844    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X179Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.893 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X179Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.942 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.942    core_inst/tx_fifo_axis_tdata_reg[63]_i_443_n_0
    SLICE_X179Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.991 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.991    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X179Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.066 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[1]
                         net (fo=35, routed)          0.490    37.555    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_2
    SLICE_X178Y407       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    37.919 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_431/CO[3]
                         net (fo=1, routed)           0.000    37.919    core_inst/tx_fifo_axis_tdata_reg[63]_i_431_n_0
    SLICE_X178Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.969 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_419/CO[3]
                         net (fo=1, routed)           0.000    37.969    core_inst/tx_fifo_axis_tdata_reg[63]_i_419_n_0
    SLICE_X178Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_414/CO[3]
                         net (fo=1, routed)           0.000    38.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_414_n_0
    SLICE_X178Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.069 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_409/CO[3]
                         net (fo=1, routed)           0.000    38.069    core_inst/tx_fifo_axis_tdata_reg[63]_i_409_n_0
    SLICE_X178Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_404/CO[3]
                         net (fo=1, routed)           0.000    38.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_404_n_0
    SLICE_X178Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_399/CO[3]
                         net (fo=1, routed)           0.000    38.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_399_n_0
    SLICE_X178Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_394/CO[3]
                         net (fo=1, routed)           0.000    38.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_394_n_0
    SLICE_X178Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_391_n_0
    SLICE_X178Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.464    38.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X176Y409       LUT3 (Prop_lut3_I0_O)        0.120    38.928 r  core_inst/tx_fifo_axis_tdata[63]_i_438/O
                         net (fo=1, routed)           0.000    38.928    core_inst/tx_fifo_axis_tdata[63]_i_438_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.174 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.174    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.274 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_362/CO[3]
                         net (fo=1, routed)           0.000    39.274    core_inst/tx_fifo_axis_tdata_reg[63]_i_362_n_0
    SLICE_X176Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.324 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_357/CO[3]
                         net (fo=1, routed)           0.000    39.324    core_inst/tx_fifo_axis_tdata_reg[63]_i_357_n_0
    SLICE_X176Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_352_n_0
    SLICE_X176Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_347_n_0
    SLICE_X176Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.474 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_342_n_0
    SLICE_X176Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.524    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X176Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[1]
                         net (fo=35, routed)          0.425    40.023    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_2
    SLICE_X177Y413       LUT3 (Prop_lut3_I0_O)        0.120    40.143 r  core_inst/tx_fifo_axis_tdata[63]_i_430/O
                         net (fo=1, routed)           0.000    40.143    core_inst/tx_fifo_axis_tdata[63]_i_430_n_0
    SLICE_X177Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    40.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    40.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X177Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X177Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.498 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.498    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X177Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.547 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.547    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X177Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.596 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.596    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X177Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.645 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.000    40.645    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X177Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.694 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    40.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X177Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_274/CO[3]
                         net (fo=1, routed)           0.000    40.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_274_n_0
    SLICE_X177Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[1]
                         net (fo=35, routed)          0.393    41.211    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_2
    SLICE_X176Y418       LUT3 (Prop_lut3_I0_O)        0.118    41.329 r  core_inst/tx_fifo_axis_tdata[63]_i_426/O
                         net (fo=1, routed)           0.000    41.329    core_inst/tx_fifo_axis_tdata[63]_i_426_n_0
    SLICE_X176Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_367/CO[3]
                         net (fo=1, routed)           0.000    41.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_367_n_0
    SLICE_X176Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    41.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X176Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X176Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X176Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_203/CO[3]
                         net (fo=1, routed)           0.000    41.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_203_n_0
    SLICE_X176Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.000    41.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X176Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_193/CO[3]
                         net (fo=1, routed)           0.007    41.881    core_inst/tx_fifo_axis_tdata_reg[63]_i_193_n_0
    SLICE_X176Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X176Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_189/CO[1]
                         net (fo=35, routed)          0.524    42.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_189_n_2
    SLICE_X175Y418       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    42.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_315/CO[3]
                         net (fo=1, routed)           0.000    42.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_315_n_0
    SLICE_X175Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.934 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_301/CO[3]
                         net (fo=1, routed)           0.000    42.934    core_inst/tx_fifo_axis_tdata_reg[63]_i_301_n_0
    SLICE_X175Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_258/CO[3]
                         net (fo=1, routed)           0.000    42.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_258_n_0
    SLICE_X175Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_184/CO[3]
                         net (fo=1, routed)           0.000    43.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_184_n_0
    SLICE_X175Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_179_n_0
    SLICE_X175Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    43.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X175Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.007    43.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X175Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_104/CO[3]
                         net (fo=1, routed)           0.000    43.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_104_n_0
    SLICE_X175Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.310 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/CO[1]
                         net (fo=35, routed)          0.508    43.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_2
    SLICE_X179Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    44.172 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_240/CO[3]
                         net (fo=1, routed)           0.000    44.172    core_inst/tx_fifo_axis_tdata_reg[63]_i_240_n_0
    SLICE_X179Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_245/CO[3]
                         net (fo=1, routed)           0.000    44.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_245_n_0
    SLICE_X179Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_213/CO[3]
                         net (fo=1, routed)           0.000    44.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_213_n_0
    SLICE_X179Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    44.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X179Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.007    44.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_98_n_0
    SLICE_X179Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    44.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_93_n_0
    SLICE_X179Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_50/CO[3]
                         net (fo=1, routed)           0.000    44.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_50_n_0
    SLICE_X179Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_47_n_0
    SLICE_X179Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_46/CO[1]
                         net (fo=35, routed)          0.440    45.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_46_n_2
    SLICE_X178Y421       LUT3 (Prop_lut3_I0_O)        0.118    45.155 r  core_inst/tx_fifo_axis_tdata[63]_i_244/O
                         net (fo=1, routed)           0.000    45.155    core_inst/tx_fifo_axis_tdata[63]_i_244_n_0
    SLICE_X178Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X178Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_157/CO[3]
                         net (fo=1, routed)           0.000    45.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_157_n_0
    SLICE_X178Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_208/CO[3]
                         net (fo=1, routed)           0.000    45.501    core_inst/tx_fifo_axis_tdata_reg[63]_i_208_n_0
    SLICE_X178Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.551 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.007    45.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X178Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_83_n_0
    SLICE_X178Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_37_n_0
    SLICE_X178Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_36_n_0
    SLICE_X178Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_23_n_0
    SLICE_X178Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_22/CO[1]
                         net (fo=35, routed)          0.406    46.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_22_n_2
    SLICE_X180Y427       LUT3 (Prop_lut3_I0_O)        0.120    46.358 r  core_inst/tx_fifo_axis_tdata[63]_i_156/O
                         net (fo=1, routed)           0.000    46.358    core_inst/tx_fifo_axis_tdata[63]_i_156_n_0
    SLICE_X180Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_73_n_0
    SLICE_X180Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.654 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.654    core_inst/tx_fifo_axis_tdata_reg[63]_i_75_n_0
    SLICE_X180Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X180Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_117/CO[3]
                         net (fo=1, routed)           0.000    46.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_117_n_0
    SLICE_X180Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.804 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.804    core_inst/tx_fifo_axis_tdata_reg[63]_i_55_n_0
    SLICE_X180Y432       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    46.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_33/O[1]
                         net (fo=7, routed)           0.380    47.336    core_inst/tx_fifo_axis_tdata_reg[63]_i_33_n_6
    SLICE_X179Y434       LUT4 (Prop_lut4_I2_O)        0.121    47.457 f  core_inst/tx_fifo_axis_tdata[63]_i_77/O
                         net (fo=1, routed)           0.343    47.800    core_inst/tx_fifo_axis_tdata[63]_i_77_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I0_O)        0.043    47.843 r  core_inst/tx_fifo_axis_tdata[63]_i_89/O
                         net (fo=2, routed)           0.390    48.233    core_inst/tx_fifo_axis_tdata[63]_i_89_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I2_O)        0.043    48.276 r  core_inst/tx_fifo_axis_tdata[63]_i_92/O
                         net (fo=4, routed)           0.331    48.607    core_inst/tx_fifo_axis_tdata[63]_i_92_n_0
    SLICE_X183Y434       LUT6 (Prop_lut6_I5_O)        0.043    48.650 r  core_inst/tx_fifo_axis_tdata[63]_i_35_comp_1/O
                         net (fo=1, routed)           0.383    49.033    core_inst/tx_fifo_axis_tdata[63]_i_35_n_0_repN_1
    SLICE_X179Y433       LUT6 (Prop_lut6_I5_O)        0.043    49.076 f  core_inst/tx_fifo_axis_tdata[63]_i_20_comp/O
                         net (fo=1, routed)           0.331    49.407    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X179Y432       LUT6 (Prop_lut6_I2_O)        0.043    49.450 f  core_inst/tx_fifo_axis_tdata[63]_i_5_comp/O
                         net (fo=28, routed)          0.419    49.869    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_1
    SLICE_X182Y431       LUT6 (Prop_lut6_I2_O)        0.043    49.912 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.271    50.183    core_inst/udp_complete_inst_n_47
    SLICE_X181Y430       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.422    11.258    core_inst/coreclk_out
    SLICE_X181Y430       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[12]/C
                         clock pessimism              1.194    12.452    
                         clock uncertainty           -0.035    12.416    
    SLICE_X181Y430       FDRE (Setup_fdre_C_R)       -0.295    12.121    core_inst/tx_fifo_axis_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                         -50.183    
  -------------------------------------------------------------------
                         slack                                -38.062    

Slack (VIOLATED) :        -38.062ns  (required time - arrival time)
  Source:                 core_inst/pkt_n_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/tx_fifo_axis_tdata_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        44.091ns  (logic 26.246ns (59.526%)  route 17.845ns (40.474%))
  Logic Levels:           318  (CARRY4=288 LUT2=1 LUT3=22 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 11.258 - 6.400 ) 
    Source Clock Delay      (SCD):    6.092ns
    Clock Pessimism Removal (CPR):    1.194ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.622     6.092    core_inst/coreclk_out
    SLICE_X174Y350       FDRE                                         r  core_inst/pkt_n_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y350       FDRE (Prop_fdre_C_Q)         0.254     6.346 r  core_inst/pkt_n_reg_reg[16]/Q
                         net (fo=4, routed)           0.326     6.671    core_inst/pkt_n_reg_reg[16]
    SLICE_X175Y350       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.230     6.901 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_731/CO[3]
                         net (fo=1, routed)           0.000     6.901    core_inst/tx_fifo_axis_tdata_reg[63]_i_731_n_0
    SLICE_X175Y351       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.950 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_900/CO[3]
                         net (fo=1, routed)           0.000     6.950    core_inst/tx_fifo_axis_tdata_reg[63]_i_900_n_0
    SLICE_X175Y352       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1069/CO[3]
                         net (fo=1, routed)           0.000     6.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_1069_n_0
    SLICE_X175Y353       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.048 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1238/CO[3]
                         net (fo=1, routed)           0.000     7.048    core_inst/tx_fifo_axis_tdata_reg[63]_i_1238_n_0
    SLICE_X175Y354       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     7.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1407/O[2]
                         net (fo=2, routed)           0.306     7.461    core_inst/tx_fifo_axis_tdata_reg[63]_i_1407_n_5
    SLICE_X177Y354       LUT2 (Prop_lut2_I1_O)        0.118     7.579 r  core_inst/tx_fifo_axis_tdata[63]_i_1515/O
                         net (fo=1, routed)           0.000     7.579    core_inst/tx_fifo_axis_tdata[63]_i_1515_n_0
    SLICE_X177Y354       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     7.830 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1445/CO[3]
                         net (fo=1, routed)           0.000     7.830    core_inst/tx_fifo_axis_tdata_reg[63]_i_1445_n_0
    SLICE_X177Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.879 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1440/CO[3]
                         net (fo=1, routed)           0.000     7.879    core_inst/tx_fifo_axis_tdata_reg[63]_i_1440_n_0
    SLICE_X177Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.928 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1435/CO[3]
                         net (fo=1, routed)           0.000     7.928    core_inst/tx_fifo_axis_tdata_reg[63]_i_1435_n_0
    SLICE_X177Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     7.977 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1430/CO[3]
                         net (fo=1, routed)           0.000     7.977    core_inst/tx_fifo_axis_tdata_reg[63]_i_1430_n_0
    SLICE_X177Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.026 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1425/CO[3]
                         net (fo=1, routed)           0.000     8.026    core_inst/tx_fifo_axis_tdata_reg[63]_i_1425_n_0
    SLICE_X177Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.075 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1420/CO[3]
                         net (fo=1, routed)           0.000     8.075    core_inst/tx_fifo_axis_tdata_reg[63]_i_1420_n_0
    SLICE_X177Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.124 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1415/CO[3]
                         net (fo=1, routed)           0.000     8.124    core_inst/tx_fifo_axis_tdata_reg[63]_i_1415_n_0
    SLICE_X177Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     8.173 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1412/CO[3]
                         net (fo=1, routed)           0.000     8.173    core_inst/tx_fifo_axis_tdata_reg[63]_i_1412_n_0
    SLICE_X177Y362       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.300 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1411/CO[0]
                         net (fo=35, routed)          0.487     8.787    core_inst/tx_fifo_axis_tdata_reg[63]_i_1411_n_3
    SLICE_X176Y354       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.376     9.163 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1402/CO[3]
                         net (fo=1, routed)           0.000     9.163    core_inst/tx_fifo_axis_tdata_reg[63]_i_1402_n_0
    SLICE_X176Y355       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.213 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1397/CO[3]
                         net (fo=1, routed)           0.000     9.213    core_inst/tx_fifo_axis_tdata_reg[63]_i_1397_n_0
    SLICE_X176Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.263 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1392/CO[3]
                         net (fo=1, routed)           0.000     9.263    core_inst/tx_fifo_axis_tdata_reg[63]_i_1392_n_0
    SLICE_X176Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.313 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1387/CO[3]
                         net (fo=1, routed)           0.000     9.313    core_inst/tx_fifo_axis_tdata_reg[63]_i_1387_n_0
    SLICE_X176Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.363 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1382/CO[3]
                         net (fo=1, routed)           0.000     9.363    core_inst/tx_fifo_axis_tdata_reg[63]_i_1382_n_0
    SLICE_X176Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.413 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1377/CO[3]
                         net (fo=1, routed)           0.000     9.413    core_inst/tx_fifo_axis_tdata_reg[63]_i_1377_n_0
    SLICE_X176Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.463 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1372/CO[3]
                         net (fo=1, routed)           0.000     9.463    core_inst/tx_fifo_axis_tdata_reg[63]_i_1372_n_0
    SLICE_X176Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     9.513 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1369/CO[3]
                         net (fo=1, routed)           0.000     9.513    core_inst/tx_fifo_axis_tdata_reg[63]_i_1369_n_0
    SLICE_X176Y362       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074     9.587 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1368/CO[1]
                         net (fo=35, routed)          0.442    10.029    core_inst/tx_fifo_axis_tdata_reg[63]_i_1368_n_2
    SLICE_X175Y355       LUT3 (Prop_lut3_I0_O)        0.120    10.149 r  core_inst/tx_fifo_axis_tdata[63]_i_1410/O
                         net (fo=1, routed)           0.000    10.149    core_inst/tx_fifo_axis_tdata[63]_i_1410_n_0
    SLICE_X175Y355       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    10.406 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1360/CO[3]
                         net (fo=1, routed)           0.000    10.406    core_inst/tx_fifo_axis_tdata_reg[63]_i_1360_n_0
    SLICE_X175Y356       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.455 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1355/CO[3]
                         net (fo=1, routed)           0.000    10.455    core_inst/tx_fifo_axis_tdata_reg[63]_i_1355_n_0
    SLICE_X175Y357       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.504 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1350/CO[3]
                         net (fo=1, routed)           0.000    10.504    core_inst/tx_fifo_axis_tdata_reg[63]_i_1350_n_0
    SLICE_X175Y358       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.553 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1345/CO[3]
                         net (fo=1, routed)           0.000    10.553    core_inst/tx_fifo_axis_tdata_reg[63]_i_1345_n_0
    SLICE_X175Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.602 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1340/CO[3]
                         net (fo=1, routed)           0.000    10.602    core_inst/tx_fifo_axis_tdata_reg[63]_i_1340_n_0
    SLICE_X175Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.651 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1335/CO[3]
                         net (fo=1, routed)           0.000    10.651    core_inst/tx_fifo_axis_tdata_reg[63]_i_1335_n_0
    SLICE_X175Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.700 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1330/CO[3]
                         net (fo=1, routed)           0.000    10.700    core_inst/tx_fifo_axis_tdata_reg[63]_i_1330_n_0
    SLICE_X175Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    10.749 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1327/CO[3]
                         net (fo=1, routed)           0.000    10.749    core_inst/tx_fifo_axis_tdata_reg[63]_i_1327_n_0
    SLICE_X175Y363       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    10.824 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1326/CO[1]
                         net (fo=35, routed)          0.545    11.368    core_inst/tx_fifo_axis_tdata_reg[63]_i_1326_n_2
    SLICE_X173Y358       LUT3 (Prop_lut3_I0_O)        0.118    11.486 r  core_inst/tx_fifo_axis_tdata[63]_i_1363/O
                         net (fo=1, routed)           0.000    11.486    core_inst/tx_fifo_axis_tdata[63]_i_1363_n_0
    SLICE_X173Y358       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    11.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1313/CO[3]
                         net (fo=1, routed)           0.000    11.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_1313_n_0
    SLICE_X173Y359       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.792 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1308/CO[3]
                         net (fo=1, routed)           0.000    11.792    core_inst/tx_fifo_axis_tdata_reg[63]_i_1308_n_0
    SLICE_X173Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.841 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1303/CO[3]
                         net (fo=1, routed)           0.000    11.841    core_inst/tx_fifo_axis_tdata_reg[63]_i_1303_n_0
    SLICE_X173Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.890 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1298/CO[3]
                         net (fo=1, routed)           0.000    11.890    core_inst/tx_fifo_axis_tdata_reg[63]_i_1298_n_0
    SLICE_X173Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.939 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1293/CO[3]
                         net (fo=1, routed)           0.000    11.939    core_inst/tx_fifo_axis_tdata_reg[63]_i_1293_n_0
    SLICE_X173Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    11.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1288/CO[3]
                         net (fo=1, routed)           0.000    11.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_1288_n_0
    SLICE_X173Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    12.037 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1285/CO[3]
                         net (fo=1, routed)           0.000    12.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_1285_n_0
    SLICE_X173Y365       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    12.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1284/CO[1]
                         net (fo=35, routed)          0.529    12.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_1284_n_2
    SLICE_X174Y359       LUT3 (Prop_lut3_I0_O)        0.118    12.759 r  core_inst/tx_fifo_axis_tdata[63]_i_1325/O
                         net (fo=1, routed)           0.000    12.759    core_inst/tx_fifo_axis_tdata[63]_i_1325_n_0
    SLICE_X174Y359       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    13.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1276/CO[3]
                         net (fo=1, routed)           0.000    13.005    core_inst/tx_fifo_axis_tdata_reg[63]_i_1276_n_0
    SLICE_X174Y360       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.055 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1271/CO[3]
                         net (fo=1, routed)           0.000    13.055    core_inst/tx_fifo_axis_tdata_reg[63]_i_1271_n_0
    SLICE_X174Y361       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.105 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1266/CO[3]
                         net (fo=1, routed)           0.000    13.105    core_inst/tx_fifo_axis_tdata_reg[63]_i_1266_n_0
    SLICE_X174Y362       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.155 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1261/CO[3]
                         net (fo=1, routed)           0.000    13.155    core_inst/tx_fifo_axis_tdata_reg[63]_i_1261_n_0
    SLICE_X174Y363       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.205 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1256/CO[3]
                         net (fo=1, routed)           0.000    13.205    core_inst/tx_fifo_axis_tdata_reg[63]_i_1256_n_0
    SLICE_X174Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1251/CO[3]
                         net (fo=1, routed)           0.000    13.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1251_n_0
    SLICE_X174Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.305 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1246/CO[3]
                         net (fo=1, routed)           0.000    13.305    core_inst/tx_fifo_axis_tdata_reg[63]_i_1246_n_0
    SLICE_X174Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    13.355 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1243/CO[3]
                         net (fo=1, routed)           0.000    13.355    core_inst/tx_fifo_axis_tdata_reg[63]_i_1243_n_0
    SLICE_X174Y367       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    13.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1242/CO[1]
                         net (fo=35, routed)          0.433    13.862    core_inst/tx_fifo_axis_tdata_reg[63]_i_1242_n_2
    SLICE_X176Y363       LUT3 (Prop_lut3_I0_O)        0.120    13.982 r  core_inst/tx_fifo_axis_tdata[63]_i_1283/O
                         net (fo=1, routed)           0.000    13.982    core_inst/tx_fifo_axis_tdata[63]_i_1283_n_0
    SLICE_X176Y363       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    14.228 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1233/CO[3]
                         net (fo=1, routed)           0.000    14.228    core_inst/tx_fifo_axis_tdata_reg[63]_i_1233_n_0
    SLICE_X176Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.278 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1228/CO[3]
                         net (fo=1, routed)           0.000    14.278    core_inst/tx_fifo_axis_tdata_reg[63]_i_1228_n_0
    SLICE_X176Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.328 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1223/CO[3]
                         net (fo=1, routed)           0.000    14.328    core_inst/tx_fifo_axis_tdata_reg[63]_i_1223_n_0
    SLICE_X176Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.378 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1218/CO[3]
                         net (fo=1, routed)           0.000    14.378    core_inst/tx_fifo_axis_tdata_reg[63]_i_1218_n_0
    SLICE_X176Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1213/CO[3]
                         net (fo=1, routed)           0.000    14.428    core_inst/tx_fifo_axis_tdata_reg[63]_i_1213_n_0
    SLICE_X176Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.478 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1208/CO[3]
                         net (fo=1, routed)           0.000    14.478    core_inst/tx_fifo_axis_tdata_reg[63]_i_1208_n_0
    SLICE_X176Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.528 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1203/CO[3]
                         net (fo=1, routed)           0.000    14.528    core_inst/tx_fifo_axis_tdata_reg[63]_i_1203_n_0
    SLICE_X176Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    14.578 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1200/CO[3]
                         net (fo=1, routed)           0.000    14.578    core_inst/tx_fifo_axis_tdata_reg[63]_i_1200_n_0
    SLICE_X176Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    14.652 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1199/CO[1]
                         net (fo=35, routed)          0.507    15.159    core_inst/tx_fifo_axis_tdata_reg[63]_i_1199_n_2
    SLICE_X178Y363       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    15.525 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1191/CO[3]
                         net (fo=1, routed)           0.000    15.525    core_inst/tx_fifo_axis_tdata_reg[63]_i_1191_n_0
    SLICE_X178Y364       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1186/CO[3]
                         net (fo=1, routed)           0.000    15.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_1186_n_0
    SLICE_X178Y365       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1181/CO[3]
                         net (fo=1, routed)           0.000    15.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_1181_n_0
    SLICE_X178Y366       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1176/CO[3]
                         net (fo=1, routed)           0.000    15.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_1176_n_0
    SLICE_X178Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1171/CO[3]
                         net (fo=1, routed)           0.000    15.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_1171_n_0
    SLICE_X178Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1166/CO[3]
                         net (fo=1, routed)           0.000    15.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_1166_n_0
    SLICE_X178Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1161/CO[3]
                         net (fo=1, routed)           0.000    15.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_1161_n_0
    SLICE_X178Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    15.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1158/CO[3]
                         net (fo=1, routed)           0.000    15.875    core_inst/tx_fifo_axis_tdata_reg[63]_i_1158_n_0
    SLICE_X178Y371       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    15.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1157/CO[1]
                         net (fo=35, routed)          0.392    16.341    core_inst/tx_fifo_axis_tdata_reg[63]_i_1157_n_2
    SLICE_X177Y366       LUT3 (Prop_lut3_I0_O)        0.120    16.461 r  core_inst/tx_fifo_axis_tdata[63]_i_1198/O
                         net (fo=1, routed)           0.000    16.461    core_inst/tx_fifo_axis_tdata[63]_i_1198_n_0
    SLICE_X177Y366       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    16.718 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1149/CO[3]
                         net (fo=1, routed)           0.000    16.718    core_inst/tx_fifo_axis_tdata_reg[63]_i_1149_n_0
    SLICE_X177Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.767 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1144/CO[3]
                         net (fo=1, routed)           0.000    16.767    core_inst/tx_fifo_axis_tdata_reg[63]_i_1144_n_0
    SLICE_X177Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.816 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1139/CO[3]
                         net (fo=1, routed)           0.000    16.816    core_inst/tx_fifo_axis_tdata_reg[63]_i_1139_n_0
    SLICE_X177Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.865 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1134/CO[3]
                         net (fo=1, routed)           0.000    16.865    core_inst/tx_fifo_axis_tdata_reg[63]_i_1134_n_0
    SLICE_X177Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.914 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1129/CO[3]
                         net (fo=1, routed)           0.000    16.914    core_inst/tx_fifo_axis_tdata_reg[63]_i_1129_n_0
    SLICE_X177Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    16.963 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1124/CO[3]
                         net (fo=1, routed)           0.000    16.963    core_inst/tx_fifo_axis_tdata_reg[63]_i_1124_n_0
    SLICE_X177Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.012 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1119/CO[3]
                         net (fo=1, routed)           0.000    17.012    core_inst/tx_fifo_axis_tdata_reg[63]_i_1119_n_0
    SLICE_X177Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    17.061 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1116/CO[3]
                         net (fo=1, routed)           0.000    17.061    core_inst/tx_fifo_axis_tdata_reg[63]_i_1116_n_0
    SLICE_X177Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    17.136 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1115/CO[1]
                         net (fo=35, routed)          0.519    17.656    core_inst/tx_fifo_axis_tdata_reg[63]_i_1115_n_2
    SLICE_X175Y366       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    18.010 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1107/CO[3]
                         net (fo=1, routed)           0.000    18.010    core_inst/tx_fifo_axis_tdata_reg[63]_i_1107_n_0
    SLICE_X175Y367       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.059 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1102/CO[3]
                         net (fo=1, routed)           0.000    18.059    core_inst/tx_fifo_axis_tdata_reg[63]_i_1102_n_0
    SLICE_X175Y368       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.108 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1097/CO[3]
                         net (fo=1, routed)           0.000    18.108    core_inst/tx_fifo_axis_tdata_reg[63]_i_1097_n_0
    SLICE_X175Y369       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.157 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1092/CO[3]
                         net (fo=1, routed)           0.000    18.157    core_inst/tx_fifo_axis_tdata_reg[63]_i_1092_n_0
    SLICE_X175Y370       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.206 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1087/CO[3]
                         net (fo=1, routed)           0.000    18.206    core_inst/tx_fifo_axis_tdata_reg[63]_i_1087_n_0
    SLICE_X175Y371       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.255 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1082/CO[3]
                         net (fo=1, routed)           0.000    18.255    core_inst/tx_fifo_axis_tdata_reg[63]_i_1082_n_0
    SLICE_X175Y372       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.304 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1077/CO[3]
                         net (fo=1, routed)           0.000    18.304    core_inst/tx_fifo_axis_tdata_reg[63]_i_1077_n_0
    SLICE_X175Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.353 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    18.353    core_inst/tx_fifo_axis_tdata_reg[63]_i_1074_n_0
    SLICE_X175Y374       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    18.428 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1073/CO[1]
                         net (fo=35, routed)          0.372    18.800    core_inst/tx_fifo_axis_tdata_reg[63]_i_1073_n_2
    SLICE_X176Y372       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    19.164 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    19.164    core_inst/tx_fifo_axis_tdata_reg[63]_i_1064_n_0
    SLICE_X176Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.214 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1059/CO[3]
                         net (fo=1, routed)           0.000    19.214    core_inst/tx_fifo_axis_tdata_reg[63]_i_1059_n_0
    SLICE_X176Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.264 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1054/CO[3]
                         net (fo=1, routed)           0.007    19.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_1054_n_0
    SLICE_X176Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.320 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1049/CO[3]
                         net (fo=1, routed)           0.000    19.320    core_inst/tx_fifo_axis_tdata_reg[63]_i_1049_n_0
    SLICE_X176Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.370 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1044/CO[3]
                         net (fo=1, routed)           0.000    19.370    core_inst/tx_fifo_axis_tdata_reg[63]_i_1044_n_0
    SLICE_X176Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.420 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1039/CO[3]
                         net (fo=1, routed)           0.000    19.420    core_inst/tx_fifo_axis_tdata_reg[63]_i_1039_n_0
    SLICE_X176Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.470 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1034/CO[3]
                         net (fo=1, routed)           0.000    19.470    core_inst/tx_fifo_axis_tdata_reg[63]_i_1034_n_0
    SLICE_X176Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    19.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1031/CO[3]
                         net (fo=1, routed)           0.000    19.520    core_inst/tx_fifo_axis_tdata_reg[63]_i_1031_n_0
    SLICE_X176Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    19.594 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1030/CO[1]
                         net (fo=35, routed)          0.512    20.106    core_inst/tx_fifo_axis_tdata_reg[63]_i_1030_n_2
    SLICE_X174Y372       LUT3 (Prop_lut3_I0_O)        0.120    20.226 r  core_inst/tx_fifo_axis_tdata[63]_i_1072/O
                         net (fo=1, routed)           0.000    20.226    core_inst/tx_fifo_axis_tdata[63]_i_1072_n_0
    SLICE_X174Y372       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    20.472 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    20.472    core_inst/tx_fifo_axis_tdata_reg[63]_i_1022_n_0
    SLICE_X174Y373       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1017/CO[3]
                         net (fo=1, routed)           0.000    20.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_1017_n_0
    SLICE_X174Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.572 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1012/CO[3]
                         net (fo=1, routed)           0.007    20.579    core_inst/tx_fifo_axis_tdata_reg[63]_i_1012_n_0
    SLICE_X174Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.629 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1007/CO[3]
                         net (fo=1, routed)           0.000    20.629    core_inst/tx_fifo_axis_tdata_reg[63]_i_1007_n_0
    SLICE_X174Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.679 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_1002/CO[3]
                         net (fo=1, routed)           0.000    20.679    core_inst/tx_fifo_axis_tdata_reg[63]_i_1002_n_0
    SLICE_X174Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.729 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_997/CO[3]
                         net (fo=1, routed)           0.000    20.729    core_inst/tx_fifo_axis_tdata_reg[63]_i_997_n_0
    SLICE_X174Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.779 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_992/CO[3]
                         net (fo=1, routed)           0.000    20.779    core_inst/tx_fifo_axis_tdata_reg[63]_i_992_n_0
    SLICE_X174Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    20.829 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_989/CO[3]
                         net (fo=1, routed)           0.000    20.829    core_inst/tx_fifo_axis_tdata_reg[63]_i_989_n_0
    SLICE_X174Y380       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    20.903 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_988/CO[1]
                         net (fo=35, routed)          0.560    21.462    core_inst/tx_fifo_axis_tdata_reg[63]_i_988_n_2
    SLICE_X173Y373       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    21.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_980/CO[3]
                         net (fo=1, routed)           0.000    21.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_980_n_0
    SLICE_X173Y374       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.867 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_975/CO[3]
                         net (fo=1, routed)           0.007    21.874    core_inst/tx_fifo_axis_tdata_reg[63]_i_975_n_0
    SLICE_X173Y375       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.923 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_970/CO[3]
                         net (fo=1, routed)           0.000    21.923    core_inst/tx_fifo_axis_tdata_reg[63]_i_970_n_0
    SLICE_X173Y376       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    21.972 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_965/CO[3]
                         net (fo=1, routed)           0.000    21.972    core_inst/tx_fifo_axis_tdata_reg[63]_i_965_n_0
    SLICE_X173Y377       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.021 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_960/CO[3]
                         net (fo=1, routed)           0.000    22.021    core_inst/tx_fifo_axis_tdata_reg[63]_i_960_n_0
    SLICE_X173Y378       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.070 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_955/CO[3]
                         net (fo=1, routed)           0.000    22.070    core_inst/tx_fifo_axis_tdata_reg[63]_i_955_n_0
    SLICE_X173Y379       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_950/CO[3]
                         net (fo=1, routed)           0.000    22.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_950_n_0
    SLICE_X173Y380       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    22.168 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_947/CO[3]
                         net (fo=1, routed)           0.000    22.168    core_inst/tx_fifo_axis_tdata_reg[63]_i_947_n_0
    SLICE_X173Y381       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    22.243 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_946/CO[1]
                         net (fo=35, routed)          0.341    22.585    core_inst/tx_fifo_axis_tdata_reg[63]_i_946_n_2
    SLICE_X174Y381       LUT3 (Prop_lut3_I0_O)        0.118    22.703 r  core_inst/tx_fifo_axis_tdata[63]_i_987/O
                         net (fo=1, routed)           0.000    22.703    core_inst/tx_fifo_axis_tdata[63]_i_987_n_0
    SLICE_X174Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    22.949 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_938/CO[3]
                         net (fo=1, routed)           0.000    22.949    core_inst/tx_fifo_axis_tdata_reg[63]_i_938_n_0
    SLICE_X174Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    22.999 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_933/CO[3]
                         net (fo=1, routed)           0.000    22.999    core_inst/tx_fifo_axis_tdata_reg[63]_i_933_n_0
    SLICE_X174Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_928/CO[3]
                         net (fo=1, routed)           0.000    23.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_928_n_0
    SLICE_X174Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.099 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_923/CO[3]
                         net (fo=1, routed)           0.000    23.099    core_inst/tx_fifo_axis_tdata_reg[63]_i_923_n_0
    SLICE_X174Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_918/CO[3]
                         net (fo=1, routed)           0.000    23.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_918_n_0
    SLICE_X174Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.199 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_913/CO[3]
                         net (fo=1, routed)           0.000    23.199    core_inst/tx_fifo_axis_tdata_reg[63]_i_913_n_0
    SLICE_X174Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_908/CO[3]
                         net (fo=1, routed)           0.000    23.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_908_n_0
    SLICE_X174Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    23.299 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_905/CO[3]
                         net (fo=1, routed)           0.000    23.299    core_inst/tx_fifo_axis_tdata_reg[63]_i_905_n_0
    SLICE_X174Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    23.373 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_904/CO[1]
                         net (fo=35, routed)          0.437    23.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_904_n_2
    SLICE_X175Y381       LUT3 (Prop_lut3_I0_O)        0.120    23.929 r  core_inst/tx_fifo_axis_tdata[63]_i_945/O
                         net (fo=1, routed)           0.000    23.929    core_inst/tx_fifo_axis_tdata[63]_i_945_n_0
    SLICE_X175Y381       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    24.186 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_895/CO[3]
                         net (fo=1, routed)           0.000    24.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_895_n_0
    SLICE_X175Y382       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_890/CO[3]
                         net (fo=1, routed)           0.000    24.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_890_n_0
    SLICE_X175Y383       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.284 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_885/CO[3]
                         net (fo=1, routed)           0.000    24.284    core_inst/tx_fifo_axis_tdata_reg[63]_i_885_n_0
    SLICE_X175Y384       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.333 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_880/CO[3]
                         net (fo=1, routed)           0.000    24.333    core_inst/tx_fifo_axis_tdata_reg[63]_i_880_n_0
    SLICE_X175Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.382 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_875/CO[3]
                         net (fo=1, routed)           0.000    24.382    core_inst/tx_fifo_axis_tdata_reg[63]_i_875_n_0
    SLICE_X175Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.431 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_870/CO[3]
                         net (fo=1, routed)           0.000    24.431    core_inst/tx_fifo_axis_tdata_reg[63]_i_870_n_0
    SLICE_X175Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.480 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_865/CO[3]
                         net (fo=1, routed)           0.000    24.480    core_inst/tx_fifo_axis_tdata_reg[63]_i_865_n_0
    SLICE_X175Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    24.529 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_862/CO[3]
                         net (fo=1, routed)           0.000    24.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_862_n_0
    SLICE_X175Y389       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    24.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_861/CO[1]
                         net (fo=35, routed)          0.423    25.027    core_inst/tx_fifo_axis_tdata_reg[63]_i_861_n_2
    SLICE_X176Y384       LUT3 (Prop_lut3_I0_O)        0.118    25.145 r  core_inst/tx_fifo_axis_tdata[63]_i_903/O
                         net (fo=1, routed)           0.000    25.145    core_inst/tx_fifo_axis_tdata[63]_i_903_n_0
    SLICE_X176Y384       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    25.391 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_853/CO[3]
                         net (fo=1, routed)           0.000    25.391    core_inst/tx_fifo_axis_tdata_reg[63]_i_853_n_0
    SLICE_X176Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.441 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_848/CO[3]
                         net (fo=1, routed)           0.000    25.441    core_inst/tx_fifo_axis_tdata_reg[63]_i_848_n_0
    SLICE_X176Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.491 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_843/CO[3]
                         net (fo=1, routed)           0.000    25.491    core_inst/tx_fifo_axis_tdata_reg[63]_i_843_n_0
    SLICE_X176Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.541 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_838/CO[3]
                         net (fo=1, routed)           0.000    25.541    core_inst/tx_fifo_axis_tdata_reg[63]_i_838_n_0
    SLICE_X176Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.591 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_833/CO[3]
                         net (fo=1, routed)           0.000    25.591    core_inst/tx_fifo_axis_tdata_reg[63]_i_833_n_0
    SLICE_X176Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.641 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_828/CO[3]
                         net (fo=1, routed)           0.000    25.641    core_inst/tx_fifo_axis_tdata_reg[63]_i_828_n_0
    SLICE_X176Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.691 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_823/CO[3]
                         net (fo=1, routed)           0.000    25.691    core_inst/tx_fifo_axis_tdata_reg[63]_i_823_n_0
    SLICE_X176Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    25.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_820/CO[3]
                         net (fo=1, routed)           0.000    25.741    core_inst/tx_fifo_axis_tdata_reg[63]_i_820_n_0
    SLICE_X176Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    25.815 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_819/CO[1]
                         net (fo=35, routed)          0.507    26.322    core_inst/tx_fifo_axis_tdata_reg[63]_i_819_n_2
    SLICE_X178Y384       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.366    26.688 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_811/CO[3]
                         net (fo=1, routed)           0.000    26.688    core_inst/tx_fifo_axis_tdata_reg[63]_i_811_n_0
    SLICE_X178Y385       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.738 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_806/CO[3]
                         net (fo=1, routed)           0.000    26.738    core_inst/tx_fifo_axis_tdata_reg[63]_i_806_n_0
    SLICE_X178Y386       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.788 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_801/CO[3]
                         net (fo=1, routed)           0.000    26.788    core_inst/tx_fifo_axis_tdata_reg[63]_i_801_n_0
    SLICE_X178Y387       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.838 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_796/CO[3]
                         net (fo=1, routed)           0.000    26.838    core_inst/tx_fifo_axis_tdata_reg[63]_i_796_n_0
    SLICE_X178Y388       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.888 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_791/CO[3]
                         net (fo=1, routed)           0.000    26.888    core_inst/tx_fifo_axis_tdata_reg[63]_i_791_n_0
    SLICE_X178Y389       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.938 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_786/CO[3]
                         net (fo=1, routed)           0.000    26.938    core_inst/tx_fifo_axis_tdata_reg[63]_i_786_n_0
    SLICE_X178Y390       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    26.988 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_781/CO[3]
                         net (fo=1, routed)           0.000    26.988    core_inst/tx_fifo_axis_tdata_reg[63]_i_781_n_0
    SLICE_X178Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    27.038 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_778/CO[3]
                         net (fo=1, routed)           0.000    27.038    core_inst/tx_fifo_axis_tdata_reg[63]_i_778_n_0
    SLICE_X178Y392       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    27.112 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_777/CO[1]
                         net (fo=35, routed)          0.318    27.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_777_n_2
    SLICE_X179Y390       LUT3 (Prop_lut3_I0_O)        0.120    27.549 r  core_inst/tx_fifo_axis_tdata[63]_i_818/O
                         net (fo=1, routed)           0.000    27.549    core_inst/tx_fifo_axis_tdata[63]_i_818_n_0
    SLICE_X179Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    27.806 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_769/CO[3]
                         net (fo=1, routed)           0.000    27.806    core_inst/tx_fifo_axis_tdata_reg[63]_i_769_n_0
    SLICE_X179Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.855 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_764/CO[3]
                         net (fo=1, routed)           0.000    27.855    core_inst/tx_fifo_axis_tdata_reg[63]_i_764_n_0
    SLICE_X179Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.904 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_759/CO[3]
                         net (fo=1, routed)           0.000    27.904    core_inst/tx_fifo_axis_tdata_reg[63]_i_759_n_0
    SLICE_X179Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    27.953 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_754/CO[3]
                         net (fo=1, routed)           0.000    27.953    core_inst/tx_fifo_axis_tdata_reg[63]_i_754_n_0
    SLICE_X179Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.002 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_749/CO[3]
                         net (fo=1, routed)           0.000    28.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_749_n_0
    SLICE_X179Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.051 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_744/CO[3]
                         net (fo=1, routed)           0.000    28.051    core_inst/tx_fifo_axis_tdata_reg[63]_i_744_n_0
    SLICE_X179Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.100 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_739/CO[3]
                         net (fo=1, routed)           0.000    28.100    core_inst/tx_fifo_axis_tdata_reg[63]_i_739_n_0
    SLICE_X179Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    28.149 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_736/CO[3]
                         net (fo=1, routed)           0.000    28.149    core_inst/tx_fifo_axis_tdata_reg[63]_i_736_n_0
    SLICE_X179Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    28.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_735/CO[1]
                         net (fo=35, routed)          0.503    28.727    core_inst/tx_fifo_axis_tdata_reg[63]_i_735_n_2
    SLICE_X175Y390       LUT3 (Prop_lut3_I0_O)        0.118    28.845 r  core_inst/tx_fifo_axis_tdata[63]_i_776/O
                         net (fo=1, routed)           0.000    28.845    core_inst/tx_fifo_axis_tdata[63]_i_776_n_0
    SLICE_X175Y390       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    29.102 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_726/CO[3]
                         net (fo=1, routed)           0.000    29.102    core_inst/tx_fifo_axis_tdata_reg[63]_i_726_n_0
    SLICE_X175Y391       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.151 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_721/CO[3]
                         net (fo=1, routed)           0.000    29.151    core_inst/tx_fifo_axis_tdata_reg[63]_i_721_n_0
    SLICE_X175Y392       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.200 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_716/CO[3]
                         net (fo=1, routed)           0.000    29.200    core_inst/tx_fifo_axis_tdata_reg[63]_i_716_n_0
    SLICE_X175Y393       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.249 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_711/CO[3]
                         net (fo=1, routed)           0.000    29.249    core_inst/tx_fifo_axis_tdata_reg[63]_i_711_n_0
    SLICE_X175Y394       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.298 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_706/CO[3]
                         net (fo=1, routed)           0.000    29.298    core_inst/tx_fifo_axis_tdata_reg[63]_i_706_n_0
    SLICE_X175Y395       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.347 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_701/CO[3]
                         net (fo=1, routed)           0.000    29.347    core_inst/tx_fifo_axis_tdata_reg[63]_i_701_n_0
    SLICE_X175Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.396 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_696/CO[3]
                         net (fo=1, routed)           0.000    29.396    core_inst/tx_fifo_axis_tdata_reg[63]_i_696_n_0
    SLICE_X175Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    29.445 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_693/CO[3]
                         net (fo=1, routed)           0.000    29.445    core_inst/tx_fifo_axis_tdata_reg[63]_i_693_n_0
    SLICE_X175Y398       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    29.520 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_692/CO[1]
                         net (fo=35, routed)          0.482    30.002    core_inst/tx_fifo_axis_tdata_reg[63]_i_692_n_2
    SLICE_X174Y396       LUT3 (Prop_lut3_I0_O)        0.118    30.120 r  core_inst/tx_fifo_axis_tdata[63]_i_729/O
                         net (fo=1, routed)           0.000    30.120    core_inst/tx_fifo_axis_tdata[63]_i_729_n_0
    SLICE_X174Y396       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    30.366 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_679/CO[3]
                         net (fo=1, routed)           0.000    30.366    core_inst/tx_fifo_axis_tdata_reg[63]_i_679_n_0
    SLICE_X174Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.416 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_674/CO[3]
                         net (fo=1, routed)           0.000    30.416    core_inst/tx_fifo_axis_tdata_reg[63]_i_674_n_0
    SLICE_X174Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.466 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_669/CO[3]
                         net (fo=1, routed)           0.000    30.466    core_inst/tx_fifo_axis_tdata_reg[63]_i_669_n_0
    SLICE_X174Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.516 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_664/CO[3]
                         net (fo=1, routed)           0.001    30.517    core_inst/tx_fifo_axis_tdata_reg[63]_i_664_n_0
    SLICE_X174Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.567 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_659/CO[3]
                         net (fo=1, routed)           0.000    30.567    core_inst/tx_fifo_axis_tdata_reg[63]_i_659_n_0
    SLICE_X174Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.617 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_654/CO[3]
                         net (fo=1, routed)           0.000    30.617    core_inst/tx_fifo_axis_tdata_reg[63]_i_654_n_0
    SLICE_X174Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    30.667 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_651/CO[3]
                         net (fo=1, routed)           0.000    30.667    core_inst/tx_fifo_axis_tdata_reg[63]_i_651_n_0
    SLICE_X174Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    30.741 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_650/CO[1]
                         net (fo=35, routed)          0.494    31.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_650_n_2
    SLICE_X177Y395       LUT3 (Prop_lut3_I0_O)        0.120    31.355 r  core_inst/tx_fifo_axis_tdata[63]_i_691/O
                         net (fo=1, routed)           0.000    31.355    core_inst/tx_fifo_axis_tdata[63]_i_691_n_0
    SLICE_X177Y395       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    31.612 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_642/CO[3]
                         net (fo=1, routed)           0.000    31.612    core_inst/tx_fifo_axis_tdata_reg[63]_i_642_n_0
    SLICE_X177Y396       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.661 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_637/CO[3]
                         net (fo=1, routed)           0.000    31.661    core_inst/tx_fifo_axis_tdata_reg[63]_i_637_n_0
    SLICE_X177Y397       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.710 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_632/CO[3]
                         net (fo=1, routed)           0.000    31.710    core_inst/tx_fifo_axis_tdata_reg[63]_i_632_n_0
    SLICE_X177Y398       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.759 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_627/CO[3]
                         net (fo=1, routed)           0.000    31.759    core_inst/tx_fifo_axis_tdata_reg[63]_i_627_n_0
    SLICE_X177Y399       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.808 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_622/CO[3]
                         net (fo=1, routed)           0.001    31.809    core_inst/tx_fifo_axis_tdata_reg[63]_i_622_n_0
    SLICE_X177Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.858 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_617/CO[3]
                         net (fo=1, routed)           0.000    31.858    core_inst/tx_fifo_axis_tdata_reg[63]_i_617_n_0
    SLICE_X177Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.907 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_612/CO[3]
                         net (fo=1, routed)           0.000    31.907    core_inst/tx_fifo_axis_tdata_reg[63]_i_612_n_0
    SLICE_X177Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    31.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_609/CO[3]
                         net (fo=1, routed)           0.000    31.956    core_inst/tx_fifo_axis_tdata_reg[63]_i_609_n_0
    SLICE_X177Y403       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    32.031 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_608/CO[1]
                         net (fo=35, routed)          0.446    32.477    core_inst/tx_fifo_axis_tdata_reg[63]_i_608_n_2
    SLICE_X175Y399       LUT3 (Prop_lut3_I0_O)        0.118    32.595 r  core_inst/tx_fifo_axis_tdata[63]_i_649/O
                         net (fo=1, routed)           0.000    32.595    core_inst/tx_fifo_axis_tdata[63]_i_649_n_0
    SLICE_X175Y399       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    32.852 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_600/CO[3]
                         net (fo=1, routed)           0.001    32.853    core_inst/tx_fifo_axis_tdata_reg[63]_i_600_n_0
    SLICE_X175Y400       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.902 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_595/CO[3]
                         net (fo=1, routed)           0.000    32.902    core_inst/tx_fifo_axis_tdata_reg[63]_i_595_n_0
    SLICE_X175Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    32.951 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_590/CO[3]
                         net (fo=1, routed)           0.000    32.951    core_inst/tx_fifo_axis_tdata_reg[63]_i_590_n_0
    SLICE_X175Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.000 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_585/CO[3]
                         net (fo=1, routed)           0.000    33.000    core_inst/tx_fifo_axis_tdata_reg[63]_i_585_n_0
    SLICE_X175Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.049 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_580/CO[3]
                         net (fo=1, routed)           0.000    33.049    core_inst/tx_fifo_axis_tdata_reg[63]_i_580_n_0
    SLICE_X175Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.097 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_575/CO[3]
                         net (fo=1, routed)           0.000    33.097    core_inst/tx_fifo_axis_tdata_reg[63]_i_575_n_0
    SLICE_X175Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.146 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_570/CO[3]
                         net (fo=1, routed)           0.000    33.146    core_inst/tx_fifo_axis_tdata_reg[63]_i_570_n_0
    SLICE_X175Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    33.195 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_567/CO[3]
                         net (fo=1, routed)           0.000    33.195    core_inst/tx_fifo_axis_tdata_reg[63]_i_567_n_0
    SLICE_X175Y407       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    33.271 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_566/CO[1]
                         net (fo=35, routed)          0.444    33.715    core_inst/tx_fifo_axis_tdata_reg[63]_i_566_n_2
    SLICE_X176Y400       LUT3 (Prop_lut3_I0_O)        0.118    33.833 r  core_inst/tx_fifo_axis_tdata[63]_i_607/O
                         net (fo=1, routed)           0.000    33.833    core_inst/tx_fifo_axis_tdata[63]_i_607_n_0
    SLICE_X176Y400       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    34.079 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_557/CO[3]
                         net (fo=1, routed)           0.000    34.079    core_inst/tx_fifo_axis_tdata_reg[63]_i_557_n_0
    SLICE_X176Y401       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.129 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_552/CO[3]
                         net (fo=1, routed)           0.000    34.129    core_inst/tx_fifo_axis_tdata_reg[63]_i_552_n_0
    SLICE_X176Y402       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_547/CO[3]
                         net (fo=1, routed)           0.000    34.179    core_inst/tx_fifo_axis_tdata_reg[63]_i_547_n_0
    SLICE_X176Y403       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.229 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_542/CO[3]
                         net (fo=1, routed)           0.000    34.229    core_inst/tx_fifo_axis_tdata_reg[63]_i_542_n_0
    SLICE_X176Y404       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.279 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_537/CO[3]
                         net (fo=1, routed)           0.000    34.279    core_inst/tx_fifo_axis_tdata_reg[63]_i_537_n_0
    SLICE_X176Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.329 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_532/CO[3]
                         net (fo=1, routed)           0.000    34.329    core_inst/tx_fifo_axis_tdata_reg[63]_i_532_n_0
    SLICE_X176Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.379 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_527/CO[3]
                         net (fo=1, routed)           0.000    34.379    core_inst/tx_fifo_axis_tdata_reg[63]_i_527_n_0
    SLICE_X176Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    34.429 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_524/CO[3]
                         net (fo=1, routed)           0.000    34.429    core_inst/tx_fifo_axis_tdata_reg[63]_i_524_n_0
    SLICE_X176Y408       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    34.503 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_523/CO[1]
                         net (fo=35, routed)          0.424    34.926    core_inst/tx_fifo_axis_tdata_reg[63]_i_523_n_2
    SLICE_X177Y404       LUT3 (Prop_lut3_I0_O)        0.120    35.046 r  core_inst/tx_fifo_axis_tdata[63]_i_565/O
                         net (fo=1, routed)           0.000    35.046    core_inst/tx_fifo_axis_tdata[63]_i_565_n_0
    SLICE_X177Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    35.303 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_515/CO[3]
                         net (fo=1, routed)           0.000    35.303    core_inst/tx_fifo_axis_tdata_reg[63]_i_515_n_0
    SLICE_X177Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.352 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_510/CO[3]
                         net (fo=1, routed)           0.000    35.352    core_inst/tx_fifo_axis_tdata_reg[63]_i_510_n_0
    SLICE_X177Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_505/CO[3]
                         net (fo=1, routed)           0.000    35.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_505_n_0
    SLICE_X177Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.450 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_500/CO[3]
                         net (fo=1, routed)           0.000    35.450    core_inst/tx_fifo_axis_tdata_reg[63]_i_500_n_0
    SLICE_X177Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.499 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_495/CO[3]
                         net (fo=1, routed)           0.000    35.499    core_inst/tx_fifo_axis_tdata_reg[63]_i_495_n_0
    SLICE_X177Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.548 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_490/CO[3]
                         net (fo=1, routed)           0.000    35.548    core_inst/tx_fifo_axis_tdata_reg[63]_i_490_n_0
    SLICE_X177Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_485/CO[3]
                         net (fo=1, routed)           0.000    35.597    core_inst/tx_fifo_axis_tdata_reg[63]_i_485_n_0
    SLICE_X177Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    35.646 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_482/CO[3]
                         net (fo=1, routed)           0.000    35.646    core_inst/tx_fifo_axis_tdata_reg[63]_i_482_n_0
    SLICE_X177Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    35.721 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_481/CO[1]
                         net (fo=35, routed)          0.551    36.273    core_inst/tx_fifo_axis_tdata_reg[63]_i_481_n_2
    SLICE_X179Y404       LUT3 (Prop_lut3_I0_O)        0.118    36.391 r  core_inst/tx_fifo_axis_tdata[63]_i_522/O
                         net (fo=1, routed)           0.000    36.391    core_inst/tx_fifo_axis_tdata[63]_i_522_n_0
    SLICE_X179Y404       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    36.648 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_473/CO[3]
                         net (fo=1, routed)           0.000    36.648    core_inst/tx_fifo_axis_tdata_reg[63]_i_473_n_0
    SLICE_X179Y405       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.697 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_468/CO[3]
                         net (fo=1, routed)           0.000    36.697    core_inst/tx_fifo_axis_tdata_reg[63]_i_468_n_0
    SLICE_X179Y406       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.746 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_463/CO[3]
                         net (fo=1, routed)           0.000    36.746    core_inst/tx_fifo_axis_tdata_reg[63]_i_463_n_0
    SLICE_X179Y407       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.795 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_458/CO[3]
                         net (fo=1, routed)           0.000    36.795    core_inst/tx_fifo_axis_tdata_reg[63]_i_458_n_0
    SLICE_X179Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.844 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_453/CO[3]
                         net (fo=1, routed)           0.000    36.844    core_inst/tx_fifo_axis_tdata_reg[63]_i_453_n_0
    SLICE_X179Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.893 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_448/CO[3]
                         net (fo=1, routed)           0.000    36.893    core_inst/tx_fifo_axis_tdata_reg[63]_i_448_n_0
    SLICE_X179Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.942 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_443/CO[3]
                         net (fo=1, routed)           0.000    36.942    core_inst/tx_fifo_axis_tdata_reg[63]_i_443_n_0
    SLICE_X179Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    36.991 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_440/CO[3]
                         net (fo=1, routed)           0.000    36.991    core_inst/tx_fifo_axis_tdata_reg[63]_i_440_n_0
    SLICE_X179Y412       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    37.066 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_439/CO[1]
                         net (fo=35, routed)          0.490    37.555    core_inst/tx_fifo_axis_tdata_reg[63]_i_439_n_2
    SLICE_X178Y407       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.364    37.919 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_431/CO[3]
                         net (fo=1, routed)           0.000    37.919    core_inst/tx_fifo_axis_tdata_reg[63]_i_431_n_0
    SLICE_X178Y408       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    37.969 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_419/CO[3]
                         net (fo=1, routed)           0.000    37.969    core_inst/tx_fifo_axis_tdata_reg[63]_i_419_n_0
    SLICE_X178Y409       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.019 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_414/CO[3]
                         net (fo=1, routed)           0.000    38.019    core_inst/tx_fifo_axis_tdata_reg[63]_i_414_n_0
    SLICE_X178Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.069 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_409/CO[3]
                         net (fo=1, routed)           0.000    38.069    core_inst/tx_fifo_axis_tdata_reg[63]_i_409_n_0
    SLICE_X178Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.119 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_404/CO[3]
                         net (fo=1, routed)           0.000    38.119    core_inst/tx_fifo_axis_tdata_reg[63]_i_404_n_0
    SLICE_X178Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.169 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_399/CO[3]
                         net (fo=1, routed)           0.000    38.169    core_inst/tx_fifo_axis_tdata_reg[63]_i_399_n_0
    SLICE_X178Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.219 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_394/CO[3]
                         net (fo=1, routed)           0.000    38.219    core_inst/tx_fifo_axis_tdata_reg[63]_i_394_n_0
    SLICE_X178Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    38.269 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_391/CO[3]
                         net (fo=1, routed)           0.000    38.269    core_inst/tx_fifo_axis_tdata_reg[63]_i_391_n_0
    SLICE_X178Y415       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    38.343 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_390/CO[1]
                         net (fo=35, routed)          0.464    38.808    core_inst/tx_fifo_axis_tdata_reg[63]_i_390_n_2
    SLICE_X176Y409       LUT3 (Prop_lut3_I0_O)        0.120    38.928 r  core_inst/tx_fifo_axis_tdata[63]_i_438/O
                         net (fo=1, routed)           0.000    38.928    core_inst/tx_fifo_axis_tdata[63]_i_438_n_0
    SLICE_X176Y409       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    39.174 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_385/CO[3]
                         net (fo=1, routed)           0.000    39.174    core_inst/tx_fifo_axis_tdata_reg[63]_i_385_n_0
    SLICE_X176Y410       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.224 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.224    core_inst/tx_fifo_axis_tdata_reg[63]_i_380_n_0
    SLICE_X176Y411       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.274 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_362/CO[3]
                         net (fo=1, routed)           0.000    39.274    core_inst/tx_fifo_axis_tdata_reg[63]_i_362_n_0
    SLICE_X176Y412       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.324 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_357/CO[3]
                         net (fo=1, routed)           0.000    39.324    core_inst/tx_fifo_axis_tdata_reg[63]_i_357_n_0
    SLICE_X176Y413       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.374 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_352/CO[3]
                         net (fo=1, routed)           0.000    39.374    core_inst/tx_fifo_axis_tdata_reg[63]_i_352_n_0
    SLICE_X176Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_347/CO[3]
                         net (fo=1, routed)           0.000    39.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_347_n_0
    SLICE_X176Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.474 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_342/CO[3]
                         net (fo=1, routed)           0.000    39.474    core_inst/tx_fifo_axis_tdata_reg[63]_i_342_n_0
    SLICE_X176Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    39.524 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_339/CO[3]
                         net (fo=1, routed)           0.000    39.524    core_inst/tx_fifo_axis_tdata_reg[63]_i_339_n_0
    SLICE_X176Y417       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    39.598 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_338/CO[1]
                         net (fo=35, routed)          0.425    40.023    core_inst/tx_fifo_axis_tdata_reg[63]_i_338_n_2
    SLICE_X177Y413       LUT3 (Prop_lut3_I0_O)        0.120    40.143 r  core_inst/tx_fifo_axis_tdata[63]_i_430/O
                         net (fo=1, routed)           0.000    40.143    core_inst/tx_fifo_axis_tdata[63]_i_430_n_0
    SLICE_X177Y413       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257    40.400 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_375/CO[3]
                         net (fo=1, routed)           0.000    40.400    core_inst/tx_fifo_axis_tdata_reg[63]_i_375_n_0
    SLICE_X177Y414       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.449 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_333/CO[3]
                         net (fo=1, routed)           0.000    40.449    core_inst/tx_fifo_axis_tdata_reg[63]_i_333_n_0
    SLICE_X177Y415       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.498 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_328/CO[3]
                         net (fo=1, routed)           0.000    40.498    core_inst/tx_fifo_axis_tdata_reg[63]_i_328_n_0
    SLICE_X177Y416       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.547 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_292/CO[3]
                         net (fo=1, routed)           0.000    40.547    core_inst/tx_fifo_axis_tdata_reg[63]_i_292_n_0
    SLICE_X177Y417       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.596 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_287/CO[3]
                         net (fo=1, routed)           0.000    40.596    core_inst/tx_fifo_axis_tdata_reg[63]_i_287_n_0
    SLICE_X177Y418       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.645 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_282/CO[3]
                         net (fo=1, routed)           0.000    40.645    core_inst/tx_fifo_axis_tdata_reg[63]_i_282_n_0
    SLICE_X177Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.694 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_277/CO[3]
                         net (fo=1, routed)           0.000    40.694    core_inst/tx_fifo_axis_tdata_reg[63]_i_277_n_0
    SLICE_X177Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    40.743 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_274/CO[3]
                         net (fo=1, routed)           0.000    40.743    core_inst/tx_fifo_axis_tdata_reg[63]_i_274_n_0
    SLICE_X177Y421       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    40.818 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_273/CO[1]
                         net (fo=35, routed)          0.393    41.211    core_inst/tx_fifo_axis_tdata_reg[63]_i_273_n_2
    SLICE_X176Y418       LUT3 (Prop_lut3_I0_O)        0.118    41.329 r  core_inst/tx_fifo_axis_tdata[63]_i_426/O
                         net (fo=1, routed)           0.000    41.329    core_inst/tx_fifo_axis_tdata[63]_i_426_n_0
    SLICE_X176Y418       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    41.575 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_367/CO[3]
                         net (fo=1, routed)           0.000    41.575    core_inst/tx_fifo_axis_tdata_reg[63]_i_367_n_0
    SLICE_X176Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.625 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_323/CO[3]
                         net (fo=1, routed)           0.000    41.625    core_inst/tx_fifo_axis_tdata_reg[63]_i_323_n_0
    SLICE_X176Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.675 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_268/CO[3]
                         net (fo=1, routed)           0.000    41.675    core_inst/tx_fifo_axis_tdata_reg[63]_i_268_n_0
    SLICE_X176Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.725 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_263/CO[3]
                         net (fo=1, routed)           0.000    41.725    core_inst/tx_fifo_axis_tdata_reg[63]_i_263_n_0
    SLICE_X176Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.775 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_203/CO[3]
                         net (fo=1, routed)           0.000    41.775    core_inst/tx_fifo_axis_tdata_reg[63]_i_203_n_0
    SLICE_X176Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.825 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_198/CO[3]
                         net (fo=1, routed)           0.000    41.825    core_inst/tx_fifo_axis_tdata_reg[63]_i_198_n_0
    SLICE_X176Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.875 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_193/CO[3]
                         net (fo=1, routed)           0.007    41.881    core_inst/tx_fifo_axis_tdata_reg[63]_i_193_n_0
    SLICE_X176Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    41.931 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_190/CO[3]
                         net (fo=1, routed)           0.000    41.931    core_inst/tx_fifo_axis_tdata_reg[63]_i_190_n_0
    SLICE_X176Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    42.005 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_189/CO[1]
                         net (fo=35, routed)          0.524    42.529    core_inst/tx_fifo_axis_tdata_reg[63]_i_189_n_2
    SLICE_X175Y418       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.356    42.885 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_315/CO[3]
                         net (fo=1, routed)           0.000    42.885    core_inst/tx_fifo_axis_tdata_reg[63]_i_315_n_0
    SLICE_X175Y419       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.934 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_301/CO[3]
                         net (fo=1, routed)           0.000    42.934    core_inst/tx_fifo_axis_tdata_reg[63]_i_301_n_0
    SLICE_X175Y420       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    42.983 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_258/CO[3]
                         net (fo=1, routed)           0.000    42.983    core_inst/tx_fifo_axis_tdata_reg[63]_i_258_n_0
    SLICE_X175Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.032 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_184/CO[3]
                         net (fo=1, routed)           0.000    43.032    core_inst/tx_fifo_axis_tdata_reg[63]_i_184_n_0
    SLICE_X175Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.081 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_179/CO[3]
                         net (fo=1, routed)           0.000    43.081    core_inst/tx_fifo_axis_tdata_reg[63]_i_179_n_0
    SLICE_X175Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.130 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_112/CO[3]
                         net (fo=1, routed)           0.000    43.130    core_inst/tx_fifo_axis_tdata_reg[63]_i_112_n_0
    SLICE_X175Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.179 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_107/CO[3]
                         net (fo=1, routed)           0.007    43.186    core_inst/tx_fifo_axis_tdata_reg[63]_i_107_n_0
    SLICE_X175Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    43.235 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_104/CO[3]
                         net (fo=1, routed)           0.000    43.235    core_inst/tx_fifo_axis_tdata_reg[63]_i_104_n_0
    SLICE_X175Y426       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    43.310 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_103/CO[1]
                         net (fo=35, routed)          0.508    43.818    core_inst/tx_fifo_axis_tdata_reg[63]_i_103_n_2
    SLICE_X179Y420       CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.354    44.172 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_240/CO[3]
                         net (fo=1, routed)           0.000    44.172    core_inst/tx_fifo_axis_tdata_reg[63]_i_240_n_0
    SLICE_X179Y421       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.221 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_245/CO[3]
                         net (fo=1, routed)           0.000    44.221    core_inst/tx_fifo_axis_tdata_reg[63]_i_245_n_0
    SLICE_X179Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.270 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_213/CO[3]
                         net (fo=1, routed)           0.000    44.270    core_inst/tx_fifo_axis_tdata_reg[63]_i_213_n_0
    SLICE_X179Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.319 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_171/CO[3]
                         net (fo=1, routed)           0.000    44.319    core_inst/tx_fifo_axis_tdata_reg[63]_i_171_n_0
    SLICE_X179Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.368 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_98/CO[3]
                         net (fo=1, routed)           0.007    44.375    core_inst/tx_fifo_axis_tdata_reg[63]_i_98_n_0
    SLICE_X179Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.424 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_93/CO[3]
                         net (fo=1, routed)           0.000    44.424    core_inst/tx_fifo_axis_tdata_reg[63]_i_93_n_0
    SLICE_X179Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.473 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_50/CO[3]
                         net (fo=1, routed)           0.000    44.473    core_inst/tx_fifo_axis_tdata_reg[63]_i_50_n_0
    SLICE_X179Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    44.522 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.522    core_inst/tx_fifo_axis_tdata_reg[63]_i_47_n_0
    SLICE_X179Y428       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.075    44.597 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_46/CO[1]
                         net (fo=35, routed)          0.440    45.037    core_inst/tx_fifo_axis_tdata_reg[63]_i_46_n_2
    SLICE_X178Y421       LUT3 (Prop_lut3_I0_O)        0.118    45.155 r  core_inst/tx_fifo_axis_tdata[63]_i_244/O
                         net (fo=1, routed)           0.000    45.155    core_inst/tx_fifo_axis_tdata[63]_i_244_n_0
    SLICE_X178Y421       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    45.401 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_152/CO[3]
                         net (fo=1, routed)           0.000    45.401    core_inst/tx_fifo_axis_tdata_reg[63]_i_152_n_0
    SLICE_X178Y422       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.451 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_157/CO[3]
                         net (fo=1, routed)           0.000    45.451    core_inst/tx_fifo_axis_tdata_reg[63]_i_157_n_0
    SLICE_X178Y423       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.501 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_208/CO[3]
                         net (fo=1, routed)           0.000    45.501    core_inst/tx_fifo_axis_tdata_reg[63]_i_208_n_0
    SLICE_X178Y424       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.551 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_118/CO[3]
                         net (fo=1, routed)           0.007    45.558    core_inst/tx_fifo_axis_tdata_reg[63]_i_118_n_0
    SLICE_X178Y425       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.608 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_83/CO[3]
                         net (fo=1, routed)           0.000    45.608    core_inst/tx_fifo_axis_tdata_reg[63]_i_83_n_0
    SLICE_X178Y426       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.658 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.658    core_inst/tx_fifo_axis_tdata_reg[63]_i_37_n_0
    SLICE_X178Y427       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.708 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_36/CO[3]
                         net (fo=1, routed)           0.000    45.708    core_inst/tx_fifo_axis_tdata_reg[63]_i_36_n_0
    SLICE_X178Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    45.758 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_23/CO[3]
                         net (fo=1, routed)           0.000    45.758    core_inst/tx_fifo_axis_tdata_reg[63]_i_23_n_0
    SLICE_X178Y429       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.074    45.832 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_22/CO[1]
                         net (fo=35, routed)          0.406    46.238    core_inst/tx_fifo_axis_tdata_reg[63]_i_22_n_2
    SLICE_X180Y427       LUT3 (Prop_lut3_I0_O)        0.120    46.358 r  core_inst/tx_fifo_axis_tdata[63]_i_156/O
                         net (fo=1, routed)           0.000    46.358    core_inst/tx_fifo_axis_tdata[63]_i_156_n_0
    SLICE_X180Y427       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246    46.604 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_73/CO[3]
                         net (fo=1, routed)           0.000    46.604    core_inst/tx_fifo_axis_tdata_reg[63]_i_73_n_0
    SLICE_X180Y428       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.654 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_75/CO[3]
                         net (fo=1, routed)           0.000    46.654    core_inst/tx_fifo_axis_tdata_reg[63]_i_75_n_0
    SLICE_X180Y429       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.704 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_139/CO[3]
                         net (fo=1, routed)           0.000    46.704    core_inst/tx_fifo_axis_tdata_reg[63]_i_139_n_0
    SLICE_X180Y430       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.754 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_117/CO[3]
                         net (fo=1, routed)           0.000    46.754    core_inst/tx_fifo_axis_tdata_reg[63]_i_117_n_0
    SLICE_X180Y431       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    46.804 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_55/CO[3]
                         net (fo=1, routed)           0.000    46.804    core_inst/tx_fifo_axis_tdata_reg[63]_i_55_n_0
    SLICE_X180Y432       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152    46.956 r  core_inst/tx_fifo_axis_tdata_reg[63]_i_33/O[1]
                         net (fo=7, routed)           0.380    47.336    core_inst/tx_fifo_axis_tdata_reg[63]_i_33_n_6
    SLICE_X179Y434       LUT4 (Prop_lut4_I2_O)        0.121    47.457 f  core_inst/tx_fifo_axis_tdata[63]_i_77/O
                         net (fo=1, routed)           0.343    47.800    core_inst/tx_fifo_axis_tdata[63]_i_77_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I0_O)        0.043    47.843 r  core_inst/tx_fifo_axis_tdata[63]_i_89/O
                         net (fo=2, routed)           0.390    48.233    core_inst/tx_fifo_axis_tdata[63]_i_89_n_0
    SLICE_X179Y435       LUT6 (Prop_lut6_I2_O)        0.043    48.276 r  core_inst/tx_fifo_axis_tdata[63]_i_92/O
                         net (fo=4, routed)           0.331    48.607    core_inst/tx_fifo_axis_tdata[63]_i_92_n_0
    SLICE_X183Y434       LUT6 (Prop_lut6_I5_O)        0.043    48.650 r  core_inst/tx_fifo_axis_tdata[63]_i_35_comp_1/O
                         net (fo=1, routed)           0.383    49.033    core_inst/tx_fifo_axis_tdata[63]_i_35_n_0_repN_1
    SLICE_X179Y433       LUT6 (Prop_lut6_I5_O)        0.043    49.076 f  core_inst/tx_fifo_axis_tdata[63]_i_20_comp/O
                         net (fo=1, routed)           0.331    49.407    core_inst/tx_fifo_axis_tdata[63]_i_20_n_0
    SLICE_X179Y432       LUT6 (Prop_lut6_I2_O)        0.043    49.450 f  core_inst/tx_fifo_axis_tdata[63]_i_5_comp/O
                         net (fo=28, routed)          0.419    49.869    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata_reg[38]_1
    SLICE_X182Y431       LUT6 (Prop_lut6_I2_O)        0.043    49.912 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/tx_fifo_axis_tdata[63]_i_1/O
                         net (fo=39, routed)          0.271    50.183    core_inst/udp_complete_inst_n_47
    SLICE_X181Y430       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.422    11.258    core_inst/coreclk_out
    SLICE_X181Y430       FDRE                                         r  core_inst/tx_fifo_axis_tdata_reg[15]/C
                         clock pessimism              1.194    12.452    
                         clock uncertainty           -0.035    12.416    
    SLICE_X181Y430       FDRE (Setup_fdre_C_R)       -0.295    12.121    core_inst/tx_fifo_axis_tdata_reg[15]
  -------------------------------------------------------------------
                         required time                         12.121    
                         arrival time                         -50.183    
  -------------------------------------------------------------------
                         slack                                -38.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.412%)  route 0.124ns (57.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.000     2.773    <hidden>
    SLICE_X203Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y484       FDRE (Prop_fdre_C_Q)         0.091     2.864 r  <hidden>
                         net (fo=91, routed)          0.124     2.987    <hidden>
    SLICE_X204Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.286     3.448    <hidden>
    SLICE_X204Y483       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.784    
    SLICE_X204Y483       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.933    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.412%)  route 0.124ns (57.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.000     2.773    <hidden>
    SLICE_X203Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y484       FDRE (Prop_fdre_C_Q)         0.091     2.864 r  <hidden>
                         net (fo=91, routed)          0.124     2.987    <hidden>
    SLICE_X204Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.286     3.448    <hidden>
    SLICE_X204Y483       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.784    
    SLICE_X204Y483       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.933    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.412%)  route 0.124ns (57.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.000     2.773    <hidden>
    SLICE_X203Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y484       FDRE (Prop_fdre_C_Q)         0.091     2.864 r  <hidden>
                         net (fo=91, routed)          0.124     2.987    <hidden>
    SLICE_X204Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.286     3.448    <hidden>
    SLICE_X204Y483       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.784    
    SLICE_X204Y483       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.933    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.412%)  route 0.124ns (57.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.000     2.773    <hidden>
    SLICE_X203Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y484       FDRE (Prop_fdre_C_Q)         0.091     2.864 r  <hidden>
                         net (fo=91, routed)          0.124     2.987    <hidden>
    SLICE_X204Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.286     3.448    <hidden>
    SLICE_X204Y483       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.784    
    SLICE_X204Y483       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.933    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.412%)  route 0.124ns (57.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.000     2.773    <hidden>
    SLICE_X203Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y484       FDRE (Prop_fdre_C_Q)         0.091     2.864 r  <hidden>
                         net (fo=91, routed)          0.124     2.987    <hidden>
    SLICE_X204Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.286     3.448    <hidden>
    SLICE_X204Y483       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.784    
    SLICE_X204Y483       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.933    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.412%)  route 0.124ns (57.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.000     2.773    <hidden>
    SLICE_X203Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y484       FDRE (Prop_fdre_C_Q)         0.091     2.864 r  <hidden>
                         net (fo=91, routed)          0.124     2.987    <hidden>
    SLICE_X204Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.286     3.448    <hidden>
    SLICE_X204Y483       RAMD32                                       r  <hidden>
                         clock pessimism             -0.664     2.784    
    SLICE_X204Y483       RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.149     2.933    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.412%)  route 0.124ns (57.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.000     2.773    <hidden>
    SLICE_X203Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y484       FDRE (Prop_fdre_C_Q)         0.091     2.864 r  <hidden>
                         net (fo=91, routed)          0.124     2.987    <hidden>
    SLICE_X204Y483       RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.286     3.448    <hidden>
    SLICE_X204Y483       RAMS32                                       r  <hidden>
                         clock pessimism             -0.664     2.784    
    SLICE_X204Y483       RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.149     2.933    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMS32 clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.091ns (42.412%)  route 0.124ns (57.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.448ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.000     2.773    <hidden>
    SLICE_X203Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y484       FDRE (Prop_fdre_C_Q)         0.091     2.864 r  <hidden>
                         net (fo=91, routed)          0.124     2.987    <hidden>
    SLICE_X204Y483       RAMS32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.286     3.448    <hidden>
    SLICE_X204Y483       RAMS32                                       r  <hidden>
                         clock pessimism             -0.664     2.784    
    SLICE_X204Y483       RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.149     2.933    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           2.987    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 sfp_4_pcs_pma_inst/inst/master_watchdog_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/master_watchdog_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.308ns (69.555%)  route 0.135ns (30.445%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X218Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y448       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[16]/Q
                         net (fo=2, routed)           0.134     2.939    sfp_4_pcs_pma_inst/inst/master_watchdog_reg[16]
    SLICE_X218Y448       LUT1 (Prop_lut1_I0_O)        0.028     2.967 r  sfp_4_pcs_pma_inst/inst/master_watchdog[16]_i_5/O
                         net (fo=1, routed)           0.000     2.967    sfp_4_pcs_pma_inst/inst/master_watchdog[16]_i_5_n_0
    SLICE_X218Y448       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     3.081 r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.081    sfp_4_pcs_pma_inst/inst/master_watchdog_reg[16]_i_1_n_0
    SLICE_X218Y449       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.106 r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.107    sfp_4_pcs_pma_inst/inst/master_watchdog_reg[20]_i_1_n_0
    SLICE_X218Y450       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.148 r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.148    sfp_4_pcs_pma_inst/inst/master_watchdog_reg[24]_i_1_n_7
    SLICE_X218Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.302     3.464    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X218Y450       FDRE                                         r  sfp_4_pcs_pma_inst/inst/master_watchdog_reg[24]/C
                         clock pessimism             -0.457     3.007    
    SLICE_X218Y450       FDRE (Hold_fdre_C_D)         0.071     3.078    sfp_4_pcs_pma_inst/inst/master_watchdog_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.078    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 core_inst/pkt_n_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/pkt_n_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.341ns (73.447%)  route 0.123ns (26.553%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.221ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.729     2.502    core_inst/coreclk_out
    SLICE_X175Y346       FDRE                                         r  core_inst/pkt_n_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y346       FDRE (Prop_fdre_C_Q)         0.100     2.602 f  core_inst/pkt_n_reg_reg[0]/Q
                         net (fo=6, routed)           0.123     2.724    core_inst/pkt_n_reg_reg[0]
    SLICE_X174Y347       LUT1 (Prop_lut1_I0_O)        0.028     2.752 r  core_inst/pkt_n_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     2.752    core_inst/pkt_n_reg[0]_i_4_n_0
    SLICE_X174Y347       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     2.858 r  core_inst/pkt_n_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.858    core_inst/pkt_n_reg_reg[0]_i_2_n_0
    SLICE_X174Y348       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.885 r  core_inst/pkt_n_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.885    core_inst/pkt_n_reg_reg[4]_i_1_n_0
    SLICE_X174Y349       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     2.912 r  core_inst/pkt_n_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.913    core_inst/pkt_n_reg_reg[8]_i_1_n_0
    SLICE_X174Y350       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     2.966 r  core_inst/pkt_n_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.966    core_inst/pkt_n_reg_reg[12]_i_1_n_5
    SLICE_X174Y350       FDRE                                         r  core_inst/pkt_n_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.059     3.221    core_inst/coreclk_out
    SLICE_X174Y350       FDRE                                         r  core_inst/pkt_n_reg_reg[14]/C
                         clock pessimism             -0.417     2.804    
    SLICE_X174Y350       FDRE (Hold_fdre_C_D)         0.092     2.896    core_inst/pkt_n_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.896    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.070    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sfp_mgt_refclk_p
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { sfp_mgt_refclk_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y92   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y92   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X10Y93   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X11Y93   core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB18_X11Y188  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X12Y89   core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X12Y88   core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X12Y87   core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB36_X13Y88   core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.893         6.400       4.507      RAMB18_X13Y178  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/mem_reg_4/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y437  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y437  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y438  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_0_127_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y437  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.674         3.200       2.526      SLICE_X176Y437  core_inst/udp_complete_inst/ip_complete_64_inst/arp_inst/arp_cache_inst/valid_mem_reg_128_255_0_0/DP.HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  clk_125mhz_mmcm_out

Setup :          112  Failing Endpoints,  Worst Slack       -7.540ns,  Total Violation     -642.528ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.540ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.618ns  (logic 0.884ns (11.604%)  route 6.734ns (88.396%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.058ns = ( 13.058 - 8.000 ) 
    Source Clock Delay      (SCD):    6.338ns = ( 12.738 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.868    12.738    <hidden>
    SLICE_X169Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y483       FDRE (Prop_fdre_C_Q)         0.216    12.954 r  <hidden>
                         net (fo=1, routed)           1.082    14.036    ctrl_out[5]_repN_alias
    SLICE_X169Y484       LUT4 (Prop_lut4_I0_O)        0.043    14.079 f  rx_active_prev_i_2/O
                         net (fo=1, routed)           0.477    14.556    rx_active_prev_i_2_n_0
    SLICE_X169Y484       LUT5 (Prop_lut5_I4_O)        0.043    14.599 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          3.247    17.846    rx_active_now
    SLICE_X170Y487       LUT3 (Prop_lut3_I0_O)        0.043    17.889 r  rx_timer[0]_i_7/O
                         net (fo=1, routed)           0.000    17.889    rx_timer[0]_i_7_n_0
    SLICE_X170Y487       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    18.076 r  rx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.076    rx_timer_reg[0]_i_2_n_0
    SLICE_X170Y488       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.125 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.125    rx_timer_reg[4]_i_1_n_0
    SLICE_X170Y489       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.174 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.174    rx_timer_reg[8]_i_1_n_0
    SLICE_X170Y490       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.223 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.223    rx_timer_reg[12]_i_1_n_0
    SLICE_X170Y491       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.272 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.272    rx_timer_reg[16]_i_1_n_0
    SLICE_X170Y492       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.321 r  rx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.321    rx_timer_reg[20]_i_1_n_0
    SLICE_X170Y493       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    18.428 r  rx_timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           1.928    20.356    rx_timer_reg[24]_i_1_n_5
    SLICE_X135Y453       FDCE                                         r  rx_timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.388    13.058    clk_125mhz_int
    SLICE_X135Y453       FDCE                                         r  rx_timer_reg[26]/C
                         clock pessimism              0.000    13.058    
                         clock uncertainty           -0.154    12.904    
    SLICE_X135Y453       FDCE (Setup_fdce_C_D)       -0.088    12.816    rx_timer_reg[26]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -20.356    
  -------------------------------------------------------------------
                         slack                                 -7.540    

Slack (VIOLATED) :        -7.234ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.317ns  (logic 0.835ns (11.411%)  route 6.482ns (88.589%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 13.061 - 8.000 ) 
    Source Clock Delay      (SCD):    6.338ns = ( 12.738 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.868    12.738    <hidden>
    SLICE_X169Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y483       FDRE (Prop_fdre_C_Q)         0.216    12.954 r  <hidden>
                         net (fo=1, routed)           1.082    14.036    ctrl_out[5]_repN_alias
    SLICE_X169Y484       LUT4 (Prop_lut4_I0_O)        0.043    14.079 f  rx_active_prev_i_2/O
                         net (fo=1, routed)           0.477    14.556    rx_active_prev_i_2_n_0
    SLICE_X169Y484       LUT5 (Prop_lut5_I4_O)        0.043    14.599 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          3.247    17.846    rx_active_now
    SLICE_X170Y487       LUT3 (Prop_lut3_I0_O)        0.043    17.889 r  rx_timer[0]_i_7/O
                         net (fo=1, routed)           0.000    17.889    rx_timer[0]_i_7_n_0
    SLICE_X170Y487       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    18.076 r  rx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.076    rx_timer_reg[0]_i_2_n_0
    SLICE_X170Y488       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.125 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.125    rx_timer_reg[4]_i_1_n_0
    SLICE_X170Y489       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.174 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.174    rx_timer_reg[8]_i_1_n_0
    SLICE_X170Y490       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.223 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.223    rx_timer_reg[12]_i_1_n_0
    SLICE_X170Y491       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.272 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.272    rx_timer_reg[16]_i_1_n_0
    SLICE_X170Y492       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    18.379 r  rx_timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           1.676    20.055    rx_timer_reg[20]_i_1_n_5
    SLICE_X159Y468       FDCE                                         r  rx_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.391    13.061    clk_125mhz_int
    SLICE_X159Y468       FDCE                                         r  rx_timer_reg[22]/C
                         clock pessimism              0.000    13.061    
                         clock uncertainty           -0.154    12.907    
    SLICE_X159Y468       FDCE (Setup_fdce_C_D)       -0.086    12.821    rx_timer_reg[22]
  -------------------------------------------------------------------
                         required time                         12.821    
                         arrival time                         -20.055    
  -------------------------------------------------------------------
                         slack                                 -7.234    

Slack (VIOLATED) :        -7.218ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.335ns  (logic 0.783ns (10.676%)  route 6.552ns (89.324%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 13.062 - 8.000 ) 
    Source Clock Delay      (SCD):    6.338ns = ( 12.738 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.868    12.738    <hidden>
    SLICE_X169Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y483       FDRE (Prop_fdre_C_Q)         0.216    12.954 r  <hidden>
                         net (fo=1, routed)           1.082    14.036    ctrl_out[5]_repN_alias
    SLICE_X169Y484       LUT4 (Prop_lut4_I0_O)        0.043    14.079 f  rx_active_prev_i_2/O
                         net (fo=1, routed)           0.477    14.556    rx_active_prev_i_2_n_0
    SLICE_X169Y484       LUT5 (Prop_lut5_I4_O)        0.043    14.599 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          3.247    17.846    rx_active_now
    SLICE_X170Y487       LUT3 (Prop_lut3_I0_O)        0.043    17.889 r  rx_timer[0]_i_7/O
                         net (fo=1, routed)           0.000    17.889    rx_timer[0]_i_7_n_0
    SLICE_X170Y487       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    18.076 r  rx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.076    rx_timer_reg[0]_i_2_n_0
    SLICE_X170Y488       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.125 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.125    rx_timer_reg[4]_i_1_n_0
    SLICE_X170Y489       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.174 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.174    rx_timer_reg[8]_i_1_n_0
    SLICE_X170Y490       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    18.327 r  rx_timer_reg[12]_i_1/O[1]
                         net (fo=1, routed)           1.745    20.072    rx_timer_reg[12]_i_1_n_6
    SLICE_X158Y467       FDCE                                         r  rx_timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.392    13.062    clk_125mhz_int
    SLICE_X158Y467       FDCE                                         r  rx_timer_reg[13]/C
                         clock pessimism              0.000    13.062    
                         clock uncertainty           -0.154    12.908    
    SLICE_X158Y467       FDCE (Setup_fdce_C_D)       -0.054    12.854    rx_timer_reg[13]
  -------------------------------------------------------------------
                         required time                         12.854    
                         arrival time                         -20.072    
  -------------------------------------------------------------------
                         slack                                 -7.218    

Slack (VIOLATED) :        -7.204ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.312ns  (logic 0.786ns (10.750%)  route 6.526ns (89.250%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 13.066 - 8.000 ) 
    Source Clock Delay      (SCD):    6.338ns = ( 12.738 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.868    12.738    <hidden>
    SLICE_X169Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y483       FDRE (Prop_fdre_C_Q)         0.216    12.954 r  <hidden>
                         net (fo=1, routed)           1.082    14.036    ctrl_out[5]_repN_alias
    SLICE_X169Y484       LUT4 (Prop_lut4_I0_O)        0.043    14.079 f  rx_active_prev_i_2/O
                         net (fo=1, routed)           0.477    14.556    rx_active_prev_i_2_n_0
    SLICE_X169Y484       LUT5 (Prop_lut5_I4_O)        0.043    14.599 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          3.247    17.846    rx_active_now
    SLICE_X170Y487       LUT3 (Prop_lut3_I0_O)        0.043    17.889 r  rx_timer[0]_i_7/O
                         net (fo=1, routed)           0.000    17.889    rx_timer[0]_i_7_n_0
    SLICE_X170Y487       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    18.076 r  rx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.076    rx_timer_reg[0]_i_2_n_0
    SLICE_X170Y488       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.125 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.125    rx_timer_reg[4]_i_1_n_0
    SLICE_X170Y489       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.174 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.174    rx_timer_reg[8]_i_1_n_0
    SLICE_X170Y490       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.223 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.223    rx_timer_reg[12]_i_1_n_0
    SLICE_X170Y491       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107    18.330 r  rx_timer_reg[16]_i_1/O[2]
                         net (fo=1, routed)           1.720    20.050    rx_timer_reg[16]_i_1_n_5
    SLICE_X156Y460       FDCE                                         r  rx_timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.396    13.066    clk_125mhz_int
    SLICE_X156Y460       FDCE                                         r  rx_timer_reg[18]/C
                         clock pessimism              0.000    13.066    
                         clock uncertainty           -0.154    12.912    
    SLICE_X156Y460       FDCE (Setup_fdce_C_D)       -0.066    12.846    rx_timer_reg[18]
  -------------------------------------------------------------------
                         required time                         12.846    
                         arrival time                         -20.050    
  -------------------------------------------------------------------
                         slack                                 -7.204    

Slack (VIOLATED) :        -7.188ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.266ns  (logic 0.881ns (12.125%)  route 6.385ns (87.875%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 13.061 - 8.000 ) 
    Source Clock Delay      (SCD):    6.338ns = ( 12.738 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.868    12.738    <hidden>
    SLICE_X169Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y483       FDRE (Prop_fdre_C_Q)         0.216    12.954 r  <hidden>
                         net (fo=1, routed)           1.082    14.036    ctrl_out[5]_repN_alias
    SLICE_X169Y484       LUT4 (Prop_lut4_I0_O)        0.043    14.079 f  rx_active_prev_i_2/O
                         net (fo=1, routed)           0.477    14.556    rx_active_prev_i_2_n_0
    SLICE_X169Y484       LUT5 (Prop_lut5_I4_O)        0.043    14.599 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          3.247    17.846    rx_active_now
    SLICE_X170Y487       LUT3 (Prop_lut3_I0_O)        0.043    17.889 r  rx_timer[0]_i_7/O
                         net (fo=1, routed)           0.000    17.889    rx_timer[0]_i_7_n_0
    SLICE_X170Y487       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    18.076 r  rx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.076    rx_timer_reg[0]_i_2_n_0
    SLICE_X170Y488       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.125 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.125    rx_timer_reg[4]_i_1_n_0
    SLICE_X170Y489       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.174 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.174    rx_timer_reg[8]_i_1_n_0
    SLICE_X170Y490       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.223 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.223    rx_timer_reg[12]_i_1_n_0
    SLICE_X170Y491       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.272 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.272    rx_timer_reg[16]_i_1_n_0
    SLICE_X170Y492       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    18.425 r  rx_timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           1.579    20.004    rx_timer_reg[20]_i_1_n_6
    SLICE_X159Y468       FDCE                                         r  rx_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.391    13.061    clk_125mhz_int
    SLICE_X159Y468       FDCE                                         r  rx_timer_reg[21]/C
                         clock pessimism              0.000    13.061    
                         clock uncertainty           -0.154    12.907    
    SLICE_X159Y468       FDCE (Setup_fdce_C_D)       -0.091    12.816    rx_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         12.816    
                         arrival time                         -20.004    
  -------------------------------------------------------------------
                         slack                                 -7.188    

Slack (VIOLATED) :        -7.183ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.300ns  (logic 0.930ns (12.739%)  route 6.370ns (87.261%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 13.063 - 8.000 ) 
    Source Clock Delay      (SCD):    6.338ns = ( 12.738 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.868    12.738    <hidden>
    SLICE_X169Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y483       FDRE (Prop_fdre_C_Q)         0.216    12.954 r  <hidden>
                         net (fo=1, routed)           1.082    14.036    ctrl_out[5]_repN_alias
    SLICE_X169Y484       LUT4 (Prop_lut4_I0_O)        0.043    14.079 f  rx_active_prev_i_2/O
                         net (fo=1, routed)           0.477    14.556    rx_active_prev_i_2_n_0
    SLICE_X169Y484       LUT5 (Prop_lut5_I4_O)        0.043    14.599 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          3.247    17.846    rx_active_now
    SLICE_X170Y487       LUT3 (Prop_lut3_I0_O)        0.043    17.889 r  rx_timer[0]_i_7/O
                         net (fo=1, routed)           0.000    17.889    rx_timer[0]_i_7_n_0
    SLICE_X170Y487       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    18.076 r  rx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.076    rx_timer_reg[0]_i_2_n_0
    SLICE_X170Y488       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.125 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.125    rx_timer_reg[4]_i_1_n_0
    SLICE_X170Y489       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.174 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.174    rx_timer_reg[8]_i_1_n_0
    SLICE_X170Y490       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.223 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.223    rx_timer_reg[12]_i_1_n_0
    SLICE_X170Y491       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.272 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.272    rx_timer_reg[16]_i_1_n_0
    SLICE_X170Y492       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.321 r  rx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.321    rx_timer_reg[20]_i_1_n_0
    SLICE_X170Y493       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    18.474 r  rx_timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           1.564    20.038    rx_timer_reg[24]_i_1_n_6
    SLICE_X152Y465       FDCE                                         r  rx_timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.393    13.063    clk_125mhz_int
    SLICE_X152Y465       FDCE                                         r  rx_timer_reg[25]/C
                         clock pessimism              0.000    13.063    
                         clock uncertainty           -0.154    12.909    
    SLICE_X152Y465       FDCE (Setup_fdce_C_D)       -0.054    12.855    rx_timer_reg[25]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                         -20.038    
  -------------------------------------------------------------------
                         slack                                 -7.183    

Slack (VIOLATED) :        -7.170ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.276ns  (logic 0.824ns (11.325%)  route 6.452ns (88.675%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.066ns = ( 13.066 - 8.000 ) 
    Source Clock Delay      (SCD):    6.338ns = ( 12.738 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.868    12.738    <hidden>
    SLICE_X169Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y483       FDRE (Prop_fdre_C_Q)         0.216    12.954 r  <hidden>
                         net (fo=1, routed)           1.082    14.036    ctrl_out[5]_repN_alias
    SLICE_X169Y484       LUT4 (Prop_lut4_I0_O)        0.043    14.079 f  rx_active_prev_i_2/O
                         net (fo=1, routed)           0.477    14.556    rx_active_prev_i_2_n_0
    SLICE_X169Y484       LUT5 (Prop_lut5_I4_O)        0.043    14.599 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          3.247    17.846    rx_active_now
    SLICE_X170Y487       LUT3 (Prop_lut3_I0_O)        0.043    17.889 r  rx_timer[0]_i_7/O
                         net (fo=1, routed)           0.000    17.889    rx_timer[0]_i_7_n_0
    SLICE_X170Y487       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    18.076 r  rx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.076    rx_timer_reg[0]_i_2_n_0
    SLICE_X170Y488       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.125 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.125    rx_timer_reg[4]_i_1_n_0
    SLICE_X170Y489       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.174 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.174    rx_timer_reg[8]_i_1_n_0
    SLICE_X170Y490       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.223 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.223    rx_timer_reg[12]_i_1_n_0
    SLICE_X170Y491       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145    18.368 r  rx_timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           1.646    20.014    rx_timer_reg[16]_i_1_n_4
    SLICE_X156Y460       FDCE                                         r  rx_timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.396    13.066    clk_125mhz_int
    SLICE_X156Y460       FDCE                                         r  rx_timer_reg[19]/C
                         clock pessimism              0.000    13.066    
                         clock uncertainty           -0.154    12.912    
    SLICE_X156Y460       FDCE (Setup_fdce_C_D)       -0.068    12.844    rx_timer_reg[19]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -20.014    
  -------------------------------------------------------------------
                         slack                                 -7.170    

Slack (VIOLATED) :        -7.138ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.232ns  (logic 0.881ns (12.182%)  route 6.351ns (87.818%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.063ns = ( 13.063 - 8.000 ) 
    Source Clock Delay      (SCD):    6.338ns = ( 12.738 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.868    12.738    <hidden>
    SLICE_X169Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y483       FDRE (Prop_fdre_C_Q)         0.216    12.954 r  <hidden>
                         net (fo=1, routed)           1.082    14.036    ctrl_out[5]_repN_alias
    SLICE_X169Y484       LUT4 (Prop_lut4_I0_O)        0.043    14.079 f  rx_active_prev_i_2/O
                         net (fo=1, routed)           0.477    14.556    rx_active_prev_i_2_n_0
    SLICE_X169Y484       LUT5 (Prop_lut5_I4_O)        0.043    14.599 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          3.247    17.846    rx_active_now
    SLICE_X170Y487       LUT3 (Prop_lut3_I0_O)        0.043    17.889 r  rx_timer[0]_i_7/O
                         net (fo=1, routed)           0.000    17.889    rx_timer[0]_i_7_n_0
    SLICE_X170Y487       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    18.076 r  rx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.076    rx_timer_reg[0]_i_2_n_0
    SLICE_X170Y488       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.125 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.125    rx_timer_reg[4]_i_1_n_0
    SLICE_X170Y489       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.174 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.174    rx_timer_reg[8]_i_1_n_0
    SLICE_X170Y490       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.223 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.223    rx_timer_reg[12]_i_1_n_0
    SLICE_X170Y491       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.272 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.272    rx_timer_reg[16]_i_1_n_0
    SLICE_X170Y492       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.321 r  rx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.321    rx_timer_reg[20]_i_1_n_0
    SLICE_X170Y493       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    18.425 r  rx_timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           1.545    19.970    rx_timer_reg[24]_i_1_n_7
    SLICE_X152Y465       FDCE                                         r  rx_timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.393    13.063    clk_125mhz_int
    SLICE_X152Y465       FDCE                                         r  rx_timer_reg[24]/C
                         clock pessimism              0.000    13.063    
                         clock uncertainty           -0.154    12.909    
    SLICE_X152Y465       FDCE (Setup_fdce_C_D)       -0.077    12.832    rx_timer_reg[24]
  -------------------------------------------------------------------
                         required time                         12.832    
                         arrival time                         -19.970    
  -------------------------------------------------------------------
                         slack                                 -7.138    

Slack (VIOLATED) :        -7.123ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.223ns  (logic 0.832ns (11.518%)  route 6.391ns (88.482%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.062ns = ( 13.062 - 8.000 ) 
    Source Clock Delay      (SCD):    6.338ns = ( 12.738 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.868    12.738    <hidden>
    SLICE_X169Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y483       FDRE (Prop_fdre_C_Q)         0.216    12.954 r  <hidden>
                         net (fo=1, routed)           1.082    14.036    ctrl_out[5]_repN_alias
    SLICE_X169Y484       LUT4 (Prop_lut4_I0_O)        0.043    14.079 f  rx_active_prev_i_2/O
                         net (fo=1, routed)           0.477    14.556    rx_active_prev_i_2_n_0
    SLICE_X169Y484       LUT5 (Prop_lut5_I4_O)        0.043    14.599 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          3.247    17.846    rx_active_now
    SLICE_X170Y487       LUT3 (Prop_lut3_I0_O)        0.043    17.889 r  rx_timer[0]_i_7/O
                         net (fo=1, routed)           0.000    17.889    rx_timer[0]_i_7_n_0
    SLICE_X170Y487       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    18.076 r  rx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.076    rx_timer_reg[0]_i_2_n_0
    SLICE_X170Y488       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.125 r  rx_timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.125    rx_timer_reg[4]_i_1_n_0
    SLICE_X170Y489       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.174 r  rx_timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.174    rx_timer_reg[8]_i_1_n_0
    SLICE_X170Y490       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.223 r  rx_timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.223    rx_timer_reg[12]_i_1_n_0
    SLICE_X170Y491       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049    18.272 r  rx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.272    rx_timer_reg[16]_i_1_n_0
    SLICE_X170Y492       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104    18.376 r  rx_timer_reg[20]_i_1/O[0]
                         net (fo=1, routed)           1.585    19.961    rx_timer_reg[20]_i_1_n_7
    SLICE_X158Y467       FDCE                                         r  rx_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.392    13.062    clk_125mhz_int
    SLICE_X158Y467       FDCE                                         r  rx_timer_reg[20]/C
                         clock pessimism              0.000    13.062    
                         clock uncertainty           -0.154    12.908    
    SLICE_X158Y467       FDCE (Setup_fdce_C_D)       -0.070    12.838    rx_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                         -19.961    
  -------------------------------------------------------------------
                         slack                                 -7.123    

Slack (VIOLATED) :        -7.095ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        7.215ns  (logic 0.685ns (9.494%)  route 6.530ns (90.506%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 13.065 - 8.000 ) 
    Source Clock Delay      (SCD):    6.338ns = ( 12.738 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.868    12.738    <hidden>
    SLICE_X169Y483       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X169Y483       FDRE (Prop_fdre_C_Q)         0.216    12.954 r  <hidden>
                         net (fo=1, routed)           1.082    14.036    ctrl_out[5]_repN_alias
    SLICE_X169Y484       LUT4 (Prop_lut4_I0_O)        0.043    14.079 f  rx_active_prev_i_2/O
                         net (fo=1, routed)           0.477    14.556    rx_active_prev_i_2_n_0
    SLICE_X169Y484       LUT5 (Prop_lut5_I4_O)        0.043    14.599 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          3.247    17.846    rx_active_now
    SLICE_X170Y487       LUT3 (Prop_lut3_I0_O)        0.043    17.889 r  rx_timer[0]_i_7/O
                         net (fo=1, routed)           0.000    17.889    rx_timer[0]_i_7_n_0
    SLICE_X170Y487       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187    18.076 r  rx_timer_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    18.076    rx_timer_reg[0]_i_2_n_0
    SLICE_X170Y488       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153    18.229 r  rx_timer_reg[4]_i_1/O[1]
                         net (fo=1, routed)           1.724    19.953    rx_timer_reg[4]_i_1_n_6
    SLICE_X156Y461       FDCE                                         r  rx_timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.395    13.065    clk_125mhz_int
    SLICE_X156Y461       FDCE                                         r  rx_timer_reg[5]/C
                         clock pessimism              0.000    13.065    
                         clock uncertainty           -0.154    12.911    
    SLICE_X156Y461       FDCE (Setup_fdce_C_D)       -0.053    12.858    rx_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         12.858    
                         arrival time                         -19.953    
  -------------------------------------------------------------------
                         slack                                 -7.095    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.450ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_blink_enable_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.202ns (8.049%)  route 2.308ns (91.951%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.556ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.965     2.738    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y468       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y468       FDSE (Prop_fdse_C_Q)         0.118     2.856 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=7, routed)           0.447     3.303    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X183Y469       LUT5 (Prop_lut5_I3_O)        0.028     3.331 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_replica/O
                         net (fo=14, routed)          1.130     4.461    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_2
    SLICE_X172Y491       LUT2 (Prop_lut2_I0_O)        0.028     4.489 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_3/O
                         net (fo=2, routed)           0.730     5.219    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_edge
    SLICE_X172Y482       LUT6 (Prop_lut6_I2_O)        0.028     5.247 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_blink_enable_i_1/O
                         net (fo=1, routed)           0.000     5.247    core_inst_n_57
    SLICE_X172Y482       FDCE                                         r  tx_blink_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.224     3.556    clk_125mhz_int
    SLICE_X172Y482       FDCE                                         r  tx_blink_enable_reg/C
                         clock pessimism              0.000     3.556    
                         clock uncertainty            0.154     3.710    
    SLICE_X172Y482       FDCE (Hold_fdce_C_D)         0.087     3.797    tx_blink_enable_reg
  -------------------------------------------------------------------
                         required time                         -3.797    
                         arrival time                           5.247    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.468ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_active_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.342ns  (logic 0.128ns (5.465%)  route 2.214ns (94.535%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.406ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.960     2.733    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X181Y472       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y472       FDSE (Prop_fdse_C_Q)         0.100     2.833 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=7, routed)           2.022     4.855    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X134Y405       LUT5 (Prop_lut5_I0_O)        0.028     4.883 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1/O
                         net (fo=1, routed)           0.193     5.075    tx_active_now
    SLICE_X135Y405       FDCE                                         r  tx_active_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.074     3.406    clk_125mhz_int
    SLICE_X135Y405       FDCE                                         r  tx_active_prev_reg/C
                         clock pessimism              0.000     3.406    
                         clock uncertainty            0.154     3.560    
    SLICE_X135Y405       FDCE (Hold_fdce_C_D)         0.047     3.607    tx_active_prev_reg
  -------------------------------------------------------------------
                         required time                         -3.607    
                         arrival time                           5.075    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.486ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.229ns (9.471%)  route 2.189ns (90.529%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.508ns
    Source Clock Delay      (SCD):    2.738ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.965     2.738    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X184Y468       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y468       FDSE (Prop_fdse_C_Q)         0.118     2.856 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[1]/Q
                         net (fo=7, routed)           0.447     3.303    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[1]
    SLICE_X183Y469       LUT5 (Prop_lut5_I3_O)        0.028     3.331 f  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_active_prev_i_1_replica/O
                         net (fo=14, routed)          0.728     4.059    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]_0_repN_2
    SLICE_X173Y492       LUT3 (Prop_lut3_I0_O)        0.028     4.087 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10/O
                         net (fo=1, routed)           0.000     4.087    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[0]_i_10_n_0
    SLICE_X173Y492       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     4.142 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[0]_i_2/O[0]
                         net (fo=1, routed)           1.013     5.156    core_inst_n_33
    SLICE_X148Y466       FDCE                                         r  tx_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.176     3.508    clk_125mhz_int
    SLICE_X148Y466       FDCE                                         r  tx_timer_reg[0]/C
                         clock pessimism              0.000     3.508    
                         clock uncertainty            0.154     3.662    
    SLICE_X148Y466       FDCE (Hold_fdce_C_D)         0.007     3.669    tx_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           5.156    
  -------------------------------------------------------------------
                         slack                                  1.486    

Slack (MET) :             1.490ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.308ns (12.733%)  route 2.111ns (87.267%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.507ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.960     2.733    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X181Y472       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y472       FDSE (Prop_fdse_C_Q)         0.100     2.833 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=7, routed)           0.924     3.756    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X173Y496       LUT6 (Prop_lut6_I3_O)        0.028     3.784 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_5_comp/O
                         net (fo=1, routed)           0.000     3.784    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_5_n_0
    SLICE_X173Y496       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     3.898 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.898    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X173Y497       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     3.923 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.923    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1_n_0
    SLICE_X173Y498       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.964 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           1.187     5.152    core_inst_n_56
    SLICE_X156Y469       FDCE                                         r  tx_timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.175     3.507    clk_125mhz_int
    SLICE_X156Y469       FDCE                                         r  tx_timer_reg[24]/C
                         clock pessimism              0.000     3.507    
                         clock uncertainty            0.154     3.661    
    SLICE_X156Y469       FDCE (Hold_fdce_C_D)         0.000     3.661    tx_timer_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.661    
                         arrival time                           5.152    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.491ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.295ns (12.176%)  route 2.128ns (87.824%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.960     2.733    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X181Y472       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y472       FDSE (Prop_fdse_C_Q)         0.100     2.833 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=7, routed)           0.924     3.756    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X173Y496       LUT6 (Prop_lut6_I3_O)        0.028     3.784 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_5_comp/O
                         net (fo=1, routed)           0.000     3.784    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_5_n_0
    SLICE_X173Y496       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     3.898 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.898    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X173Y497       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     3.951 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           1.204     5.156    core_inst_n_51
    SLICE_X150Y471       FDCE                                         r  tx_timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.172     3.504    clk_125mhz_int
    SLICE_X150Y471       FDCE                                         r  tx_timer_reg[22]/C
                         clock pessimism              0.000     3.504    
                         clock uncertainty            0.154     3.658    
    SLICE_X150Y471       FDCE (Hold_fdce_C_D)         0.006     3.664    tx_timer_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.664    
                         arrival time                           5.156    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.183ns (7.536%)  route 2.245ns (92.464%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.507ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.960     2.733    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X181Y472       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y472       FDSE (Prop_fdse_C_Q)         0.100     2.833 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=7, routed)           0.924     3.756    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X173Y496       LUT6 (Prop_lut6_I3_O)        0.028     3.784 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_5_comp/O
                         net (fo=1, routed)           0.000     3.784    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_5_n_0
    SLICE_X173Y496       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     3.839 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/O[0]
                         net (fo=1, routed)           1.322     5.161    core_inst_n_49
    SLICE_X156Y469       FDCE                                         r  tx_timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.175     3.507    clk_125mhz_int
    SLICE_X156Y469       FDCE                                         r  tx_timer_reg[16]/C
                         clock pessimism              0.000     3.507    
                         clock uncertainty            0.154     3.661    
    SLICE_X156Y469       FDCE (Hold_fdce_C_D)         0.007     3.668    tx_timer_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.668    
                         arrival time                           5.161    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.495ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.223ns (8.645%)  route 2.356ns (91.355%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.859ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.560ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.928     2.701    <hidden>
    SLICE_X168Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y484       FDRE (Prop_fdre_C_Q)         0.118     2.819 r  <hidden>
                         net (fo=24, routed)          0.428     3.247    sfp_1_rxc_int[1]
    SLICE_X169Y484       LUT5 (Prop_lut5_I3_O)        0.028     3.275 f  rx_active_prev_i_1/O
                         net (fo=30, routed)          1.928     5.203    rx_active_now
    SLICE_X170Y487       LUT3 (Prop_lut3_I0_O)        0.028     5.231 r  rx_timer[0]_i_9/O
                         net (fo=1, routed)           0.000     5.231    rx_timer[0]_i_9_n_0
    SLICE_X170Y487       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     5.280 r  rx_timer_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     5.280    rx_timer_reg[0]_i_2_n_6
    SLICE_X170Y487       FDCE                                         r  rx_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.228     3.560    clk_125mhz_int
    SLICE_X170Y487       FDCE                                         r  rx_timer_reg[1]/C
                         clock pessimism              0.000     3.560    
                         clock uncertainty            0.154     3.714    
    SLICE_X170Y487       FDCE (Hold_fdce_C_D)         0.071     3.785    rx_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.785    
                         arrival time                           5.280    
  -------------------------------------------------------------------
                         slack                                  1.495    

Slack (MET) :             1.507ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.308ns (12.564%)  route 2.143ns (87.436%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.960     2.733    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X181Y472       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y472       FDSE (Prop_fdse_C_Q)         0.100     2.833 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=7, routed)           0.924     3.756    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X173Y496       LUT6 (Prop_lut6_I3_O)        0.028     3.784 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_5_comp/O
                         net (fo=1, routed)           0.000     3.784    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_5_n_0
    SLICE_X173Y496       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     3.898 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.898    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X173Y497       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.066     3.964 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           1.220     5.184    core_inst_n_50
    SLICE_X150Y471       FDCE                                         r  tx_timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.172     3.504    clk_125mhz_int
    SLICE_X150Y471       FDCE                                         r  tx_timer_reg[23]/C
                         clock pessimism              0.000     3.504    
                         clock uncertainty            0.154     3.658    
    SLICE_X150Y471       FDCE (Hold_fdce_C_D)         0.019     3.677    tx_timer_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.677    
                         arrival time                           5.184    
  -------------------------------------------------------------------
                         slack                                  1.507    

Slack (MET) :             1.509ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.283ns (11.604%)  route 2.156ns (88.396%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.960     2.733    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X181Y472       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y472       FDSE (Prop_fdse_C_Q)         0.100     2.833 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=7, routed)           0.924     3.756    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X173Y496       LUT6 (Prop_lut6_I3_O)        0.028     3.784 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_5_comp/O
                         net (fo=1, routed)           0.000     3.784    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_5_n_0
    SLICE_X173Y496       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     3.898 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.898    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X173Y497       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     3.939 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[0]
                         net (fo=1, routed)           1.232     5.172    core_inst_n_53
    SLICE_X150Y471       FDCE                                         r  tx_timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.172     3.504    clk_125mhz_int
    SLICE_X150Y471       FDCE                                         r  tx_timer_reg[20]/C
                         clock pessimism              0.000     3.504    
                         clock uncertainty            0.154     3.658    
    SLICE_X150Y471       FDCE (Hold_fdce_C_D)         0.004     3.662    tx_timer_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.662    
                         arrival time                           5.172    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.511ns  (arrival time - required time)
  Source:                 core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz_mmcm_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.304ns (12.369%)  route 2.154ns (87.631%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.504ns
    Source Clock Delay      (SCD):    2.733ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.960     2.733    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/coreclk_out
    SLICE_X181Y472       FDSE                                         r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X181Y472       FDSE (Prop_fdse_C_Q)         0.100     2.833 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[2]/Q
                         net (fo=7, routed)           0.924     3.756    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/xgmii_txc_reg_reg[7]_0[2]
    SLICE_X173Y496       LUT6 (Prop_lut6_I3_O)        0.028     3.784 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_5_comp/O
                         net (fo=1, routed)           0.000     3.784    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer[16]_i_5_n_0
    SLICE_X173Y496       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.114     3.898 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.898    core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[16]_i_1_n_0
    SLICE_X173Y497       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.062     3.960 r  core_inst/eth_mac_10g_fifo_inst/eth_mac_10g_inst/axis_xgmii_tx_inst/tx_timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           1.230     5.191    core_inst_n_52
    SLICE_X150Y471       FDCE                                         r  tx_timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.172     3.504    clk_125mhz_int
    SLICE_X150Y471       FDCE                                         r  tx_timer_reg[21]/C
                         clock pessimism              0.000     3.504    
                         clock uncertainty            0.154     3.658    
    SLICE_X150Y471       FDCE (Hold_fdce_C_D)         0.021     3.679    tx_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.679    
                         arrival time                           5.191    
  -------------------------------------------------------------------
                         slack                                  1.511    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.327ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.718ns  (logic 0.198ns (27.593%)  route 0.520ns (72.407%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y488                                    0.000     0.000 r  <hidden>
    SLICE_X179Y488       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.520     0.718    <hidden>
    SLICE_X196Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X196Y488       FDRE (Setup_fdre_C_D)       -0.055     3.045    <hidden>
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -0.718    
  -------------------------------------------------------------------
                         slack                                  2.327    

Slack (MET) :             2.596ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.493ns  (logic 0.254ns (51.508%)  route 0.239ns (48.492%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y489                                    0.000     0.000 r  <hidden>
    SLICE_X204Y489       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.239     0.493    <hidden>
    SLICE_X203Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X203Y489       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  2.596    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.653ns  (logic 0.216ns (33.068%)  route 0.437ns (66.932%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y485                                    0.000     0.000 r  <hidden>
    SLICE_X173Y485       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.437     0.653    <hidden>
    SLICE_X173Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X173Y488       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.595ns  (logic 0.198ns (33.285%)  route 0.397ns (66.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y487                                    0.000     0.000 r  <hidden>
    SLICE_X173Y487       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.397     0.595    <hidden>
    SLICE_X174Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X174Y488       FDRE (Setup_fdre_C_D)       -0.056     6.344    <hidden>
  -------------------------------------------------------------------
                         required time                          6.344    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.552ns  (logic 0.216ns (39.141%)  route 0.336ns (60.859%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y485                                    0.000     0.000 r  <hidden>
    SLICE_X173Y485       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.336     0.552    <hidden>
    SLICE_X171Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X171Y488       FDRE (Setup_fdre_C_D)       -0.019     6.381    <hidden>
  -------------------------------------------------------------------
                         required time                          6.381    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.871ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.518ns  (logic 0.254ns (49.022%)  route 0.264ns (50.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y490                                    0.000     0.000 r  <hidden>
    SLICE_X172Y490       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.264     0.518    <hidden>
    SLICE_X173Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X173Y490       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  5.871    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.549ns  (logic 0.216ns (39.378%)  route 0.333ns (60.622%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y491                                    0.000     0.000 r  <hidden>
    SLICE_X175Y491       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.333     0.549    <hidden>
    SLICE_X174Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X174Y491       FDRE (Setup_fdre_C_D)        0.021     6.421    <hidden>
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.549    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.509ns  (logic 0.216ns (42.447%)  route 0.293ns (57.553%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y485                                    0.000     0.000 r  <hidden>
    SLICE_X173Y485       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.293     0.509    <hidden>
    SLICE_X175Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X175Y486       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.900ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.490ns  (logic 0.254ns (51.823%)  route 0.236ns (48.177%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y486                                    0.000     0.000 r  <hidden>
    SLICE_X172Y486       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.236     0.490    <hidden>
    SLICE_X173Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X173Y488       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  5.900    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.474ns  (logic 0.254ns (53.580%)  route 0.220ns (46.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y486                                    0.000     0.000 r  <hidden>
    SLICE_X172Y486       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.220     0.474    <hidden>
    SLICE_X175Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X175Y486       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  5.915    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.747ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.566ns  (logic 0.198ns (35.011%)  route 0.368ns (64.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y475                                    0.000     0.000 r  <hidden>
    SLICE_X183Y475       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.368     0.566    <hidden>
    SLICE_X182Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X182Y475       FDRE (Setup_fdre_C_D)       -0.087     6.313    <hidden>
  -------------------------------------------------------------------
                         required time                          6.313    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.774ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.615ns  (logic 0.254ns (41.292%)  route 0.361ns (58.708%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y477                                    0.000     0.000 r  <hidden>
    SLICE_X184Y477       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.361     0.615    <hidden>
    SLICE_X181Y478       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X181Y478       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.615    
  -------------------------------------------------------------------
                         slack                                  5.774    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.529ns  (logic 0.232ns (43.816%)  route 0.297ns (56.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y484                                    0.000     0.000 r  <hidden>
    SLICE_X204Y484       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=2, routed)           0.297     0.529    <hidden>
    SLICE_X207Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X207Y485       FDRE (Setup_fdre_C_D)       -0.090     6.310    <hidden>
  -------------------------------------------------------------------
                         required time                          6.310    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.795ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.594ns  (logic 0.216ns (36.372%)  route 0.378ns (63.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y437                                    0.000     0.000 r  <hidden>
    SLICE_X211Y437       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.378     0.594    <hidden>
    SLICE_X214Y437       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X214Y437       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  5.795    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.594ns  (logic 0.216ns (36.338%)  route 0.378ns (63.662%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y484                                    0.000     0.000 r  <hidden>
    SLICE_X205Y484       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.378     0.594    <hidden>
    SLICE_X207Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X207Y484       FDRE (Setup_fdre_C_D)       -0.010     6.390    <hidden>
  -------------------------------------------------------------------
                         required time                          6.390    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.563ns  (logic 0.216ns (38.387%)  route 0.347ns (61.613%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y458                                    0.000     0.000 r  <hidden>
    SLICE_X203Y458       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.347     0.563    <hidden>
    SLICE_X203Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X203Y457       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.848ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.541ns  (logic 0.216ns (39.900%)  route 0.325ns (60.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y437                                    0.000     0.000 r  <hidden>
    SLICE_X211Y437       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.325     0.541    <hidden>
    SLICE_X213Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X213Y438       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.541    
  -------------------------------------------------------------------
                         slack                                  5.848    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.519ns  (logic 0.216ns (41.634%)  route 0.303ns (58.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y484                                    0.000     0.000 r  <hidden>
    SLICE_X205Y484       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.303     0.519    <hidden>
    SLICE_X207Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X207Y484       FDRE (Setup_fdre_C_D)       -0.011     6.389    <hidden>
  -------------------------------------------------------------------
                         required time                          6.389    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.528ns  (logic 0.216ns (40.911%)  route 0.312ns (59.089%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y484                                    0.000     0.000 r  <hidden>
    SLICE_X205Y484       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=2, routed)           0.312     0.528    <hidden>
    SLICE_X208Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X208Y484       FDRE (Setup_fdre_C_D)        0.021     6.421    <hidden>
  -------------------------------------------------------------------
                         required time                          6.421    
                         arrival time                          -0.528    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (MaxDelay Path 6.400ns)
  Data Path Delay:        0.409ns  (logic 0.232ns (56.660%)  route 0.177ns (43.340%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.400ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y458                                    0.000     0.000 r  <hidden>
    SLICE_X200Y458       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=2, routed)           0.177     0.409    <hidden>
    SLICE_X202Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    6.400     6.400    
    SLICE_X202Y458       FDRE (Setup_fdre_C_D)       -0.090     6.310    <hidden>
  -------------------------------------------------------------------
                         required time                          6.310    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  5.901    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.447ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.447ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.575ns  (logic 0.232ns (40.322%)  route 0.343ns (59.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y490                                    0.000     0.000 r  <hidden>
    SLICE_X206Y490       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.343     0.575    <hidden>
    SLICE_X207Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X207Y490       FDRE (Setup_fdre_C_D)       -0.078     3.022    <hidden>
  -------------------------------------------------------------------
                         required time                          3.022    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.584ns  (logic 0.216ns (37.013%)  route 0.368ns (62.987%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y488                                    0.000     0.000 r  <hidden>
    SLICE_X205Y488       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.368     0.584    <hidden>
    SLICE_X206Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X206Y488       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  2.537    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.485ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.560ns  (logic 0.232ns (41.433%)  route 0.328ns (58.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y465                                    0.000     0.000 r  <hidden>
    SLICE_X200Y465       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.328     0.560    <hidden>
    SLICE_X204Y465       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X204Y465       FDRE (Setup_fdre_C_D)       -0.055     3.045    <hidden>
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.670ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.419ns  (logic 0.254ns (60.638%)  route 0.165ns (39.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y475                                    0.000     0.000 r  <hidden>
    SLICE_X210Y475       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.165     0.419    <hidden>
    SLICE_X211Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X211Y475       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  2.670    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.272ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.272ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.741ns  (logic 0.198ns (26.711%)  route 0.543ns (73.289%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y445                                    0.000     0.000 r  <hidden>
    SLICE_X214Y445       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.543     0.741    <hidden>
    SLICE_X213Y451       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X213Y451       FDRE (Setup_fdre_C_D)       -0.087     3.013    <hidden>
  -------------------------------------------------------------------
                         required time                          3.013    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.670ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.419ns  (logic 0.254ns (60.638%)  route 0.165ns (39.362%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y459                                    0.000     0.000 r  <hidden>
    SLICE_X206Y459       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.165     0.419    <hidden>
    SLICE_X207Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X207Y459       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  2.670    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.452ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.452ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.638ns  (logic 0.254ns (39.803%)  route 0.384ns (60.197%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y486                                    0.000     0.000 r  <hidden>
    SLICE_X174Y486       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.384     0.638    <hidden>
    SLICE_X170Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X170Y486       FDRE (Setup_fdre_C_D)       -0.010     3.090    <hidden>
  -------------------------------------------------------------------
                         required time                          3.090    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  2.452    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.631ns  (logic 0.254ns (40.264%)  route 0.377ns (59.736%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y486                                    0.000     0.000 r  <hidden>
    SLICE_X174Y486       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.377     0.631    <hidden>
    SLICE_X171Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X171Y485       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.631    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.638ns  (logic 0.254ns (39.825%)  route 0.384ns (60.175%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y486                                    0.000     0.000 r  <hidden>
    SLICE_X174Y486       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.384     0.638    <hidden>
    SLICE_X172Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X172Y487       FDRE (Setup_fdre_C_D)        0.021     3.121    <hidden>
  -------------------------------------------------------------------
                         required time                          3.121    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.529ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.560ns  (logic 0.254ns (45.366%)  route 0.306ns (54.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y486                                    0.000     0.000 r  <hidden>
    SLICE_X174Y486       FDRE (Prop_fdre_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=2, routed)           0.306     0.560    <hidden>
    SLICE_X170Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X170Y486       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  2.529    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.497ns  (logic 0.198ns (39.840%)  route 0.299ns (60.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y487                                    0.000     0.000 r  <hidden>
    SLICE_X175Y487       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=2, routed)           0.299     0.497    <hidden>
    SLICE_X172Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X172Y487       FDRE (Setup_fdre_C_D)       -0.055     3.045    <hidden>
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -0.497    
  -------------------------------------------------------------------
                         slack                                  2.548    





---------------------------------------------------------------------------------------------------
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        2.528ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.517ns  (logic 0.232ns (44.846%)  route 0.285ns (55.154%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y480                                    0.000     0.000 r  <hidden>
    SLICE_X208Y480       FDRE (Prop_fdre_C_Q)         0.232     0.232 r  <hidden>
                         net (fo=1, routed)           0.285     0.517    <hidden>
    SLICE_X206Y480       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X206Y480       FDRE (Setup_fdre_C_D)       -0.055     3.045    <hidden>
  -------------------------------------------------------------------
                         required time                          3.045    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.552ns  (logic 0.216ns (39.098%)  route 0.336ns (60.902%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y476                                    0.000     0.000 r  <hidden>
    SLICE_X182Y476       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.336     0.552    <hidden>
    SLICE_X179Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X179Y476       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.581ns  (logic 0.216ns (37.183%)  route 0.365ns (62.817%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y439                                    0.000     0.000 r  <hidden>
    SLICE_X214Y439       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.365     0.581    <hidden>
    SLICE_X212Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X212Y438       FDRE (Setup_fdre_C_D)        0.023     3.123    <hidden>
  -------------------------------------------------------------------
                         required time                          3.123    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.456ns  (logic 0.198ns (43.444%)  route 0.258ns (56.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y476                                    0.000     0.000 r  <hidden>
    SLICE_X185Y476       FDRE (Prop_fdre_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.258     0.456    <hidden>
    SLICE_X185Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X185Y475       FDRE (Setup_fdre_C_D)       -0.086     3.014    <hidden>
  -------------------------------------------------------------------
                         required time                          3.014    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.567ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.445ns  (logic 0.198ns (44.454%)  route 0.247ns (55.546%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y457                                    0.000     0.000 r  <hidden>
    SLICE_X202Y457       FDSE (Prop_fdse_C_Q)         0.198     0.198 r  <hidden>
                         net (fo=1, routed)           0.247     0.445    <hidden>
    SLICE_X201Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X201Y457       FDRE (Setup_fdre_C_D)       -0.088     3.012    <hidden>
  -------------------------------------------------------------------
                         required time                          3.012    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  2.567    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.520ns  (logic 0.254ns (48.881%)  route 0.266ns (51.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X184Y476                                    0.000     0.000 r  <hidden>
    SLICE_X184Y476       FDSE (Prop_fdse_C_Q)         0.254     0.254 r  <hidden>
                         net (fo=1, routed)           0.266     0.520    <hidden>
    SLICE_X185Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X185Y475       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.510ns  (logic 0.216ns (42.344%)  route 0.294ns (57.656%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y440                                    0.000     0.000 r  <hidden>
    SLICE_X214Y440       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.294     0.510    <hidden>
    SLICE_X213Y439       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X213Y439       FDRE (Setup_fdre_C_D)       -0.010     3.090    <hidden>
  -------------------------------------------------------------------
                         required time                          3.090    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.505ns  (logic 0.216ns (42.758%)  route 0.289ns (57.242%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y440                                    0.000     0.000 r  <hidden>
    SLICE_X214Y440       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.289     0.505    <hidden>
    SLICE_X213Y439       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X213Y439       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.505    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.599ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.527ns  (logic 0.216ns (41.026%)  route 0.311ns (58.974%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y476                                    0.000     0.000 r  <hidden>
    SLICE_X182Y476       FDRE (Prop_fdre_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.311     0.527    <hidden>
    SLICE_X180Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X180Y476       FDRE (Setup_fdre_C_D)        0.026     3.126    <hidden>
  -------------------------------------------------------------------
                         required time                          3.126    
                         arrival time                          -0.527    
  -------------------------------------------------------------------
                         slack                                  2.599    

Slack (MET) :             2.604ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             sfp_mgt_refclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.100ns  (MaxDelay Path 3.100ns)
  Data Path Delay:        0.485ns  (logic 0.216ns (44.518%)  route 0.269ns (55.482%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.100ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y439                                    0.000     0.000 r  <hidden>
    SLICE_X214Y439       FDSE (Prop_fdse_C_Q)         0.216     0.216 r  <hidden>
                         net (fo=1, routed)           0.269     0.485    <hidden>
    SLICE_X214Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         max delay                    3.100     3.100    
    SLICE_X214Y438       FDRE (Setup_fdre_C_D)       -0.011     3.089    <hidden>
  -------------------------------------------------------------------
                         required time                          3.089    
                         arrival time                          -0.485    
  -------------------------------------------------------------------
                         slack                                  2.604    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_mgt_refclk_p
  To Clock:  clk_125mhz_mmcm_out

Setup :           83  Failing Endpoints,  Worst Slack       -5.237ns,  Total Violation     -368.838ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.237ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.533ns  (logic 0.254ns (4.591%)  route 5.279ns (95.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 12.739 - 8.000 ) 
    Source Clock Delay      (SCD):    5.684ns = ( 12.084 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214    12.084    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254    12.338 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.279    17.616    sfp_reset_in
    SLICE_X121Y325       FDCE                                         f  blink_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.069    12.739    clk_125mhz_int
    SLICE_X121Y325       FDCE                                         r  blink_cnt_reg[10]/C
                         clock pessimism              0.000    12.739    
                         clock uncertainty           -0.154    12.585    
    SLICE_X121Y325       FDCE (Recov_fdce_C_CLR)     -0.206    12.379    blink_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                 -5.237    

Slack (VIOLATED) :        -5.237ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.533ns  (logic 0.254ns (4.591%)  route 5.279ns (95.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.945ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 12.739 - 8.000 ) 
    Source Clock Delay      (SCD):    5.684ns = ( 12.084 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214    12.084    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254    12.338 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.279    17.616    sfp_reset_in
    SLICE_X121Y325       FDCE                                         f  blink_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.069    12.739    clk_125mhz_int
    SLICE_X121Y325       FDCE                                         r  blink_cnt_reg[13]/C
                         clock pessimism              0.000    12.739    
                         clock uncertainty           -0.154    12.585    
    SLICE_X121Y325       FDCE (Recov_fdce_C_CLR)     -0.206    12.379    blink_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.379    
                         arrival time                         -17.616    
  -------------------------------------------------------------------
                         slack                                 -5.237    

Slack (VIOLATED) :        -5.172ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_5hz_reg/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.539ns  (logic 0.254ns (4.586%)  route 5.285ns (95.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 12.810 - 8.000 ) 
    Source Clock Delay      (SCD):    5.684ns = ( 12.084 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214    12.084    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254    12.338 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.285    17.622    sfp_reset_in
    SLICE_X173Y256       FDCE                                         f  blink_5hz_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.140    12.810    clk_125mhz_int
    SLICE_X173Y256       FDCE                                         r  blink_5hz_reg/C
                         clock pessimism              0.000    12.810    
                         clock uncertainty           -0.154    12.656    
    SLICE_X173Y256       FDCE (Recov_fdce_C_CLR)     -0.206    12.450    blink_5hz_reg
  -------------------------------------------------------------------
                         required time                         12.450    
                         arrival time                         -17.622    
  -------------------------------------------------------------------
                         slack                                 -5.172    

Slack (VIOLATED) :        -5.134ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.435ns  (logic 0.254ns (4.673%)  route 5.181ns (95.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 12.745 - 8.000 ) 
    Source Clock Delay      (SCD):    5.684ns = ( 12.084 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214    12.084    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254    12.338 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.181    17.519    sfp_reset_in
    SLICE_X121Y331       FDCE                                         f  blink_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.075    12.745    clk_125mhz_int
    SLICE_X121Y331       FDCE                                         r  blink_cnt_reg[2]/C
                         clock pessimism              0.000    12.745    
                         clock uncertainty           -0.154    12.591    
    SLICE_X121Y331       FDCE (Recov_fdce_C_CLR)     -0.206    12.385    blink_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.385    
                         arrival time                         -17.519    
  -------------------------------------------------------------------
                         slack                                 -5.134    

Slack (VIOLATED) :        -5.134ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.435ns  (logic 0.254ns (4.673%)  route 5.181ns (95.327%))
  Logic Levels:           0  
  Clock Path Skew:        -0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 12.745 - 8.000 ) 
    Source Clock Delay      (SCD):    5.684ns = ( 12.084 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214    12.084    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254    12.338 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.181    17.519    sfp_reset_in
    SLICE_X121Y331       FDCE                                         f  blink_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.075    12.745    clk_125mhz_int
    SLICE_X121Y331       FDCE                                         r  blink_cnt_reg[3]/C
                         clock pessimism              0.000    12.745    
                         clock uncertainty           -0.154    12.591    
    SLICE_X121Y331       FDCE (Recov_fdce_C_CLR)     -0.206    12.385    blink_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         12.385    
                         arrival time                         -17.519    
  -------------------------------------------------------------------
                         slack                                 -5.134    

Slack (VIOLATED) :        -5.084ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.451ns  (logic 0.254ns (4.660%)  route 5.197ns (95.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 12.811 - 8.000 ) 
    Source Clock Delay      (SCD):    5.684ns = ( 12.084 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214    12.084    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254    12.338 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.197    17.535    sfp_reset_in
    SLICE_X171Y255       FDCE                                         f  blink_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.141    12.811    clk_125mhz_int
    SLICE_X171Y255       FDCE                                         r  blink_cnt_reg[15]/C
                         clock pessimism              0.000    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X171Y255       FDCE (Recov_fdce_C_CLR)     -0.206    12.451    blink_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -17.535    
  -------------------------------------------------------------------
                         slack                                 -5.084    

Slack (VIOLATED) :        -5.084ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.451ns  (logic 0.254ns (4.660%)  route 5.197ns (95.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 12.811 - 8.000 ) 
    Source Clock Delay      (SCD):    5.684ns = ( 12.084 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214    12.084    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254    12.338 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.197    17.535    sfp_reset_in
    SLICE_X171Y255       FDCE                                         f  blink_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.141    12.811    clk_125mhz_int
    SLICE_X171Y255       FDCE                                         r  blink_cnt_reg[16]/C
                         clock pessimism              0.000    12.811    
                         clock uncertainty           -0.154    12.657    
    SLICE_X171Y255       FDCE (Recov_fdce_C_CLR)     -0.206    12.451    blink_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                         -17.535    
  -------------------------------------------------------------------
                         slack                                 -5.084    

Slack (VIOLATED) :        -5.064ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[23]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.392ns  (logic 0.254ns (4.711%)  route 5.138ns (95.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 12.745 - 8.000 ) 
    Source Clock Delay      (SCD):    5.684ns = ( 12.084 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214    12.084    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254    12.338 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.138    17.476    sfp_reset_in
    SLICE_X106Y345       FDCE                                         f  blink_cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.075    12.745    clk_125mhz_int
    SLICE_X106Y345       FDCE                                         r  blink_cnt_reg[23]/C
                         clock pessimism              0.000    12.745    
                         clock uncertainty           -0.154    12.591    
    SLICE_X106Y345       FDCE (Recov_fdce_C_CLR)     -0.179    12.412    blink_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                         -17.476    
  -------------------------------------------------------------------
                         slack                                 -5.064    

Slack (VIOLATED) :        -5.030ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.392ns  (logic 0.254ns (4.711%)  route 5.138ns (95.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.939ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.745ns = ( 12.745 - 8.000 ) 
    Source Clock Delay      (SCD):    5.684ns = ( 12.084 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214    12.084    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254    12.338 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.138    17.476    sfp_reset_in
    SLICE_X106Y345       FDCE                                         f  blink_cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.075    12.745    clk_125mhz_int
    SLICE_X106Y345       FDCE                                         r  blink_cnt_reg[22]/C
                         clock pessimism              0.000    12.745    
                         clock uncertainty           -0.154    12.591    
    SLICE_X106Y345       FDCE (Recov_fdce_C_CLR)     -0.145    12.446    blink_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         12.446    
                         arrival time                         -17.476    
  -------------------------------------------------------------------
                         slack                                 -5.030    

Slack (VIOLATED) :        -4.973ns  (required time - arrival time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.600ns  (clk_125mhz_mmcm_out rise@8.000ns - sfp_mgt_refclk_p rise@6.400ns)
  Data Path Delay:        5.297ns  (logic 0.254ns (4.795%)  route 5.043ns (95.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.741ns = ( 12.741 - 8.000 ) 
    Source Clock Delay      (SCD):    5.684ns = ( 12.084 - 6.400 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     8.535 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255    10.790    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080    10.870 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214    12.084    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254    12.338 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         5.043    17.381    sfp_reset_in
    SLICE_X118Y327       FDCE                                         f  blink_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      8.000     8.000 r  
    H19                                               0.000     8.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     8.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     8.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     9.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     9.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892    11.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    11.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.071    12.741    clk_125mhz_int
    SLICE_X118Y327       FDCE                                         r  blink_cnt_reg[21]/C
                         clock pessimism              0.000    12.741    
                         clock uncertainty           -0.154    12.587    
    SLICE_X118Y327       FDCE (Recov_fdce_C_CLR)     -0.179    12.408    blink_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         12.408    
                         arrival time                         -17.381    
  -------------------------------------------------------------------
                         slack                                 -4.973    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.397ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.118ns (4.944%)  route 2.269ns (95.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.588     2.361    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.479 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.269     4.747    sfp_reset_in
    SLICE_X113Y358       FDCE                                         f  blink_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.933     3.265    clk_125mhz_int
    SLICE_X113Y358       FDCE                                         r  blink_cnt_reg[8]/C
                         clock pessimism              0.000     3.265    
                         clock uncertainty            0.154     3.419    
    SLICE_X113Y358       FDCE (Remov_fdce_C_CLR)     -0.069     3.350    blink_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           4.747    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.397ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 0.118ns (4.944%)  route 2.269ns (95.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.588     2.361    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.479 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.269     4.747    sfp_reset_in
    SLICE_X113Y358       FDCE                                         f  blink_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.933     3.265    clk_125mhz_int
    SLICE_X113Y358       FDCE                                         r  blink_cnt_reg[9]/C
                         clock pessimism              0.000     3.265    
                         clock uncertainty            0.154     3.419    
    SLICE_X113Y358       FDCE (Remov_fdce_C_CLR)     -0.069     3.350    blink_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           4.747    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.409ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[14]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.118ns (4.427%)  route 2.547ns (95.573%))
  Logic Levels:           0  
  Clock Path Skew:        1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.513ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.588     2.361    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.479 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.547     5.026    sfp_reset_in
    SLICE_X146Y461       FDCE                                         f  tx_timer_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.181     3.513    clk_125mhz_int
    SLICE_X146Y461       FDCE                                         r  tx_timer_reg[14]/C
                         clock pessimism              0.000     3.513    
                         clock uncertainty            0.154     3.667    
    SLICE_X146Y461       FDCE (Remov_fdce_C_CLR)     -0.050     3.617    tx_timer_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.617    
                         arrival time                           5.026    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.409ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            tx_timer_reg[15]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.665ns  (logic 0.118ns (4.427%)  route 2.547ns (95.573%))
  Logic Levels:           0  
  Clock Path Skew:        1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.513ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.588     2.361    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.479 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.547     5.026    sfp_reset_in
    SLICE_X146Y461       FDCE                                         f  tx_timer_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.181     3.513    clk_125mhz_int
    SLICE_X146Y461       FDCE                                         r  tx_timer_reg[15]/C
                         clock pessimism              0.000     3.513    
                         clock uncertainty            0.154     3.667    
    SLICE_X146Y461       FDCE (Remov_fdce_C_CLR)     -0.050     3.617    tx_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.617    
                         arrival time                           5.026    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.118ns (4.877%)  route 2.302ns (95.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.588     2.361    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.479 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.302     4.780    sfp_reset_in
    SLICE_X113Y359       FDCE                                         f  blink_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.933     3.265    clk_125mhz_int
    SLICE_X113Y359       FDCE                                         r  blink_cnt_reg[6]/C
                         clock pessimism              0.000     3.265    
                         clock uncertainty            0.154     3.419    
    SLICE_X113Y359       FDCE (Remov_fdce_C_CLR)     -0.069     3.350    blink_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           4.780    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.430ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.420ns  (logic 0.118ns (4.877%)  route 2.302ns (95.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.265ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.588     2.361    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.479 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.302     4.780    sfp_reset_in
    SLICE_X113Y359       FDCE                                         f  blink_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.933     3.265    clk_125mhz_int
    SLICE_X113Y359       FDCE                                         r  blink_cnt_reg[7]/C
                         clock pessimism              0.000     3.265    
                         clock uncertainty            0.154     3.419    
    SLICE_X113Y359       FDCE (Remov_fdce_C_CLR)     -0.069     3.350    blink_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           4.780    
  -------------------------------------------------------------------
                         slack                                  1.430    

Slack (MET) :             1.461ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.118ns (4.783%)  route 2.349ns (95.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.588     2.361    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.479 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.349     4.828    sfp_reset_in
    SLICE_X108Y354       FDCE                                         f  blink_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.931     3.263    clk_125mhz_int
    SLICE_X108Y354       FDCE                                         r  blink_cnt_reg[4]/C
                         clock pessimism              0.000     3.263    
                         clock uncertainty            0.154     3.417    
    SLICE_X108Y354       FDCE (Remov_fdce_C_CLR)     -0.050     3.367    blink_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           4.828    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.461ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            blink_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.118ns (4.783%)  route 2.349ns (95.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.263ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.588     2.361    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.479 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.349     4.828    sfp_reset_in
    SLICE_X108Y354       FDCE                                         f  blink_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.931     3.263    clk_125mhz_int
    SLICE_X108Y354       FDCE                                         r  blink_cnt_reg[5]/C
                         clock pessimism              0.000     3.263    
                         clock uncertainty            0.154     3.417    
    SLICE_X108Y354       FDCE (Remov_fdce_C_CLR)     -0.050     3.367    blink_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.367    
                         arrival time                           4.828    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.472ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_active_prev_reg/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.118ns (4.390%)  route 2.570ns (95.610%))
  Logic Levels:           0  
  Clock Path Skew:        1.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.491ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.588     2.361    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.479 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.570     5.049    sfp_reset_in
    SLICE_X61Y487        FDCE                                         f  rx_active_prev_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.159     3.491    clk_125mhz_int
    SLICE_X61Y487        FDCE                                         r  rx_active_prev_reg/C
                         clock pessimism              0.000     3.491    
                         clock uncertainty            0.154     3.645    
    SLICE_X61Y487        FDCE (Remov_fdce_C_CLR)     -0.069     3.576    rx_active_prev_reg
  -------------------------------------------------------------------
                         required time                         -3.576    
                         arrival time                           5.049    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.484ns  (arrival time - required time)
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            rx_timer_reg[8]/CLR
                            (removal check against rising-edge clock clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz_mmcm_out rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.737ns  (logic 0.118ns (4.311%)  route 2.619ns (95.689%))
  Logic Levels:           0  
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.510ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.588     2.361    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.118     2.479 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         2.619     5.098    sfp_reset_in
    SLICE_X150Y465       FDCE                                         f  rx_timer_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.178     3.510    clk_125mhz_int
    SLICE_X150Y465       FDCE                                         r  rx_timer_reg[8]/C
                         clock pessimism              0.000     3.510    
                         clock uncertainty            0.154     3.664    
    SLICE_X150Y465       FDCE (Remov_fdce_C_CLR)     -0.050     3.614    rx_timer_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.614    
                         arrival time                           5.098    
  -------------------------------------------------------------------
                         slack                                  1.484    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            3.103ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@3.103ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.254ns (42.693%)  route 0.341ns (57.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.864ns = ( 6.967 - 3.103 ) 
    Source Clock Delay      (SCD):    4.495ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.937     4.495    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X186Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y498       FDRE (Prop_fdre_C_Q)         0.254     4.749 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.341     5.090    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X186Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      3.103     3.103 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     3.103 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     5.381    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     5.453 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     6.967    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X186Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism              0.608     7.575    
                         clock uncertainty           -0.035     7.540    
    SLICE_X186Y499       FDCE (Recov_fdce_C_CLR)     -0.145     7.395    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                          -5.090    
  -------------------------------------------------------------------
                         slack                                  2.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns - sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.118ns (42.302%)  route 0.161ns (57.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.891ns
    Source Clock Delay      (SCD):    2.502ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.974     2.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X186Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y498       FDRE (Prop_fdre_C_Q)         0.118     2.620 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.161     2.781    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2
    SLICE_X186Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.262     2.891    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/CLK
    SLICE_X186Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg/C
                         clock pessimism             -0.375     2.516    
    SLICE_X186Y499       FDCE (Remov_fdce_C_CLR)     -0.050     2.466    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txuserrdy_reg
  -------------------------------------------------------------------
                         required time                         -2.466    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  0.315    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.856ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.124ns  (required time - arrival time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.400ns  (sfp_mgt_refclk_p rise@6.400ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        2.976ns  (logic 0.216ns (7.257%)  route 2.760ns (92.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 11.301 - 6.400 ) 
    Source Clock Delay      (SCD):    6.401ns
    Clock Pessimism Removal (CPR):    1.407ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.931     6.401    sync_reset_156mhz_inst/coreclk_out
    SLICE_X179Y486       FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y486       FDPE (Prop_fdpe_C_Q)         0.216     6.617 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=869, routed)         2.760     9.377    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X171Y462       FDPE                                         f  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      6.400     6.400 r  
    E10                                               0.000     6.400 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     6.400 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     6.400    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     7.685 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     9.764    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     9.836 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.465    11.301    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y462       FDPE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism              1.407    12.708    
                         clock uncertainty           -0.035    12.672    
    SLICE_X171Y462       FDPE (Recov_fdpe_C_PRE)     -0.171    12.501    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         12.501    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  3.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.856ns  (arrival time - required time)
  Source:                 sync_reset_156mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sfp_mgt_refclk_p rise@0.000ns - sfp_mgt_refclk_p rise@0.000ns)
  Data Path Delay:        1.792ns  (logic 0.100ns (5.579%)  route 1.692ns (94.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    2.740ns
    Clock Pessimism Removal (CPR):    0.642ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.967     2.740    sync_reset_156mhz_inst/coreclk_out
    SLICE_X179Y486       FDPE                                         r  sync_reset_156mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y486       FDPE (Prop_fdpe_C_Q)         0.100     2.840 f  sync_reset_156mhz_inst/sync_reg_reg[3]/Q
                         net (fo=869, routed)         1.692     4.532    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/Q[0]
    SLICE_X171Y462       FDPE                                         f  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.228     3.390    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y462       FDPE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg/C
                         clock pessimism             -0.642     2.748    
    SLICE_X171Y462       FDPE (Remov_fdpe_C_PRE)     -0.072     2.676    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/s_rst_sync1_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.676    
                         arrival time                           4.532    
  -------------------------------------------------------------------
                         slack                                  1.856    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blink_5hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.384ns  (logic 2.085ns (24.865%)  route 6.300ns (75.135%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.266     5.276    clk_125mhz_int
    SLICE_X173Y256       FDCE                                         r  blink_5hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y256       FDCE (Prop_fdce_C_Q)         0.216     5.492 r  blink_5hz_reg/Q
                         net (fo=3, routed)           4.484     9.976    blink_5hz
    SLICE_X172Y490       LUT3 (Prop_lut3_I1_O)        0.043    10.019 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.816    11.835    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.826    13.661 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.661    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blink_5hz_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.183ns  (logic 2.196ns (26.842%)  route 5.987ns (73.158%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.266     5.276    clk_125mhz_int
    SLICE_X173Y256       FDCE                                         r  blink_5hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y256       FDCE (Prop_fdce_C_Q)         0.216     5.492 r  blink_5hz_reg/Q
                         net (fo=3, routed)           4.484     9.976    blink_5hz
    SLICE_X172Y490       LUT3 (Prop_lut3_I0_O)        0.043    10.019 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.503    11.522    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.937    13.459 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.459    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_clk_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.447ns  (logic 2.084ns (32.332%)  route 4.362ns (67.668%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.218     5.228    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y259        FDPE (Prop_fdpe_C_Q)         0.216     5.444 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         4.362     9.807    sfp_clk_rst_OBUF
    BA29                 OBUF (Prop_obuf_I_O)         1.868    11.675 r  sfp_clk_rst_OBUF_inst/O
                         net (fo=0)                   0.000    11.675    sfp_clk_rst
    BA29                                                              r  sfp_clk_rst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/scl_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.506ns  (logic 2.012ns (57.398%)  route 1.494ns (42.602%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.520     5.530    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y106        FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDSE (Prop_fdse_C_Q)         0.254     5.784 r  si5324_i2c_master_inst/scl_o_reg_reg/Q
                         net (fo=4, routed)           1.494     7.278    i2c_scl_IOBUF_inst/I
    AK24                 OBUFT (Prop_obuft_I_O)       1.758     9.036 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     9.036    i2c_scl
    AK24                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_mux_reset
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.805ns  (logic 2.200ns (57.828%)  route 1.605ns (42.172%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.218     5.228    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y259        FDPE (Prop_fdpe_C_Q)         0.216     5.444 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         1.605     7.049    sfp_clk_rst_OBUF
    AM39                 OBUF (Prop_obuf_I_O)         1.984     9.033 r  i2c_mux_reset_OBUF_inst/O
                         net (fo=0)                   0.000     9.033    i2c_mux_reset
    AM39                                                              r  i2c_mux_reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/sda_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.185ns  (logic 2.009ns (63.083%)  route 1.176ns (36.917%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.518     5.528    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y106        FDSE                                         r  si5324_i2c_master_inst/sda_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDSE (Prop_fdse_C_Q)         0.254     5.782 r  si5324_i2c_master_inst/sda_o_reg_reg/Q
                         net (fo=3, routed)           1.176     6.958    i2c_sda_IOBUF_inst/I
    AK25                 OBUFT (Prop_obuft_I_O)       1.755     8.713 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.713    i2c_sda
    AK25                                                              r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 si5324_i2c_master_inst/sda_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_sda
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.082ns  (logic 0.460ns (42.528%)  route 0.622ns (57.472%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.712     2.832    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X56Y106        FDSE                                         r  si5324_i2c_master_inst/sda_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDSE (Prop_fdse_C_Q)         0.118     2.950 r  si5324_i2c_master_inst/sda_o_reg_reg/Q
                         net (fo=3, routed)           0.622     3.572    i2c_sda_IOBUF_inst/T
    AK25                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     3.914 r  i2c_sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     3.914    i2c_sda
    AK25                                                              r  i2c_sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 si5324_i2c_master_inst/scl_o_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_scl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.526ns  (logic 0.460ns (30.135%)  route 1.066ns (69.865%))
  Logic Levels:           1  (OBUFT=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.715     2.835    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X54Y106        FDSE                                         r  si5324_i2c_master_inst/scl_o_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDSE (Prop_fdse_C_Q)         0.118     2.953 r  si5324_i2c_master_inst/scl_o_reg_reg/Q
                         net (fo=4, routed)           1.066     4.020    i2c_scl_IOBUF_inst/T
    AK24                 OBUFT (TriStatD_obuft_T_O)
                                                      0.342     4.362 r  i2c_scl_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.362    i2c_scl
    AK24                                                              r  i2c_scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i2c_mux_reset
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.050ns  (logic 1.403ns (68.456%)  route 0.647ns (31.544%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.591     2.711    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.811 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.647     3.458    sfp_clk_rst_OBUF
    AM39                 OBUF (Prop_obuf_I_O)         1.303     4.761 r  i2c_mux_reset_OBUF_inst/O
                         net (fo=0)                   0.000     4.761    i2c_mux_reset
    AM39                                                              r  i2c_mux_reset (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_blink_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.359ns (59.923%)  route 0.909ns (40.077%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.937     3.057    clk_125mhz_int
    SLICE_X172Y482       FDCE                                         r  tx_blink_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y482       FDCE (Prop_fdce_C_Q)         0.118     3.175 f  tx_blink_enable_reg/Q
                         net (fo=6, routed)           0.263     3.438    tx_blink_enable
    SLICE_X172Y490       LUT3 (Prop_lut3_I1_O)        0.027     3.465 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.646     4.111    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.214     5.324 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.324    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx_blink_enable_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.274ns (52.868%)  route 1.136ns (47.132%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.940     3.060    clk_125mhz_int
    SLICE_X171Y487       FDCE                                         r  rx_blink_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y487       FDCE (Prop_fdce_C_Q)         0.100     3.160 f  rx_blink_enable_reg/Q
                         net (fo=6, routed)           0.298     3.458    rx_blink_enable
    SLICE_X172Y490       LUT3 (Prop_lut3_I0_O)        0.028     3.486 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.838     4.324    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.146     5.470 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.470    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sfp_clk_rst
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.413ns  (logic 1.270ns (37.200%)  route 2.143ns (62.800%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.591     2.711    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.811 r  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         2.143     4.955    sfp_clk_rst_OBUF
    BA29                 OBUF (Prop_obuf_I_O)         1.170     6.124 r  sfp_clk_rst_OBUF_inst/O
                         net (fo=0)                   0.000     6.124    sfp_clk_rst
    BA29                                                              r  sfp_clk_rst (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.998ns  (logic 2.194ns (24.380%)  route 6.804ns (75.620%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.711     6.181    core_inst/coreclk_out
    SLICE_X168Y417       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y417       FDRE (Prop_fdre_C_Q)         0.254     6.435 r  core_inst/rx_loopb_reg/Q
                         net (fo=170, routed)         6.804    13.239    led_OBUF[0]
    AR22                 OBUF (Prop_obuf_I_O)         1.940    15.179 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.179    led[0]
    AR22                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.987ns  (logic 2.204ns (27.594%)  route 5.783ns (72.406%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.986     6.456    <hidden>
    SLICE_X200Y460       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y460       FDRE (Prop_fdre_C_Q)         0.254     6.710 r  <hidden>
                         net (fo=1, routed)           5.783    12.493    sfp_3_led_OBUF[0]
    AY18                 OBUF (Prop_obuf_I_O)         1.950    14.442 r  sfp_3_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.442    sfp_3_led[0]
    AY18                                                              r  sfp_3_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.682ns  (logic 2.177ns (28.345%)  route 5.505ns (71.655%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.993     6.463    <hidden>
    SLICE_X206Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y490       FDRE (Prop_fdre_C_Q)         0.254     6.717 r  <hidden>
                         net (fo=1, routed)           5.505    12.221    sfp_2_led_OBUF[0]
    AL22                 OBUF (Prop_obuf_I_O)         1.923    14.145 r  sfp_2_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.145    sfp_2_led[0]
    AL22                                                              r  sfp_2_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.088ns  (logic 2.178ns (30.726%)  route 4.910ns (69.274%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.842     6.312    <hidden>
    SLICE_X214Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y445       FDRE (Prop_fdre_C_Q)         0.216     6.528 r  <hidden>
                         net (fo=1, routed)           4.910    11.438    sfp_4_led_OBUF[0]
    P31                  OBUF (Prop_obuf_I_O)         1.962    13.399 r  sfp_4_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.399    sfp_4_led[0]
    P31                                                               r  sfp_4_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.211ns  (logic 2.195ns (35.332%)  route 4.017ns (64.668%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.712     6.182    core_inst/coreclk_out
    SLICE_X168Y416       FDRE                                         r  core_inst/rx_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y416       FDRE (Prop_fdre_C_Q)         0.254     6.436 r  core_inst/rx_trigger_reg/Q
                         net (fo=11, routed)          4.017    10.453    led_OBUF[1]
    AR23                 OBUF (Prop_obuf_I_O)         1.941    12.393 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.393    led[1]
    AR23                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.474ns  (logic 2.123ns (47.443%)  route 2.352ns (52.557%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.932     6.402    <hidden>
    SLICE_X174Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y490       FDRE (Prop_fdre_C_Q)         0.254     6.656 r  <hidden>
                         net (fo=2, routed)           0.536     7.192    sfp_1_status_vector[256]
    SLICE_X172Y490       LUT3 (Prop_lut3_I2_O)        0.043     7.235 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.816     9.050    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.826    10.876 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.876    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.273ns  (logic 2.234ns (52.292%)  route 2.039ns (47.708%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.932     6.402    <hidden>
    SLICE_X174Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y490       FDRE (Prop_fdre_C_Q)         0.254     6.656 r  <hidden>
                         net (fo=2, routed)           0.536     7.192    sfp_1_status_vector[256]
    SLICE_X172Y490       LUT3 (Prop_lut3_I2_O)        0.043     7.235 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.503     8.737    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.937    10.675 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.675    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.306ns  (logic 1.359ns (58.912%)  route 0.948ns (41.088%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.968     2.741    <hidden>
    SLICE_X174Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y490       FDRE (Prop_fdre_C_Q)         0.118     2.859 r  <hidden>
                         net (fo=2, routed)           0.302     3.161    sfp_1_status_vector[256]
    SLICE_X172Y490       LUT3 (Prop_lut3_I2_O)        0.027     3.188 r  sfp_1_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.646     3.833    sfp_1_led_OBUF[0]
    G13                  OBUF (Prop_obuf_I_O)         1.214     5.047 r  sfp_1_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.047    sfp_1_led[0]
    G13                                                               r  sfp_1_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.432ns  (logic 1.292ns (53.137%)  route 1.140ns (46.863%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.968     2.741    <hidden>
    SLICE_X174Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y490       FDRE (Prop_fdre_C_Q)         0.118     2.859 r  <hidden>
                         net (fo=2, routed)           0.302     3.161    sfp_1_status_vector[256]
    SLICE_X172Y490       LUT3 (Prop_lut3_I2_O)        0.028     3.189 r  sfp_1_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.838     4.026    sfp_1_led_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         1.146     5.173 r  sfp_1_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.173    sfp_1_led[1]
    L15                                                               r  sfp_1_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.319ns  (logic 1.378ns (41.520%)  route 1.941ns (58.480%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.847     2.620    core_inst/coreclk_out
    SLICE_X168Y416       FDRE                                         r  core_inst/rx_trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y416       FDRE (Prop_fdre_C_Q)         0.118     2.738 r  core_inst/rx_trigger_reg/Q
                         net (fo=11, routed)          1.941     4.679    led_OBUF[1]
    AR23                 OBUF (Prop_obuf_I_O)         1.260     5.939 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.939    led[1]
    AR23                                                              r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.917ns  (logic 1.381ns (35.255%)  route 2.536ns (64.745%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.931     2.704    <hidden>
    SLICE_X214Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y445       FDRE (Prop_fdre_C_Q)         0.100     2.804 r  <hidden>
                         net (fo=1, routed)           2.536     5.340    sfp_4_led_OBUF[0]
    P31                  OBUF (Prop_obuf_I_O)         1.281     6.620 r  sfp_4_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.620    sfp_4_led[0]
    P31                                                               r  sfp_4_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.203ns  (logic 1.361ns (32.375%)  route 2.843ns (67.625%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.007     2.780    <hidden>
    SLICE_X206Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y490       FDRE (Prop_fdre_C_Q)         0.118     2.898 r  <hidden>
                         net (fo=1, routed)           2.843     5.740    sfp_2_led_OBUF[0]
    AL22                 OBUF (Prop_obuf_I_O)         1.243     6.983 r  sfp_2_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.983    sfp_2_led[0]
    AL22                                                              r  sfp_2_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.381ns  (logic 1.387ns (31.661%)  route 2.994ns (68.339%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.002     2.775    <hidden>
    SLICE_X200Y460       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y460       FDRE (Prop_fdre_C_Q)         0.118     2.893 r  <hidden>
                         net (fo=1, routed)           2.994     5.887    sfp_3_led_OBUF[0]
    AY18                 OBUF (Prop_obuf_I_O)         1.269     7.156 r  sfp_3_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.156    sfp_3_led[0]
    AY18                                                              r  sfp_3_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.034ns  (logic 1.377ns (27.353%)  route 3.657ns (72.647%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.846     2.619    core_inst/coreclk_out
    SLICE_X168Y417       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y417       FDRE (Prop_fdre_C_Q)         0.118     2.737 r  core_inst/rx_loopb_reg/Q
                         net (fo=170, routed)         3.657     6.394    led_OBUF[0]
    AR22                 OBUF (Prop_obuf_I_O)         1.259     7.653 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.653    led[0]
    AR22                                                              r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  clk_125mhz_mmcm_out

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_scl
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/scl_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.223ns  (logic 0.521ns (42.605%)  route 0.702ns (57.395%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK24                                              0.000     0.000 r  i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_scl_IOBUF_inst/IO
    AK24                 IBUF (Prop_ibuf_I_O)         0.521     0.521 r  i2c_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.702     1.223    si5324_i2c_master_inst/i2c_scl_IBUF
    SLICE_X53Y105        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     0.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     1.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     1.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892     3.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     3.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.395     5.065    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y105        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/C

Slack:                    inf
  Source:                 i2c_sda
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/sda_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.174ns  (logic 0.518ns (44.159%)  route 0.655ns (55.841%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        5.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK25                                              0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    AK25                 IBUF (Prop_ibuf_I_O)         0.518     0.518 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.655     1.174    si5324_i2c_master_inst/i2c_sda_IBUF
    SLICE_X53Y105        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.746     0.746 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.895     1.641    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.065     1.706 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.892     3.598    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072     3.670 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.395     5.065    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y105        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_sda
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/sda_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.058ns (14.174%)  route 0.349ns (85.826%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK25                                              0.000     0.000 r  i2c_sda (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_sda_IOBUF_inst/IO
    AK25                 IBUF (Prop_ibuf_I_O)         0.058     0.058 r  i2c_sda_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.349     0.407    si5324_i2c_master_inst/i2c_sda_IBUF
    SLICE_X53Y105        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.957     3.289    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y105        FDRE                                         r  si5324_i2c_master_inst/sda_i_reg_reg/C

Slack:                    inf
  Source:                 i2c_scl
                            (input port clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            si5324_i2c_master_inst/scl_i_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.061ns (13.907%)  route 0.375ns (86.093%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        3.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.289ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.000     0.000    
    AK24                                              0.000     0.000 r  i2c_scl (INOUT)
                         net (fo=1, unset)            0.000     0.000    i2c_scl_IOBUF_inst/IO
    AK24                 IBUF (Prop_ibuf_I_O)         0.061     0.061 r  i2c_scl_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           0.375     0.436    si5324_i2c_master_inst/i2c_scl_IBUF
    SLICE_X53Y105        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.461     0.461 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.553     1.014    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.067 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.235     2.302    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.332 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.957     3.289    si5324_i2c_master_inst/clk_125mhz_int
    SLICE_X53Y105        FDRE                                         r  si5324_i2c_master_inst/scl_i_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.010ns  (logic 0.043ns (2.139%)  route 1.967ns (97.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.340     2.010    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.010ns  (logic 0.043ns (2.139%)  route 1.967ns (97.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.340     2.010    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.010ns  (logic 0.043ns (2.139%)  route 1.967ns (97.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.340     2.010    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.010ns  (logic 0.043ns (2.139%)  route 1.967ns (97.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.340     2.010    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.010ns  (logic 0.043ns (2.139%)  route 1.967ns (97.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.340     2.010    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.028ns (2.538%)  route 1.075ns (97.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.906     0.906    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.934 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.169     1.103    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.028ns (2.538%)  route 1.075ns (97.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.906     0.906    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.934 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.169     1.103    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.028ns (2.538%)  route 1.075ns (97.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.906     0.906    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.934 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.169     1.103    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.028ns (2.538%)  route 1.075ns (97.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.906     0.906    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.934 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.169     1.103    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.028ns (2.538%)  route 1.075ns (97.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.906     0.906    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.934 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.169     1.103    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X201Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.603     1.241    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X201Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.296ns  (logic 1.044ns (45.467%)  route 1.252ns (54.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.956     2.308    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.309 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.777     4.086    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X208Y497       LUT2 (Prop_lut2_I0_O)        0.043     4.129 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.475     4.604    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X201Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X201Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.193ns  (logic 1.044ns (47.602%)  route 1.149ns (52.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    2.308ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.956     2.308    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.309 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.777     4.086    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X208Y497       LUT2 (Prop_lut2_I0_O)        0.043     4.129 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.372     4.501    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X205Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.747     1.946    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X205Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.668ns  (logic 0.254ns (38.021%)  route 0.414ns (61.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.796     2.148    <hidden>
    SLICE_X200Y496       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y496       FDRE (Prop_fdre_C_Q)         0.254     2.402 r  <hidden>
                         net (fo=147, routed)         0.414     2.816    <hidden>
    SLICE_X198Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.744     1.943    <hidden>
    SLICE_X198Y490       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.543ns  (logic 0.216ns (39.766%)  route 0.327ns (60.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.798     2.150    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X205Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y494       FDRE (Prop_fdre_C_Q)         0.216     2.366 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.327     2.693    <hidden>
    SLICE_X202Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.745     1.944    <hidden>
    SLICE_X202Y491       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.520ns  (logic 0.216ns (41.562%)  route 0.304ns (58.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    2.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.796     2.148    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X201Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y496       FDRE (Prop_fdre_C_Q)         0.216     2.364 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.304     2.668    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg
    SLICE_X201Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.746     1.945    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X201Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.407ns  (logic 0.216ns (53.124%)  route 0.191ns (46.876%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.798     2.150    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X205Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y498       FDRE (Prop_fdre_C_Q)         0.216     2.366 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.191     2.557    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X205Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.747     1.946    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X205Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.100ns (49.117%)  route 0.104ns (50.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.448     0.986    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X205Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y498       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.104     1.190    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X205Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.604     1.242    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X205Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.100ns (38.655%)  route 0.159ns (61.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.447     0.985    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X201Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y496       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.159     1.244    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg
    SLICE_X201Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X201Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.876%)  route 0.171ns (63.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.447     0.985    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X205Y494       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y494       FDRE (Prop_fdre_C_Q)         0.100     1.085 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.171     1.256    <hidden>
    SLICE_X202Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    <hidden>
    SLICE_X202Y491       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.118ns (34.701%)  route 0.222ns (65.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    0.985ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.447     0.985    <hidden>
    SLICE_X200Y496       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y496       FDRE (Prop_fdre_C_Q)         0.118     1.103 r  <hidden>
                         net (fo=147, routed)         0.222     1.325    <hidden>
    SLICE_X198Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.601     1.239    <hidden>
    SLICE_X198Y490       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.128ns (18.292%)  route 0.572ns (81.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.242ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.448     0.986    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y499       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y499       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.355     1.441    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X208Y497       LUT2 (Prop_lut2_I1_O)        0.028     1.469 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.217     1.686    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X205Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.604     1.242    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X205Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.128ns (17.049%)  route 0.623ns (82.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.986ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.448     0.986    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y499       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y499       FDRE (Prop_fdre_C_Q)         0.100     1.086 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.355     1.441    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X208Y497       LUT2 (Prop_lut2_I1_O)        0.028     1.469 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.268     1.737    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg0
    SLICE_X201Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.602     1.240    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/rxusrclk2
    SLICE_X201Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_rxresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.737ns  (logic 0.254ns (2.164%)  route 11.483ns (97.836%))
  Logic Levels:           0  
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.483    17.420    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X207Y497       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X207Y497       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.737ns  (logic 0.254ns (2.164%)  route 11.483ns (97.836%))
  Logic Levels:           0  
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.483    17.420    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X207Y497       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X207Y497       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.737ns  (logic 0.254ns (2.164%)  route 11.483ns (97.836%))
  Logic Levels:           0  
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.483    17.420    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X207Y497       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X207Y497       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.737ns  (logic 0.254ns (2.164%)  route 11.483ns (97.836%))
  Logic Levels:           0  
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.483    17.420    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X207Y497       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X207Y497       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.737ns  (logic 0.254ns (2.164%)  route 11.483ns (97.836%))
  Logic Levels:           0  
  Clock Path Skew:        -3.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.483    17.420    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/reset
    SLICE_X207Y497       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.751     1.950    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X207Y497       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.216ns (25.083%)  route 0.645ns (74.917%))
  Logic Levels:           0  
  Clock Path Skew:        -4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    6.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.991     6.461    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X202Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y495       FDRE (Prop_fdre_C_Q)         0.216     6.677 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.645     7.322    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X215Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.754     1.953    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.216ns (25.083%)  route 0.645ns (74.917%))
  Logic Levels:           0  
  Clock Path Skew:        -4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    6.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.991     6.461    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X202Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y495       FDRE (Prop_fdre_C_Q)         0.216     6.677 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.645     7.322    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X215Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.754     1.953    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.216ns (25.083%)  route 0.645ns (74.917%))
  Logic Levels:           0  
  Clock Path Skew:        -4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    6.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.991     6.461    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X202Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y495       FDRE (Prop_fdre_C_Q)         0.216     6.677 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.645     7.322    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X215Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.754     1.953    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.216ns (25.083%)  route 0.645ns (74.917%))
  Logic Levels:           0  
  Clock Path Skew:        -4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    6.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.991     6.461    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X202Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y495       FDRE (Prop_fdre_C_Q)         0.216     6.677 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.645     7.322    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X215Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.754     1.953    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.861ns  (logic 0.216ns (25.083%)  route 0.645ns (74.917%))
  Logic Levels:           0  
  Clock Path Skew:        -4.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    6.461ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.991     6.461    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/control_reg1_reg
    SLICE_X202Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y495       FDRE (Prop_fdre_C_Q)         0.216     6.677 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.645     7.322    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X215Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.754     1.953    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.311%)  route 0.094ns (50.689%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.940     2.713    <hidden>
    SLICE_X173Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y487       FDRE (Prop_fdre_C_Q)         0.091     2.804 r  <hidden>
                         net (fo=1, routed)           0.094     2.897    <hidden>
    SLICE_X173Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.540     1.178    <hidden>
    SLICE_X173Y489       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.193ns  (logic 0.100ns (51.844%)  route 0.093ns (48.156%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    2.713ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.940     2.713    <hidden>
    SLICE_X173Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y487       FDRE (Prop_fdre_C_Q)         0.100     2.813 r  <hidden>
                         net (fo=1, routed)           0.093     2.906    <hidden>
    SLICE_X173Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.540     1.178    <hidden>
    SLICE_X173Y489       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.118ns (48.735%)  route 0.124ns (51.265%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.939     2.712    <hidden>
    SLICE_X172Y486       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y486       FDSE (Prop_fdse_C_Q)         0.118     2.830 r  <hidden>
                         net (fo=1, routed)           0.124     2.954    <hidden>
    SLICE_X173Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.540     1.178    <hidden>
    SLICE_X173Y488       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.118ns (46.263%)  route 0.137ns (53.736%))
  Logic Levels:           0  
  Clock Path Skew:        -1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.939     2.712    <hidden>
    SLICE_X172Y486       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y486       FDSE (Prop_fdse_C_Q)         0.118     2.830 r  <hidden>
                         net (fo=1, routed)           0.137     2.967    <hidden>
    SLICE_X175Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.563     1.201    <hidden>
    SLICE_X175Y486       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.890%)  route 0.139ns (54.110%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.942     2.715    <hidden>
    SLICE_X172Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X172Y490       FDRE (Prop_fdre_C_Q)         0.118     2.833 r  <hidden>
                         net (fo=1, routed)           0.139     2.972    <hidden>
    SLICE_X173Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.541     1.179    <hidden>
    SLICE_X173Y490       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.919%)  route 0.171ns (63.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.939     2.712    <hidden>
    SLICE_X173Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y485       FDRE (Prop_fdre_C_Q)         0.100     2.812 r  <hidden>
                         net (fo=1, routed)           0.171     2.983    <hidden>
    SLICE_X175Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.563     1.201    <hidden>
    SLICE_X175Y486       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.785%)  route 0.172ns (63.215%))
  Logic Levels:           0  
  Clock Path Skew:        -1.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.939     2.712    <hidden>
    SLICE_X173Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y485       FDRE (Prop_fdre_C_Q)         0.100     2.812 r  <hidden>
                         net (fo=1, routed)           0.172     2.984    <hidden>
    SLICE_X171Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.540     1.178    <hidden>
    SLICE_X171Y488       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.107ns (42.828%)  route 0.143ns (57.172%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.969     2.742    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg_0
    SLICE_X174Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y495       FDRE (Prop_fdre_C_Q)         0.107     2.849 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.143     2.992    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X174Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.568     1.206    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X174Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.107ns (42.828%)  route 0.143ns (57.172%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.969     2.742    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg_0
    SLICE_X174Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y495       FDRE (Prop_fdre_C_Q)         0.107     2.849 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.143     2.992    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X174Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.568     1.206    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X174Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.250ns  (logic 0.107ns (42.828%)  route 0.143ns (57.172%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    2.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.969     2.742    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg_0
    SLICE_X174Y495       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y495       FDRE (Prop_fdre_C_Q)         0.107     2.849 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.143     2.992    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X174Y493       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.568     1.206    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X174Y493       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.043ns (1.817%)  route 2.324ns (98.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.697     2.367    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X184Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X184Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.043ns (1.817%)  route 2.324ns (98.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.697     2.367    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X184Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X184Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.043ns (1.817%)  route 2.324ns (98.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.697     2.367    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X184Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X184Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.043ns (1.817%)  route 2.324ns (98.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.697     2.367    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X184Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X184Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.043ns (1.817%)  route 2.324ns (98.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.697     2.367    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X184Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/CLK
    SLICE_X184Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.209ns  (logic 0.043ns (1.947%)  route 2.166ns (98.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.539     2.209    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X184Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X184Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.209ns  (logic 0.043ns (1.947%)  route 2.166ns (98.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.539     2.209    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X184Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X184Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.209ns  (logic 0.043ns (1.947%)  route 2.166ns (98.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.539     2.209    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X184Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X184Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.209ns  (logic 0.043ns (1.947%)  route 2.166ns (98.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.539     2.209    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X184Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X184Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.209ns  (logic 0.043ns (1.947%)  route 2.166ns (98.053%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.539     2.209    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X184Y498       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.514     3.864    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X184Y498       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.028ns (3.710%)  route 0.727ns (96.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.576     0.576    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.604 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.150     0.755    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X220Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.202     2.831    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.028ns (3.710%)  route 0.727ns (96.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.576     0.576    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.604 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.150     0.755    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X220Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.202     2.831    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.028ns (3.710%)  route 0.727ns (96.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.576     0.576    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.604 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.150     0.755    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X220Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.202     2.831    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.028ns (3.710%)  route 0.727ns (96.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.576     0.576    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.604 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.150     0.755    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X220Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.202     2.831    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.028ns (3.710%)  route 0.727ns (96.290%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.576     0.576    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.604 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.150     0.755    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X220Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.202     2.831    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X220Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.028ns (3.697%)  route 0.729ns (96.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.574     0.574    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.602 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.155     0.757    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X216Y497       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X216Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.028ns (3.697%)  route 0.729ns (96.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.574     0.574    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.602 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.155     0.757    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X216Y497       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X216Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.028ns (3.697%)  route 0.729ns (96.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.574     0.574    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.602 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.155     0.757    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X216Y497       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X216Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.028ns (3.697%)  route 0.729ns (96.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.574     0.574    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.602 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.155     0.757    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X216Y497       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X216Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.757ns  (logic 0.028ns (3.697%)  route 0.729ns (96.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.574     0.574    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.602 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.155     0.757    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/AR[0]
    SLICE_X216Y497       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X216Y497       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.463ns  (logic 1.022ns (41.486%)  route 1.441ns (58.514%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.149     4.707    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i_1
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                                r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.686 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           1.441     7.127    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X174Y498       LUT2 (Prop_lut2_I0_O)        0.043     7.170 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     7.170    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg0
    SLICE_X174Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.511     3.861    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X174Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.049ns  (logic 1.022ns (49.871%)  route 1.027ns (50.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.140     4.698    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.677 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           1.027     6.704    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X202Y460       LUT2 (Prop_lut2_I0_O)        0.043     6.747 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.747    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X202Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.564     3.914    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.788ns  (logic 1.022ns (57.160%)  route 0.766ns (42.840%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns
    Source Clock Delay      (SCD):    4.698ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.140     4.698    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.677 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.766     6.443    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X215Y497       LUT2 (Prop_lut2_I0_O)        0.043     6.486 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.486    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X215Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.575     3.925    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X215Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.423ns  (logic 1.022ns (71.809%)  route 0.401ns (28.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         2.149     4.707    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/txusrclk2
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.979     5.686 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXRESETDONE
                         net (fo=1, routed)           0.401     6.087    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_i
    SLICE_X221Y449       LUT2 (Prop_lut2_I0_O)        0.043     6.130 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     6.130    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X221Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     3.843    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.316ns  (logic 0.216ns (68.429%)  route 0.100ns (31.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.925ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.998     4.556    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X215Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y497       FDRE (Prop_fdre_C_Q)         0.216     4.772 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.872    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X215Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.575     3.925    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X215Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.318ns  (logic 0.216ns (67.925%)  route 0.102ns (32.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.988     4.546    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y460       FDRE (Prop_fdre_C_Q)         0.216     4.762 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.102     4.864    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X202Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.564     3.914    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.354ns  (logic 0.254ns (71.821%)  route 0.100ns (28.179%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.934     4.492    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X174Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y498       FDRE (Prop_fdre_C_Q)         0.254     4.746 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.846    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg
    SLICE_X174Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.511     3.861    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X174Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.316ns  (logic 0.216ns (68.429%)  route 0.100ns (31.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.843     4.401    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y449       FDRE (Prop_fdre_C_Q)         0.216     4.617 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.100     4.717    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X221Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.493     3.843    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.932     2.460    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y449       FDRE (Prop_fdre_C_Q)         0.100     2.560 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.615    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X221Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.202     2.831    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.344%)  route 0.055ns (31.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.970     2.498    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X174Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y498       FDRE (Prop_fdre_C_Q)         0.118     2.616 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.671    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg
    SLICE_X174Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.259     2.888    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X174Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.157ns  (logic 0.100ns (63.695%)  route 0.057ns (36.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.002     2.530    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y460       FDRE (Prop_fdre_C_Q)         0.100     2.630 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.057     2.687    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X202Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.291     2.920    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.660%)  route 0.055ns (35.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.012     2.540    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X215Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y497       FDRE (Prop_fdre_C_Q)         0.100     2.640 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/Q
                         net (fo=1, routed)           0.055     2.695    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg
    SLICE_X215Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X215Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.561%)  route 0.180ns (58.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.831ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.932     2.460    sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X221Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y449       FDRE (Prop_fdre_C_Q)         0.100     2.560 r  sfp_4_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.180     2.740    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X221Y449       LUT2 (Prop_lut2_I1_O)        0.028     2.768 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.768    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X221Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.202     2.831    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.048%)  route 0.133ns (50.952%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.920ns
    Source Clock Delay      (SCD):    2.530ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.002     2.530    sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X202Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y460       FDRE (Prop_fdre_C_Q)         0.100     2.630 r  sfp_3_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.133     2.763    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X202Y460       LUT2 (Prop_lut2_I1_O)        0.028     2.791 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.791    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X202Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.291     2.920    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.146ns (43.979%)  route 0.186ns (56.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.888ns
    Source Clock Delay      (SCD):    2.498ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.970     2.498    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/CLK
    SLICE_X174Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y498       FDRE (Prop_fdre_C_Q)         0.118     2.616 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.186     2.802    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X174Y498       LUT2 (Prop_lut2_I1_O)        0.028     2.830 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.830    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg0
    SLICE_X174Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.259     2.888    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X174Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.561%)  route 0.180ns (58.439%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.931ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.012     2.540    sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/txusrclk2
    SLICE_X215Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y497       FDRE (Prop_fdre_C_Q)         0.100     2.640 r  sfp_2_pcs_pma_inst/inst/qplllock_txusrclk2_sync_i/data_out_reg/Q
                         net (fo=1, routed)           0.180     2.820    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_txusrclk2
    SLICE_X215Y497       LUT2 (Prop_lut2_I1_O)        0.028     2.848 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_txresetdone_reg_i_1/O
                         net (fo=1, routed)           0.000     2.848    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg0
    SLICE_X215Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.302     2.931    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X215Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK

Max Delay           301 Endpoints
Min Delay           321 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.765ns  (logic 0.216ns (12.241%)  route 1.549ns (87.759%))
  Logic Levels:           0  
  Clock Path Skew:        -2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns
    Source Clock Delay      (SCD):    6.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.979     6.449    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X207Y472       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y472       FDRE (Prop_fdre_C_Q)         0.216     6.665 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          1.549     8.213    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X204Y498       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.567     3.917    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X204Y498       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.765ns  (logic 0.216ns (12.241%)  route 1.549ns (87.759%))
  Logic Levels:           0  
  Clock Path Skew:        -2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns
    Source Clock Delay      (SCD):    6.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.979     6.449    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X207Y472       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y472       FDRE (Prop_fdre_C_Q)         0.216     6.665 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          1.549     8.213    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X204Y498       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.567     3.917    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X204Y498       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.765ns  (logic 0.216ns (12.241%)  route 1.549ns (87.759%))
  Logic Levels:           0  
  Clock Path Skew:        -2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns
    Source Clock Delay      (SCD):    6.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.979     6.449    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X207Y472       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y472       FDRE (Prop_fdre_C_Q)         0.216     6.665 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          1.549     8.213    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X204Y498       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.567     3.917    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X204Y498       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.765ns  (logic 0.216ns (12.241%)  route 1.549ns (87.759%))
  Logic Levels:           0  
  Clock Path Skew:        -2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns
    Source Clock Delay      (SCD):    6.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.979     6.449    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X207Y472       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y472       FDRE (Prop_fdre_C_Q)         0.216     6.665 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          1.549     8.213    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X204Y498       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.567     3.917    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X204Y498       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.765ns  (logic 0.216ns (12.241%)  route 1.549ns (87.759%))
  Logic Levels:           0  
  Clock Path Skew:        -2.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns
    Source Clock Delay      (SCD):    6.449ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.979     6.449    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_out
    SLICE_X207Y472       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y472       FDRE (Prop_fdre_C_Q)         0.216     6.665 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/reset_pulse_reg[0]/Q
                         net (fo=30, routed)          1.549     8.213    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/Q[0]
    SLICE_X204Y498       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.567     3.917    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/CLK
    SLICE_X204Y498       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/gttxreset_txusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.479ns  (logic 0.216ns (14.602%)  route 1.263ns (85.398%))
  Logic Levels:           0  
  Clock Path Skew:        -2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    6.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.891     6.361    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X171Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y498       FDRE (Prop_fdre_C_Q)         0.216     6.577 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.263     7.840    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X179Y477       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.500     3.850    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X179Y477       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.479ns  (logic 0.216ns (14.602%)  route 1.263ns (85.398%))
  Logic Levels:           0  
  Clock Path Skew:        -2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    6.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.891     6.361    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X171Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y498       FDRE (Prop_fdre_C_Q)         0.216     6.577 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.263     7.840    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X179Y477       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.500     3.850    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X179Y477       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.479ns  (logic 0.216ns (14.602%)  route 1.263ns (85.398%))
  Logic Levels:           0  
  Clock Path Skew:        -2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    6.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.891     6.361    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X171Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y498       FDRE (Prop_fdre_C_Q)         0.216     6.577 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.263     7.840    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X179Y477       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.500     3.850    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X179Y477       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.479ns  (logic 0.216ns (14.602%)  route 1.263ns (85.398%))
  Logic Levels:           0  
  Clock Path Skew:        -2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    6.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.891     6.361    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X171Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y498       FDRE (Prop_fdre_C_Q)         0.216     6.577 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.263     7.840    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X179Y477       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.500     3.850    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X179Y477       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.479ns  (logic 0.216ns (14.602%)  route 1.263ns (85.398%))
  Logic Levels:           0  
  Clock Path Skew:        -2.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.850ns
    Source Clock Delay      (SCD):    6.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.891     6.361    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/sync1_r_reg[4]_0
    SLICE_X171Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y498       FDRE (Prop_fdre_C_Q)         0.216     6.577 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_reset_tx_sync_i/data_out_reg/Q
                         net (fo=103, routed)         1.263     7.840    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/AS[0]
    SLICE_X179Y477       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.278     2.278    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.350 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.500     3.850    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/data_out_reg_0
    SLICE_X179Y477       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/txreset_txusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.158ns  (logic 0.100ns (63.116%)  route 0.058ns (36.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.959     2.732    <hidden>
    SLICE_X183Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y475       FDRE (Prop_fdre_C_Q)         0.100     2.832 r  <hidden>
                         net (fo=2, routed)           0.058     2.890    <hidden>
    SLICE_X182Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.245     2.874    <hidden>
    SLICE_X182Y475       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.294%)  route 0.095ns (48.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.927     2.700    <hidden>
    SLICE_X211Y437       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y437       FDRE (Prop_fdre_C_Q)         0.100     2.800 r  <hidden>
                         net (fo=2, routed)           0.095     2.895    <hidden>
    SLICE_X213Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.197     2.826    <hidden>
    SLICE_X213Y438       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.091ns (50.341%)  route 0.090ns (49.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.959     2.732    <hidden>
    SLICE_X183Y475       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y475       FDSE (Prop_fdse_C_Q)         0.091     2.823 r  <hidden>
                         net (fo=2, routed)           0.090     2.913    <hidden>
    SLICE_X184Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.245     2.874    <hidden>
    SLICE_X184Y475       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.489%)  route 0.102ns (50.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.732ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.959     2.732    <hidden>
    SLICE_X183Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X183Y475       FDRE (Prop_fdre_C_Q)         0.100     2.832 r  <hidden>
                         net (fo=2, routed)           0.102     2.934    <hidden>
    SLICE_X181Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.245     2.874    <hidden>
    SLICE_X181Y476       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.621%)  route 0.140ns (58.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.927     2.700    <hidden>
    SLICE_X211Y437       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y437       FDRE (Prop_fdre_C_Q)         0.100     2.800 r  <hidden>
                         net (fo=2, routed)           0.140     2.940    <hidden>
    SLICE_X212Y439       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.197     2.826    <hidden>
    SLICE_X212Y439       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.438%)  route 0.136ns (53.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.928     2.701    <hidden>
    SLICE_X210Y438       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y438       FDSE (Prop_fdse_C_Q)         0.118     2.819 r  <hidden>
                         net (fo=2, routed)           0.136     2.955    <hidden>
    SLICE_X212Y439       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.197     2.826    <hidden>
    SLICE_X212Y439       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.717%)  route 0.172ns (63.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.927     2.700    <hidden>
    SLICE_X211Y437       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y437       FDSE (Prop_fdse_C_Q)         0.100     2.800 r  <hidden>
                         net (fo=2, routed)           0.172     2.972    <hidden>
    SLICE_X213Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.197     2.826    <hidden>
    SLICE_X213Y438       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.106%)  route 0.100ns (49.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.926ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.008     2.781    <hidden>
    SLICE_X218Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y462       FDRE (Prop_fdre_C_Q)         0.100     2.881 r  <hidden>
                         net (fo=1, routed)           0.100     2.980    <hidden>
    SLICE_X220Y462       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.297     2.926    <hidden>
    SLICE_X220Y462       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.107ns (52.079%)  route 0.098ns (47.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.921ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.003     2.776    <hidden>
    SLICE_X200Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y458       FDRE (Prop_fdre_C_Q)         0.107     2.883 r  <hidden>
                         net (fo=2, routed)           0.098     2.981    <hidden>
    SLICE_X202Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.292     2.921    <hidden>
    SLICE_X202Y458       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.234ns  (logic 0.100ns (42.823%)  route 0.134ns (57.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.921ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.003     2.776    <hidden>
    SLICE_X201Y458       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y458       FDRE (Prop_fdre_C_Q)         0.100     2.876 r  <hidden>
                         net (fo=2, routed)           0.134     3.009    <hidden>
    SLICE_X203Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.599     1.599    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.629 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.292     2.921    <hidden>
    SLICE_X203Y457       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.422ns  (logic 0.043ns (3.025%)  route 1.379ns (96.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.105     1.105    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.148 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.274     1.422    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.422ns  (logic 0.043ns (3.025%)  route 1.379ns (96.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.105     1.105    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.148 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.274     1.422    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.422ns  (logic 0.043ns (3.025%)  route 1.379ns (96.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.105     1.105    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.148 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.274     1.422    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.422ns  (logic 0.043ns (3.025%)  route 1.379ns (96.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.105     1.105    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.148 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.274     1.422    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.422ns  (logic 0.043ns (3.025%)  route 1.379ns (96.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.105     1.105    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.148 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.274     1.422    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.801%)  route 0.709ns (96.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.574     0.574    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.602 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.135     0.737    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.801%)  route 0.709ns (96.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.574     0.574    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.602 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.135     0.737    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.801%)  route 0.709ns (96.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.574     0.574    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.602 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.135     0.737    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.801%)  route 0.709ns (96.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.574     0.574    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.602 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.135     0.737    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.028ns (3.801%)  route 0.709ns (96.199%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.574     0.574    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.602 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.135     0.737    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X217Y496       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X217Y496       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.180ns  (logic 1.044ns (47.888%)  route 1.136ns (52.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.949     2.301    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.302 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.633     3.935    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X219Y489       LUT2 (Prop_lut2_I0_O)        0.043     3.978 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.503     4.481    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X217Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.002ns  (logic 1.044ns (52.140%)  route 0.958ns (47.860%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.949     2.301    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                                r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.302 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.633     3.935    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X219Y489       LUT2 (Prop_lut2_I0_O)        0.043     3.978 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.325     4.303    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X219Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.690ns  (logic 0.216ns (31.296%)  route 0.474ns (68.704%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    2.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.799     2.151    <hidden>
    SLICE_X211Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y486       FDRE (Prop_fdre_C_Q)         0.216     2.367 r  <hidden>
                         net (fo=131, routed)         0.474     2.841    <hidden>
    SLICE_X207Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.747     1.946    <hidden>
    SLICE_X207Y488       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.572ns  (logic 0.216ns (37.752%)  route 0.356ns (62.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.805     2.157    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y495       FDRE (Prop_fdre_C_Q)         0.216     2.373 r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.356     2.729    <hidden>
    SLICE_X211Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    <hidden>
    SLICE_X211Y490       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.499ns  (logic 0.216ns (43.305%)  route 0.283ns (56.695%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.804     2.156    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y491       FDRE (Prop_fdre_C_Q)         0.216     2.372 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.283     2.655    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X218Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X218Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.398ns  (logic 0.216ns (54.204%)  route 0.182ns (45.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y494       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.182     2.556    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X215Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.379%)  route 0.098ns (49.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y494       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.098     1.190    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X215Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.943%)  route 0.157ns (61.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y491       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.157     1.248    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X218Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X218Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.932%)  route 0.213ns (68.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y495       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_2_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.213     1.305    <hidden>
    SLICE_X211Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.608     1.246    <hidden>
    SLICE_X211Y490       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.358ns  (logic 0.100ns (27.918%)  route 0.258ns (72.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    0.987ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.449     0.987    <hidden>
    SLICE_X211Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y486       FDRE (Prop_fdre_C_Q)         0.100     1.087 r  <hidden>
                         net (fo=131, routed)         0.258     1.345    <hidden>
    SLICE_X207Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.605     1.243    <hidden>
    SLICE_X207Y488       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.155ns (30.621%)  route 0.351ns (69.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y494       FDRE (Prop_fdre_C_Q)         0.091     1.083 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.181     1.264    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X219Y489       LUT2 (Prop_lut2_I1_O)        0.064     1.328 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.170     1.498    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X219Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X219Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.155ns (26.007%)  route 0.441ns (73.993%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y494       FDRE (Prop_fdre_C_Q)         0.091     1.083 r  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.181     1.264    sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X219Y489       LUT2 (Prop_lut2_I1_O)        0.064     1.328 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.260     1.588    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X217Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X217Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.187ns  (logic 0.254ns (2.271%)  route 10.933ns (97.729%))
  Logic Levels:           0  
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        10.933    16.870    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X216Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X216Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.187ns  (logic 0.254ns (2.271%)  route 10.933ns (97.729%))
  Logic Levels:           0  
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        10.933    16.870    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X216Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X216Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.187ns  (logic 0.254ns (2.271%)  route 10.933ns (97.729%))
  Logic Levels:           0  
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        10.933    16.870    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X216Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X216Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.187ns  (logic 0.254ns (2.271%)  route 10.933ns (97.729%))
  Logic Levels:           0  
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        10.933    16.870    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X216Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X216Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.187ns  (logic 0.254ns (2.271%)  route 10.933ns (97.729%))
  Logic Levels:           0  
  Clock Path Skew:        -3.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        10.933    16.870    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X216Y494       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X216Y494       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.759ns  (logic 0.216ns (28.475%)  route 0.543ns (71.525%))
  Logic Levels:           0  
  Clock Path Skew:        -4.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X219Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y497       FDRE (Prop_fdre_C_Q)         0.216     6.685 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.543     7.227    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y486       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.759ns  (logic 0.216ns (28.475%)  route 0.543ns (71.525%))
  Logic Levels:           0  
  Clock Path Skew:        -4.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X219Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y497       FDRE (Prop_fdre_C_Q)         0.216     6.685 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.543     7.227    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y486       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.759ns  (logic 0.216ns (28.475%)  route 0.543ns (71.525%))
  Logic Levels:           0  
  Clock Path Skew:        -4.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X219Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y497       FDRE (Prop_fdre_C_Q)         0.216     6.685 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.543     7.227    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y486       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.759ns  (logic 0.216ns (28.475%)  route 0.543ns (71.525%))
  Logic Levels:           0  
  Clock Path Skew:        -4.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X219Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y497       FDRE (Prop_fdre_C_Q)         0.216     6.685 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.543     7.227    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y486       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.759ns  (logic 0.216ns (28.475%)  route 0.543ns (71.525%))
  Logic Levels:           0  
  Clock Path Skew:        -4.519ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    6.469ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.999     6.469    sfp_2_pcs_pma_inst/inst/coreclk
    SLICE_X219Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y497       FDRE (Prop_fdre_C_Q)         0.216     6.685 f  sfp_2_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.543     7.227    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y486       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.751     1.950    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X221Y486       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.118ns (53.250%)  route 0.104ns (46.750%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.006     2.779    <hidden>
    SLICE_X206Y489       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y489       FDRE (Prop_fdre_C_Q)         0.118     2.897 r  <hidden>
                         net (fo=1, routed)           0.104     3.000    <hidden>
    SLICE_X207Y488       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.605     1.243    <hidden>
    SLICE_X207Y488       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.784%)  route 0.140ns (54.216%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.012     2.785    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y497       FDRE (Prop_fdre_C_Q)         0.118     2.903 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.140     3.043    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X218Y497       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X218Y497       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.784%)  route 0.140ns (54.216%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.012     2.785    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y497       FDRE (Prop_fdre_C_Q)         0.118     2.903 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.140     3.043    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X218Y497       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X218Y497       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.784%)  route 0.140ns (54.216%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.012     2.785    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y497       FDRE (Prop_fdre_C_Q)         0.118     2.903 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.140     3.043    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X218Y497       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X218Y497       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.784%)  route 0.140ns (54.216%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.012     2.785    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y497       FDRE (Prop_fdre_C_Q)         0.118     2.903 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.140     3.043    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X218Y497       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X218Y497       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.118ns (45.784%)  route 0.140ns (54.216%))
  Logic Levels:           0  
  Clock Path Skew:        -1.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.012     2.785    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y497       FDRE (Prop_fdre_C_Q)         0.118     2.903 f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.140     3.043    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X218Y497       FDPE                                         f  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X218Y497       FDPE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.681%)  route 0.165ns (58.319%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.007     2.780    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X206Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y491       FDRE (Prop_fdre_C_Q)         0.118     2.898 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.165     3.063    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X207Y491       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X207Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.681%)  route 0.165ns (58.319%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.007     2.780    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X206Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y491       FDRE (Prop_fdre_C_Q)         0.118     2.898 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.165     3.063    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X207Y491       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X207Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.681%)  route 0.165ns (58.319%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.007     2.780    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X206Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y491       FDRE (Prop_fdre_C_Q)         0.118     2.898 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.165     3.063    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X207Y491       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X207Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.118ns (41.681%)  route 0.165ns (58.319%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.007     2.780    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X206Y491       FDRE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y491       FDRE (Prop_fdre_C_Q)         0.118     2.898 f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.165     3.063    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X207Y491       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X207Y491       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.842ns  (logic 0.043ns (2.334%)  route 1.799ns (97.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.176     1.176    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y463       LUT1 (Prop_lut1_I0_O)        0.043     1.219 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.623     1.842    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.842ns  (logic 0.043ns (2.334%)  route 1.799ns (97.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.176     1.176    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y463       LUT1 (Prop_lut1_I0_O)        0.043     1.219 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.623     1.842    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.842ns  (logic 0.043ns (2.334%)  route 1.799ns (97.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.176     1.176    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y463       LUT1 (Prop_lut1_I0_O)        0.043     1.219 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.623     1.842    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.842ns  (logic 0.043ns (2.334%)  route 1.799ns (97.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.176     1.176    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y463       LUT1 (Prop_lut1_I0_O)        0.043     1.219 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.623     1.842    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.842ns  (logic 0.043ns (2.334%)  route 1.799ns (97.666%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.176     1.176    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y463       LUT1 (Prop_lut1_I0_O)        0.043     1.219 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.623     1.842    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.028ns (2.817%)  route 0.966ns (97.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.653     0.653    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y463       LUT1 (Prop_lut1_I0_O)        0.028     0.681 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.313     0.994    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.028ns (2.817%)  route 0.966ns (97.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.653     0.653    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y463       LUT1 (Prop_lut1_I0_O)        0.028     0.681 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.313     0.994    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.028ns (2.817%)  route 0.966ns (97.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.653     0.653    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y463       LUT1 (Prop_lut1_I0_O)        0.028     0.681 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.313     0.994    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.028ns (2.817%)  route 0.966ns (97.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.653     0.653    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y463       LUT1 (Prop_lut1_I0_O)        0.028     0.681 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.313     0.994    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.028ns (2.817%)  route 0.966ns (97.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.653     0.653    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y463       LUT1 (Prop_lut1_I0_O)        0.028     0.681 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.313     0.994    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X205Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X205Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.320ns  (logic 1.044ns (44.993%)  route 1.276ns (55.007%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.945     2.297    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.298 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.753     4.051    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X207Y467       LUT2 (Prop_lut2_I0_O)        0.043     4.094 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.524     4.617    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.738     1.937    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.173ns  (logic 1.044ns (48.047%)  route 1.129ns (51.953%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    2.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.945     2.297    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                                r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.298 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.753     4.051    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X207Y467       LUT2 (Prop_lut2_I0_O)        0.043     4.094 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.376     4.470    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X204Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X204Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.012ns  (logic 0.254ns (25.105%)  route 0.758ns (74.895%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.936ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.789     2.141    <hidden>
    SLICE_X210Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y471       FDRE (Prop_fdre_C_Q)         0.254     2.395 r  <hidden>
                         net (fo=131, routed)         0.758     3.153    <hidden>
    SLICE_X202Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.737     1.936    <hidden>
    SLICE_X202Y470       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.517ns  (logic 0.216ns (41.786%)  route 0.301ns (58.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.789     2.141    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y472       FDRE (Prop_fdre_C_Q)         0.216     2.357 r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.301     2.658    <hidden>
    SLICE_X212Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.739     1.938    <hidden>
    SLICE_X212Y473       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.515ns  (logic 0.254ns (49.307%)  route 0.261ns (50.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    2.138ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.786     2.138    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y469       FDRE (Prop_fdre_C_Q)         0.254     2.392 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.261     2.653    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X205Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.738     1.937    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X205Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.425ns  (logic 0.254ns (59.782%)  route 0.171ns (40.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.789     2.141    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X204Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y466       FDRE (Prop_fdre_C_Q)         0.254     2.395 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.171     2.566    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X204Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.741     1.940    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X204Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.118ns (56.764%)  route 0.090ns (43.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.442     0.980    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X204Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y466       FDRE (Prop_fdre_C_Q)         0.118     1.098 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.090     1.188    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X204Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.597     1.235    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X204Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.069%)  route 0.138ns (53.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.439     0.977    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y469       FDRE (Prop_fdre_C_Q)         0.118     1.095 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.138     1.233    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X205Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.593     1.231    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X205Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.100ns (36.242%)  route 0.176ns (63.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y472       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  sfp_3_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.176     1.257    <hidden>
    SLICE_X212Y473       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.594     1.232    <hidden>
    SLICE_X212Y473       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.543ns  (logic 0.118ns (21.740%)  route 0.425ns (78.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    <hidden>
    SLICE_X210Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y471       FDRE (Prop_fdre_C_Q)         0.118     1.099 r  <hidden>
                         net (fo=131, routed)         0.425     1.524    <hidden>
    SLICE_X202Y470       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.592     1.230    <hidden>
    SLICE_X202Y470       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.128ns (22.688%)  route 0.436ns (77.312%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y466       FDRE (Prop_fdre_C_Q)         0.100     1.084 r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.221     1.305    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X207Y467       LUT2 (Prop_lut2_I1_O)        0.028     1.333 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.215     1.548    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X204Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X204Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.128ns (19.948%)  route 0.514ns (80.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.984ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.446     0.984    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X207Y466       FDRE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y466       FDRE (Prop_fdre_C_Q)         0.100     1.084 r  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.221     1.305    sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X207Y467       LUT2 (Prop_lut2_I1_O)        0.028     1.333 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.293     1.626    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.593     1.231    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X204Y469       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.597ns  (logic 0.254ns (2.397%)  route 10.343ns (97.603%))
  Logic Levels:           0  
  Clock Path Skew:        -3.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        10.343    16.281    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.597ns  (logic 0.254ns (2.397%)  route 10.343ns (97.603%))
  Logic Levels:           0  
  Clock Path Skew:        -3.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        10.343    16.281    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.597ns  (logic 0.254ns (2.397%)  route 10.343ns (97.603%))
  Logic Levels:           0  
  Clock Path Skew:        -3.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        10.343    16.281    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.597ns  (logic 0.254ns (2.397%)  route 10.343ns (97.603%))
  Logic Levels:           0  
  Clock Path Skew:        -3.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        10.343    16.281    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.597ns  (logic 0.254ns (2.397%)  route 10.343ns (97.603%))
  Logic Levels:           0  
  Clock Path Skew:        -3.745ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        10.343    16.281    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X215Y474       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X215Y474       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.254ns (33.208%)  route 0.511ns (66.792%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    6.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.984     6.454    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X206Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y468       FDRE (Prop_fdre_C_Q)         0.254     6.708 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.511     7.219    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X210Y472       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X210Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.254ns (33.208%)  route 0.511ns (66.792%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    6.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.984     6.454    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X206Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y468       FDRE (Prop_fdre_C_Q)         0.254     6.708 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.511     7.219    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X210Y472       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X210Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.254ns (33.208%)  route 0.511ns (66.792%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    6.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.984     6.454    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X206Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y468       FDRE (Prop_fdre_C_Q)         0.254     6.708 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.511     7.219    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X210Y472       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X210Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.254ns (33.208%)  route 0.511ns (66.792%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    6.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.984     6.454    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X206Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y468       FDRE (Prop_fdre_C_Q)         0.254     6.708 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.511     7.219    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X210Y472       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X210Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.765ns  (logic 0.254ns (33.208%)  route 0.511ns (66.792%))
  Logic Levels:           0  
  Clock Path Skew:        -4.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    6.454ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.984     6.454    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X206Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y468       FDRE (Prop_fdre_C_Q)         0.254     6.708 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.511     7.219    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X210Y472       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.740     1.939    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X210Y472       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.118ns (57.315%)  route 0.088ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    2.770ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.997     2.770    <hidden>
    SLICE_X210Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y475       FDRE (Prop_fdre_C_Q)         0.118     2.888 r  <hidden>
                         net (fo=1, routed)           0.088     2.976    <hidden>
    SLICE_X211Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.593     1.231    <hidden>
    SLICE_X211Y475       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.573%)  route 0.130ns (56.427%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.006     2.779    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X211Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y465       FDRE (Prop_fdre_C_Q)         0.100     2.879 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.130     3.008    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y465       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X212Y465       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.573%)  route 0.130ns (56.427%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.006     2.779    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X211Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y465       FDRE (Prop_fdre_C_Q)         0.100     2.879 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.130     3.008    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y465       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X212Y465       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.573%)  route 0.130ns (56.427%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.006     2.779    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X211Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y465       FDRE (Prop_fdre_C_Q)         0.100     2.879 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.130     3.008    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y465       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X212Y465       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.573%)  route 0.130ns (56.427%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.006     2.779    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X211Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y465       FDRE (Prop_fdre_C_Q)         0.100     2.879 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.130     3.008    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y465       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X212Y465       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.573%)  route 0.130ns (56.427%))
  Logic Levels:           0  
  Clock Path Skew:        -1.538ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.006     2.779    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X211Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X211Y465       FDRE (Prop_fdre_C_Q)         0.100     2.879 f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.130     3.008    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X212Y465       FDPE                                         f  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.603     1.241    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X212Y465       FDPE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.253%)  route 0.152ns (58.747%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X200Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y465       FDRE (Prop_fdre_C_Q)         0.107     2.880 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.152     3.032    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X201Y465       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X201Y465       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.253%)  route 0.152ns (58.747%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X200Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y465       FDRE (Prop_fdre_C_Q)         0.107     2.880 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.152     3.032    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X201Y465       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X201Y465       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.253%)  route 0.152ns (58.747%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X200Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y465       FDRE (Prop_fdre_C_Q)         0.107     2.880 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.152     3.032    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X201Y465       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X201Y465       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.107ns (41.253%)  route 0.152ns (58.747%))
  Logic Levels:           0  
  Clock Path Skew:        -1.539ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.234ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.000     2.773    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/coreclk
    SLICE_X200Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y465       FDRE (Prop_fdre_C_Q)         0.107     2.880 f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_reset_rx_sync_i/data_out_reg/Q
                         net (fo=5, routed)           0.152     3.032    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/AS[0]
    SLICE_X201Y465       FDPE                                         f  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.596     1.234    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X201Y465       FDPE                                         r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.632ns  (logic 0.043ns (2.634%)  route 1.589ns (97.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.122     1.122    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.043     1.165 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.467     1.632    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X220Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.632ns  (logic 0.043ns (2.634%)  route 1.589ns (97.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.122     1.122    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.043     1.165 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.467     1.632    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X220Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.632ns  (logic 0.043ns (2.634%)  route 1.589ns (97.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.122     1.122    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.043     1.165 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.467     1.632    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X220Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.632ns  (logic 0.043ns (2.634%)  route 1.589ns (97.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.122     1.122    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.043     1.165 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.467     1.632    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X220Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.632ns  (logic 0.043ns (2.634%)  route 1.589ns (97.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.122     1.122    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.043     1.165 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.467     1.632    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X220Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.028ns (3.324%)  route 0.814ns (96.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.576     0.576    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.604 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.238     0.842    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X220Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.028ns (3.324%)  route 0.814ns (96.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.576     0.576    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.604 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.238     0.842    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X220Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.028ns (3.324%)  route 0.814ns (96.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.576     0.576    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.604 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.238     0.842    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X220Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.028ns (3.324%)  route 0.814ns (96.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.576     0.576    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.604 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.238     0.842    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X220Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.842ns  (logic 0.028ns (3.324%)  route 0.814ns (96.676%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.576     0.576    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.604 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.238     0.842    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/AR[0]
    SLICE_X220Y450       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X220Y450       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.810ns  (logic 1.044ns (57.680%)  route 0.766ns (42.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.955     2.307    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.308 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.569     3.877    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X218Y452       LUT2 (Prop_lut2_I0_O)        0.043     3.920 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.197     4.117    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTHE2_CHANNEL clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.792ns  (logic 1.044ns (58.257%)  route 0.748ns (41.743%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.955     2.307    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/CLK
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                                r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL (Prop_gthe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.001     3.308 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXRESETDONE
                         net (fo=1, routed)           0.569     3.877    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_i
    SLICE_X218Y452       LUT2 (Prop_lut2_I0_O)        0.043     3.920 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.179     4.099    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X216Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.159ns  (logic 0.216ns (18.634%)  route 0.943ns (81.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.801     2.153    <hidden>
    SLICE_X207Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y457       FDRE (Prop_fdre_C_Q)         0.216     2.369 r  <hidden>
                         net (fo=131, routed)         0.943     3.312    <hidden>
    SLICE_X212Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    <hidden>
    SLICE_X212Y452       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.851ns  (logic 0.254ns (29.834%)  route 0.597ns (70.166%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y452       FDRE (Prop_fdre_C_Q)         0.254     2.412 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.597     3.009    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X216Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X216Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.544ns  (logic 0.216ns (39.731%)  route 0.328ns (60.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y453       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.328     2.702    <hidden>
    SLICE_X217Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    <hidden>
    SLICE_X217Y455       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.375ns  (logic 0.198ns (52.801%)  route 0.177ns (47.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y452       FDRE (Prop_fdre_C_Q)         0.198     2.356 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.177     2.533    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.192%)  route 0.094ns (50.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y452       FDRE (Prop_fdre_C_Q)         0.091     1.084 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/Q
                         net (fo=1, routed)           0.094     1.178    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.269ns  (logic 0.100ns (37.222%)  route 0.169ns (62.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y453       FDRE                                         r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y453       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_4_pcs_pma_inst/inst/signal_detect_comb_reg/Q
                         net (fo=1, routed)           0.169     1.261    <hidden>
    SLICE_X217Y455       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.611     1.249    <hidden>
    SLICE_X217Y455       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.475%)  route 0.279ns (68.525%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y452       FDRE (Prop_fdre_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.184     1.277    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X218Y452       LUT2 (Prop_lut2_I1_O)        0.028     1.305 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.095     1.400    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X216Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.418ns  (logic 0.128ns (30.652%)  route 0.290ns (69.348%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/CLK
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y452       FDRE (Prop_fdre_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/data_out_reg/Q
                         net (fo=2, routed)           0.184     1.277    sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/qplllock_rxusrclk2
    SLICE_X218Y452       LUT2 (Prop_lut2_I1_O)        0.028     1.305 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gt0_rxresetdone_reg_i_1/O
                         net (fo=2, routed)           0.106     1.411    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg0
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_reg/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.433ns  (logic 0.118ns (27.229%)  route 0.315ns (72.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X216Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y452       FDRE (Prop_fdre_C_Q)         0.118     1.111 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg_dup_reg/Q
                         net (fo=1, routed)           0.315     1.426    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/D[0]
    SLICE_X216Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/CLK
    SLICE_X216Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_reg_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.100ns (15.451%)  route 0.547ns (84.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.988ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.450     0.988    <hidden>
    SLICE_X207Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y457       FDRE (Prop_fdre_C_Q)         0.100     1.088 r  <hidden>
                         net (fo=131, routed)         0.547     1.635    <hidden>
    SLICE_X212Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.610     1.248    <hidden>
    SLICE_X212Y452       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK

Max Delay            26 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.764ns  (logic 0.254ns (2.601%)  route 9.510ns (97.399%))
  Logic Levels:           0  
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         9.510    15.448    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X212Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.764ns  (logic 0.254ns (2.601%)  route 9.510ns (97.399%))
  Logic Levels:           0  
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         9.510    15.448    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X212Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.764ns  (logic 0.254ns (2.601%)  route 9.510ns (97.399%))
  Logic Levels:           0  
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         9.510    15.448    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X212Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.764ns  (logic 0.254ns (2.601%)  route 9.510ns (97.399%))
  Logic Levels:           0  
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         9.510    15.448    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X212Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.764ns  (logic 0.254ns (2.601%)  route 9.510ns (97.399%))
  Logic Levels:           0  
  Clock Path Skew:        -3.732ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)         9.510    15.448    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/areset
    SLICE_X212Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X212Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/areset_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.759ns  (logic 0.216ns (28.464%)  route 0.543ns (71.536%))
  Logic Levels:           0  
  Clock Path Skew:        -4.360ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    6.312ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.842     6.312    <hidden>
    SLICE_X214Y445       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y445       FDRE (Prop_fdre_C_Q)         0.216     6.528 r  <hidden>
                         net (fo=1, routed)           0.543     7.071    <hidden>
    SLICE_X212Y452       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.753     1.952    <hidden>
    SLICE_X212Y452       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.713ns  (logic 0.216ns (30.281%)  route 0.497ns (69.719%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.843     6.313    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y447       FDRE (Prop_fdre_C_Q)         0.216     6.529 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.497     7.026    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y455       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y455       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.713ns  (logic 0.216ns (30.281%)  route 0.497ns (69.719%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.843     6.313    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y447       FDRE (Prop_fdre_C_Q)         0.216     6.529 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.497     7.026    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y455       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y455       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.713ns  (logic 0.216ns (30.281%)  route 0.497ns (69.719%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.843     6.313    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y447       FDRE (Prop_fdre_C_Q)         0.216     6.529 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.497     7.026    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y455       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y455       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.713ns  (logic 0.216ns (30.281%)  route 0.497ns (69.719%))
  Logic Levels:           0  
  Clock Path Skew:        -4.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    6.313ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.843     6.313    sfp_4_pcs_pma_inst/inst/coreclk
    SLICE_X219Y447       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X219Y447       FDRE (Prop_fdre_C_Q)         0.216     6.529 f  sfp_4_pcs_pma_inst/inst/gt0_gtrxreset_i_reg/Q
                         net (fo=6, routed)           0.497     7.026    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X220Y455       FDPE                                         f  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.135     1.135    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.064     1.199 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.755     1.954    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/data_out_reg_0
    SLICE_X220Y455       FDPE                                         r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/gtrxreset_rxusrclk2_sync_i/sync1_r_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.456%)  route 0.136ns (53.544%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y448       FDRE (Prop_fdre_C_Q)         0.118     2.823 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.136     2.959    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.456%)  route 0.136ns (53.544%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y448       FDRE (Prop_fdre_C_Q)         0.118     2.823 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.136     2.959    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.456%)  route 0.136ns (53.544%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y448       FDRE (Prop_fdre_C_Q)         0.118     2.823 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.136     2.959    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.456%)  route 0.136ns (53.544%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y448       FDRE (Prop_fdre_C_Q)         0.118     2.823 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.136     2.959    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.456%)  route 0.136ns (53.544%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X220Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y448       FDRE (Prop_fdre_C_Q)         0.118     2.823 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.136     2.959    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X220Y451       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X220Y451       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.118ns (57.315%)  route 0.088ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        -1.536ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.007     2.780    <hidden>
    SLICE_X206Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y459       FDRE (Prop_fdre_C_Q)         0.118     2.898 r  <hidden>
                         net (fo=1, routed)           0.088     2.986    <hidden>
    SLICE_X207Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.606     1.244    <hidden>
    SLICE_X207Y459       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.100ns (33.986%)  route 0.194ns (66.015%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y448       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.194     2.999    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.100ns (33.986%)  route 0.194ns (66.015%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y448       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.194     2.999    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.100ns (33.986%)  route 0.194ns (66.015%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y448       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.194     2.999    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
                            (removal check against rising-edge clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.100ns (33.986%)  route 0.194ns (66.015%))
  Logic Levels:           0  
  Clock Path Skew:        -1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    2.705ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.932     2.705    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/coreclk
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y448       FDRE (Prop_fdre_C_Q)         0.100     2.805 f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_reg__0/Q
                         net (fo=6, routed)           0.194     2.999    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/AS[0]
    SLICE_X215Y450       FDPE                                         f  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.593     0.593    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.045     0.638 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.612     1.250    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/CLK
    SLICE_X215Y450       FDPE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_rising_rxusrclk2_sync_i/sync1_r_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sfp_mgt_refclk_p

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.010ns  (logic 0.043ns (2.139%)  route 1.967ns (97.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.340     2.010    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X200Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.566     5.002    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X200Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.010ns  (logic 0.043ns (2.139%)  route 1.967ns (97.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.340     2.010    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X200Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.566     5.002    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X200Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.010ns  (logic 0.043ns (2.139%)  route 1.967ns (97.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.340     2.010    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X200Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.566     5.002    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X200Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.010ns  (logic 0.043ns (2.139%)  route 1.967ns (97.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.340     2.010    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X200Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.566     5.002    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X200Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.010ns  (logic 0.043ns (2.139%)  route 1.967ns (97.861%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.627     1.627    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/qplllock_out
    SLICE_X201Y498       LUT1 (Prop_lut1_I0_O)        0.043     1.670 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/sync1_r[4]_i_1__1/O
                         net (fo=20, routed)          0.340     2.010    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/AR[0]
    SLICE_X200Y499       FDCE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.566     5.002    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]_0
    SLICE_X200Y499       FDCE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/qplllock_coreclk_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.829ns  (logic 0.043ns (2.351%)  route 1.786ns (97.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.176     1.176    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y463       LUT1 (Prop_lut1_I0_O)        0.043     1.219 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.609     1.829    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X202Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.561     4.997    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X202Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.829ns  (logic 0.043ns (2.351%)  route 1.786ns (97.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.176     1.176    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y463       LUT1 (Prop_lut1_I0_O)        0.043     1.219 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.609     1.829    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X202Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.561     4.997    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X202Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.829ns  (logic 0.043ns (2.351%)  route 1.786ns (97.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.176     1.176    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y463       LUT1 (Prop_lut1_I0_O)        0.043     1.219 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.609     1.829    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X202Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.561     4.997    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X202Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.829ns  (logic 0.043ns (2.351%)  route 1.786ns (97.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.176     1.176    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y463       LUT1 (Prop_lut1_I0_O)        0.043     1.219 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.609     1.829    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X202Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.561     4.997    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X202Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.829ns  (logic 0.043ns (2.351%)  route 1.786ns (97.649%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           1.176     1.176    sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X202Y463       LUT1 (Prop_lut1_I0_O)        0.043     1.219 f  sfp_3_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.609     1.829    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X202Y465       FDCE                                         f  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.561     4.997    sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X202Y465       FDCE                                         r  sfp_3_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.028ns (3.966%)  route 0.678ns (96.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.576     0.576    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.604 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.102     0.706    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X217Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X217Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.028ns (3.966%)  route 0.678ns (96.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.576     0.576    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.604 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.102     0.706    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X217Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X217Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.028ns (3.966%)  route 0.678ns (96.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.576     0.576    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.604 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.102     0.706    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X217Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X217Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.028ns (3.966%)  route 0.678ns (96.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.576     0.576    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.604 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.102     0.706    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X217Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X217Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.028ns (3.966%)  route 0.678ns (96.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.576     0.576    sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y449       LUT1 (Prop_lut1_I0_O)        0.028     0.604 f  sfp_4_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.102     0.706    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X217Y449       FDCE                                         f  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X217Y449       FDCE                                         r  sfp_4_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.028ns (3.741%)  route 0.720ns (96.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.574     0.574    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.602 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.146     0.748    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X217Y498       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.302     3.464    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X217Y498       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.028ns (3.741%)  route 0.720ns (96.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.574     0.574    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.602 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.146     0.748    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X217Y498       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.302     3.464    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X217Y498       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.028ns (3.741%)  route 0.720ns (96.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.574     0.574    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.602 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.146     0.748    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X217Y498       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.302     3.464    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X217Y498       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.028ns (3.741%)  route 0.720ns (96.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.574     0.574    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.602 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.146     0.748    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X217Y498       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.302     3.464    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X217Y498       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                            (internal pin)
  Destination:            sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.748ns  (logic 0.028ns (3.741%)  route 0.720ns (96.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                 0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/QPLLLOCK
                         net (fo=4, routed)           0.574     0.574    sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/qplllock
    SLICE_X217Y498       LUT1 (Prop_lut1_I0_O)        0.028     0.602 f  sfp_2_pcs_pma_inst/inst/qplllock_rxusrclk2_sync_i/sync1_r[4]_i_1__1/O
                         net (fo=15, routed)          0.146     0.748    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/AR[0]
    SLICE_X217Y498       FDCE                                         f  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.302     3.464    sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/coreclk
    SLICE_X217Y498       FDCE                                         r  sfp_2_pcs_pma_inst/inst/qplllock_coreclk_sync_i/sync1_r_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125mhz_mmcm_out
  To Clock:  sfp_mgt_refclk_p

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.407ns  (logic 0.259ns (10.761%)  route 2.148ns (89.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.364     5.374    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y160        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y160        FDRE (Prop_fdre_C_Q)         0.216     5.590 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.866     7.456    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X58Y255        LUT2 (Prop_lut2_I0_O)        0.043     7.499 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.781    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y255        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.090     4.526    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.407ns  (logic 0.259ns (10.761%)  route 2.148ns (89.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.364     5.374    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y160        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y160        FDRE (Prop_fdre_C_Q)         0.216     5.590 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.866     7.456    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X58Y255        LUT2 (Prop_lut2_I0_O)        0.043     7.499 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.781    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y255        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.090     4.526    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.407ns  (logic 0.259ns (10.761%)  route 2.148ns (89.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.364     5.374    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y160        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y160        FDRE (Prop_fdre_C_Q)         0.216     5.590 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.866     7.456    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X58Y255        LUT2 (Prop_lut2_I0_O)        0.043     7.499 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.781    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y255        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.090     4.526    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 si5324_i2c_init_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.407ns  (logic 0.259ns (10.761%)  route 2.148ns (89.239%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.526ns
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     0.855 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     1.817    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.069     1.886 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           2.044     3.930    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.080     4.010 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         1.364     5.374    si5324_i2c_init_inst/clk_125mhz_int
    SLICE_X57Y160        FDRE                                         r  si5324_i2c_init_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y160        FDRE (Prop_fdre_C_Q)         0.216     5.590 f  si5324_i2c_init_inst/busy_reg_reg/Q
                         net (fo=1, routed)           1.866     7.456    si5324_i2c_init_inst/si5324_i2c_init_busy
    SLICE_X58Y255        LUT2 (Prop_lut2_I0_O)        0.043     7.499 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.282     7.781    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y255        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.090     4.526    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[0]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.128ns (24.502%)  route 0.394ns (75.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.591     2.711    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.811 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.258     3.069    si5324_i2c_init_inst/Q[0]
    SLICE_X58Y255        LUT2 (Prop_lut2_I1_O)        0.028     3.097 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.234    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y255        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.795     2.957    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[1]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.128ns (24.502%)  route 0.394ns (75.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.591     2.711    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.811 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.258     3.069    si5324_i2c_init_inst/Q[0]
    SLICE_X58Y255        LUT2 (Prop_lut2_I1_O)        0.028     3.097 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.234    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y255        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.795     2.957    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[2]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.128ns (24.502%)  route 0.394ns (75.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.591     2.711    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.811 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.258     3.069    si5324_i2c_init_inst/Q[0]
    SLICE_X58Y255        LUT2 (Prop_lut2_I1_O)        0.028     3.097 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.234    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y255        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.795     2.957    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_125mhz_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_125mhz_mmcm_out  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            sync_reset_sfp_inst/sync_reg_reg[3]/PRE
                            (removal check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.128ns (24.502%)  route 0.394ns (75.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.090ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz_mmcm_out rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.161     2.094    clk_125mhz_mmcm_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.120 r  clk_125mhz_bufg_inst/O
                         net (fo=229, routed)         0.591     2.711    sync_reset_125mhz_inst/clk_125mhz_int
    SLICE_X55Y259        FDPE                                         r  sync_reset_125mhz_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y259        FDPE (Prop_fdpe_C_Q)         0.100     2.811 f  sync_reset_125mhz_inst/sync_reg_reg[3]/Q
                         net (fo=100, routed)         0.258     3.069    si5324_i2c_init_inst/Q[0]
    SLICE_X58Y255        LUT2 (Prop_lut2_I1_O)        0.028     3.097 f  si5324_i2c_init_inst/sync_reg[3]_i_1/O
                         net (fo=4, routed)           0.137     3.234    sync_reset_sfp_inst/AS[0]
    SLICE_X58Y255        FDPE                                         f  sync_reset_sfp_inst/sync_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.795     2.957    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay            80 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.155ns  (logic 0.673ns (58.292%)  route 0.482ns (41.708%))
  Logic Levels:           0  
  Clock Path Skew:        2.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.736     2.088    <hidden>
    SLICE_X176Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y486       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.673     2.761 r  <hidden>
                         net (fo=1, routed)           0.482     3.243    <hidden>
    SLICE_X173Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.463     4.899    <hidden>
    SLICE_X173Y484       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.149ns  (logic 0.678ns (59.017%)  route 0.471ns (40.983%))
  Logic Levels:           0  
  Clock Path Skew:        2.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.735     2.087    <hidden>
    SLICE_X180Y484       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y484       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.678     2.765 r  <hidden>
                         net (fo=1, routed)           0.471     3.236    <hidden>
    SLICE_X173Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.463     4.899    <hidden>
    SLICE_X173Y484       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.127ns  (logic 0.680ns (60.312%)  route 0.447ns (39.688%))
  Logic Levels:           0  
  Clock Path Skew:        2.811ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.734     2.086    <hidden>
    SLICE_X176Y485       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y485       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.680     2.766 r  <hidden>
                         net (fo=1, routed)           0.447     3.213    <hidden>
    SLICE_X173Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.461     4.897    <hidden>
    SLICE_X173Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.116ns  (logic 0.688ns (61.675%)  route 0.428ns (38.325%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.738     2.090    <hidden>
    SLICE_X180Y486       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y486       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.778 r  <hidden>
                         net (fo=1, routed)           0.428     3.206    <hidden>
    SLICE_X179Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.508     4.944    <hidden>
    SLICE_X179Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.111ns  (logic 0.673ns (60.578%)  route 0.438ns (39.422%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.736     2.088    <hidden>
    SLICE_X180Y485       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y485       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.673     2.761 r  <hidden>
                         net (fo=1, routed)           0.438     3.199    <hidden>
    SLICE_X180Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.505     4.941    <hidden>
    SLICE_X180Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.104ns  (logic 0.688ns (62.335%)  route 0.416ns (37.665%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    2.086ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.734     2.086    <hidden>
    SLICE_X180Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y483       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.688     2.774 r  <hidden>
                         net (fo=1, routed)           0.416     3.190    <hidden>
    SLICE_X179Y481       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.504     4.940    <hidden>
    SLICE_X179Y481       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.102ns  (logic 0.673ns (61.076%)  route 0.429ns (38.924%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    2.087ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.735     2.087    <hidden>
    SLICE_X180Y484       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y484       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.673     2.760 r  <hidden>
                         net (fo=1, routed)           0.429     3.189    <hidden>
    SLICE_X176Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.504     4.940    <hidden>
    SLICE_X176Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.678ns (61.820%)  route 0.419ns (38.180%))
  Logic Levels:           0  
  Clock Path Skew:        2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.736     2.088    <hidden>
    SLICE_X180Y485       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y485       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.678     2.766 r  <hidden>
                         net (fo=1, routed)           0.419     3.185    <hidden>
    SLICE_X177Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.504     4.940    <hidden>
    SLICE_X177Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.097ns  (logic 0.680ns (62.013%)  route 0.417ns (37.987%))
  Logic Levels:           0  
  Clock Path Skew:        2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns
    Source Clock Delay      (SCD):    2.088ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.736     2.088    <hidden>
    SLICE_X178Y485       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X178Y485       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.680     2.768 r  <hidden>
                         net (fo=1, routed)           0.417     3.185    <hidden>
    SLICE_X177Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.504     4.940    <hidden>
    SLICE_X177Y482       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.095ns  (logic 0.669ns (61.100%)  route 0.426ns (38.900%))
  Logic Levels:           0  
  Clock Path Skew:        2.810ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    2.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.737     2.089    <hidden>
    SLICE_X176Y488       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y488       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.669     2.758 r  <hidden>
                         net (fo=1, routed)           0.426     3.184    <hidden>
    SLICE_X173Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.463     4.899    <hidden>
    SLICE_X173Y484       FDRE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.208ns  (logic 0.118ns (56.764%)  route 0.090ns (43.236%))
  Logic Levels:           0  
  Clock Path Skew:        2.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.419ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.411     0.949    <hidden>
    SLICE_X174Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y491       FDRE (Prop_fdre_C_Q)         0.118     1.067 r  <hidden>
                         net (fo=1, routed)           0.090     1.157    <hidden>
    SLICE_X174Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.257     3.419    <hidden>
    SLICE_X174Y490       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.576%)  route 0.106ns (51.424%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.443     0.981    <hidden>
    SLICE_X193Y495       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y495       FDRE (Prop_fdre_C_Q)         0.100     1.081 r  <hidden>
                         net (fo=2, routed)           0.106     1.187    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/D[0]
    SLICE_X192Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.290     3.452    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/data_out_reg_0
    SLICE_X192Y493       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.091ns (33.581%)  route 0.180ns (66.419%))
  Logic Levels:           0  
  Clock Path Skew:        2.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     0.947    <hidden>
    SLICE_X175Y487       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X175Y487       FDSE (Prop_fdse_C_Q)         0.091     1.038 r  <hidden>
                         net (fo=2, routed)           0.180     1.218    <hidden>
    SLICE_X172Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.228     3.390    <hidden>
    SLICE_X172Y487       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.462%)  route 0.153ns (60.538%))
  Logic Levels:           0  
  Clock Path Skew:        2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    0.983ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.445     0.983    <hidden>
    SLICE_X195Y495       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y495       FDRE (Prop_fdre_C_Q)         0.100     1.083 r  <hidden>
                         net (fo=5, routed)           0.153     1.236    <hidden>
    SLICE_X193Y494       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.290     3.452    <hidden>
    SLICE_X193Y494       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.118ns (38.958%)  route 0.185ns (61.042%))
  Logic Levels:           0  
  Clock Path Skew:        2.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     0.946    <hidden>
    SLICE_X174Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y486       FDRE (Prop_fdre_C_Q)         0.118     1.064 r  <hidden>
                         net (fo=2, routed)           0.185     1.249    <hidden>
    SLICE_X170Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.227     3.389    <hidden>
    SLICE_X170Y486       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.975%)  route 0.186ns (65.025%))
  Logic Levels:           0  
  Clock Path Skew:        2.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    0.989ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.451     0.989    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/CLK
    SLICE_X207Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y496       FDRE (Prop_fdre_C_Q)         0.100     1.089 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.186     1.275    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X203Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.293     3.455    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[4]_0
    SLICE_X203Y496       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.118ns (35.242%)  route 0.217ns (64.758%))
  Logic Levels:           0  
  Clock Path Skew:        2.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     0.946    <hidden>
    SLICE_X174Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y486       FDRE (Prop_fdre_C_Q)         0.118     1.064 r  <hidden>
                         net (fo=2, routed)           0.217     1.281    <hidden>
    SLICE_X171Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.227     3.389    <hidden>
    SLICE_X171Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.118ns (34.524%)  route 0.224ns (65.476%))
  Logic Levels:           0  
  Clock Path Skew:        2.444ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.390ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     0.946    <hidden>
    SLICE_X174Y486       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y486       FDSE (Prop_fdse_C_Q)         0.118     1.064 r  <hidden>
                         net (fo=2, routed)           0.224     1.288    <hidden>
    SLICE_X172Y487       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.228     3.390    <hidden>
    SLICE_X172Y487       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.342ns  (logic 0.118ns (34.489%)  route 0.224ns (65.511%))
  Logic Levels:           0  
  Clock Path Skew:        2.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.408     0.946    <hidden>
    SLICE_X174Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y486       FDRE (Prop_fdre_C_Q)         0.118     1.064 r  <hidden>
                         net (fo=2, routed)           0.224     1.288    <hidden>
    SLICE_X170Y486       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.227     3.389    <hidden>
    SLICE_X170Y486       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell RAMD32 clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.296ns (76.764%)  route 0.090ns (23.236%))
  Logic Levels:           0  
  Clock Path Skew:        2.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.414ns
    Source Clock Delay      (SCD):    0.947ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y108        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=1416, routed)        0.409     0.947    <hidden>
    SLICE_X180Y483       RAMD32                                       r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X180Y483       RAMD32 (Prop_ramd32_CLK_O)
                                                      0.296     1.243 r  <hidden>
                         net (fo=1, routed)           0.090     1.333    <hidden>
    SLICE_X181Y482       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.252     3.414    <hidden>
    SLICE_X181Y482       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             4 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.496ns  (logic 0.198ns (39.940%)  route 0.298ns (60.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    4.556ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.998     4.556    sfp_2_pcs_pma_inst/inst/txusrclk2
    SLICE_X215Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y497       FDRE (Prop_fdre_C_Q)         0.198     4.754 r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.298     5.052    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X210Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.573     5.009    sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X210Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.459ns  (logic 0.198ns (43.093%)  route 0.261ns (56.907%))
  Logic Levels:           0  
  Clock Path Skew:        0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns
    Source Clock Delay      (SCD):    4.546ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.988     4.546    sfp_3_pcs_pma_inst/inst/txusrclk2
    SLICE_X202Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y460       FDRE (Prop_fdre_C_Q)         0.198     4.744 r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.261     5.005    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X200Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.563     4.999    sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X200Y460       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.484ns  (logic 0.232ns (47.971%)  route 0.252ns (52.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns
    Source Clock Delay      (SCD):    4.492ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.934     4.492    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/CLK
    SLICE_X174Y498       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y498       FDRE (Prop_fdre_C_Q)         0.232     4.724 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.252     4.976    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X177Y499       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.512     4.948    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[4]_0
    SLICE_X177Y499       FDRE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.449ns  (logic 0.198ns (44.118%)  route 0.251ns (55.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    4.401ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           2.478     2.478    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.080     2.558 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.843     4.401    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y449       FDRE (Prop_fdre_C_Q)         0.198     4.599 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.251     4.850    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.493     4.929    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X221Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.845%)  route 0.132ns (59.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    2.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.932     2.460    sfp_4_pcs_pma_inst/inst/txusrclk2
    SLICE_X221Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y449       FDRE (Prop_fdre_C_Q)         0.091     2.551 r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.132     2.683    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]_0[0]
    SLICE_X221Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.201     3.363    sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/coreclk
    SLICE_X221Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_txresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.717%)  route 0.101ns (50.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.409ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.960     2.488    <hidden>
    SLICE_X182Y476       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X182Y476       FDSE (Prop_fdse_C_Q)         0.100     2.588 r  <hidden>
                         net (fo=1, routed)           0.101     2.689    <hidden>
    SLICE_X181Y477       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.247     3.409    <hidden>
    SLICE_X181Y477       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.950%)  route 0.144ns (59.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.904ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.361ns
    Source Clock Delay      (SCD):    2.457ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.929     2.457    <hidden>
    SLICE_X214Y439       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y439       FDSE (Prop_fdse_C_Q)         0.100     2.557 r  <hidden>
                         net (fo=1, routed)           0.144     2.701    <hidden>
    SLICE_X214Y438       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.199     3.361    <hidden>
    SLICE_X214Y438       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.182ns  (logic 0.091ns (50.136%)  route 0.091ns (49.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.923ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.004     2.532    <hidden>
    SLICE_X209Y484       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y484       FDSE (Prop_fdse_C_Q)         0.091     2.623 r  <hidden>
                         net (fo=1, routed)           0.091     2.714    <hidden>
    SLICE_X208Y485       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.293     3.455    <hidden>
    SLICE_X208Y485       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.130%)  route 0.136ns (59.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.407ns
    Source Clock Delay      (SCD):    2.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.960     2.488    <hidden>
    SLICE_X185Y476       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X185Y476       FDRE (Prop_fdre_C_Q)         0.091     2.579 r  <hidden>
                         net (fo=1, routed)           0.136     2.715    <hidden>
    SLICE_X185Y475       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.245     3.407    <hidden>
    SLICE_X185Y475       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.213%)  route 0.095ns (48.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.004     2.532    <hidden>
    SLICE_X209Y484       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y484       FDSE (Prop_fdse_C_Q)         0.100     2.632 r  <hidden>
                         net (fo=1, routed)           0.095     2.727    <hidden>
    SLICE_X206Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.291     3.453    <hidden>
    SLICE_X206Y484       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.750%)  route 0.172ns (63.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.930     2.458    <hidden>
    SLICE_X214Y440       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y440       FDSE (Prop_fdse_C_Q)         0.100     2.558 r  <hidden>
                         net (fo=1, routed)           0.172     2.730    <hidden>
    SLICE_X213Y439       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.197     3.359    <hidden>
    SLICE_X213Y439       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.742%)  route 0.172ns (63.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         0.930     2.458    <hidden>
    SLICE_X214Y440       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X214Y440       FDRE (Prop_fdre_C_Q)         0.100     2.558 r  <hidden>
                         net (fo=1, routed)           0.172     2.730    <hidden>
    SLICE_X213Y439       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.197     3.359    <hidden>
    SLICE_X213Y439       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.188%)  route 0.099ns (49.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.004     2.532    <hidden>
    SLICE_X209Y484       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y484       FDSE (Prop_fdse_C_Q)         0.100     2.632 r  <hidden>
                         net (fo=1, routed)           0.099     2.731    <hidden>
    SLICE_X206Y484       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.291     3.453    <hidden>
    SLICE_X206Y484       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDSE clocked by sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.920%)  route 0.100ns (50.080%))
  Logic Levels:           0  
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    2.531ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y39  GTHE2_CHANNEL                0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/TXOUTCLK
                         net (fo=1, routed)           1.502     1.502    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.528 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/txoutclk_bufg_i/O
                         net (fo=773, routed)         1.003     2.531    <hidden>
    SLICE_X202Y459       FDSE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y459       FDSE (Prop_fdse_C_Q)         0.100     2.631 r  <hidden>
                         net (fo=1, routed)           0.100     2.731    <hidden>
    SLICE_X200Y459       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.291     3.453    <hidden>
    SLICE_X200Y459       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.820ns  (logic 0.216ns (26.344%)  route 0.604ns (73.656%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.802     2.154    <hidden>
    SLICE_X213Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y490       FDRE (Prop_fdre_C_Q)         0.216     2.370 r  <hidden>
                         net (fo=5, routed)           0.604     2.974    <hidden>
    SLICE_X208Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.571     5.007    <hidden>
    SLICE_X208Y491       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.627ns  (logic 0.216ns (34.453%)  route 0.411ns (65.547%))
  Logic Levels:           0  
  Clock Path Skew:        2.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.805     2.157    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y495       FDRE (Prop_fdre_C_Q)         0.216     2.373 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.411     2.784    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X208Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.573     5.009    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X208Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.601ns  (logic 0.216ns (35.932%)  route 0.385ns (64.068%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y494       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.385     2.759    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X220Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X220Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.563ns  (logic 0.216ns (38.362%)  route 0.347ns (61.638%))
  Logic Levels:           0  
  Clock Path Skew:        2.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.803     2.155    <hidden>
    SLICE_X215Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y491       FDRE (Prop_fdre_C_Q)         0.216     2.371 r  <hidden>
                         net (fo=2, routed)           0.347     2.718    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X216Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.574     5.010    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X216Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.407ns  (logic 0.216ns (53.077%)  route 0.191ns (46.923%))
  Logic Levels:           0  
  Clock Path Skew:        2.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y494       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.191     2.565    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X218Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.575     5.011    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X218Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.180%)  route 0.112ns (52.820%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y494       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.112     1.204    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X218Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X218Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.100ns (34.715%)  route 0.188ns (65.285%))
  Logic Levels:           0  
  Clock Path Skew:        2.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    <hidden>
    SLICE_X215Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y491       FDRE (Prop_fdre_C_Q)         0.100     1.091 r  <hidden>
                         net (fo=2, routed)           0.188     1.279    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X216Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.301     3.463    sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X216Y493       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.100ns (32.558%)  route 0.207ns (67.442%))
  Logic Levels:           0  
  Clock Path Skew:        2.472ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.464ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y494       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y494       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.207     1.299    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X220Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.302     3.464    sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X220Y497       FDRE                                         r  sfp_2_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.340ns  (logic 0.100ns (29.417%)  route 0.240ns (70.583%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    sfp_2_pcs_pma_inst/inst/rxusrclk2
    SLICE_X215Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y495       FDRE (Prop_fdre_C_Q)         0.100     1.092 r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.240     1.332    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X208Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.298     3.460    sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X208Y495       FDRE                                         r  sfp_2_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.100ns (23.260%)  route 0.330ns (76.740%))
  Logic Levels:           0  
  Clock Path Skew:        2.469ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    0.990ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y38  GTHE2_CHANNEL                0.000     0.000 r  sfp_2_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y109        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.452     0.990    <hidden>
    SLICE_X213Y490       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X213Y490       FDRE (Prop_fdre_C_Q)         0.100     1.090 r  <hidden>
                         net (fo=5, routed)           0.330     1.420    <hidden>
    SLICE_X208Y491       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.297     3.459    <hidden>
    SLICE_X208Y491       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.939ns  (logic 0.216ns (22.993%)  route 0.723ns (77.007%))
  Logic Levels:           0  
  Clock Path Skew:        2.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.787     2.139    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y474       FDRE (Prop_fdre_C_Q)         0.216     2.355 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.723     3.078    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X206Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.562     4.998    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X206Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.910ns  (logic 0.254ns (27.920%)  route 0.656ns (72.080%))
  Logic Levels:           0  
  Clock Path Skew:        2.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y472       FDRE (Prop_fdre_C_Q)         0.254     2.396 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.656     3.052    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X211Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.567     5.003    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X211Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.813ns  (logic 0.254ns (31.233%)  route 0.559ns (68.767%))
  Logic Levels:           0  
  Clock Path Skew:        2.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    2.140ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.788     2.140    <hidden>
    SLICE_X208Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y471       FDRE (Prop_fdre_C_Q)         0.254     2.394 r  <hidden>
                         net (fo=5, routed)           0.559     2.953    <hidden>
    SLICE_X201Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.562     4.998    <hidden>
    SLICE_X201Y463       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.588ns  (logic 0.254ns (43.212%)  route 0.334ns (56.788%))
  Logic Levels:           0  
  Clock Path Skew:        2.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.998ns
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.790     2.142    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X204Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y465       FDRE (Prop_fdre_C_Q)         0.254     2.396 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.334     2.730    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X200Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.562     4.998    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X200Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.511ns  (logic 0.216ns (42.301%)  route 0.295ns (57.699%))
  Logic Levels:           0  
  Clock Path Skew:        2.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.993ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.787     2.139    <hidden>
    SLICE_X207Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y471       FDRE (Prop_fdre_C_Q)         0.216     2.355 r  <hidden>
                         net (fo=2, routed)           0.295     2.650    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X205Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.557     4.993    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X205Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.278ns  (logic 0.100ns (36.020%)  route 0.178ns (63.980%))
  Logic Levels:           0  
  Clock Path Skew:        2.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.444ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    <hidden>
    SLICE_X207Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y471       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  <hidden>
                         net (fo=2, routed)           0.178     1.257    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X205Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.282     3.444    sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X205Y470       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.118ns (40.439%)  route 0.174ns (59.561%))
  Logic Levels:           0  
  Clock Path Skew:        2.468ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/rxusrclk2
    SLICE_X204Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y465       FDRE (Prop_fdre_C_Q)         0.118     1.099 r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.174     1.273    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X200Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.287     3.449    sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X200Y463       FDRE                                         r  sfp_3_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.118ns (26.621%)  route 0.325ns (73.379%))
  Logic Levels:           0  
  Clock Path Skew:        2.470ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.449ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    <hidden>
    SLICE_X208Y471       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y471       FDRE (Prop_fdre_C_Q)         0.118     1.097 r  <hidden>
                         net (fo=5, routed)           0.325     1.422    <hidden>
    SLICE_X201Y463       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.287     3.449    <hidden>
    SLICE_X201Y463       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.118ns (23.612%)  route 0.382ns (76.388%))
  Logic Levels:           0  
  Clock Path Skew:        2.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.443     0.981    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y472       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y472       FDRE (Prop_fdre_C_Q)         0.118     1.099 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.382     1.481    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X211Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.293     3.455    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X211Y465       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.100ns (19.289%)  route 0.418ns (80.711%))
  Logic Levels:           0  
  Clock Path Skew:        2.471ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.450ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y37  GTHE2_CHANNEL                0.000     0.000 r  sfp_3_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y110        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.441     0.979    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X221Y474       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y474       FDRE (Prop_fdre_C_Q)         0.100     1.079 r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.418     1.497    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X206Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.288     3.450    sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X206Y468       FDRE                                         r  sfp_3_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
  To Clock:  sfp_mgt_refclk_p

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.736ns  (logic 0.254ns (34.513%)  route 0.482ns (65.487%))
  Logic Levels:           0  
  Clock Path Skew:        2.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.805     2.157    <hidden>
    SLICE_X216Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y456       FDRE (Prop_fdre_C_Q)         0.254     2.411 r  <hidden>
                         net (fo=5, routed)           0.482     2.893    <hidden>
    SLICE_X215Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.493     4.929    <hidden>
    SLICE_X215Y447       FDRE                                         r  <hidden>

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.700ns  (logic 0.216ns (30.869%)  route 0.484ns (69.131%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y452       FDRE (Prop_fdre_C_Q)         0.216     2.374 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.484     2.858    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.493     4.929    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.254ns (38.636%)  route 0.403ns (61.364%))
  Logic Levels:           0  
  Clock Path Skew:        2.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.805     2.157    <hidden>
    SLICE_X216Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y457       FDRE (Prop_fdre_C_Q)         0.254     2.411 r  <hidden>
                         net (fo=2, routed)           0.403     2.814    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X214Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.493     4.929    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X214Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.634ns  (logic 0.254ns (40.034%)  route 0.380ns (59.966%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y452       FDRE (Prop_fdre_C_Q)         0.254     2.412 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.380     2.792    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X220Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.493     4.929    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X220Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.500ns  (logic 0.198ns (39.622%)  route 0.302ns (60.378%))
  Logic Levels:           0  
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           1.257     1.257    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.095     1.352 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.806     2.158    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y452       FDRE (Prop_fdre_C_Q)         0.198     2.356 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.302     2.658    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X216Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.493     4.929    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X216Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.091ns (36.734%)  route 0.157ns (63.266%))
  Logic Levels:           0  
  Clock Path Skew:        2.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.363ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/rxusrclk2
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y452       FDRE (Prop_fdre_C_Q)         0.091     1.084 r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_reg1_reg/Q
                         net (fo=1, routed)           0.157     1.241    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/D[0]
    SLICE_X216Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.201     3.363    sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/coreclk
    SLICE_X216Y446       FDRE                                         r  sfp_4_pcs_pma_inst/inst/gt0_rxresetdone_i_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.118ns (37.053%)  route 0.200ns (62.947%))
  Logic Levels:           0  
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X220Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y452       FDRE (Prop_fdre_C_Q)         0.118     1.111 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_reg/Q
                         net (fo=5, routed)           0.200     1.311    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/cable_pull_reset
    SLICE_X220Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/coreclk
    SLICE_X220Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_pull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.118ns (34.972%)  route 0.219ns (65.028%))
  Logic Levels:           0  
  Clock Path Skew:        2.373ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.453     0.991    <hidden>
    SLICE_X216Y457       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y457       FDRE (Prop_fdre_C_Q)         0.118     1.109 r  <hidden>
                         net (fo=2, routed)           0.219     1.328    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/D[0]
    SLICE_X214Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/coreclk
    SLICE_X214Y449       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_coreclk_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.100ns (27.493%)  route 0.264ns (72.507%))
  Logic Levels:           0  
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.455     0.993    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/CLK
    SLICE_X218Y452       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X218Y452       FDRE (Prop_fdre_C_Q)         0.100     1.093 r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_reg/Q
                         net (fo=7, routed)           0.264     1.357    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]_0
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.202     3.364    sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/coreclk
    SLICE_X214Y448       FDRE                                         r  sfp_4_pcs_pma_inst/inst/cable_pull_logic_i/cable_unpull_reset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK  {rise@0.000ns fall@1.551ns period=3.103ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.386%)  route 0.258ns (68.614%))
  Logic Levels:           0  
  Clock Path Skew:        2.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.364ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTHE2_CHANNEL_X1Y36  GTHE2_CHANNEL                0.000     0.000 r  sfp_4_pcs_pma_inst/inst/gt0_gtwizard_10gbaser_multi_gt_i/gt0_gtwizard_gth_10gbaser_i/gthe2_i/RXOUTCLK
                         net (fo=1, routed)           0.515     0.515    sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxrecclk_out
    BUFHCE_X1Y111        BUFH (Prop_bufh_I_O)         0.023     0.538 r  sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/rxoutclk_bufh_i/O
                         net (fo=770, routed)         0.454     0.992    <hidden>
    SLICE_X216Y456       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X216Y456       FDRE (Prop_fdre_C_Q)         0.118     1.110 r  <hidden>
                         net (fo=5, routed)           0.258     1.368    <hidden>
    SLICE_X215Y447       FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.202     3.364    <hidden>
    SLICE_X215Y447       FDRE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  sfp_mgt_refclk_p

Max Delay            89 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.581ns  (logic 0.254ns (2.019%)  route 12.327ns (97.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.327    18.265    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X170Y498       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.469     4.905    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X170Y498       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.581ns  (logic 0.254ns (2.019%)  route 12.327ns (97.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.327    18.265    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X170Y498       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.469     4.905    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X170Y498       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.581ns  (logic 0.254ns (2.019%)  route 12.327ns (97.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.327    18.265    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X170Y498       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.469     4.905    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X170Y498       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.581ns  (logic 0.254ns (2.019%)  route 12.327ns (97.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.327    18.265    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X170Y498       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.469     4.905    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X170Y498       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.581ns  (logic 0.254ns (2.019%)  route 12.327ns (97.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.905ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        12.327    18.265    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/reset
    SLICE_X170Y498       FDPE                                         f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.469     4.905    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]_0
    SLICE_X170Y498       FDPE                                         r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_block_i/ten_gig_eth_pcs_pma_0_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.575ns  (logic 0.254ns (2.194%)  route 11.321ns (97.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.321    17.259    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X208Y498       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.573     5.009    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X208Y498       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[0]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.575ns  (logic 0.254ns (2.194%)  route 11.321ns (97.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.321    17.259    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X208Y498       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.573     5.009    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X208Y498       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[1]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.575ns  (logic 0.254ns (2.194%)  route 11.321ns (97.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.321    17.259    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X208Y498       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.573     5.009    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X208Y498       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[2]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.575ns  (logic 0.254ns (2.194%)  route 11.321ns (97.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.321    17.259    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X208Y498       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.573     5.009    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X208Y498       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[3]/C

Slack:                    inf
  Source:                 sync_reset_sfp_inst/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
                            (recovery check against rising-edge clock sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.575ns  (logic 0.254ns (2.194%)  route 11.321ns (97.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns
    Source Clock Delay      (SCD):    5.684ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.214     5.684    sync_reset_sfp_inst/coreclk_out
    SLICE_X58Y255        FDPE                                         r  sync_reset_sfp_inst/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y255        FDPE (Prop_fdpe_C_Q)         0.254     5.938 f  sync_reset_sfp_inst/sync_reg_reg[3]/Q
                         net (fo=128, routed)        11.321    17.259    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/areset
    SLICE_X208Y498       FDPE                                         f  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.285     1.285 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.079     3.364    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.072     3.436 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.573     5.009    sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/coreclk
    SLICE_X208Y498       FDPE                                         r  sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_local_clock_reset_block/coreclk_areset_sync_i/sync1_r_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.165ns  (logic 0.091ns (54.994%)  route 0.074ns (45.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    2.707ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.934     2.707    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y470       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y470       FDRE (Prop_fdre_C_Q)         0.091     2.798 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.074     2.872    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X171Y470       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.221     3.383    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y470       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/overflow_sync1_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/overflow_sync2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.164ns  (logic 0.100ns (61.112%)  route 0.064ns (38.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.389ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.939     2.712    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y463       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/overflow_sync1_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y463       FDRE (Prop_fdre_C_Q)         0.100     2.812 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/overflow_sync1_reg_reg/Q
                         net (fo=2, routed)           0.064     2.875    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/overflow_sync1_reg
    SLICE_X171Y463       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/overflow_sync2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.227     3.389    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y463       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/overflow_sync2_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.185ns  (logic 0.107ns (57.858%)  route 0.078ns (42.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.359ns
    Source Clock Delay      (SCD):    2.701ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.928     2.701    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X206Y443       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y443       FDRE (Prop_fdre_C_Q)         0.107     2.808 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg_reg/Q
                         net (fo=2, routed)           0.078     2.886    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_sync3_reg
    SLICE_X206Y443       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.197     3.359    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X206Y443       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_update_ack_sync1_reg_reg/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.091ns (41.574%)  route 0.128ns (58.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.927     2.700    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X207Y440       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y440       FDRE (Prop_fdre_C_Q)         0.091     2.791 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[3]/Q
                         net (fo=1, routed)           0.128     2.919    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[3]
    SLICE_X206Y441       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.196     3.358    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X206Y441       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[3]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.091ns (40.783%)  route 0.132ns (59.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.384ns
    Source Clock Delay      (SCD):    2.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.937     2.710    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X170Y467       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y467       FDRE (Prop_fdre_C_Q)         0.091     2.801 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg[9]/Q
                         net (fo=1, routed)           0.132     2.933    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_reg_n_0_[9]
    SLICE_X170Y469       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.222     3.384    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X170Y469       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[9]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.091ns (40.077%)  route 0.136ns (59.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.385ns
    Source Clock Delay      (SCD):    2.708ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.935     2.708    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y469       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y469       FDRE (Prop_fdre_C_Q)         0.091     2.799 r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[5]/Q
                         net (fo=1, routed)           0.136     2.935    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg_n_0_[5]
    SLICE_X171Y468       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.223     3.385    core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/coreclk_out
    SLICE_X171Y468       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[5]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.474%)  route 0.135ns (57.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.358ns
    Source Clock Delay      (SCD):    2.700ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.927     2.700    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X207Y440       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y440       FDRE (Prop_fdre_C_Q)         0.100     2.800 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg_reg[4]/Q
                         net (fo=1, routed)           0.135     2.935    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[4]
    SLICE_X206Y441       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.196     3.358    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X206Y441       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg_reg[4]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.470%)  route 0.141ns (58.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.695ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.922     2.695    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X205Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y439       FDRE (Prop_fdre_C_Q)         0.100     2.795 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[3]/Q
                         net (fo=1, routed)           0.141     2.936    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[3]
    SLICE_X204Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.191     3.353    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X204Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[3]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.456%)  route 0.141ns (58.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.658ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.354ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.923     2.696    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X203Y440       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y440       FDRE (Prop_fdre_C_Q)         0.100     2.796 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[1]/Q
                         net (fo=1, routed)           0.141     2.937    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[1]
    SLICE_X202Y440       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.192     3.354    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X202Y440       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[1]/C

Slack:                    inf
  Source:                 core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.114%)  route 0.143ns (58.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.696ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.923     2.696    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X203Y440       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y440       FDRE (Prop_fdre_C_Q)         0.100     2.796 r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_reg[0]/Q
                         net (fo=1, routed)           0.143     2.939    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg[0]
    SLICE_X204Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.400     2.132    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     2.162 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.191     3.353    core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/coreclk_out
    SLICE_X204Y439       FDRE                                         r  core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst/rd_ptr_gray_sync1_reg_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA_FPGA_IN[2]
                            (input port)
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.332ns  (logic 2.780ns (19.396%)  route 11.552ns (80.604%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU19                                              0.000     0.000 r  JA_FPGA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[2]
    AU19                 IBUF (Prop_ibuf_I_O)         0.744     0.744 r  JA_FPGA_IN_IBUF[2]_inst/O
                         net (fo=2, routed)           4.630     5.374    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_IN_IBUF[2]
    SLICE_X179Y417       LUT6 (Prop_lut6_I4_O)        0.043     5.417 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.221     5.638    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_7_n_0
    SLICE_X180Y417       LUT6 (Prop_lut6_I0_O)        0.043     5.681 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.442     6.123    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT[0]_0
    SLICE_X180Y417       LUT6 (Prop_lut6_I1_O)        0.043     6.166 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           6.259    12.425    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.907    14.332 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.332    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[2]
                            (input port)
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.167ns  (logic 2.780ns (21.114%)  route 10.387ns (78.886%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AU19                                              0.000     0.000 r  JA_FPGA_IN[2] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[2]
    AU19                 IBUF (Prop_ibuf_I_O)         0.744     0.744 r  JA_FPGA_IN_IBUF[2]_inst/O
                         net (fo=2, routed)           4.636     5.380    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_IN_IBUF[2]
    SLICE_X179Y418       LUT6 (Prop_lut6_I4_O)        0.043     5.423 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.530     5.952    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_7_n_0
    SLICE_X178Y418       LUT6 (Prop_lut6_I0_O)        0.043     5.995 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/JA_FPGA_OUT_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.434     6.430    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT[1]_0
    SLICE_X178Y416       LUT6 (Prop_lut6_I1_O)        0.043     6.473 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.787    11.260    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.907    13.167 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.167    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sfp_mgt_refclk_n
                            (input port)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 2.135ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sfp_mgt_refclk_n (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     2.136    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_mgt_refclk_n
                            (input port)
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.812%)  route 0.001ns (0.188%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E9                                                0.000     0.000 r  sfp_mgt_refclk_n (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n
    E9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_n_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     0.442    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[3]
                            (input port)
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        6.593ns  (logic 1.465ns (22.219%)  route 5.128ns (77.781%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV19                                              0.000     0.000 r  JA_FPGA_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[3]
    AV19                 IBUF (Prop_ibuf_I_O)         0.154     0.154 r  JA_FPGA_IN_IBUF[3]_inst/O
                         net (fo=2, routed)           2.519     2.673    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_IN_IBUF[0]
    SLICE_X178Y416       LUT6 (Prop_lut6_I0_O)        0.028     2.701 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.053     2.753    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_8_n_0
    SLICE_X178Y416       LUT6 (Prop_lut6_I0_O)        0.028     2.781 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.119     2.901    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_4_n_0
    SLICE_X178Y416       LUT6 (Prop_lut6_I2_O)        0.028     2.929 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.437     5.366    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.227     6.593 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.593    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 JA_FPGA_IN[3]
                            (input port)
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        7.321ns  (logic 1.464ns (20.004%)  route 5.856ns (79.996%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV19                                              0.000     0.000 r  JA_FPGA_IN[3] (IN)
                         net (fo=0)                   0.000     0.000    JA_FPGA_IN[3]
    AV19                 IBUF (Prop_ibuf_I_O)         0.154     0.154 r  JA_FPGA_IN_IBUF[3]_inst/O
                         net (fo=2, routed)           2.513     2.667    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_IN_IBUF[0]
    SLICE_X179Y416       LUT6 (Prop_lut6_I0_O)        0.028     2.695 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[0]_inst_i_8/O
                         net (fo=1, routed)           0.074     2.768    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[0]_inst_i_8_n_0
    SLICE_X179Y416       LUT6 (Prop_lut6_I0_O)        0.028     2.796 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.158     2.955    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[0]_inst_i_4_n_0
    SLICE_X180Y417       LUT6 (Prop_lut6_I2_O)        0.028     2.983 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.112     6.094    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.227     7.321 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.321    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  mmcm_clkfb
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.011ns  (logic 0.000ns (0.000%)  route 0.011ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb fall edge)
                                                      2.500     2.500 f  
    H19                                               0.000     2.500 f  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     2.500    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.855     3.355 f  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.962     4.317    clk_200mhz_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.069     4.386 f  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.011     4.397    mmcm_clkfb
    MMCME2_ADV_X1Y8      MMCME2_ADV                                   f  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_mmcm_inst/CLKFBOUT
                            (clock source 'mmcm_clkfb'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            clk_mmcm_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.133ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.071ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clkfb rise edge)
                                                      0.000     0.000 r  
    H19                                               0.000     0.000 r  clk_200mhz_p (IN)
                         net (fo=0)                   0.000     0.000    clk_200mhz_p
    H19                  IBUFDS (Prop_ibufds_I_O)     0.380     0.380 r  clk_200mhz_ibufg_inst/O
                         net (fo=1, routed)           0.503     0.883    clk_200mhz_ibufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y8      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     0.933 r  clk_mmcm_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     0.938    mmcm_clkfb
    MMCME2_ADV_X1Y8      MMCME2_ADV                                   r  clk_mmcm_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sfp_mgt_refclk_p
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core_inst/rx_loopb_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.770ns  (logic 2.382ns (18.654%)  route 10.388ns (81.346%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.711     6.181    core_inst/coreclk_out
    SLICE_X168Y417       FDRE                                         r  core_inst/rx_loopb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X168Y417       FDRE (Prop_fdre_C_Q)         0.254     6.435 r  core_inst/rx_loopb_reg/Q
                         net (fo=170, routed)         2.692     9.127    core_inst/rx_udp_payload_fifo/mem_reg_7
    SLICE_X170Y410       LUT3 (Prop_lut3_I1_O)        0.049     9.176 r  core_inst/rx_udp_payload_fifo/mem_reg_8_i_2/O
                         net (fo=6, routed)           1.085    10.261    core_inst/rx_udp_payload_fifo/tx_udp_payload_axis_tlast
    SLICE_X180Y417       LUT6 (Prop_lut6_I4_O)        0.129    10.390 f  core_inst/rx_udp_payload_fifo/JA_FPGA_OUT_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.352    10.742    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT[0]
    SLICE_X180Y417       LUT6 (Prop_lut6_I0_O)        0.043    10.785 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           6.259    17.043    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.907    18.950 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.950    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.038ns  (logic 2.701ns (22.434%)  route 9.337ns (77.566%))
  Logic Levels:           7  (CARRY4=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.735     6.205    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X170Y404       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y404       FDRE (Prop_fdre_C_Q)         0.216     6.421 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[6]/Q
                         net (fo=13, routed)          1.477     7.898    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[6]
    SLICE_X173Y405       LUT6 (Prop_lut6_I5_O)        0.043     7.941 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_carry_i_2__1/O
                         net (fo=1, routed)           0.000     7.941    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_carry_i_2__1_n_0
    SLICE_X173Y405       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     8.129 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_carry/CO[3]
                         net (fo=1, routed)           0.000     8.129    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_carry_n_0
    SLICE_X173Y406       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.256 f  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_carry__0/CO[0]
                         net (fo=9, routed)           2.379    10.635    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full
    SLICE_X181Y424       LUT6 (Prop_lut6_I3_O)        0.130    10.765 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[2]_inst_i_9/O
                         net (fo=1, routed)           0.089    10.854    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[2]_inst_i_9_n_0
    SLICE_X181Y424       LUT6 (Prop_lut6_I0_O)        0.043    10.897 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.217    11.114    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[2]_inst_i_4_n_0
    SLICE_X181Y424       LUT6 (Prop_lut6_I2_O)        0.043    11.157 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.175    16.332    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.911    18.243 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.243    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.709ns  (logic 2.713ns (23.168%)  route 8.996ns (76.832%))
  Logic Levels:           7  (CARRY4=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.735     6.205    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X170Y404       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y404       FDRE (Prop_fdre_C_Q)         0.216     6.421 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[6]/Q
                         net (fo=13, routed)          1.477     7.898    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[6]
    SLICE_X173Y405       LUT6 (Prop_lut6_I5_O)        0.043     7.941 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_carry_i_2__1/O
                         net (fo=1, routed)           0.000     7.941    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_carry_i_2__1_n_0
    SLICE_X173Y405       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     8.129 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_carry/CO[3]
                         net (fo=1, routed)           0.000     8.129    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_carry_n_0
    SLICE_X173Y406       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.256 f  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_carry__0/CO[0]
                         net (fo=9, routed)           2.171    10.427    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full
    SLICE_X180Y424       LUT6 (Prop_lut6_I3_O)        0.130    10.557 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_10/O
                         net (fo=1, routed)           0.095    10.653    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_10_n_0
    SLICE_X180Y424       LUT6 (Prop_lut6_I0_O)        0.043    10.696 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.238    10.933    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT[3]_0
    SLICE_X180Y424       LUT6 (Prop_lut6_I3_O)        0.043    10.976 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           5.015    15.991    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.923    17.914 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.914    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.891ns  (logic 2.697ns (24.768%)  route 8.194ns (75.232%))
  Logic Levels:           7  (CARRY4=2 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     2.135 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           2.255     4.390    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.080     4.470 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        1.735     6.205    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/coreclk_out
    SLICE_X170Y404       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y404       FDRE (Prop_fdre_C_Q)         0.216     6.421 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[6]/Q
                         net (fo=13, routed)          1.477     7.898    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/wr_ptr_reg_reg[6]
    SLICE_X173Y405       LUT6 (Prop_lut6_I5_O)        0.043     7.941 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_carry_i_2__1/O
                         net (fo=1, routed)           0.000     7.941    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_carry_i_2__1_n_0
    SLICE_X173Y405       CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     8.129 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_carry/CO[3]
                         net (fo=1, routed)           0.000     8.129    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_carry_n_0
    SLICE_X173Y406       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     8.256 f  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full_carry__0/CO[0]
                         net (fo=9, routed)           1.605     9.861    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/full
    SLICE_X178Y416       LUT6 (Prop_lut6_I3_O)        0.130     9.991 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_8/O
                         net (fo=1, routed)           0.095    10.086    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_8_n_0
    SLICE_X178Y416       LUT6 (Prop_lut6_I0_O)        0.043    10.129 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.229    10.358    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_4_n_0
    SLICE_X178Y416       LUT6 (Prop_lut6_I2_O)        0.043    10.401 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.787    15.188    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.907    17.096 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.096    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sfp_mgt_refclk_p
                            (clock source 'sfp_mgt_refclk_p'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.136ns  (logic 2.135ns (99.961%)  route 0.001ns (0.039%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p fall edge)
                                                      3.200     3.200 f  
    E10                                               0.000     3.200 f  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     3.200    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     3.200 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     3.200    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.135     5.335 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     5.336    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 f  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_mgt_refclk_p
                            (clock source 'sfp_mgt_refclk_p'  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.441ns (99.812%)  route 0.001ns (0.188%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           0.001     0.442    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/refclk
    GTHE2_COMMON_X1Y9    GTHE2_COMMON                                 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/busy_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.025ns  (logic 1.383ns (34.365%)  route 2.642ns (65.635%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.886     2.659    core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/coreclk_out
    SLICE_X179Y416       FDRE                                         r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/busy_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y416       FDRE (Prop_fdre_C_Q)         0.100     2.759 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_tx_64_inst/busy_reg_reg/Q
                         net (fo=4, routed)           0.085     2.844    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/udp_tx_busy
    SLICE_X178Y416       LUT6 (Prop_lut6_I5_O)        0.028     2.872 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.119     2.991    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_4_n_0
    SLICE_X178Y416       LUT6 (Prop_lut6_I2_O)        0.028     3.019 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.437     5.456    JA_FPGA_OUT_OBUF[1]
    AT19                 OBUF (Prop_obuf_I_O)         1.227     6.683 r  JA_FPGA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.683    JA_FPGA_OUT[1]
    AT19                                                              r  JA_FPGA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.248ns  (logic 1.376ns (32.393%)  route 2.872ns (67.607%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.878     2.651    core_inst/coreclk_out
    SLICE_X174Y422       FDRE                                         r  core_inst/debug_signals_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X174Y422       FDRE (Prop_fdre_C_Q)         0.118     2.769 r  core_inst/debug_signals_reg[8]/Q
                         net (fo=2, routed)           0.235     3.004    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_1[8]
    SLICE_X181Y424       LUT6 (Prop_lut6_I3_O)        0.028     3.032 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.637     5.669    JA_FPGA_OUT_OBUF[2]
    AV16                 OBUF (Prop_obuf_I_O)         1.230     6.899 r  JA_FPGA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.899    JA_FPGA_OUT[2]
    AV16                                                              r  JA_FPGA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.269ns  (logic 1.370ns (32.094%)  route 2.899ns (67.906%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.881     2.654    core_inst/coreclk_out
    SLICE_X179Y421       FDSE                                         r  core_inst/debug_signals_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X179Y421       FDSE (Prop_fdse_C_Q)         0.100     2.754 r  core_inst/debug_signals_reg[12]/Q
                         net (fo=2, routed)           0.339     3.093    core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1_0[12]
    SLICE_X180Y424       LUT6 (Prop_lut6_I4_O)        0.028     3.121 r  core_inst/udp_complete_inst/udp_64_inst/udp_ip_rx_64_inst/JA_FPGA_OUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.560     5.681    JA_FPGA_OUT_OBUF[3]
    AW16                 OBUF (Prop_obuf_I_O)         1.242     6.923 r  JA_FPGA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.923    JA_FPGA_OUT[3]
    AW16                                                              r  JA_FPGA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_inst/debug_signals_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sfp_mgt_refclk_p  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            JA_FPGA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.626ns  (logic 1.373ns (29.671%)  route 3.254ns (70.329%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sfp_mgt_refclk_p rise edge)
                                                      0.000     0.000 r  
    E10                                               0.000     0.000 r  sfp_mgt_refclk_p (IN)
                         net (fo=0)                   0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p
    E10                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buf/O
                         net (fo=1, routed)           0.000     0.000    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk_p_buffed
    IBUFDS_GTE2_X1Y16    IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/ibufds_inst/O
                         net (fo=2, routed)           1.306     1.747    sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/refclk
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.773 r  sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_shared_clock_reset_block/coreclk_bufg_inst/O
                         net (fo=9618, routed)        0.884     2.657    core_inst/coreclk_out
    SLICE_X176Y417       FDRE                                         r  core_inst/debug_signals_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y417       FDRE (Prop_fdre_C_Q)         0.118     2.775 r  core_inst/debug_signals_reg[0]/Q
                         net (fo=2, routed)           0.142     2.917    core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[3]_inst_i_1[0]
    SLICE_X180Y417       LUT6 (Prop_lut6_I3_O)        0.028     2.945 r  core_inst/udp_complete_inst/udp_64_inst/udp_checksum_gen_64_inst/payload_fifo/JA_FPGA_OUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.112     6.056    JA_FPGA_OUT_OBUF[0]
    AT20                 OBUF (Prop_obuf_I_O)         1.227     7.283 r  JA_FPGA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.283    JA_FPGA_OUT[0]
    AT20                                                              r  JA_FPGA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------





