vhdl xil_defaultlib  \
"../../../bd/zynq_axi_7seg_bd/ip/zynq_axi_7seg_bd_rst_ps7_0_100M_0/sim/zynq_axi_7seg_bd_rst_ps7_0_100M_0.vhd" \

# Do not sort compile order
nosort
