// Seed: 1646573174
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output reg id_3,
    input logic id_4,
    input logic id_5,
    input reg id_6,
    output reg id_7
);
  always @(posedge 1) begin
    id_3 <= id_0 - id_0;
    id_7 = 1;
    id_7 <= id_6;
  end
  logic id_8;
  logic id_9;
  type_18(
      1, 1, id_7
  );
endmodule
