#-----------------------------------------------------------
# Webtalk v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jul 30 14:38:41 2021
# Process ID: 8700
# Current directory: T:/SVN/tapeout/2020_11_TSMC_28/SPI/FPGA/vivado/ARTY_A7_SPI_MASTER/ARTY_A7_SPI_MASTER.sim/sim_1/impl/timing/xsim
# Command line: wbtcv.exe -mode batch -source T:/SVN/tapeout/2020_11_TSMC_28/SPI/FPGA/vivado/ARTY_A7_SPI_MASTER/ARTY_A7_SPI_MASTER.sim/sim_1/impl/timing/xsim/xsim.dir/testbench_uart2spi_time_impl/webtalk/xsim_webtalk.tcl -notrace
# Log file: T:/SVN/tapeout/2020_11_TSMC_28/SPI/FPGA/vivado/ARTY_A7_SPI_MASTER/ARTY_A7_SPI_MASTER.sim/sim_1/impl/timing/xsim/webtalk.log
# Journal file: T:/SVN/tapeout/2020_11_TSMC_28/SPI/FPGA/vivado/ARTY_A7_SPI_MASTER/ARTY_A7_SPI_MASTER.sim/sim_1/impl/timing/xsim\webtalk.jou
#-----------------------------------------------------------
source T:/SVN/tapeout/2020_11_TSMC_28/SPI/FPGA/vivado/ARTY_A7_SPI_MASTER/ARTY_A7_SPI_MASTER.sim/sim_1/impl/timing/xsim/xsim.dir/testbench_uart2spi_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'T:/SVN/tapeout/2020_11_TSMC_28/SPI/FPGA/vivado/ARTY_A7_SPI_MASTER/ARTY_A7_SPI_MASTER.sim/sim_1/impl/timing/xsim/xsim.dir/testbench_uart2spi_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Jul 30 14:38:45 2021. For additional details about this file, please refer to the WebTalk help file at T:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Jul 30 14:38:45 2021...
