$date
	Sat Nov 05 03:11:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! Z $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module dut $end
$var wire 1 " A $end
$var wire 1 & A_or_not_C_or_D $end
$var wire 1 # B $end
$var wire 1 ' B_and_C $end
$var wire 1 ( B_xor_D $end
$var wire 1 ) B_xor_D_or_B_and_C $end
$var wire 1 $ C $end
$var wire 1 * C_or_D $end
$var wire 1 % D $end
$var wire 1 ! Z $end
$var wire 1 + not_C_or_D $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1+
0*
0)
0(
0'
1&
0%
0$
0#
0"
1!
$end
#100
1)
0&
1(
0+
1*
1%
#200
0!
0)
0(
0%
1$
#300
1!
1)
1(
1%
#400
0!
1&
1+
0*
0%
0$
1#
#500
0)
0&
0(
0+
1*
1%
#600
1!
1)
1(
1'
0%
1$
#700
0(
1%
#800
0)
1!
1+
0*
0'
1&
0%
0$
0#
1"
#900
0!
1)
1(
0+
1*
1%
#1000
1!
0)
0(
0%
1$
#1100
0!
1)
1(
1%
#1200
1+
0*
0%
0$
1#
#1300
1!
0)
0(
0+
1*
1%
#1400
0!
1)
1(
1'
0%
1$
#1500
0(
1%
#1600
