#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec 20 13:09:17 2021
# Process ID: 9276
# Current directory: D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11844 D:\JARS2x\adi_minimal_reduced_125MHz\hdl\projects\fmcjesdadc1\kc705\fmcjesdadc1_kc705.xpr
# Log file: D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/vivado.log
# Journal file: D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-1460] Use of init.tcl in C:/Users/Usuario/AppData/Roaming/Xilinx/Vivado/init.tcl is deprecated. Please use Vivado_init.tcl 
Sourcing tcl script 'C:/Users/Usuario/AppData/Roaming/Xilinx/Vivado/init.tcl'
start_gui
open_project D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'D:/JARS2x/adi_minimal_reduced_125MHz/ghdl/library'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/JARS2x/adi_minimal_reduced_125MHz/hdl/library'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/JARS2x/adi_minimal_reduced_125MHz/ghdl/library'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
CRITICAL WARNING: [Common 17-1649] The Vivado message database 'D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/synth_1/vivado.pb' contains 25779 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 25780' and re-open the project.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:01:12 . Memory (MB): peak = 926.434 ; gain = 309.387
update_compile_order -fileset sources_1
open_bd_design {D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - sys_mb
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - sys_dlmb
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - sys_ilmb
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - sys_dlmb_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - sys_ilmb_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - sys_lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - sys_mb_debug
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_200m_rstgen
Adding component instance block -- xilinx.com:ip:mig_7series:4.2 - axi_ddr_cntrl
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uart
Adding component instance block -- xilinx.com:ip:axi_quad_spi:3.2 - axi_spi
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding component instance block -- analog.com:user:axi_sysid:1.0 - axi_sysid_0
Adding component instance block -- analog.com:user:sysid_rom:1.0 - rom_sys_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_cpu_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_mem_interconnect
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_12
Adding component instance block -- analog.com:user:axi_adxcvr:1.0 - axi_ad9250_xcvr
Adding component instance block -- analog.com:user:axi_jesd204_rx:1.0 - rx_axi
Adding component instance block -- analog.com:user:jesd204_rx:1.0 - rx
Adding component instance block -- analog.com:user:axi_ad9250:1.0 - axi_ad9250_core
Adding component instance block -- analog.com:user:util_adxcvr:1.0 - util_fmcjesdadc1_xcvr
Adding component instance block -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9250_xcvr/up_pll_rst(rst) and /util_fmcjesdadc1_xcvr/up_qpll_rst_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9250_xcvr/up_pll_rst(rst) and /util_fmcjesdadc1_xcvr/up_cpll_rst_0(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9250_xcvr/up_pll_rst(rst) and /util_fmcjesdadc1_xcvr/up_cpll_rst_1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_ad9250_core/adc_clk(clk) and /ila_0/probe3(undef)
Successfully read diagram <system> from BD file <D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1079.023 ; gain = 92.965
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210203AE48BFA
set_property PROGRAM.FILE {D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/system_top.bit} [get_hw_devices xc7k325t_0]
set_property PROBES.FILE {D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/system_top.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/system_top.ltx} [get_hw_devices xc7k325t_0]
current_hw_device [get_hw_devices xc7k325t_0]
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'i_system_wrapper/system_i/ila_0' at location 'uuid_F1F9ED1658135C08B893B9C7B010F192' from probes file, since it cannot be found on the programmed device.
set_property PROBES.FILE {D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/system_top.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/system_top.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/system_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2233.777 ; gain = 0.082
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
WARNING: [Xicom 50-38] xicom: No CseXsdb register file specified for CseXsdb slave type: 0, cse driver version: 0. Slave initialization skipped.
INFO: [Labtools 27-1434] Device xc7k325t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtools 27-3413] Dropping logic core with cellname:'i_system_wrapper/system_i/ila_0' at location 'uuid_F1F9ED1658135C08B893B9C7B010F192' from probes file, since it cannot be found on the programmed device.
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
launch_sdk -workspace D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.sdk -hwspec D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.sdk/system_top.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.sdk -hwspec D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.sdk/system_top.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_run impl_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Netlist 29-17] Analyzing 3123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  tcl.collectionResultDisplayLimit
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3869.207 ; gain = 48.227
Restored from archive | CPU: 7.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3869.207 ; gain = 48.227
Generating merged BMM file for the design top 'system_top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: d:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_sys_mb_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 3869.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1705 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 352 instances
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1104 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 43 instances
  SRLC16E => SRL16E: 1 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:01:07 ; elapsed = 00:01:11 . Memory (MB): peak = 3983.891 ; gain = 1701.484
open_report: Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 4166.820 ; gain = 173.961
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_bd_design {D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/system.bd}
disconnect_bd_net /util_fmcjesdadc1_xcvr_rx_out_clk_0 [get_bd_pins ila_0/clk]
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins axi_ddr_cntrl/ui_addn_clk_0]
save_bd_design
Wrote  : <D:\JARS2x\adi_minimal_reduced_125MHz\hdl\projects\fmcjesdadc1\kc705\fmcjesdadc1_kc705.srcs\sources_1\bd\system\system.bd> 
Wrote  : <D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [xilinx.com:ip:axi_intc:4.1-7] /axi_intc: Interrupts type manual value (0xFFFFFFFF) does not match computed value (0xFFFFB7FF). Please review the manual value or consider using Auto instead.
INFO: [xilinx.com:ip:microblaze:11.0-16] /sys_mb: Setting D-cache cacheable area base address C_DCACHE_BASEADDR to 0x80000000 and high address C_DCACHE_HIGHADDR to 0xBFFFFFFF.
INFO: [xilinx.com:ip:microblaze:11.0-16] /sys_mb: Setting I-cache cacheable area base address C_ICACHE_BASEADDR to 0x80000000 and high address C_ICACHE_HIGHADDR to 0xBFFFFFFF.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_spi 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_spi 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
WARNING: [BD 41-927] Following properties on pin /axi_sysid_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ddr_cntrl_0_ui_clk 
WARNING: [BD 41-927] Following properties on pin /rom_sys_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ddr_cntrl_0_ui_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9250_xcvr/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ddr_cntrl_0_ui_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9250_core/rx_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_fmcjesdadc1_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9250_core/adc_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ad9250_core_0_adc_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9250_core/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ddr_cntrl_0_ui_clk 
WARNING: [BD 41-927] Following properties on pin /util_fmcjesdadc1_xcvr/up_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ddr_cntrl_0_ui_clk 
WARNING: [BD 41-927] Following properties on pin /util_fmcjesdadc1_xcvr/rx_out_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_fmcjesdadc1_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_fmcjesdadc1_xcvr/rx_clk_0 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_fmcjesdadc1_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /util_fmcjesdadc1_xcvr/rx_clk_1 have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_fmcjesdadc1_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9250_jesd/rx_axi/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_axi_ddr_cntrl_0_ui_clk 
WARNING: [BD 41-927] Following properties on pin /axi_ad9250_jesd/rx_axi/core_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_fmcjesdadc1_xcvr_0_rx_out_clk_0 
WARNING: [BD 41-927] Following properties on pin /axi_ad9250_jesd/rx/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_util_fmcjesdadc1_xcvr_0_rx_out_clk_0 
Wrote  : <D:\JARS2x\adi_minimal_reduced_125MHz\hdl\projects\fmcjesdadc1\kc705\fmcjesdadc1_kc705.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_mb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_dlmb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ilmb .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_dlmb_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_ilmb_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_mb_debug .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_200m_rstgen .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ddr_cntrl .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uart .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_concat_intc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_sysid_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rom_sys_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_cpu_interconnect/xbar .
Exporting to file d:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/hw_handoff/system_axi_mem_interconnect_0.hwh
Generated Block Design Tcl file d:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/hw_handoff/system_axi_mem_interconnect_0_bd.tcl
Generated Hardware Definition File d:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/ip/system_axi_mem_interconnect_0/bd_0/synth/system_axi_mem_interconnect_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_interconnect .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9250_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9250_jesd/rx_axi .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9250_jesd/rx .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ad9250_core .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_fmcjesdadc1_xcvr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ila_0 .
Exporting to file D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.srcs/sources_1/bd/system/synth/system.hwdef
[Mon Dec 20 14:04:04 2021] Launched synth_1...
Run output will be captured here: D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/synth_1/runme.log
[Mon Dec 20 14:04:04 2021] Launched impl_1...
Run output will be captured here: D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 4877.805 ; gain = 228.805
CRITICAL WARNING: [Common 17-1649] The Vivado message database 'D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/synth_1/vivado.pb' contains 25778 messages. Restoring all messages from this message database will impact Vivado performance, so only WARNING, CRITICAL WARNING, and ERROR messages will be restored. To restore all messages from this file use the tcl command 'set_param messaging.loadPbLimit 25779' and re-open the project.
set_property PROBES.FILE {D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/system_top.ltx} [get_hw_devices xc7k325t_0]
set_property FULL_PROBES.FILE {D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/system_top.ltx} [get_hw_devices xc7k325t_0]
set_property PROGRAM.FILE {D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.runs/impl_1/system_top.bit} [get_hw_devices xc7k325t_0]
program_hw_devices [get_hw_devices xc7k325t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 4902.543 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7k325t_0] 0]
INFO: [Labtools 27-2302] Device xc7k325t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]]
WARNING: Simulation object i_system_wrapper/system_i/util_fmcjesdadc1_xcvr_rx_out_clk_0 was not found in the design.
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {i_system_wrapper/system_i/axi_ad9250_core_adc_data_b} }
set_property NAME.CUSTOM {i_system_wrapper/system_i/axi_ad9250_core_adc_data_b[31:0]} [get_hw_probes i_system_wrapper/system_i/axi_ad9250_core_adc_data_b] 
create_hw_probe -map {probe0[13:0]} data_a_low[13:0] [get_hw_ilas hw_ila_1]
data_a_low
create_hw_probe -map {probe1[29:16]} data_b_high[13:0] [get_hw_ilas hw_ila_1]
data_b_high
create_hw_probe -map {probe1[13:0]} data_b_low[13:0] [get_hw_ilas hw_ila_1]
data_b_low
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {data_a_low} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {data_b_high} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {data_b_low} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Dec-20 13:14:51
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Dec-20 13:14:51
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Dec-20 13:14:55
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Dec-20 13:14:55
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Dec-20 13:15:27
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Dec-20 13:15:27
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Dec-20 13:15:29
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Dec-20 13:15:29
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Dec-20 13:18:42
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Dec-20 13:18:42
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Dec-20 13:18:46
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Dec-20 13:18:46
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Dec-20 13:18:58
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Dec-20 13:18:58
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Dec-20 13:19:43
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Dec-20 13:19:43
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Dec-20 13:19:47
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Dec-20 13:19:47
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
INFO: [Labtools 27-1964] The ILA core 'hw_ila_1' trigger was armed at 2021-Dec-20 13:20:07
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7k325t_0] -filter {CELL_NAME=~"i_system_wrapper/system_i/ila_0"}]]
INFO: [Labtools 27-1966] The ILA core 'hw_ila_1' triggered at 2021-Dec-20 13:20:07
INFO: [Labtools 27-3304] ILA Waveform data saved to file D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.hw/backup/hw_ila_data_1.ila. Use Tcl command 'read_hw_ila_data' or Vivado File->Import->Import ILA Data menu item to import the previously saved data.
save_wave_config {D:/JARS2x/adi_minimal_reduced_125MHz/hdl/projects/fmcjesdadc1/kc705/fmcjesdadc1_kc705.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 21 10:50:52 2021...
