# <h1 align="center">Hi there, I am Mahmoud Magdi ğŸ‘‹

  <!-- https://img.shields.io/badge/Linkedin-Parth Patel-blue&?style=social&logo=linkedin -->

[![Linkedin Badge](https://img.shields.io/badge/-MahmoudMagdi-blue?style=flat&logo=Linkedin&logoColor=white&link=https://www.linkedin.com/in/mahmoud-magdi-a8671a183/)](https://www.linkedin.com/in/mahmoud-magdi-a8671a183/) 
[![Gmail Badge](https://img.shields.io/badge/-eng.magdi99-c14438?style=flat&logo=Gmail&logoColor=white&link=mailto:eng.magdi99@gmail.com)](mailto:eng.magdi99@gmail.com)
<img align="right" alt="GIF" src="https://raw.githubusercontent.com/devSouvik/devSouvik/master/gif3.gif" width="500"/>


## <h3> ğŸ‘¨ğŸ»â€ğŸ’» About Me </h3>

*I am a highly skilled and motivated Digital IC Design and Verification Engineer with 1 year of experience in the semiconductor industry. My expertise lies in designing and verifying complex digital integrated circuits, ensuring their functionality, performance, and reliability. I have a passion for staying abreast of the latest trends and advancements in the industry. Continuous learning is not just a goal; it's a mindset that I bring to every project. I am regularly trusted to deliver on the toughest designs because I enjoy finding new approaches and I do not give up!*



- ğŸ”­ Iâ€™m currently working on the Digital Design and Verification of ECSM
- ğŸ¤” My interests are with Digital IC Front-End Design, Verification, and ASIC Implementation
- ğŸ’¬ Ask me about anything, I am happy to help;
- ğŸ“« If you have a project, I'm available to help and also I'm looking for a new opportunities, you can always contact me.


### Languages, OS and Tools:
<div display="flex">

  <img src="https://img.shields.io/badge/Verilog-000000?style=for-the-badge&logo=Verilog&logoColor=white">
  <img src="https://img.shields.io/badge/SystemVerilog-000000?style=for-the-badge&logo=SystemVerilog&logoColor=white">
  <img src="https://img.shields.io/badge/python%20-%2314354C.svg?&style=for-the-badge&logo=python&logoColor=white">
  <img src="https://img.shields.io/badge/Shell_Script-121011?style=for-the-badge&logo=gnu-bash&logoColor=white"/>
  <img src="https://img.shields.io/badge/Perl_Script-121011?style=for-the-badge&logo=Perl&logoColor=white"/>
  <img src="https://img.shields.io/badge/c%20-%2300599C.svg?&style=for-the-badge&logo=c&logoColor=white">
  <img src="https://img.shields.io/badge/git%20-%23F05033.svg?&style=for-the-badge&logo=git&logoColor=white"/>
  <img src="https://img.shields.io/badge/github%20-%23121011.svg?&style=for-the-badge&logo=github&logoColor=white"/>
  <img src="https://img.shields.io/badge/Cent%20OS-262577?style=for-the-badge&logo=CentOS&logoColor=white"/>
  <img src="https://img.shields.io/badge/Ubuntu-E95420?style=for-the-badge&logo=ubuntu&logoColor=white"/>
  <img src="https://img.shields.io/badge/Colab-F9AB00?style=for-the-badge&logo=googlecolab&color=525252"/>
  <img src="https://img.shields.io/badge/Notepad++-90E59A.svg?style=for-the-badge&logo=notepad%2B%2B&logoColor=black"/>
  <img src="https://img.shields.io/badge/Visual_Studio_Code-0078D4?style=for-the-badge&logo=visual%20studio%20code&logoColor=white">
  <img src="https://img.shields.io/badge/Synopsys-VCS_DVE-0078D4?style=for-the-badge&logo=syopsys&logoColor=white">
  <img src="https://img.shields.io/badge/Synopsys-Verdi-0078D4?style=for-the-badge&logo=syopsys&logoColor=white">
  <img src="https://img.shields.io/badge/Synopsys-SpyGlass-0078D4?style=for-the-badge&logo=syopsys&logoColor=white">
  <img src="https://img.shields.io/badge/Synopsys-Design_Compiler-0078D4?style=for-the-badge&logo=syopsys&logoColor=white">
  <img src="https://img.shields.io/badge/Synopsys-Formality-0078D4?style=for-the-badge&logo=syopsys&logoColor=white">
  <img src="	https://img.shields.io/badge/Trello-0052CC?style=for-the-badge&logo=trello&logoColor=white">
  
  
</div>
<br/>

## <h5> Skills </h5>

1. Digital IC Fornt-End Design:
    - RTL Design, Lint, and Simulation
    - CDC and RDC Checks
    - Logic Synthesis and Design Constraining
    - Static Timing Anaysis
    - DFT and Scan Insertion
    - Logic Equivalence
    - Gate-Level Simulation
      
2. Digial Verification:
    - SystemVerilog class-based testing
    - Functioal Coverage and Code Coverage
    - UVM  
   
5. ASIC Digital Implementation:
    - Floor-Planning, Power-Planning, Pin Placement
    - PnR "Placment, CTS, and Routing"
    - STA
    - LVS and Sign-off
