import { createX86EffectContext, x86MemoryFaults, x86RegisterOperand } from './common.js';
import { materializeX86Address, x86EffectiveAddressExpression } from './addressing.js';
import {
  emitX86ArithmeticFlags,
  emitX86Condition,
  emitX86IncDecFlags,
  emitX86LogicalFlags,
  emitX86NegFlags,
  emitX86RotateFlags,
  emitX86ShiftFlags,
} from './flags.js';
import {
  canonicalX86Shift,
  emitX86ImplicitDivide,
  emitX86ImplicitMultiply,
  emitX86TruncatedImul,
  resolveX86EffectiveCount,
  x86ImplicitDivideRegisters,
  x86ImplicitMultiplyRegisters,
  x86ShiftCountMask,
  x86ShiftResultRule,
} from './scalar.js';

const MOVES = new Set(['mov','movabs','movzx','movsx','movsxd']);
const BINARY_ARITHMETIC = new Set(['add','sub']);
const BINARY_LOGICAL = new Set(['and','or','xor']);
const SAFE_MEMORY_RMW = new Set([...BINARY_ARITHMETIC, ...BINARY_LOGICAL, 'not']);
const LOCKABLE_CROSS_LANE = new Set(['adc','sbb','inc','dec','neg']);
const CROSS_LANE_REQUIRED = new Set([
  'adc','sbb','inc','dec','neg','shl','sal','shr','sar','rol','ror','imul','mul','div','idiv',
]);
const WIDTHS = new Set([8,16,32,64]);

function supportedWidth(value) { return WIDTHS.has(Number(value)); }
function memoryOperands(operands) { return operands.filter((operand) => operand?.type === 'memory'); }
function memoryOperand(operands) { return memoryOperands(operands)[0] || null; }
function hasLock(instruction) { return [...(instruction?.detail?.prefixes?.legacy || [])].includes(0xf0); }
function conditionCode(instruction, family, prefix) {
  return String(instruction?.detail?.conditionCode || family.slice(prefix.length) || '').toLowerCase();
}
function rmwId(ctx, family) { return `${ctx.instructionId}:rmw:${family}`; }

function addressFor(ctx, operand) {
  if (operand?.type !== 'memory' || !supportedWidth(operand.widthBits)) return null;
  return x86EffectiveAddressExpression(ctx.instruction, operand);
}

function memoryConfig(address, metadata = {}, extra = {}) {
  return {
    space:address.space,
    ...extra,
    metadata:{ ...address.metadata, ...metadata },
  };
}

function readMemoryOperand(ctx, operand, metadata = {}, extra = {}) {
  const address = addressFor(ctx, operand);
  if (!address) return null;
  const value = ctx.readMemory(address.expression, operand.widthBits, memoryConfig(address, metadata, extra));
  return Object.freeze({ address, value });
}

function atomicOrderingPartial(ctx, family, possibleFaults, metadata = {}, detail = {}) {
  return ctx.partial('x86-locked-memory-ordering-not-representable-by-frozen-p5-0-contract', ['memory'], {
    possibleFaults,
    detail:{
      atomicity:'represented-by-MemoryAccess.atomic',
      ordering:'intentionally-unmapped',
      reason:'x86 locked-operation ordering is stronger/more-specific than the frozen generic mapping can prove here',
      ...detail,
    },
    metadata:{
      family:'atomic-memory',
      operation:family,
      atomic:true,
      orderingMapping:'unmapped-not-seq-cst',
      ...metadata,
    },
  });
}

function invalidLockPartial(ctx, family, reason = 'x86-lock-form-not-proven-valid') {
  return ctx.partial(reason, ['memory','flags','other'], {
    metadata:{ operation:family, lockPrefix:true, lockIgnored:false, invalidOrUnsupportedLock:true },
  });
}

function crossLanePartial(ctx, family) {
  const memory = memoryOperand(ctx.operands);
  const address = memory ? addressFor(ctx, memory) : null;
  return ctx.partial(`x86-${family}-memory-form-requires-p5-1-integration-semantics`, ['memory','registers','flags'], {
    possibleFaults:memory && supportedWidth(memory.widthBits) ? x86MemoryFaults(memory === ctx.operands[0] ? 'read-write' : 'read', memory.widthBits) : [],
    detail:{
      p5Classification:'P5-I-INTEGRATION-REQUIRED',
      reason:'exact value/flag rules are owned by concurrent P5-1 and are not part of the frozen P5-0 helper contract',
    },
    metadata:{
      operation:family,
      p5Boundary:'p5-1-memory-form-handoff',
      address:address?.metadata ?? null,
    },
  });
}


function finishRmw(ctx, family, memory, address, relationshipId, { locked = false, metadata = {} } = {}) {
  const faults = x86MemoryFaults('read-write', memory.widthBits);
  const common = { rmwId:relationshipId, sameCanonicalAddress:true, address:address.metadata, ...metadata };
  if (locked) return atomicOrderingPartial(ctx, family, faults, common);
  return ctx.finish({ family:'memory', possibleFaults:faults, metadata:{ operation:family, ...common } });
}

function liftCrossLaneArithmetic(ctx, family) {
  const [destination,source] = ctx.operands;
  const locked = hasLock(ctx.instruction);
  if (!source || memoryOperands(ctx.operands).length !== 1 || !supportedWidth(destination?.widthBits)) {
    return ctx.partial(`x86-${family}-memory-shape-unmodelled`, ['memory','registers','flags']);
  }
  if (destination.type === 'memory') {
    if (!['register','immediate'].includes(source.type)) return ctx.partial(`x86-${family}-memory-source-unmodelled`, ['memory','registers','flags']);
    const address = addressFor(ctx,destination), right = ctx.readOperand(source,destination.widthBits);
    if (!address || !right) return ctx.partial(`x86-${family}-memory-source-unmodelled`, ['memory','registers','flags']);
    const relationshipId = rmwId(ctx,family);
    const left = ctx.readMemory(address.expression,destination.widthBits,memoryConfig(address,{operation:family,rmwId:relationshipId,rmwPhase:'read',sameInstructionRelationship:true},{atomic:locked}));
    const carryIn = ctx.readFlag('CF');
    const result = ctx.valueOp(family,[left,right,carryIn],destination.widthBits,{widthBits:destination.widthBits,carryInput:true,semantic:family === 'adc' ? 'left + right + CF' : 'left - (right + CF)',rmwId:relationshipId});
    emitX86ArithmeticFlags(ctx,family,left,right,result,destination.widthBits,{carryIn});
    ctx.writeMemory(address.expression,destination.widthBits,result,memoryConfig(address,{operation:family,rmwId:relationshipId,rmwPhase:'write',sameInstructionRelationship:true},{atomic:locked}));
    return finishRmw(ctx,family,destination,address,relationshipId,{locked,metadata:{carryDependency:true}});
  }
  if (destination.type === 'register' && source.type === 'memory' && destination.widthBits === source.widthBits) {
    if (locked) return invalidLockPartial(ctx,family,'x86-lock-requires-memory-destination');
    const read = readMemoryOperand(ctx,source,{operation:family,direction:'source'});
    const left = ctx.readRegister(destination);
    if (!read || !left) return ctx.partial(`x86-${family}-memory-source-unmodelled`, ['memory','registers','flags']);
    const carryIn = ctx.readFlag('CF');
    const result = ctx.valueOp(family,[left,read.value,carryIn],destination.widthBits,{widthBits:destination.widthBits,carryInput:true,semantic:family === 'adc' ? 'left + right + CF' : 'left - (right + CF)'});
    if (!ctx.writeRegister(destination,result)) return ctx.partial(`x86-${family}-register-write-unmodelled`, ['registers','flags']);
    emitX86ArithmeticFlags(ctx,family,left,read.value,result,destination.widthBits,{carryIn});
    return ctx.finish({family:'memory',possibleFaults:x86MemoryFaults('read',source.widthBits),metadata:{operation:family,carryDependency:true,address:read.address.metadata}});
  }
  return ctx.partial(`x86-${family}-memory-shape-unmodelled`, ['memory','registers','flags']);
}

function liftCrossLaneUnary(ctx, family) {
  const [destination] = ctx.operands;
  const locked = hasLock(ctx.instruction);
  if (destination?.type !== 'memory' || memoryOperands(ctx.operands).length !== 1 || !supportedWidth(destination.widthBits)) {
    return ctx.partial(`x86-${family}-memory-shape-unmodelled`, ['memory','registers','flags']);
  }
  const address = addressFor(ctx,destination);
  if (!address) return ctx.partial(`x86-${family}-memory-address-unmodelled`, ['memory','registers','flags']);
  const relationshipId = rmwId(ctx,family);
  const sourceValue = ctx.readMemory(address.expression,destination.widthBits,memoryConfig(address,{operation:family,rmwId:relationshipId,rmwPhase:'read',sameInstructionRelationship:true},{atomic:locked}));
  let result;
  if (family === 'inc' || family === 'dec') {
    result = ctx.valueOp(family === 'inc' ? 'add' : 'sub',[sourceValue,ctx.constant(destination.widthBits,1n)],destination.widthBits,{widthBits:destination.widthBits,semantic:family,rmwId:relationshipId});
    emitX86IncDecFlags(ctx,family,sourceValue,result,destination.widthBits);
  } else {
    result = ctx.valueOp('neg',[sourceValue],destination.widthBits,{widthBits:destination.widthBits,rmwId:relationshipId});
    emitX86NegFlags(ctx,sourceValue,result,destination.widthBits);
  }
  ctx.writeMemory(address.expression,destination.widthBits,result,memoryConfig(address,{operation:family,rmwId:relationshipId,rmwPhase:'write',sameInstructionRelationship:true},{atomic:locked}));
  return finishRmw(ctx,family,destination,address,relationshipId,{locked,metadata:{cfPreserved:family !== 'neg'}});
}

function liftCrossLaneShiftRotate(ctx, family) {
  const [destination,countOperand] = ctx.operands;
  const rotate = family === 'rol' || family === 'ror';
  const operation = canonicalX86Shift(family);
  if (destination?.type !== 'memory' || !countOperand || memoryOperands(ctx.operands).length !== 1 || !supportedWidth(destination.widthBits)) {
    return ctx.partial(`x86-${family}-memory-shape-unmodelled`, ['memory','registers','flags']);
  }
  const count = resolveX86EffectiveCount(ctx,countOperand,destination.widthBits,{rotate});
  const address = addressFor(ctx,destination);
  if (!count || !address) return ctx.partial(`x86-${family}-memory-count-or-address-unmodelled`, ['memory','registers','flags']);
  const relationshipId = rmwId(ctx,family);
  const value = ctx.readMemory(address.expression,destination.widthBits,memoryConfig(address,{operation:family,rmwId:relationshipId,rmwPhase:'read',sameInstructionRelationship:true}));
  const faults = x86MemoryFaults('read-write',destination.widthBits);
  if (count.knownCount === 0) {
    return ctx.finish({
      family:'memory', possibleFaults:x86MemoryFaults('read',destination.widthBits),
      metadata:{operation:family,widthBits:destination.widthBits,effectiveCount:0,flagsPreserved:true,destinationPreserved:true,memoryReadForFaultSemantics:true,rmwId:relationshipId,address:address.metadata},
    });
  }
  const [result] = ctx.intrinsic(`x86.integer.${operation}`,[value,count.value],[destination.widthBits],{
    determinism:'input-dependent',symbolicDetail:'summary-only',
    metadata:{operation,widthBits:destination.widthBits,effectiveCountMask:Number(x86ShiftCountMask(destination.widthBits)),...(rotate?{effectiveCountModuloWidth:destination.widthBits}:{}),semanticRules:Object.freeze({result:x86ShiftResultRule(operation)}),exactArchitecturalSummary:true,rmwId:relationshipId},
  });
  if (rotate) emitX86RotateFlags(ctx,operation,result,count.value,destination.widthBits,{knownCount:count.knownCount});
  else emitX86ShiftFlags(ctx,operation,value,result,count.value,destination.widthBits,{knownCount:count.knownCount});
  if (count.knownCount == null) {
    ctx.intrinsic('x86.memory.conditional-rmw-write',[count.value,result],[],{
      determinism:'input-dependent', symbolicDetail:'summary-only',
      memoryWrite:{ scope:'accesses', accesses:[{
        space:address.space, addressExpr:address.expression, widthBits:destination.widthBits, endian:'little',
      }] },
      metadata:{
        operation:family, widthBits:destination.widthBits, conditionalWrite:true,
        writeCondition:'effective count != 0', conditionInputIndex:0, writeValueInputIndex:1,
        zeroCountPreservesDestination:true, rmwId:relationshipId, sameInstructionRelationship:true,
        exactArchitecturalSummary:true, address:address.metadata,
      },
    });
    return ctx.finish({
      family:'memory', possibleFaults:faults,
      metadata:{operation:family,widthBits:destination.widthBits,effectiveCount:null,conditionalWrite:true,writeCondition:'effective count != 0',rmwId:relationshipId,sameCanonicalAddress:true,address:address.metadata},
    });
  }
  ctx.writeMemory(address.expression,destination.widthBits,result,memoryConfig(address,{operation:family,rmwId:relationshipId,rmwPhase:'write',sameInstructionRelationship:true}));
  return ctx.finish({family:'memory',possibleFaults:faults,metadata:{operation:family,widthBits:destination.widthBits,effectiveCount:count.knownCount,rmwId:relationshipId,sameCanonicalAddress:true,address:address.metadata}});
}

function liftCrossLaneMultiply(ctx, family) {
  const [destination,source,third] = ctx.operands;
  if (ctx.operands.length === 1) {
    if (destination?.type !== 'memory' || !x86ImplicitMultiplyRegisters(destination.widthBits)) return ctx.partial(`x86-${family}-memory-implicit-form-unmodelled`, ['memory','registers','flags']);
    const read = readMemoryOperand(ctx,destination,{operation:family,form:'one-operand-implicit'});
    if (!read) return ctx.partial(`x86-${family}-memory-source-unmodelled`, ['memory','registers','flags']);
    const summary = emitX86ImplicitMultiply(ctx,family,read.value,destination.widthBits);
    if (!summary) return ctx.partial(`x86-${family}-implicit-state-unmodelled`, ['registers','flags']);
    return ctx.finish({family:'memory',possibleFaults:x86MemoryFaults('read',destination.widthBits),metadata:{operation:family,...summary,address:read.address.metadata}});
  }
  if (family !== 'imul' || (ctx.operands.length !== 2 && ctx.operands.length !== 3) || destination?.type !== 'register' || source?.type !== 'memory' || ![16,32,64].includes(destination.widthBits) || source.widthBits !== destination.widthBits) {
    return ctx.partial('x86-imul-memory-form-unmodelled', ['memory','registers','flags']);
  }
  const read = readMemoryOperand(ctx,source,{operation:'imul',form:ctx.operands.length === 2?'two-operand':'three-operand'});
  if (!read) return ctx.partial('x86-imul-memory-source-unmodelled', ['memory','registers','flags']);
  let left,right,form;
  if (ctx.operands.length === 2) {
    left = ctx.readRegister(destination); right = read.value; form = 'two-operand';
  } else {
    if (third?.type !== 'immediate') return ctx.partial('x86-imul-three-operand-memory-immediate-unmodelled', ['memory','registers','flags']);
    left = read.value; right = ctx.readOperand(third,destination.widthBits,{signed:true}); form = 'three-operand';
  }
  const result = emitX86TruncatedImul(ctx,left,right,destination.widthBits,form);
  if (!result || !ctx.writeRegister(destination,result)) return ctx.partial(`x86-imul-${form}-memory-destination-unmodelled`, ['memory','registers','flags']);
  return ctx.finish({family:'memory',possibleFaults:x86MemoryFaults('read',source.widthBits),metadata:{operation:'imul',form,signed:true,widthBits:destination.widthBits,address:read.address.metadata}});
}

function liftCrossLaneDivide(ctx, family) {
  const [divisorOperand] = ctx.operands;
  if (ctx.operands.length !== 1 || divisorOperand?.type !== 'memory' || !x86ImplicitDivideRegisters(divisorOperand.widthBits)) {
    return ctx.partial(`x86-${family}-memory-operand-shape-unmodelled`, ['memory','registers','flags','faults']);
  }
  const read = readMemoryOperand(ctx,divisorOperand,{operation:family,form:'implicit-dividend-pair'});
  if (!read) return ctx.partial(`x86-${family}-memory-divisor-unmodelled`, ['memory','registers','flags','faults']);
  const summary = emitX86ImplicitDivide(ctx,family,read.value,divisorOperand.widthBits);
  if (!summary) return ctx.partial(`x86-${family}-memory-implicit-state-unmodelled`, ['registers','flags','faults']);
  return ctx.finish({
    family:'memory',
    possibleFaults:[...x86MemoryFaults('read',divisorOperand.widthBits),summary.possibleFault],
    metadata:{operation:family,form:summary.form,signed:summary.signed,widthBits:summary.widthBits,address:read.address.metadata},
  });
}

function liftIntegratedCrossLane(ctx, family) {
  if (family === 'adc' || family === 'sbb') return liftCrossLaneArithmetic(ctx,family);
  if (family === 'inc' || family === 'dec' || family === 'neg') return liftCrossLaneUnary(ctx,family);
  if (['shl','sal','shr','sar','rol','ror'].includes(family)) return liftCrossLaneShiftRotate(ctx,family);
  if (family === 'mul' || family === 'imul') return liftCrossLaneMultiply(ctx,family);
  if (family === 'div' || family === 'idiv') return liftCrossLaneDivide(ctx,family);
  return crossLanePartial(ctx,family);
}

function liftMove(ctx, family) {
  const [destination, source] = ctx.operands;
  if (memoryOperands(ctx.operands).length !== 1) {
    return ctx.partial(`x86-${family}-memory-shape-unmodelled`, ['memory','registers']);
  }

  if (destination?.type === 'register' && source?.type === 'memory') {
    if (!supportedWidth(source.widthBits) || !supportedWidth(destination.widthBits)) {
      return ctx.partial(`x86-${family}-load-width-unmodelled`, ['memory','registers']);
    }
    if ((family === 'mov' || family === 'movabs') && destination.widthBits !== source.widthBits) {
      return ctx.partial(`x86-${family}-load-width-mismatch`, ['memory','registers']);
    }
    if ((family === 'movzx' || family === 'movsx') && destination.widthBits <= source.widthBits) {
      return ctx.partial(`x86-${family}-extension-width-invalid`, ['memory','registers']);
    }
    let sourceWidthBits = source.widthBits;
    if (family === 'movsxd') {
      if (![16,32,64].includes(destination.widthBits)) {
        return ctx.partial('x86-movsxd-memory-width-invalid', ['memory','registers']);
      }
      const architecturalSourceWidthBits = destination.widthBits === 64 ? 32 : destination.widthBits;
      const capstone16BitWidthQuirk = destination.widthBits === 16
        && source.widthBits === 32
        && [...ctx.instruction.detail.prefixes.legacy].includes(0x66)
        && ((ctx.instruction.detail.prefixes.rex ?? 0) & 0x08) === 0;
      if (source.widthBits !== architecturalSourceWidthBits && !capstone16BitWidthQuirk) {
        return ctx.partial('x86-movsxd-memory-width-invalid', ['memory','registers']);
      }
      sourceWidthBits = architecturalSourceWidthBits;
    }
    const effectiveSource = sourceWidthBits === source.widthBits ? source : Object.freeze({ ...source, widthBits:sourceWidthBits });
    const read = readMemoryOperand(ctx, effectiveSource, {
      operation:family, direction:'load',
      ...(sourceWidthBits === source.widthBits ? {} : { decoderWidthBits:source.widthBits, architecturalWidthBits:sourceWidthBits }),
    });
    if (!read) return ctx.partial(`x86-${family}-load-address-unmodelled`, ['memory','registers']);
    const signed = family === 'movsx' || family === 'movsxd';
    const value = ctx.coerce(read.value, sourceWidthBits, destination.widthBits, signed);
    if (!ctx.writeRegister(destination, value)) return ctx.partial(`x86-${family}-load-destination-unmodelled`, ['registers']);
    return ctx.finish({
      family:'memory',
      possibleFaults:x86MemoryFaults('read', sourceWidthBits),
      metadata:{ operation:family, direction:'load', memoryWidthBits:sourceWidthBits, destinationWidthBits:destination.widthBits, address:read.address.metadata },
    });
  }

  if ((family === 'mov' || family === 'movabs') && destination?.type === 'memory' && source && source.type !== 'memory') {
    if (!supportedWidth(destination.widthBits)) return ctx.partial(`x86-${family}-store-width-unmodelled`, ['memory','registers']);
    if (source.type === 'register' && source.widthBits !== destination.widthBits) {
      return ctx.partial(`x86-${family}-store-register-width-mismatch`, ['memory','registers']);
    }
    const address = addressFor(ctx, destination);
    const value = ctx.readOperand(source, destination.widthBits);
    if (!address || !value) return ctx.partial(`x86-${family}-store-source-unmodelled`, ['memory','registers']);
    ctx.writeMemory(address.expression, destination.widthBits, value, memoryConfig(address, { operation:family, direction:'store' }));
    return ctx.finish({
      family:'memory',
      possibleFaults:x86MemoryFaults('write', destination.widthBits),
      metadata:{ operation:family, direction:'store', memoryWidthBits:destination.widthBits, address:address.metadata },
    });
  }

  return ctx.partial(`x86-${family}-memory-shape-unmodelled`, ['memory','registers']);
}

function liftCompareOrTest(ctx, family) {
  const [leftOperand, rightOperand] = ctx.operands;
  if (!leftOperand || !rightOperand || memoryOperands(ctx.operands).length !== 1) {
    return ctx.partial(`x86-${family}-memory-shape-unmodelled`, ['memory','registers','flags']);
  }
  const widthBits = leftOperand.widthBits;
  if (!supportedWidth(widthBits) || Number(rightOperand.widthBits ?? widthBits) !== Number(widthBits)) {
    return ctx.partial(`x86-${family}-memory-width-unmodelled`, ['memory','registers','flags']);
  }

  let left;
  let right;
  let address;
  if (leftOperand.type === 'memory') {
    const read = readMemoryOperand(ctx, leftOperand, { operation:family, compareOnly:true });
    if (!read) return ctx.partial(`x86-${family}-memory-address-unmodelled`, ['memory','registers','flags']);
    left = read.value;
    address = read.address;
    right = ctx.readOperand(rightOperand, widthBits);
  } else if (rightOperand.type === 'memory') {
    left = ctx.readOperand(leftOperand, widthBits);
    const read = readMemoryOperand(ctx, rightOperand, { operation:family, compareOnly:true });
    if (!read) return ctx.partial(`x86-${family}-memory-address-unmodelled`, ['memory','registers','flags']);
    right = read.value;
    address = read.address;
  }
  if (!left || !right || !address) return ctx.partial(`x86-${family}-memory-operand-unmodelled`, ['memory','registers','flags']);

  const result = ctx.valueOp(family === 'cmp' ? 'sub' : 'and', [left,right], widthBits, {
    compareOnly:true,
    widthBits,
    memoryReadOnly:true,
  });
  if (family === 'cmp') emitX86ArithmeticFlags(ctx, family, left, right, result, widthBits);
  else emitX86LogicalFlags(ctx, family, left, right, result, widthBits);
  return ctx.finish({
    family:'flags',
    possibleFaults:x86MemoryFaults('read', widthBits),
    metadata:{ operation:family, direction:'read-only', destinationWrite:false, memoryWrite:false, address:address.metadata },
  });
}

function liftBinaryMemory(ctx, family, logical) {
  const [destination, source] = ctx.operands;
  const lock = hasLock(ctx.instruction);
  if (!destination || !source || memoryOperands(ctx.operands).length !== 1 || !supportedWidth(destination.widthBits)) {
    return ctx.partial(`x86-${family}-memory-shape-unmodelled`, ['memory','registers','flags']);
  }

  if (destination.type === 'memory') {
    if (source.type === 'memory' || Number(source.widthBits ?? destination.widthBits) !== Number(destination.widthBits)) {
      return ctx.partial(`x86-${family}-memory-source-unmodelled`, ['memory','registers','flags']);
    }
    const address = addressFor(ctx, destination);
    const right = ctx.readOperand(source, destination.widthBits);
    if (!address || !right) return ctx.partial(`x86-${family}-memory-source-unmodelled`, ['memory','registers','flags']);
    const relationshipId = rmwId(ctx, family);
    const accessExtra = { atomic:lock };
    const oldValue = ctx.readMemory(address.expression, destination.widthBits, memoryConfig(address, {
      operation:family,
      rmwId:relationshipId,
      rmwPhase:'read',
      atomicRmw:lock,
    }, accessExtra));
    const result = ctx.valueOp(family, [oldValue,right], destination.widthBits, {
      widthBits:destination.widthBits,
      rmwId:relationshipId,
      sameAddressReadWrite:true,
    });
    ctx.writeMemory(address.expression, destination.widthBits, result, memoryConfig(address, {
      operation:family,
      rmwId:relationshipId,
      rmwPhase:'write',
      atomicRmw:lock,
      sourceReadOperation:'same-instruction-memory-read',
    }, accessExtra));
    if (logical) emitX86LogicalFlags(ctx, family, oldValue, right, result, destination.widthBits);
    else emitX86ArithmeticFlags(ctx, family, oldValue, right, result, destination.widthBits);
    const possibleFaults = x86MemoryFaults('read-write', destination.widthBits);
    const metadata = {
      operation:family,
      direction:'read-modify-write',
      rmwId:relationshipId,
      sameCanonicalAddress:true,
      address:address.metadata,
    };
    if (lock) return atomicOrderingPartial(ctx, family, possibleFaults, metadata);
    return ctx.finish({ family:'memory', possibleFaults, metadata });
  }

  if (destination.type === 'register' && source.type === 'memory') {
    if (lock) return invalidLockPartial(ctx, family, 'x86-lock-requires-memory-destination');
    if (destination.widthBits !== source.widthBits) return ctx.partial(`x86-${family}-load-source-width-mismatch`, ['memory','registers','flags']);
    const left = ctx.readRegister(destination);
    const read = readMemoryOperand(ctx, source, { operation:family, direction:'load-source' });
    if (!left || !read) return ctx.partial(`x86-${family}-load-source-unmodelled`, ['memory','registers','flags']);
    const result = ctx.valueOp(family, [left,read.value], destination.widthBits, { widthBits:destination.widthBits });
    if (!ctx.writeRegister(destination, result)) return ctx.partial(`x86-${family}-register-write-unmodelled`, ['registers','flags']);
    if (logical) emitX86LogicalFlags(ctx, family, left, read.value, result, destination.widthBits);
    else emitX86ArithmeticFlags(ctx, family, left, read.value, result, destination.widthBits);
    return ctx.finish({
      family:'integer',
      possibleFaults:x86MemoryFaults('read', source.widthBits),
      metadata:{ operation:family, direction:'load-source', address:read.address.metadata },
    });
  }

  return ctx.partial(`x86-${family}-memory-destination-unmodelled`, ['memory','registers','flags']);
}

function liftNot(ctx) {
  const [destination] = ctx.operands;
  const lock = hasLock(ctx.instruction);
  if (destination?.type !== 'memory' || memoryOperands(ctx.operands).length !== 1 || !supportedWidth(destination.widthBits)) {
    return ctx.partial('x86-not-memory-shape-unmodelled', ['memory','registers']);
  }
  const address = addressFor(ctx, destination);
  if (!address) return ctx.partial('x86-not-memory-address-unmodelled', ['memory','registers']);
  const relationshipId = rmwId(ctx, 'not');
  const extra = { atomic:lock };
  const oldValue = ctx.readMemory(address.expression, destination.widthBits, memoryConfig(address, {
    operation:'not', rmwId:relationshipId, rmwPhase:'read', atomicRmw:lock,
  }, extra));
  const result = ctx.valueOp('not', [oldValue], destination.widthBits, { widthBits:destination.widthBits, rmwId:relationshipId });
  ctx.writeMemory(address.expression, destination.widthBits, result, memoryConfig(address, {
    operation:'not', rmwId:relationshipId, rmwPhase:'write', atomicRmw:lock,
  }, extra));
  const faults = x86MemoryFaults('read-write', destination.widthBits);
  const metadata = { operation:'not', flagsModified:false, rmwId:relationshipId, sameCanonicalAddress:true, address:address.metadata };
  if (lock) return atomicOrderingPartial(ctx, 'not', faults, metadata);
  return ctx.finish({ family:'memory', possibleFaults:faults, metadata });
}

function liftSetcc(ctx, family) {
  const [destination] = ctx.operands;
  if (destination?.type !== 'memory' || destination.widthBits !== 8 || memoryOperands(ctx.operands).length !== 1) {
    return ctx.partial('x86-setcc-memory-shape-unmodelled', ['memory','flags']);
  }
  const code = conditionCode(ctx.instruction, family, 'set');
  const condition = emitX86Condition(ctx, code);
  const address = addressFor(ctx, destination);
  if (!condition || !address) return ctx.partial('x86-setcc-memory-condition-or-address-unmodelled', ['memory','flags']);
  const value = ctx.coerce(condition, 1, 8, false);
  ctx.writeMemory(address.expression, 8, value, memoryConfig(address, { operation:family, conditionCode:code }));
  return ctx.finish({
    family:'memory',
    possibleFaults:x86MemoryFaults('write', 8),
    metadata:{ operation:family, conditionCode:code, memoryWidthBits:8, address:address.metadata },
  });
}

function liftCmovcc(ctx, family) {
  const [destination, source] = ctx.operands;
  if (destination?.type !== 'register' || source?.type !== 'memory' || memoryOperands(ctx.operands).length !== 1
    || !supportedWidth(destination.widthBits) || destination.widthBits !== source.widthBits) {
    return ctx.partial('x86-cmovcc-memory-shape-unmodelled', ['memory','registers','flags']);
  }
  const read = readMemoryOperand(ctx, source, { operation:family, conditionalMoveSource:true });
  const oldValue = ctx.readRegister(destination);
  const code = conditionCode(ctx.instruction, family, 'cmov');
  const condition = emitX86Condition(ctx, code);
  if (!read || !oldValue || !condition) return ctx.partial('x86-cmovcc-memory-condition-or-source-unmodelled', ['memory','registers','flags']);
  const selected = ctx.valueOp('select', [condition,read.value,oldValue], destination.widthBits, {
    semantic:'x86-cmovcc-memory-source',
    conditionCode:code,
    memoryReadOccursRegardlessOfCondition:true,
  });
  if (!ctx.writeRegister(destination, selected)) return ctx.partial('x86-cmovcc-memory-destination-unmodelled', ['registers','flags']);
  return ctx.finish({
    family:'memory',
    possibleFaults:x86MemoryFaults('read', source.widthBits),
    metadata:{ operation:family, conditionCode:code, sourceReadUnconditional:true, address:read.address.metadata },
  });
}

function liftPush(ctx) {
  const [source] = ctx.operands;
  if (!source) return ctx.partial('x86-push-operand-unmodelled', ['registers','memory']);
  if (source.type !== 'immediate' && ![16,64].includes(Number(source.widthBits))) {
    return ctx.partial('x86-push-width-unmodelled', ['registers','memory']);
  }
  const stackWidth = source.widthBits === 16 ? 16 : 64;

  const oldRsp = ctx.readRegister(x86RegisterOperand('rsp'));
  if (!oldRsp) return ctx.partial('x86-push-rsp-unmodelled', ['registers','memory']);

  let value;
  let sourceAddress = null;
  let faults = [];
  if (source.type === 'memory') {
    if (source.widthBits !== stackWidth) return ctx.partial('x86-push-memory-width-unmodelled', ['memory','registers']);
    const read = readMemoryOperand(ctx, source, { stackSource:true, sourceAddressBeforeStackUpdate:true });
    if (!read) return ctx.partial('x86-push-memory-source-address-unmodelled', ['memory','registers']);
    value = read.value;
    sourceAddress = read.address;
    faults = [...faults, ...x86MemoryFaults('read', stackWidth)];
  } else {
    value = ctx.readOperand(source, stackWidth, { signed:source.type === 'immediate' });
  }
  if (!value) return ctx.partial('x86-push-source-unmodelled', ['registers','memory']);

  const delta = stackWidth / 8;
  const nextRsp = ctx.valueOp('sub', [oldRsp,ctx.constant(64,BigInt(delta))], 64, { stackDelta:-delta, stackWidthBits:stackWidth });
  ctx.writeMemory(nextRsp, stackWidth, value, { metadata:{ stackAccess:true, stackPhase:'push-store', sourceAddress:sourceAddress?.metadata ?? null } });
  ctx.writeRegister(x86RegisterOperand('rsp'), nextRsp);
  faults = [...faults, ...x86MemoryFaults('write', stackWidth)];
  return ctx.finish({
    family:'memory',
    possibleFaults:faults,
    metadata:{ operation:'push', stackDelta:-delta, stackWidthBits:stackWidth, sourceAddress:sourceAddress?.metadata ?? null },
  });
}

function liftPop(ctx) {
  const [destination] = ctx.operands;
  if (!destination || ![16,64].includes(Number(destination.widthBits))) {
    return ctx.partial('x86-pop-width-or-destination-unmodelled', ['registers','memory']);
  }
  const stackWidth = Number(destination.widthBits);
  const delta = stackWidth / 8;
  const oldRsp = ctx.readRegister(x86RegisterOperand('rsp'));
  if (!oldRsp) return ctx.partial('x86-pop-rsp-unmodelled', ['registers','memory']);
  const value = ctx.readMemory(oldRsp, stackWidth, { metadata:{ stackAccess:true, stackPhase:'pop-load' } });
  const nextRsp = ctx.valueOp('add', [oldRsp,ctx.constant(64,BigInt(delta))], 64, { stackDelta:delta, stackWidthBits:stackWidth });
  if (!ctx.writeRegister(x86RegisterOperand('rsp'), nextRsp)) return ctx.partial('x86-pop-rsp-update-unmodelled', ['registers','memory']);

  let faults = [...x86MemoryFaults('read', stackWidth)];
  if (destination.type === 'register') {
    const isRsp = destination.register?.physicalId === 'rsp';
    if (!ctx.writeRegister(destination, value)) return ctx.partial('x86-pop-register-view-unmodelled', ['registers','memory']);
    return ctx.finish({
      family:'memory',
      possibleFaults:faults,
      metadata:{
        operation:'pop',
        stackDelta:delta,
        stackWidthBits:stackWidth,
        rspDestination:isRsp,
        sequencing:isRsp ? 'increment-rsp-then-destination-overwrites-rsp' : 'increment-rsp-before-destination-write',
      },
    });
  }

  if (destination.type === 'memory') {
    const shape = addressFor(ctx, destination);
    const materialized = materializeX86Address(ctx, destination);
    if (!shape || !materialized) {
      return ctx.partial('x86-pop-memory-destination-address-unmodelled', ['registers','memory'], {
        possibleFaults:faults,
        detail:{ rspAlreadyIncrementedBeforeDestinationAddress:true },
      });
    }
    ctx.writeMemory(materialized, stackWidth, value, memoryConfig(shape, {
      stackDestination:true,
      destinationAddressAfterRspIncrement:true,
      structuralAddress:shape.expression,
    }));
    faults = [...faults, ...x86MemoryFaults('write', stackWidth)];
    return ctx.finish({
      family:'memory',
      possibleFaults:faults,
      metadata:{
        operation:'pop',
        stackDelta:delta,
        stackWidthBits:stackWidth,
        destinationAddressAfterRspIncrement:true,
        address:shape.metadata,
      },
    });
  }

  return ctx.partial('x86-pop-destination-unmodelled', ['registers','memory'], { possibleFaults:faults });
}

function liftPushf(ctx, family) {
  const is16 = family === 'pushf';
  const stackWidth = is16 ? 16 : 64;
  const oldRsp = ctx.readRegister(x86RegisterOperand('rsp'));
  if (!oldRsp) return ctx.partial('x86-pushf-rsp-unmodelled', ['registers', 'memory']);
  const flags = ctx.readRegister(x86RegisterOperand('rflags'));
  const value = flags ? (is16 ? ctx.valueOp('extract', [flags], 16, { lsb: 0 }) : flags) : ctx.constant(stackWidth, 0x202n);
  const delta = stackWidth / 8;
  const nextRsp = ctx.valueOp('sub', [oldRsp, ctx.constant(64, BigInt(delta))], 64, { stackDelta: -delta, stackWidthBits: stackWidth });
  ctx.writeMemory(nextRsp, stackWidth, value, { metadata: { stackAccess: true, stackPhase: 'push-flags' } });
  ctx.writeRegister(x86RegisterOperand('rsp'), nextRsp);
  return ctx.finish({
    family: 'memory',
    possibleFaults: x86MemoryFaults('write', stackWidth),
    metadata: { operation: family, stackDelta: -delta, stackWidthBits: stackWidth },
  });
}

function liftPopf(ctx, family) {
  const is16 = family === 'popf';
  const stackWidth = is16 ? 16 : 64;
  const delta = stackWidth / 8;
  const oldRsp = ctx.readRegister(x86RegisterOperand('rsp'));
  if (!oldRsp) return ctx.partial('x86-popf-rsp-unmodelled', ['registers', 'memory']);
  const value = ctx.readMemory(oldRsp, stackWidth, { metadata: { stackAccess: true, stackPhase: 'pop-flags' } });
  const nextRsp = ctx.valueOp('add', [oldRsp, ctx.constant(64, BigInt(delta))], 64, { stackDelta: delta, stackWidthBits: stackWidth });
  ctx.writeRegister(x86RegisterOperand('rsp'), nextRsp);
  const rflags = x86RegisterOperand('rflags');
  if (rflags) ctx.writeRegister(rflags, is16 ? ctx.coerce(value, 16, 64, false) : value);
  return ctx.finish({
    family: 'memory',
    possibleFaults: x86MemoryFaults('read', stackWidth),
    metadata: { operation: family, stackDelta: delta, stackWidthBits: stackWidth },
  });
}

export function liftX86MemoryEffects(instruction, context = {}) {
  const family = String(instruction?.instructionFamily || '').toLowerCase();
  const recognized = MOVES.has(family)
    || BINARY_ARITHMETIC.has(family)
    || BINARY_LOGICAL.has(family)
    || CROSS_LANE_REQUIRED.has(family)
    || ['cmp','test','not','push','pop','pushf','pushfq','popf','popfq','setcc','cmovcc'].includes(family)
    || family.startsWith('set')
    || family.startsWith('cmov');
  if (!recognized) return null;

  const hasMemory = memoryOperands(instruction?.detail?.operands || []).length > 0;
  const lock = hasLock(instruction);
  const implicitStackMemory = family === 'push' || family === 'pop' || family === 'pushf' || family === 'pushfq' || family === 'popf' || family === 'popfq';
  if (!hasMemory && !lock && !implicitStackMemory) return null;

  const ctx = createX86EffectContext(instruction, context);

  if (lock) {
    if (!hasMemory) return invalidLockPartial(ctx, family, 'x86-lock-prefix-without-memory-operand');
    if (!SAFE_MEMORY_RMW.has(family) && !LOCKABLE_CROSS_LANE.has(family)) return invalidLockPartial(ctx, family);
    if (ctx.operands[0]?.type !== 'memory') return invalidLockPartial(ctx, family, 'x86-lock-requires-memory-destination');
  }

  if (CROSS_LANE_REQUIRED.has(family)) return liftIntegratedCrossLane(ctx, family);
  if (family === 'push') return liftPush(ctx);
  if (family === 'pop') return liftPop(ctx);
  if (family === 'pushf' || family === 'pushfq') return liftPushf(ctx, family);
  if (family === 'popf' || family === 'popfq') return liftPopf(ctx, family);
  if (MOVES.has(family)) return liftMove(ctx, family);
  if (family === 'cmp' || family === 'test') return liftCompareOrTest(ctx, family);
  if (BINARY_ARITHMETIC.has(family)) return liftBinaryMemory(ctx, family, false);
  if (BINARY_LOGICAL.has(family)) return liftBinaryMemory(ctx, family, true);
  if (family === 'not') return liftNot(ctx);
  if (family === 'setcc' || family.startsWith('set')) return liftSetcc(ctx, family);
  if (family === 'cmovcc' || family.startsWith('cmov')) return liftCmovcc(ctx, family);

  return ctx.partial(`x86-${family}-memory-form-unmodelled`, ['memory','registers','flags']);
}
