INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/miniprocesor/miniprocesor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/miniprocesor/miniprocesor.srcs/sources_1/new/Counter_32b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter_32b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/miniprocesor/miniprocesor.srcs/sources_1/new/Data_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/miniprocesor/miniprocesor.srcs/sources_1/new/Instr_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instr_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/miniprocesor/miniprocesor.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Vlad/Desktop/miniprocesor/miniprocesor.srcs/sim_1/new/TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB
