{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 14:57:56 2020 " "Info: Processing started: Thu Apr 30 14:57:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AlteraDE1_SimpleProcessor -c AlteraDe1_SimpleProcessor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AlteraDE1_SimpleProcessor -c AlteraDe1_SimpleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alterade1_simpleprocessor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alterade1_simpleprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlteraDE1_SimpleProcessor " "Info: Found entity 1: AlteraDE1_SimpleProcessor" {  } { { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsubstractor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file addsubstractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 addSubstractor " "Info: Found entity 1: addSubstractor" {  } { { "addSubstractor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/addSubstractor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_decoder_modified.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file bcd_decoder_modified.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_decoder_modified " "Info: Found entity 1: BCD_decoder_modified" {  } { { "BCD_decoder_modified.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/BCD_decoder_modified.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub CU.v(1) " "Info (10281): Verilog HDL Declaration information at CU.v(1): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "CU.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/CU.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt halt CU.v(1) " "Info (10281): Verilog HDL Declaration information at CU.v(1): object \"Halt\" differs only in case from object \"halt\" in the same scope" {  } { { "CU.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/CU.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Info: Found entity 1: CU" {  } { { "CU.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/CU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dff_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_reg " "Info: Found entity 1: DFF_reg" {  } { { "DFF_reg.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DFF_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DP " "Info: Found entity 1: DP" {  } { { "DP.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DP.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4b_modified.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab4b_modified.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4B_modified " "Info: Found entity 1: Lab4B_modified" {  } { { "Lab4B_modified.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/Lab4B_modified.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor_gcd_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file microprocessor_gcd_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 microprocessor_GCD_TB " "Info: Found entity 1: microprocessor_GCD_TB" {  } { { "microprocessor_GCD_TB.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/microprocessor_GCD_TB.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Info: Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/mux2to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Info: Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/mux4to1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/RAM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_b_bcd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file two_b_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_b_BCD " "Info: Found entity 1: two_b_BCD" {  } { { "two_b_BCD.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/two_b_BCD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "AlteraDE1_SimpleProcessor " "Info: Elaborating entity \"AlteraDE1_SimpleProcessor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:controlUnit " "Info: Elaborating entity \"CU\" for hierarchy \"CU:controlUnit\"" {  } { { "AlteraDE1_SimpleProcessor.v" "controlUnit" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Aeq0 CU.v(100) " "Warning (10235): Verilog HDL Always Construct warning at CU.v(100): variable \"Aeq0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/CU.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Apos CU.v(108) " "Warning (10235): Verilog HDL Always Construct warning at CU.v(108): variable \"Apos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "CU.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/CU.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DP DP:dataPath " "Info: Elaborating entity \"DP\" for hierarchy \"DP:dataPath\"" {  } { { "AlteraDE1_SimpleProcessor.v" "dataPath" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wireAsel DP.v(19) " "Warning (10036): Verilog HDL or VHDL warning at DP.v(19): object \"wireAsel\" assigned a value but never read" {  } { { "DP.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DP.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 DP.v(31) " "Warning (10230): Verilog HDL assignment warning at DP.v(31): truncated value with size 9 to match size of target (8)" {  } { { "DP.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DP.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 DP:dataPath\|mux2to1:muxJMP " "Info: Elaborating entity \"mux2to1\" for hierarchy \"DP:dataPath\|mux2to1:muxJMP\"" {  } { { "DP.v" "muxJMP" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DP.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 DP:dataPath\|mux4to1:mux1 " "Info: Elaborating entity \"mux4to1\" for hierarchy \"DP:dataPath\|mux4to1:mux1\"" {  } { { "DP.v" "mux1" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DP.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_reg DP:dataPath\|DFF_reg:IRreg " "Info: Elaborating entity \"DFF_reg\" for hierarchy \"DP:dataPath\|DFF_reg:IRreg\"" {  } { { "DP.v" "IRreg" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DP.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_reg DP:dataPath\|DFF_reg:PCreg " "Info: Elaborating entity \"DFF_reg\" for hierarchy \"DP:dataPath\|DFF_reg:PCreg\"" {  } { { "DP.v" "PCreg" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DP.v" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM DP:dataPath\|RAM:RAM32x8 " "Info: Elaborating entity \"RAM\" for hierarchy \"DP:dataPath\|RAM:RAM32x8\"" {  } { { "DP.v" "RAM32x8" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DP.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSubstractor DP:dataPath\|addSubstractor:addSub1 " "Info: Elaborating entity \"addSubstractor\" for hierarchy \"DP:dataPath\|addSubstractor:addSub1\"" {  } { { "DP.v" "addSub1" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DP.v" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DP:dataPath\|Z\[0\] " "Warning: Converted tri-state buffer \"DP:dataPath\|Z\[0\]\" feeding internal logic into a wire" {  } { { "DP.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DP.v" 27 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DP:dataPath\|Z\[1\] " "Warning: Converted tri-state buffer \"DP:dataPath\|Z\[1\]\" feeding internal logic into a wire" {  } { { "DP.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DP.v" 27 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DP:dataPath\|Z\[2\] " "Warning: Converted tri-state buffer \"DP:dataPath\|Z\[2\]\" feeding internal logic into a wire" {  } { { "DP.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DP.v" 27 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DP:dataPath\|Z\[3\] " "Warning: Converted tri-state buffer \"DP:dataPath\|Z\[3\]\" feeding internal logic into a wire" {  } { { "DP.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DP.v" 27 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DP:dataPath\|Z\[4\] " "Warning: Converted tri-state buffer \"DP:dataPath\|Z\[4\]\" feeding internal logic into a wire" {  } { { "DP.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DP.v" 27 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DP:dataPath\|Z\[5\] " "Warning: Converted tri-state buffer \"DP:dataPath\|Z\[5\]\" feeding internal logic into a wire" {  } { { "DP.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DP.v" 27 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DP:dataPath\|Z\[6\] " "Warning: Converted tri-state buffer \"DP:dataPath\|Z\[6\]\" feeding internal logic into a wire" {  } { { "DP.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DP.v" 27 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "DP:dataPath\|Z\[7\] " "Warning: Converted tri-state buffer \"DP:dataPath\|Z\[7\]\" feeding internal logic into a wire" {  } { { "DP.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DP.v" 27 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DP:dataPath\|RAM:RAM32x8\|RAM~0 " "Warning: Inferred dual-clock RAM node \"DP:dataPath\|RAM:RAM32x8\|RAM~0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "RAM.v" "RAM~0" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/RAM.v" 5 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "DP:dataPath\|RAM:RAM32x8\|RAM~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"DP:dataPath\|RAM:RAM32x8\|RAM~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Info: Parameter WIDTH_A set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Info: Parameter WIDTH_B set to 8" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/AlteraDE1_SimpleProcessor.ram0_RAM_5fe26480.hdl.mif " "Info: Parameter INIT_FILE set to db/AlteraDE1_SimpleProcessor.ram0_RAM_5fe26480.hdl.mif" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "RAM.v" "RAM~0" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/RAM.v" 5 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DP:dataPath\|RAM:RAM32x8\|altsyncram:RAM_rtl_0 " "Info: Elaborated megafunction instantiation \"DP:dataPath\|RAM:RAM32x8\|altsyncram:RAM_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DP:dataPath\|RAM:RAM32x8\|altsyncram:RAM_rtl_0 " "Info: Instantiated megafunction \"DP:dataPath\|RAM:RAM32x8\|altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/AlteraDE1_SimpleProcessor.ram0_RAM_5fe26480.hdl.mif " "Info: Parameter \"INIT_FILE\" = \"db/AlteraDE1_SimpleProcessor.ram0_RAM_5fe26480.hdl.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fij1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fij1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fij1 " "Info: Found entity 1: altsyncram_fij1" {  } { { "db/altsyncram_fij1.tdf" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/db/altsyncram_fij1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CU:controlUnit\|state~4 " "Info: Register \"CU:controlUnit\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CU:controlUnit\|state~5 " "Info: Register \"CU:controlUnit\|state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CU:controlUnit\|state~6 " "Info: Register \"CU:controlUnit\|state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CU:controlUnit\|state~7 " "Info: Register \"CU:controlUnit\|state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDe1_SimpleProcessor.map.smsg " "Info: Generated suppressed messages file D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDe1_SimpleProcessor.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Info: Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Info: Implemented 51 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 14:57:57 2020 " "Info: Processing ended: Thu Apr 30 14:57:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
