<!DOCTYPE HTML>
<html lang="en">

<head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
    <title>
        Full
        coverage report
    </title>
    <link rel="stylesheet" type="text/css" href="cov.css">
    <style>
        .container {
            background-color: rgb(169, 169, 169);
            width: 100%;
            min-height: 80%;
            border-radius: 15px;
        }
    </style>
</head>

<body>
    <table class="title-header-shadow">
        <td class="title-container">
            <table class="title-header">
                <td class="title-logo">
                    <a href=index.html>
                        <img src=_static/white.svg></img>
                    </a>
                </td>
                <td class="title">
                    Project
                    Full
                    coverage report
                </td>
            </table>
        </td>
    </table>
    <center>
        <table class="info-table">
            <tr class="info-table-view">
                <td width="10%" class="headerInfo">Current view:</td>
                <td width="40%" class="headerInfoValue">
                    <a href=index.html>Cores-VeeR-EL2</a>—Cores-VeeR-EL2—design—dmi—rvjtag_tap.v
                </td>
                <td width=auto></td>
                <td width="10%"></td>
                <td width="10%" class="headerCovSummary colTop">Coverage</td>
                <td width="10%" class="headerCovSummary colTop" title="Covered + Uncovered code">Hit</td>
                <td width="10%" class="headerCovSummary colTop" title="Exercised code only">Total</td>
            </tr>
            <tr>
                <td class="headerInfo">Test Date:</td>
                <td class="headerInfoValue">
                    25-10-2024
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Toggle
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ff0f00;">
        3.0%
    </td>
    <td class="headerCovSummaryEntry">
        1
    </td>
    <td class="headerCovSummaryEntry">
        33
    </td>

            </tr>
            <tr>
                <td class="headerInfo">Test:</td>
                <td class="headerInfoValue">
                    ahb_dhry
                </td>
                <td></td>
                
    <td class="headerCovSummary rowLeft">
        Branch
    </td>
    <td class="headerCovSummaryEntry" style="color: #0E1116; background-color: #ff3500;">
        10.4%
    </td>
    <td class="headerCovSummaryEntry">
        7
    </td>
    <td class="headerCovSummaryEntry">
        67
    </td>

            </tr>
            
        </table>
    </center>

    <table border="0" cellpadding="0" cellspacing="0">
<tr>
<td><br/></td>
</tr>
<tr>
<td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : // SPDX-License-Identifier: Apache-2.0</span>
<span id="L2"><span class="lineNum">       2</span>              : // Copyright 2019 Western Digital Corporation or it's affiliates.</span>
<span id="L3"><span class="lineNum">       3</span>              : //</span>
<span id="L4"><span class="lineNum">       4</span>              : // Licensed under the Apache License, Version 2.0 (the "License");</span>
<span id="L5"><span class="lineNum">       5</span>              : // you may not use this file except in compliance with the License.</span>
<span id="L6"><span class="lineNum">       6</span>              : // You may obtain a copy of the License at</span>
<span id="L7"><span class="lineNum">       7</span>              : //</span>
<span id="L8"><span class="lineNum">       8</span>              : // http://www.apache.org/licenses/LICENSE-2.0</span>
<span id="L9"><span class="lineNum">       9</span>              : //</span>
<span id="L10"><span class="lineNum">      10</span>              : // Unless required by applicable law or agreed to in writing, software</span>
<span id="L11"><span class="lineNum">      11</span>              : // distributed under the License is distributed on an "AS IS" BASIS,</span>
<span id="L12"><span class="lineNum">      12</span>              : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span>
<span id="L13"><span class="lineNum">      13</span>              : // See the License for the specific language governing permissions and</span>
<span id="L14"><span class="lineNum">      14</span>              : // limitations under the License</span>
<span id="L15"><span class="lineNum">      15</span>              : </span>
<span id="L16"><span class="lineNum">      16</span>              : module rvjtag_tap #(</span>
<span id="L17"><span class="lineNum">      17</span>              : parameter AWIDTH = 7</span>
<span id="L18"><span class="lineNum">      18</span>              : )</span>
<span id="L19"><span class="lineNum">      19</span>              : (</span>
<span id="L20"><span class="lineNum">      20</span> <span class="tlaUNC tlaBgUNC">           0 : input               trst,</span></span>
<span id="L21"><span class="lineNum">      21</span> <span class="tlaUNC">           0 : input               tck,</span></span>
<span id="L22"><span class="lineNum">      22</span> <span class="tlaUNC">           0 : input               tms,</span></span>
<span id="L23"><span class="lineNum">      23</span> <span class="tlaUNC">           0 : input               tdi,</span></span>
<span id="L24"><span class="lineNum">      24</span> <span class="tlaUNC">           0 : output   reg        tdo,</span></span>
<span id="L25"><span class="lineNum">      25</span> <span class="tlaUNC">           0 : output              tdoEnable,</span></span>
<span id="L26"><span class="lineNum">      26</span>              : </span>
<span id="L27"><span class="lineNum">      27</span> <span class="tlaUNC">           0 : output [31:0]       wr_data,</span></span>
<span id="L28"><span class="lineNum">      28</span> <span class="tlaUNC">           0 : output [AWIDTH-1:0] wr_addr,</span></span>
<span id="L29"><span class="lineNum">      29</span> <span class="tlaUNC">           0 : output              wr_en,</span></span>
<span id="L30"><span class="lineNum">      30</span> <span class="tlaUNC">           0 : output              rd_en,</span></span>
<span id="L31"><span class="lineNum">      31</span>              : </span>
<span id="L32"><span class="lineNum">      32</span> <span class="tlaUNC">           0 : input   [31:0]      rd_data,</span></span>
<span id="L33"><span class="lineNum">      33</span> <span class="tlaUNC">           0 : input   [1:0]       rd_status,</span></span>
<span id="L34"><span class="lineNum">      34</span>              : </span>
<span id="L35"><span class="lineNum">      35</span> <span class="tlaUNC">           0 : output  reg         dmi_reset,</span></span>
<span id="L36"><span class="lineNum">      36</span> <span class="tlaUNC">           0 : output  reg         dmi_hard_reset,</span></span>
<span id="L37"><span class="lineNum">      37</span>              : </span>
<span id="L38"><span class="lineNum">      38</span> <span class="tlaUNC">           0 : input   [2:0]       idle,</span></span>
<span id="L39"><span class="lineNum">      39</span> <span class="tlaUNC">           0 : input   [1:0]       dmi_stat,</span></span>
<span id="L40"><span class="lineNum">      40</span>              : /*</span>
<span id="L41"><span class="lineNum">      41</span>              : --  revisionCode        : 4'h0;</span>
<span id="L42"><span class="lineNum">      42</span>              : --  manufacturersIdCode : 11'h45;</span>
<span id="L43"><span class="lineNum">      43</span>              : --  deviceIdCode        : 16'h0001;</span>
<span id="L44"><span class="lineNum">      44</span>              : --  order MSB .. LSB -&gt; [4 bit version or revision] [16 bit part number] [11 bit manufacturer id] [value of 1'b1 in LSB]</span>
<span id="L45"><span class="lineNum">      45</span>              : */</span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaUNC">           0 : input   [31:1]      jtag_id,</span></span>
<span id="L47"><span class="lineNum">      47</span> <span class="tlaUNC">           0 : input   [3:0]       version</span></span>
<span id="L48"><span class="lineNum">      48</span>              : );</span>
<span id="L49"><span class="lineNum">      49</span>              : </span>
<span id="L50"><span class="lineNum">      50</span>              : localparam USER_DR_LENGTH = AWIDTH + 34;</span>
<span id="L51"><span class="lineNum">      51</span>              : </span>
<span id="L52"><span class="lineNum">      52</span>              : </span>
<span id="L53"><span class="lineNum">      53</span> <span class="tlaUNC">           0 : reg [USER_DR_LENGTH-1:0] sr, nsr, dr;</span></span>
<span id="L54"><span class="lineNum">      54</span>              : </span>
<span id="L55"><span class="lineNum">      55</span>              : ///////////////////////////////////////////////////////</span>
<span id="L56"><span class="lineNum">      56</span>              : //                      Tap controller</span>
<span id="L57"><span class="lineNum">      57</span>              : ///////////////////////////////////////////////////////</span>
<span id="L58"><span class="lineNum">      58</span> <span class="tlaUNC">           0 : logic[3:0] state, nstate;</span></span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaUNC">           0 : logic [4:0] ir;</span></span>
<span id="L60"><span class="lineNum">      60</span> <span class="tlaGNC tlaBgGNC">           2 : wire jtag_reset;</span></span>
<span id="L61"><span class="lineNum">      61</span> <span class="tlaUNC tlaBgUNC">           0 : wire shift_dr;</span></span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaUNC">           0 : wire pause_dr;</span></span>
<span id="L63"><span class="lineNum">      63</span> <span class="tlaUNC">           0 : wire update_dr;</span></span>
<span id="L64"><span class="lineNum">      64</span> <span class="tlaUNC">           0 : wire capture_dr;</span></span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaUNC">           0 : wire shift_ir;</span></span>
<span id="L66"><span class="lineNum">      66</span> <span class="tlaUNC">           0 : wire pause_ir ;</span></span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaUNC">           0 : wire update_ir ;</span></span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaUNC">           0 : wire capture_ir;</span></span>
<span id="L69"><span class="lineNum">      69</span> <span class="tlaUNC">           0 : wire[1:0] dr_en;</span></span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaUNC">           0 : wire devid_sel;</span></span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaUNC">           0 : wire [5:0] abits;</span></span>
<span id="L72"><span class="lineNum">      72</span>              : </span>
<span id="L73"><span class="lineNum">      73</span>              : assign abits = AWIDTH[5:0];</span>
<span id="L74"><span class="lineNum">      74</span>              : </span>
<span id="L75"><span class="lineNum">      75</span>              : </span>
<span id="L76"><span class="lineNum">      76</span>              : localparam TEST_LOGIC_RESET_STATE = 0;</span>
<span id="L77"><span class="lineNum">      77</span>              : localparam RUN_TEST_IDLE_STATE    = 1;</span>
<span id="L78"><span class="lineNum">      78</span>              : localparam SELECT_DR_SCAN_STATE   = 2;</span>
<span id="L79"><span class="lineNum">      79</span>              : localparam CAPTURE_DR_STATE       = 3;</span>
<span id="L80"><span class="lineNum">      80</span>              : localparam SHIFT_DR_STATE         = 4;</span>
<span id="L81"><span class="lineNum">      81</span>              : localparam EXIT1_DR_STATE         = 5;</span>
<span id="L82"><span class="lineNum">      82</span>              : localparam PAUSE_DR_STATE         = 6;</span>
<span id="L83"><span class="lineNum">      83</span>              : localparam EXIT2_DR_STATE         = 7;</span>
<span id="L84"><span class="lineNum">      84</span>              : localparam UPDATE_DR_STATE        = 8;</span>
<span id="L85"><span class="lineNum">      85</span>              : localparam SELECT_IR_SCAN_STATE   = 9;</span>
<span id="L86"><span class="lineNum">      86</span>              : localparam CAPTURE_IR_STATE       = 10;</span>
<span id="L87"><span class="lineNum">      87</span>              : localparam SHIFT_IR_STATE         = 11;</span>
<span id="L88"><span class="lineNum">      88</span>              : localparam EXIT1_IR_STATE         = 12;</span>
<span id="L89"><span class="lineNum">      89</span>              : localparam PAUSE_IR_STATE         = 13;</span>
<span id="L90"><span class="lineNum">      90</span>              : localparam EXIT2_IR_STATE         = 14;</span>
<span id="L91"><span class="lineNum">      91</span>              : localparam UPDATE_IR_STATE        = 15;</span>
<span id="L92"><span class="lineNum">      92</span>              : </span>
<span id="L93"><span class="lineNum">      93</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb  begin</span></span>
<span id="L94"><span class="lineNum">      94</span> <span class="tlaGNC">           2 :     nstate = state;</span></span>
<span id="L95"><span class="lineNum">      95</span> <span class="tlaGNC">           2 :     case(state)</span></span>
<span id="L96"><span class="lineNum">      96</span> <span class="tlaGNC">           2 :     TEST_LOGIC_RESET_STATE: nstate = tms ? TEST_LOGIC_RESET_STATE : RUN_TEST_IDLE_STATE;</span></span>
<span id="L97"><span class="lineNum">      97</span> <span class="tlaUNC tlaBgUNC">           0 :     RUN_TEST_IDLE_STATE:    nstate = tms ? SELECT_DR_SCAN_STATE   : RUN_TEST_IDLE_STATE;</span></span>
<span id="L98"><span class="lineNum">      98</span> <span class="tlaUNC">           0 :     SELECT_DR_SCAN_STATE:   nstate = tms ? SELECT_IR_SCAN_STATE   : CAPTURE_DR_STATE;</span></span>
<span id="L99"><span class="lineNum">      99</span> <span class="tlaUNC">           0 :     CAPTURE_DR_STATE:       nstate = tms ? EXIT1_DR_STATE         : SHIFT_DR_STATE;</span></span>
<span id="L100"><span class="lineNum">     100</span> <span class="tlaUNC">           0 :     SHIFT_DR_STATE:         nstate = tms ? EXIT1_DR_STATE         : SHIFT_DR_STATE;</span></span>
<span id="L101"><span class="lineNum">     101</span> <span class="tlaUNC">           0 :     EXIT1_DR_STATE:         nstate = tms ? UPDATE_DR_STATE        : PAUSE_DR_STATE;</span></span>
<span id="L102"><span class="lineNum">     102</span> <span class="tlaUNC">           0 :     PAUSE_DR_STATE:         nstate = tms ? EXIT2_DR_STATE         : PAUSE_DR_STATE;</span></span>
<span id="L103"><span class="lineNum">     103</span> <span class="tlaUNC">           0 :     EXIT2_DR_STATE:         nstate = tms ? UPDATE_DR_STATE        : SHIFT_DR_STATE;</span></span>
<span id="L104"><span class="lineNum">     104</span> <span class="tlaUNC">           0 :     UPDATE_DR_STATE:        nstate = tms ? SELECT_DR_SCAN_STATE   : RUN_TEST_IDLE_STATE;</span></span>
<span id="L105"><span class="lineNum">     105</span> <span class="tlaUNC">           0 :     SELECT_IR_SCAN_STATE:   nstate = tms ? TEST_LOGIC_RESET_STATE : CAPTURE_IR_STATE;</span></span>
<span id="L106"><span class="lineNum">     106</span> <span class="tlaUNC">           0 :     CAPTURE_IR_STATE:       nstate = tms ? EXIT1_IR_STATE         : SHIFT_IR_STATE;</span></span>
<span id="L107"><span class="lineNum">     107</span> <span class="tlaUNC">           0 :     SHIFT_IR_STATE:         nstate = tms ? EXIT1_IR_STATE         : SHIFT_IR_STATE;</span></span>
<span id="L108"><span class="lineNum">     108</span> <span class="tlaUNC">           0 :     EXIT1_IR_STATE:         nstate = tms ? UPDATE_IR_STATE        : PAUSE_IR_STATE;</span></span>
<span id="L109"><span class="lineNum">     109</span> <span class="tlaUNC">           0 :     PAUSE_IR_STATE:         nstate = tms ? EXIT2_IR_STATE         : PAUSE_IR_STATE;</span></span>
<span id="L110"><span class="lineNum">     110</span> <span class="tlaUNC">           0 :     EXIT2_IR_STATE:         nstate = tms ? UPDATE_IR_STATE        : SHIFT_IR_STATE;</span></span>
<span id="L111"><span class="lineNum">     111</span> <span class="tlaUNC">           0 :     UPDATE_IR_STATE:        nstate = tms ? SELECT_DR_SCAN_STATE   : RUN_TEST_IDLE_STATE;</span></span>
<span id="L112"><span class="lineNum">     112</span> <span class="tlaUNC">           0 :     default:                nstate = TEST_LOGIC_RESET_STATE;</span></span>
<span id="L113"><span class="lineNum">     113</span>              :     endcase</span>
<span id="L114"><span class="lineNum">     114</span>              : end</span>
<span id="L115"><span class="lineNum">     115</span>              : </span>
<span id="L116"><span class="lineNum">     116</span> <span class="tlaUNC">           0 : always @ (posedge tck or negedge trst) begin</span></span>
<span id="L117"><span class="lineNum">     117</span> <span class="tlaUNC">           0 :     if(!trst) state &lt;= TEST_LOGIC_RESET_STATE;</span></span>
<span id="L118"><span class="lineNum">     118</span> <span class="tlaUNC">           0 :     else state &lt;= nstate;</span></span>
<span id="L119"><span class="lineNum">     119</span>              : end</span>
<span id="L120"><span class="lineNum">     120</span>              : </span>
<span id="L121"><span class="lineNum">     121</span>              : assign jtag_reset = state == TEST_LOGIC_RESET_STATE;</span>
<span id="L122"><span class="lineNum">     122</span>              : assign shift_dr   = state == SHIFT_DR_STATE;</span>
<span id="L123"><span class="lineNum">     123</span>              : assign pause_dr   = state == PAUSE_DR_STATE;</span>
<span id="L124"><span class="lineNum">     124</span>              : assign update_dr  = state == UPDATE_DR_STATE;</span>
<span id="L125"><span class="lineNum">     125</span>              : assign capture_dr = state == CAPTURE_DR_STATE;</span>
<span id="L126"><span class="lineNum">     126</span>              : assign shift_ir   = state == SHIFT_IR_STATE;</span>
<span id="L127"><span class="lineNum">     127</span>              : assign pause_ir   = state == PAUSE_IR_STATE;</span>
<span id="L128"><span class="lineNum">     128</span>              : assign update_ir  = state == UPDATE_IR_STATE;</span>
<span id="L129"><span class="lineNum">     129</span>              : assign capture_ir = state == CAPTURE_IR_STATE;</span>
<span id="L130"><span class="lineNum">     130</span>              : </span>
<span id="L131"><span class="lineNum">     131</span>              : assign tdoEnable = shift_dr | shift_ir;</span>
<span id="L132"><span class="lineNum">     132</span>              : </span>
<span id="L133"><span class="lineNum">     133</span>              : ///////////////////////////////////////////////////////</span>
<span id="L134"><span class="lineNum">     134</span>              : //                      IR register</span>
<span id="L135"><span class="lineNum">     135</span>              : ///////////////////////////////////////////////////////</span>
<span id="L136"><span class="lineNum">     136</span>              : </span>
<span id="L137"><span class="lineNum">     137</span> <span class="tlaUNC">           0 : always @ (negedge tck or negedge trst) begin</span></span>
<span id="L138"><span class="lineNum">     138</span> <span class="tlaUNC">           0 :    if (!trst) ir &lt;= 5'b1;</span></span>
<span id="L139"><span class="lineNum">     139</span> <span class="tlaUNC">           0 :    else begin</span></span>
<span id="L140"><span class="lineNum">     140</span> <span class="tlaUNC">           0 :       if (jtag_reset) ir &lt;= 5'b1;</span></span>
<span id="L141"><span class="lineNum">     141</span> <span class="tlaUNC">           0 :       else if (update_ir) ir &lt;= (sr[4:0] == '0) ? 5'h1f :sr[4:0];</span></span>
<span id="L142"><span class="lineNum">     142</span>              :    end</span>
<span id="L143"><span class="lineNum">     143</span>              : end</span>
<span id="L144"><span class="lineNum">     144</span>              : </span>
<span id="L145"><span class="lineNum">     145</span>              : </span>
<span id="L146"><span class="lineNum">     146</span>              : assign devid_sel  = ir == 5'b00001;</span>
<span id="L147"><span class="lineNum">     147</span>              : assign dr_en[0]   = ir == 5'b10000;</span>
<span id="L148"><span class="lineNum">     148</span>              : assign dr_en[1]   = ir == 5'b10001;</span>
<span id="L149"><span class="lineNum">     149</span>              : </span>
<span id="L150"><span class="lineNum">     150</span>              : ///////////////////////////////////////////////////////</span>
<span id="L151"><span class="lineNum">     151</span>              : //                      Shift register</span>
<span id="L152"><span class="lineNum">     152</span>              : ///////////////////////////////////////////////////////</span>
<span id="L153"><span class="lineNum">     153</span> <span class="tlaUNC">           0 : always @ (posedge tck or negedge trst) begin</span></span>
<span id="L154"><span class="lineNum">     154</span> <span class="tlaUNC">           0 :     if(!trst)begin</span></span>
<span id="L155"><span class="lineNum">     155</span> <span class="tlaUNC">           0 :         sr &lt;= '0;</span></span>
<span id="L156"><span class="lineNum">     156</span>              :     end</span>
<span id="L157"><span class="lineNum">     157</span> <span class="tlaUNC">           0 :     else begin</span></span>
<span id="L158"><span class="lineNum">     158</span> <span class="tlaUNC">           0 :         sr &lt;= nsr;</span></span>
<span id="L159"><span class="lineNum">     159</span>              :     end</span>
<span id="L160"><span class="lineNum">     160</span>              : end</span>
<span id="L161"><span class="lineNum">     161</span>              : </span>
<span id="L162"><span class="lineNum">     162</span>              : // SR next value</span>
<span id="L163"><span class="lineNum">     163</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L164"><span class="lineNum">     164</span> <span class="tlaGNC">           2 :     nsr = sr;</span></span>
<span id="L165"><span class="lineNum">     165</span> <span class="tlaGNC">           2 :     case(1)</span></span>
<span id="L166"><span class="lineNum">     166</span> <span class="tlaUNC tlaBgUNC">           0 :     shift_dr:   begin</span></span>
<span id="L167"><span class="lineNum">     167</span> <span class="tlaUNC">           0 :                     case(1)</span></span>
<span id="L168"><span class="lineNum">     168</span> <span class="tlaUNC">           0 :                     dr_en[1]:   nsr = {tdi, sr[USER_DR_LENGTH-1:1]};</span></span>
<span id="L169"><span class="lineNum">     169</span>              : </span>
<span id="L170"><span class="lineNum">     170</span>              :                     dr_en[0],</span>
<span id="L171"><span class="lineNum">     171</span> <span class="tlaUNC">           0 :                     devid_sel:  nsr = {{USER_DR_LENGTH-32{1'b0}},tdi, sr[31:1]};</span></span>
<span id="L172"><span class="lineNum">     172</span> <span class="tlaUNC">           0 :                     default:    nsr = {{USER_DR_LENGTH-1{1'b0}},tdi}; // bypass</span></span>
<span id="L173"><span class="lineNum">     173</span>              :                     endcase</span>
<span id="L174"><span class="lineNum">     174</span>              :                 end</span>
<span id="L175"><span class="lineNum">     175</span> <span class="tlaUNC">           0 :     capture_dr: begin</span></span>
<span id="L176"><span class="lineNum">     176</span> <span class="tlaUNC">           0 :                     nsr[0] = 1'b0;</span></span>
<span id="L177"><span class="lineNum">     177</span> <span class="tlaUNC">           0 :                     case(1)</span></span>
<span id="L178"><span class="lineNum">     178</span> <span class="tlaUNC">           0 :                     dr_en[0]:   nsr = {{USER_DR_LENGTH-15{1'b0}}, idle, dmi_stat, abits, version};</span></span>
<span id="L179"><span class="lineNum">     179</span> <span class="tlaUNC">           0 :                     dr_en[1]:   nsr = {{AWIDTH{1'b0}}, rd_data, rd_status};</span></span>
<span id="L180"><span class="lineNum">     180</span> <span class="tlaUNC">           0 :                     devid_sel:  nsr = {{USER_DR_LENGTH-32{1'b0}}, jtag_id, 1'b1};</span></span>
<span id="L181"><span class="lineNum">     181</span>              :                     endcase</span>
<span id="L182"><span class="lineNum">     182</span>              :                 end</span>
<span id="L183"><span class="lineNum">     183</span> <span class="tlaUNC">           0 :     shift_ir:   nsr = {{USER_DR_LENGTH-5{1'b0}},tdi, sr[4:1]};</span></span>
<span id="L184"><span class="lineNum">     184</span> <span class="tlaUNC">           0 :     capture_ir: nsr = {{USER_DR_LENGTH-1{1'b0}},1'b1};</span></span>
<span id="L185"><span class="lineNum">     185</span>              :     endcase</span>
<span id="L186"><span class="lineNum">     186</span>              : end</span>
<span id="L187"><span class="lineNum">     187</span>              : </span>
<span id="L188"><span class="lineNum">     188</span>              : // TDO retiming</span>
<span id="L189"><span class="lineNum">     189</span> <span class="tlaUNC">           0 : always @ (negedge tck ) tdo &lt;= sr[0];</span></span>
<span id="L190"><span class="lineNum">     190</span>              : </span>
<span id="L191"><span class="lineNum">     191</span>              : // DMI CS register</span>
<span id="L192"><span class="lineNum">     192</span> <span class="tlaUNC">           0 : always @ (posedge tck or negedge trst) begin</span></span>
<span id="L193"><span class="lineNum">     193</span> <span class="tlaUNC">           0 :     if(!trst) begin</span></span>
<span id="L194"><span class="lineNum">     194</span> <span class="tlaUNC">           0 :         dmi_hard_reset &lt;= 1'b0;</span></span>
<span id="L195"><span class="lineNum">     195</span> <span class="tlaUNC">           0 :         dmi_reset      &lt;= 1'b0;</span></span>
<span id="L196"><span class="lineNum">     196</span>              :     end</span>
<span id="L197"><span class="lineNum">     197</span> <span class="tlaUNC">           0 :     else if (update_dr &amp; dr_en[0]) begin</span></span>
<span id="L198"><span class="lineNum">     198</span> <span class="tlaUNC">           0 :         dmi_hard_reset &lt;= sr[17];</span></span>
<span id="L199"><span class="lineNum">     199</span> <span class="tlaUNC">           0 :         dmi_reset      &lt;= sr[16];</span></span>
<span id="L200"><span class="lineNum">     200</span>              :     end</span>
<span id="L201"><span class="lineNum">     201</span> <span class="tlaUNC">           0 :     else begin</span></span>
<span id="L202"><span class="lineNum">     202</span> <span class="tlaUNC">           0 :         dmi_hard_reset &lt;= 1'b0;</span></span>
<span id="L203"><span class="lineNum">     203</span> <span class="tlaUNC">           0 :         dmi_reset      &lt;= 1'b0;</span></span>
<span id="L204"><span class="lineNum">     204</span>              :     end</span>
<span id="L205"><span class="lineNum">     205</span>              : end</span>
<span id="L206"><span class="lineNum">     206</span>              : </span>
<span id="L207"><span class="lineNum">     207</span>              : // DR register</span>
<span id="L208"><span class="lineNum">     208</span> <span class="tlaUNC">           0 : always @ (posedge tck or negedge trst) begin</span></span>
<span id="L209"><span class="lineNum">     209</span> <span class="tlaUNC">           0 :     if(!trst)</span></span>
<span id="L210"><span class="lineNum">     210</span> <span class="tlaUNC">           0 :         dr &lt;=  '0;</span></span>
<span id="L211"><span class="lineNum">     211</span> <span class="tlaUNC">           0 :     else begin</span></span>
<span id="L212"><span class="lineNum">     212</span> <span class="tlaUNC">           0 :         if (update_dr &amp; dr_en[1])</span></span>
<span id="L213"><span class="lineNum">     213</span> <span class="tlaUNC">           0 :             dr &lt;= sr;</span></span>
<span id="L214"><span class="lineNum">     214</span>              :         else</span>
<span id="L215"><span class="lineNum">     215</span> <span class="tlaUNC">           0 :             dr &lt;= {dr[USER_DR_LENGTH-1:2],2'b0};</span></span>
<span id="L216"><span class="lineNum">     216</span>              :     end</span>
<span id="L217"><span class="lineNum">     217</span>              : end</span>
<span id="L218"><span class="lineNum">     218</span>              : </span>
<span id="L219"><span class="lineNum">     219</span>              : assign {wr_addr, wr_data, wr_en, rd_en} = dr;</span>
<span id="L220"><span class="lineNum">     220</span>              : </span>
<span id="L221"><span class="lineNum">     221</span>              : </span>
<span id="L222"><span class="lineNum">     222</span>              : </span>
<span id="L223"><span class="lineNum">     223</span>              : </span>
<span id="L224"><span class="lineNum">     224</span>              : endmodule</span>
        </pre>
</td>
</tr>
</table>

</body>
</html>
