module cyclecounter(	input clock,
							output reg [31:0] cycle);
				
	always @(posedge clock or posedge reset) begin
		if(reset == 0) begin
			cycle <= 0;
		end else begin 
			cycle <= cycle + 1 ;
		end
	end
endmodule