
*** Running vivado
    with args -log io_block.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source io_block.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source io_block.tcl -notrace
Command: synth_design -top io_block -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15452 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 827.262 ; gain = 234.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'io_block' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/io_block.v:4]
INFO: [Synth 8-6157] synthesizing module 'mips_fsm' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/mips_fsm.v:3]
	Parameter CHAR_O bound to: 4'b1010 
	Parameter CHAR_V bound to: 4'b1011 
	Parameter CHAR_F bound to: 4'b1100 
	Parameter CHAR_L bound to: 4'b1101 
	Parameter s0 bound to: 4'b0000 
	Parameter s1 bound to: 4'b0001 
	Parameter s2 bound to: 4'b0010 
	Parameter s3 bound to: 4'b0011 
	Parameter s4 bound to: 4'b0100 
	Parameter s5 bound to: 4'b0101 
	Parameter s6 bound to: 4'b0110 
INFO: [Synth 8-155] case statement is not full and has no default [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/mips_fsm.v:49]
INFO: [Synth 8-155] case statement is not full and has no default [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/mips_fsm.v:89]
INFO: [Synth 8-6155] done synthesizing module 'mips_fsm' (1#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/mips_fsm.v:3]
INFO: [Synth 8-6157] synthesizing module 'hex2ssd' [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/hex2ssd.v:3]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/hex2ssd.v:10]
WARNING: [Synth 8-151] case item 4'b1011 is unreachable [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/hex2ssd.v:10]
WARNING: [Synth 8-151] case item 4'b1100 is unreachable [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/hex2ssd.v:10]
WARNING: [Synth 8-151] case item 4'b1101 is unreachable [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/hex2ssd.v:10]
INFO: [Synth 8-226] default block is never used [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/hex2ssd.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hex2ssd' (2#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/hex2ssd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'io_block' (3#1) [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.srcs/sources_1/new/io_block.v:4]
WARNING: [Synth 8-3331] design mips_fsm has unconnected port btn2
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 900.734 ; gain = 307.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 900.734 ; gain = 307.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 900.734 ; gain = 307.809
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 900.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg_ab[0]'. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_ab[1]'. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_ab[2]'. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:128]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_ab[3]'. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:129]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:129]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_ab[4]'. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_ab[5]'. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_ab[6]'. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_en[0]'. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_cd[0]'. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_cd[1]'. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_cd[2]'. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_cd[3]'. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_cd[4]'. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_cd[5]'. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_cd[6]'. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg_en[1]'. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/io_block_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/io_block_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 997.180 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 997.180 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 997.180 ; gain = 404.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 997.180 ; gain = 404.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 997.180 ; gain = 404.254
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mips_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                              000 |                             0000
                      s1 |                              001 |                             0001
                      s2 |                              010 |                             0010
                      s3 |                              011 |                             0011
                      s4 |                              100 |                             0100
                      s5 |                              101 |                             0101
                      s6 |                              110 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mips_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 997.180 ; gain = 404.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 13    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   7 Input      4 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module io_block 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module mips_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 8     
	   7 Input      4 Bit        Muxes := 5     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 997.180 ; gain = 404.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 997.180 ; gain = 404.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 997.180 ; gain = 404.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1000.895 ; gain = 407.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1006.672 ; gain = 413.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1006.672 ; gain = 413.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1006.672 ; gain = 413.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1006.672 ; gain = 413.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1006.672 ; gain = 413.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1006.672 ; gain = 413.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |     1|
|4     |LUT2   |     8|
|5     |LUT3   |    53|
|6     |LUT4   |    38|
|7     |LUT5   |     8|
|8     |LUT6   |    21|
|9     |FDCE   |    50|
|10    |FDRE   |    62|
|11    |IBUF   |    13|
|12    |OBUF   |    48|
+------+-------+------+

Report Instance Areas: 
+------+--------------+----------+------+
|      |Instance      |Module    |Cells |
+------+--------------+----------+------+
|1     |top           |          |   320|
|2     |  u_fsm       |mips_fsm  |   115|
|3     |  u_hex2ssd_0 |hex2ssd   |     7|
|4     |  u_hex2ssd_1 |hex2ssd_0 |     7|
|5     |  u_hex2ssd_2 |hex2ssd_1 |     7|
|6     |  u_hex2ssd_3 |hex2ssd_2 |     7|
+------+--------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1006.672 ; gain = 413.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1006.672 ; gain = 317.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1006.672 ; gain = 413.746
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1006.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1017.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 21 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1017.270 ; gain = 714.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1017.270 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Dev/sync-git/major/digital_system_final/4bit-Processor-FPGA/4bit-Processor-FPGA.runs/synth_1/io_block.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file io_block_utilization_synth.rpt -pb io_block_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 15 22:41:15 2025...
