
*** Running vivado
    with args -log base_axis_sobel_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_axis_sobel_0_2.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source base_axis_sobel_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/osher/Vivado_Projects/Base_Overlay/PYNQ-image_v2.6.2/PYNQ-image_v2.6.2/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/osher/Vivado_Projects/AXIS_SOBEL_IP3'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top base_axis_sobel_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11388
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1036.219 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'base_axis_sobel_0_2' [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ip/base_axis_sobel_0_2/synth/base_axis_sobel_0_2.vhd:72]
	Parameter width bound to: 640 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'axis_sobel' declared at 'c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/axis_sobel.vhd:7' bound to instance 'U0' of component 'axis_sobel' [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ip/base_axis_sobel_0_2/synth/base_axis_sobel_0_2.vhd:119]
INFO: [Synth 8-638] synthesizing module 'axis_sobel' [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/axis_sobel.vhd:23]
	Parameter width bound to: 640 - type: integer 
	Parameter depth bound to: 16 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'fifo' declared at 'c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/fifo.vhd:7' bound to instance 'F' of component 'fifo' [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/axis_sobel.vhd:77]
INFO: [Synth 8-638] synthesizing module 'fifo' [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/fifo.vhd:21]
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo' (1#1) [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/fifo.vhd:21]
INFO: [Synth 8-3491] module 'rgb2gray' declared at 'c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/rgb2gray.vhd:7' bound to instance 'G' of component 'rgb2gray' [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/axis_sobel.vhd:89]
INFO: [Synth 8-638] synthesizing module 'rgb2gray' [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/rgb2gray.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'rgb2gray' (2#1) [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/rgb2gray.vhd:15]
	Parameter width bound to: 640 - type: integer 
INFO: [Synth 8-3491] module 'sobel_control' declared at 'c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/sobel_control.vhd:7' bound to instance 'S_C' of component 'sobel_control' [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/axis_sobel.vhd:95]
INFO: [Synth 8-638] synthesizing module 'sobel_control' [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/sobel_control.vhd:17]
	Parameter width bound to: 640 - type: integer 
	Parameter width bound to: 640 - type: integer 
INFO: [Synth 8-3491] module 'line_buffer' declared at 'c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/line_buffer.vhd:7' bound to instance 'lB_0' of component 'line_buffer' [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/sobel_control.vhd:52]
INFO: [Synth 8-638] synthesizing module 'line_buffer' [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/line_buffer.vhd:17]
	Parameter width bound to: 640 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'line_buffer' (3#1) [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/line_buffer.vhd:17]
	Parameter width bound to: 640 - type: integer 
INFO: [Synth 8-3491] module 'line_buffer' declared at 'c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/line_buffer.vhd:7' bound to instance 'lB_1' of component 'line_buffer' [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/sobel_control.vhd:60]
	Parameter width bound to: 640 - type: integer 
INFO: [Synth 8-3491] module 'line_buffer' declared at 'c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/line_buffer.vhd:7' bound to instance 'lB_2' of component 'line_buffer' [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/sobel_control.vhd:68]
	Parameter width bound to: 640 - type: integer 
INFO: [Synth 8-3491] module 'line_buffer' declared at 'c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/line_buffer.vhd:7' bound to instance 'lB_3' of component 'line_buffer' [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/sobel_control.vhd:76]
INFO: [Synth 8-226] default block is never used [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/sobel_control.vhd:194]
INFO: [Synth 8-226] default block is never used [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/sobel_control.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'sobel_control' (4#1) [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/sobel_control.vhd:17]
INFO: [Synth 8-3491] module 'sobel' declared at 'c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/sobel.vhd:7' bound to instance 'S' of component 'sobel' [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/axis_sobel.vhd:103]
INFO: [Synth 8-638] synthesizing module 'sobel' [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/sobel.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'sobel' (5#1) [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/sobel.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'axis_sobel' (6#1) [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ipshared/c005/axis_sobel.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'base_axis_sobel_0_2' (7#1) [c:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.srcs/sources_1/bd/base/ip/base_axis_sobel_0_2/synth/base_axis_sobel_0_2.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1087.633 ; gain = 51.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1087.633 ; gain = 51.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1087.633 ; gain = 51.414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1087.633 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1193.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1193.387 ; gain = 0.227
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1193.387 ; gain = 157.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1193.387 ; gain = 157.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1193.387 ; gain = 157.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1193.387 ; gain = 157.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 5     
	   2 Input   10 Bit       Adders := 10    
	   2 Input    4 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	               5K Bit	(642 X 8 bit)          RAMs := 4     
	              512 Bit	(16 X 32 bit)          RAMs := 1     
	               16 Bit	(16 X 1 bit)          RAMs := 1     
+---Muxes : 
	   4 Input   72 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP U0/S/thrSquare, operation Mode is: A*B.
DSP Report: operator U0/S/thrSquare is absorbed into DSP U0/S/thrSquare.
DSP Report: Generating DSP U0/S/sumData1, operation Mode is: A*B.
DSP Report: operator U0/S/sumData1 is absorbed into DSP U0/S/sumData1.
DSP Report: Generating DSP U0/S/sumData_reg, operation Mode is: (C+A*B)'.
DSP Report: register U0/S/sumData_reg is absorbed into DSP U0/S/sumData_reg.
DSP Report: operator U0/S/sumData0 is absorbed into DSP U0/S/sumData_reg.
DSP Report: operator U0/S/sumData1 is absorbed into DSP U0/S/sumData_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1193.387 ; gain = 157.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+--------------------+--------------------+-----------+----------------------+----------------------------+
|Module Name         | RTL Object         | Inference | Size (Depth x Width) | Primitives                 | 
+--------------------+--------------------+-----------+----------------------+----------------------------+
|base_axis_sobel_0_2 | U0/F/tlast_reg     | Implied   | 16 x 1               | RAM16X1D x 1	              | 
|base_axis_sobel_0_2 | U0/F/ram_reg       | Implied   | 16 x 32              | RAM32M x 6	                | 
|base_axis_sobel_0_2 | U0/S_C/lB_3/lB_reg | Implied   | 1 K x 8              | RAM64X1D x 66	RAM64M x 66	 | 
|base_axis_sobel_0_2 | U0/S_C/lB_0/lB_reg | Implied   | 1 K x 8              | RAM64X1D x 66	RAM64M x 66	 | 
|base_axis_sobel_0_2 | U0/S_C/lB_1/lB_reg | Implied   | 1 K x 8              | RAM64X1D x 66	RAM64M x 66	 | 
|base_axis_sobel_0_2 | U0/S_C/lB_2/lB_reg | Implied   | 1 K x 8              | RAM64X1D x 66	RAM64M x 66	 | 
+--------------------+--------------------+-----------+----------------------+----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sobel       | A*B         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel       | A*B         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sobel       | (C+A*B)'    | 17     | 17     | 25     | -      | 25     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1226.738 ; gain = 190.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1228.551 ; gain = 192.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+--------------------+--------------------+-----------+----------------------+----------------------------+
|Module Name         | RTL Object         | Inference | Size (Depth x Width) | Primitives                 | 
+--------------------+--------------------+-----------+----------------------+----------------------------+
|base_axis_sobel_0_2 | U0/F/tlast_reg     | Implied   | 16 x 1               | RAM16X1D x 1	              | 
|base_axis_sobel_0_2 | U0/F/ram_reg       | Implied   | 16 x 32              | RAM32M x 6	                | 
|base_axis_sobel_0_2 | U0/S_C/lB_3/lB_reg | Implied   | 1 K x 8              | RAM64X1D x 66	RAM64M x 66	 | 
|base_axis_sobel_0_2 | U0/S_C/lB_0/lB_reg | Implied   | 1 K x 8              | RAM64X1D x 66	RAM64M x 66	 | 
|base_axis_sobel_0_2 | U0/S_C/lB_1/lB_reg | Implied   | 1 K x 8              | RAM64X1D x 66	RAM64M x 66	 | 
|base_axis_sobel_0_2 | U0/S_C/lB_2/lB_reg | Implied   | 1 K x 8              | RAM64X1D x 66	RAM64M x 66	 | 
+--------------------+--------------------+-----------+----------------------+----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1264.801 ; gain = 228.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1270.602 ; gain = 234.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1270.602 ; gain = 234.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1270.602 ; gain = 234.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1270.602 ; gain = 234.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1270.602 ; gain = 234.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1270.602 ; gain = 234.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name         | RTL Name              | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|base_axis_sobel_0_2 | U0/S/sumDataValid_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------+-----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    83|
|2     |DSP48E1  |     3|
|4     |LUT1     |    71|
|5     |LUT2     |   223|
|6     |LUT3     |   216|
|7     |LUT4     |    79|
|8     |LUT5     |   219|
|9     |LUT6     |   386|
|10    |MUXF7    |    48|
|11    |RAM16X1D |     1|
|12    |RAM32M   |     4|
|13    |RAM64M   |   264|
|14    |RAM64X1D |   264|
|15    |SRL16E   |     1|
|16    |FDRE     |   294|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1270.602 ; gain = 234.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 1270.602 ; gain = 128.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1270.602 ; gain = 234.383
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1281.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 667 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1281.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 533 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 264 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 264 instances

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1281.648 ; gain = 245.430
INFO: [Common 17-1381] The checkpoint 'C:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.runs/base_axis_sobel_0_2_synth_1/base_axis_sobel_0_2.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_axis_sobel_0_2, cache-ID = ff7b6efd3cc7488e
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/osher/Vivado_Projects/AXIS_SOBEL_BD3/AXIS_SOBEL_BD3.runs/base_axis_sobel_0_2_synth_1/base_axis_sobel_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_axis_sobel_0_2_utilization_synth.rpt -pb base_axis_sobel_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  1 13:58:40 2025...
