
ADS131M04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b7c  080001e0  080001e0  000011e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  08009d5c  08009d5c  0000ad5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009db4  08009db4  0000b170  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009db4  08009db4  0000adb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009dbc  08009dbc  0000b170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009dbc  08009dbc  0000adbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009dc0  08009dc0  0000adc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000170  20000000  08009dc4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001cbc  20000170  08009f34  0000b170  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001e2c  08009f34  0000be2c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b170  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001892d  00000000  00000000  0000b1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004084  00000000  00000000  00023acd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001648  00000000  00000000  00027b58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010eb  00000000  00000000  000291a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026eb8  00000000  00000000  0002a28b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c425  00000000  00000000  00051143  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000df03d  00000000  00000000  0006d568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014c5a5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ec4  00000000  00000000  0014c5e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  001524ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000170 	.word	0x20000170
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009d44 	.word	0x08009d44

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000174 	.word	0x20000174
 800021c:	08009d44 	.word	0x08009d44

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000230:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <delay_us>:
  return ((int32_t) (((int32_t) dataBytes[0] << 24) | ((int32_t) dataBytes[1] << 16) | ((int32_t) dataBytes[2] << 8))) >> 8;
  #endif
}
*/

static void delay_us(uint32_t us) {
 800054c:	b580      	push	{r7, lr}
 800054e:	b086      	sub	sp, #24
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
  uint32_t startTicks = SysTick->VAL;
 8000554:	4b1e      	ldr	r3, [pc, #120]	@ (80005d0 <delay_us+0x84>)
 8000556:	689b      	ldr	r3, [r3, #8]
 8000558:	617b      	str	r3, [r7, #20]
  uint32_t tick = HAL_GetTick();
 800055a:	f000 feff 	bl	800135c <HAL_GetTick>
 800055e:	6138      	str	r0, [r7, #16]
  uint32_t delayTicks = us * (SystemCoreClock / 1000000);
 8000560:	4b1c      	ldr	r3, [pc, #112]	@ (80005d4 <delay_us+0x88>)
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4a1c      	ldr	r2, [pc, #112]	@ (80005d8 <delay_us+0x8c>)
 8000566:	fba2 2303 	umull	r2, r3, r2, r3
 800056a:	0c9a      	lsrs	r2, r3, #18
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	fb02 f303 	mul.w	r3, r2, r3
 8000572:	60fb      	str	r3, [r7, #12]
  if(startTicks < delayTicks) {
 8000574:	697a      	ldr	r2, [r7, #20]
 8000576:	68fb      	ldr	r3, [r7, #12]
 8000578:	429a      	cmp	r2, r3
 800057a:	d216      	bcs.n	80005aa <delay_us+0x5e>
    while(HAL_GetTick() == tick);
 800057c:	bf00      	nop
 800057e:	f000 feed 	bl	800135c <HAL_GetTick>
 8000582:	4602      	mov	r2, r0
 8000584:	693b      	ldr	r3, [r7, #16]
 8000586:	4293      	cmp	r3, r2
 8000588:	d0f9      	beq.n	800057e <delay_us+0x32>
    while((SystemCoreClock / 1000) + startTicks - delayTicks < SysTick->VAL);
 800058a:	bf00      	nop
 800058c:	4b11      	ldr	r3, [pc, #68]	@ (80005d4 <delay_us+0x88>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	4a12      	ldr	r2, [pc, #72]	@ (80005dc <delay_us+0x90>)
 8000592:	fba2 2303 	umull	r2, r3, r2, r3
 8000596:	099a      	lsrs	r2, r3, #6
 8000598:	697b      	ldr	r3, [r7, #20]
 800059a:	441a      	add	r2, r3
 800059c:	68fb      	ldr	r3, [r7, #12]
 800059e:	1ad2      	subs	r2, r2, r3
 80005a0:	4b0b      	ldr	r3, [pc, #44]	@ (80005d0 <delay_us+0x84>)
 80005a2:	689b      	ldr	r3, [r3, #8]
 80005a4:	429a      	cmp	r2, r3
 80005a6:	d3f1      	bcc.n	800058c <delay_us+0x40>
  } else {
    while (HAL_GetTick() == tick && startTicks - delayTicks < SysTick->VAL);
  }
}
 80005a8:	e00d      	b.n	80005c6 <delay_us+0x7a>
    while (HAL_GetTick() == tick && startTicks - delayTicks < SysTick->VAL);
 80005aa:	bf00      	nop
 80005ac:	f000 fed6 	bl	800135c <HAL_GetTick>
 80005b0:	4602      	mov	r2, r0
 80005b2:	693b      	ldr	r3, [r7, #16]
 80005b4:	4293      	cmp	r3, r2
 80005b6:	d106      	bne.n	80005c6 <delay_us+0x7a>
 80005b8:	697a      	ldr	r2, [r7, #20]
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	1ad2      	subs	r2, r2, r3
 80005be:	4b04      	ldr	r3, [pc, #16]	@ (80005d0 <delay_us+0x84>)
 80005c0:	689b      	ldr	r3, [r3, #8]
 80005c2:	429a      	cmp	r2, r3
 80005c4:	d3f2      	bcc.n	80005ac <delay_us+0x60>
}
 80005c6:	bf00      	nop
 80005c8:	3718      	adds	r7, #24
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	e000e010 	.word	0xe000e010
 80005d4:	20000000 	.word	0x20000000
 80005d8:	431bde83 	.word	0x431bde83
 80005dc:	10624dd3 	.word	0x10624dd3

080005e0 <ADS_RST_LOW>:

void ADS_RST_LOW(void) {
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, ADS_SYNC_RST_Pin, GPIO_PIN_RESET);
 80005e4:	2200      	movs	r2, #0
 80005e6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80005ea:	4802      	ldr	r0, [pc, #8]	@ (80005f4 <ADS_RST_LOW+0x14>)
 80005ec:	f001 f994 	bl	8001918 <HAL_GPIO_WritePin>
}
 80005f0:	bf00      	nop
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	40020400 	.word	0x40020400

080005f8 <ADS_RST_HIGH>:

void ADS_RST_HIGH(void) {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOB, ADS_SYNC_RST_Pin, GPIO_PIN_SET);
 80005fc:	2201      	movs	r2, #1
 80005fe:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000602:	4802      	ldr	r0, [pc, #8]	@ (800060c <ADS_RST_HIGH+0x14>)
 8000604:	f001 f988 	bl	8001918 <HAL_GPIO_WritePin>
}
 8000608:	bf00      	nop
 800060a:	bd80      	pop	{r7, pc}
 800060c:	40020400 	.word	0x40020400

08000610 <ADS_CS_LOW>:

void ADS_CS_LOW(void) {
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin, GPIO_PIN_RESET);
 8000614:	2200      	movs	r2, #0
 8000616:	2101      	movs	r1, #1
 8000618:	4802      	ldr	r0, [pc, #8]	@ (8000624 <ADS_CS_LOW+0x14>)
 800061a:	f001 f97d 	bl	8001918 <HAL_GPIO_WritePin>
}
 800061e:	bf00      	nop
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	40020800 	.word	0x40020800

08000628 <ADS_CS_HIGH>:

void ADS_CS_HIGH(void) {
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin, GPIO_PIN_SET);
 800062c:	2201      	movs	r2, #1
 800062e:	2101      	movs	r1, #1
 8000630:	4802      	ldr	r0, [pc, #8]	@ (800063c <ADS_CS_HIGH+0x14>)
 8000632:	f001 f971 	bl	8001918 <HAL_GPIO_WritePin>
}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	40020800 	.word	0x40020800

08000640 <spiTransmitReceiveBytes>:

  return rx;
}
*/

static void spiTransmitReceiveBytes(const uint8_t txBytes[], uint8_t rxBytes[], uint8_t byteCount) {
 8000640:	b580      	push	{r7, lr}
 8000642:	b086      	sub	sp, #24
 8000644:	af02      	add	r7, sp, #8
 8000646:	60f8      	str	r0, [r7, #12]
 8000648:	60b9      	str	r1, [r7, #8]
 800064a:	4613      	mov	r3, r2
 800064c:	71fb      	strb	r3, [r7, #7]
  HAL_SPI_TransmitReceive(&ADS131M04_SPI_HANDLE, txBytes, rxBytes, byteCount, 0xFFFF);
 800064e:	79fb      	ldrb	r3, [r7, #7]
 8000650:	b29b      	uxth	r3, r3
 8000652:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000656:	9200      	str	r2, [sp, #0]
 8000658:	68ba      	ldr	r2, [r7, #8]
 800065a:	68f9      	ldr	r1, [r7, #12]
 800065c:	4803      	ldr	r0, [pc, #12]	@ (800066c <spiTransmitReceiveBytes+0x2c>)
 800065e:	f003 fd0e 	bl	800407e <HAL_SPI_TransmitReceive>
}
 8000662:	bf00      	nop
 8000664:	3710      	adds	r7, #16
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	20000258 	.word	0x20000258

08000670 <ADS131M04_Transmitword>:

void ADS131M04_Transmitword(uint16_t word, uint8_t *rxBytes) {
 8000670:	b580      	push	{r7, lr}
 8000672:	b084      	sub	sp, #16
 8000674:	af00      	add	r7, sp, #0
 8000676:	4603      	mov	r3, r0
 8000678:	6039      	str	r1, [r7, #0]
 800067a:	80fb      	strh	r3, [r7, #6]
  uint8_t txBytes[ADS131M04_WORD_LENGTH];

  memset(txBytes, 0, ADS131M04_WORD_LENGTH*sizeof(uint8_t));
 800067c:	f107 030c 	add.w	r3, r7, #12
 8000680:	2203      	movs	r2, #3
 8000682:	2100      	movs	r1, #0
 8000684:	4618      	mov	r0, r3
 8000686:	f009 facf 	bl	8009c28 <memset>
  memset(rxBytes, 0, ADS131M04_WORD_LENGTH*sizeof(uint8_t));
 800068a:	2203      	movs	r2, #3
 800068c:	2100      	movs	r1, #0
 800068e:	6838      	ldr	r0, [r7, #0]
 8000690:	f009 faca 	bl	8009c28 <memset>

  txBytes[0] = (uint8_t)(word >> 8);
 8000694:	88fb      	ldrh	r3, [r7, #6]
 8000696:	0a1b      	lsrs	r3, r3, #8
 8000698:	b29b      	uxth	r3, r3
 800069a:	b2db      	uxtb	r3, r3
 800069c:	733b      	strb	r3, [r7, #12]
  txBytes[1] = (uint8_t)(word & 0xFF);
 800069e:	88fb      	ldrh	r3, [r7, #6]
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	737b      	strb	r3, [r7, #13]

  spiTransmitReceiveBytes(txBytes, rxBytes, ADS131M04_WORD_LENGTH);
 80006a4:	f107 030c 	add.w	r3, r7, #12
 80006a8:	2203      	movs	r2, #3
 80006aa:	6839      	ldr	r1, [r7, #0]
 80006ac:	4618      	mov	r0, r3
 80006ae:	f7ff ffc7 	bl	8000640 <spiTransmitReceiveBytes>
}
 80006b2:	bf00      	nop
 80006b4:	3710      	adds	r7, #16
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}

080006ba <ADS131M04_TransmitCommand>:

uint16_t ADS131M04_TransmitCommand(const uint16_t opcode) {
 80006ba:	b580      	push	{r7, lr}
 80006bc:	b086      	sub	sp, #24
 80006be:	af00      	add	r7, sp, #0
 80006c0:	4603      	mov	r3, r0
 80006c2:	80fb      	strh	r3, [r7, #6]
  uint8_t reply[ADS131M04_WORD_LENGTH]       = {0};
 80006c4:	f107 0310 	add.w	r3, r7, #16
 80006c8:	2100      	movs	r1, #0
 80006ca:	460a      	mov	r2, r1
 80006cc:	801a      	strh	r2, [r3, #0]
 80006ce:	460a      	mov	r2, r1
 80006d0:	709a      	strb	r2, [r3, #2]
  uint8_t dummy_reply[ADS131M04_WORD_LENGTH] = {0};
 80006d2:	f107 030c 	add.w	r3, r7, #12
 80006d6:	2100      	movs	r1, #0
 80006d8:	460a      	mov	r2, r1
 80006da:	801a      	strh	r2, [r3, #0]
 80006dc:	460a      	mov	r2, r1
 80006de:	709a      	strb	r2, [r3, #2]

  ADS131M04_Transmitword(opcode, reply);
 80006e0:	f107 0210 	add.w	r2, r7, #16
 80006e4:	88fb      	ldrh	r3, [r7, #6]
 80006e6:	4611      	mov	r1, r2
 80006e8:	4618      	mov	r0, r3
 80006ea:	f7ff ffc1 	bl	8000670 <ADS131M04_Transmitword>
  for (uint8_t i = 0; i < FRAME_LEN - 1; i++) {
 80006ee:	2300      	movs	r3, #0
 80006f0:	75fb      	strb	r3, [r7, #23]
 80006f2:	e009      	b.n	8000708 <ADS131M04_TransmitCommand+0x4e>
    ADS131M04_Transmitword(ADS_ZEROS_16, dummy_reply); // dummy read
 80006f4:	2200      	movs	r2, #0
 80006f6:	f107 030c 	add.w	r3, r7, #12
 80006fa:	4619      	mov	r1, r3
 80006fc:	4610      	mov	r0, r2
 80006fe:	f7ff ffb7 	bl	8000670 <ADS131M04_Transmitword>
  for (uint8_t i = 0; i < FRAME_LEN - 1; i++) {
 8000702:	7dfb      	ldrb	r3, [r7, #23]
 8000704:	3301      	adds	r3, #1
 8000706:	75fb      	strb	r3, [r7, #23]
 8000708:	7dfb      	ldrb	r3, [r7, #23]
 800070a:	2b04      	cmp	r3, #4
 800070c:	d9f2      	bls.n	80006f4 <ADS131M04_TransmitCommand+0x3a>
  }

  uint16_t response = (reply[0] << 8) | reply[1];
 800070e:	7c3b      	ldrb	r3, [r7, #16]
 8000710:	b21b      	sxth	r3, r3
 8000712:	021b      	lsls	r3, r3, #8
 8000714:	b21a      	sxth	r2, r3
 8000716:	7c7b      	ldrb	r3, [r7, #17]
 8000718:	b21b      	sxth	r3, r3
 800071a:	4313      	orrs	r3, r2
 800071c:	b21b      	sxth	r3, r3
 800071e:	82bb      	strh	r3, [r7, #20]

  return response;
 8000720:	8abb      	ldrh	r3, [r7, #20]
}
 8000722:	4618      	mov	r0, r3
 8000724:	3718      	adds	r7, #24
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
	...

0800072c <ADS131M04_ReadRegister>:

uint16_t ADS131M04_ReadRegister(uint8_t addr) {
 800072c:	b580      	push	{r7, lr}
 800072e:	b084      	sub	sp, #16
 8000730:	af00      	add	r7, sp, #0
 8000732:	4603      	mov	r3, r0
 8000734:	71fb      	strb	r3, [r7, #7]
  uint16_t data;
  uint16_t opcode = ADS131M04_OPCODE_RREG | (addr << 7);
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	b21b      	sxth	r3, r3
 800073a:	01db      	lsls	r3, r3, #7
 800073c:	b21a      	sxth	r2, r3
 800073e:	4b0e      	ldr	r3, [pc, #56]	@ (8000778 <ADS131M04_ReadRegister+0x4c>)
 8000740:	4313      	orrs	r3, r2
 8000742:	b21b      	sxth	r3, r3
 8000744:	81fb      	strh	r3, [r7, #14]

  ADS_CS_LOW();
 8000746:	f7ff ff63 	bl	8000610 <ADS_CS_LOW>
  ADS131M04_TransmitCommand(opcode);
 800074a:	89fb      	ldrh	r3, [r7, #14]
 800074c:	4618      	mov	r0, r3
 800074e:	f7ff ffb4 	bl	80006ba <ADS131M04_TransmitCommand>
  ADS_CS_HIGH();
 8000752:	f7ff ff69 	bl	8000628 <ADS_CS_HIGH>

  delay_us(10);
 8000756:	200a      	movs	r0, #10
 8000758:	f7ff fef8 	bl	800054c <delay_us>

  ADS_CS_LOW();
 800075c:	f7ff ff58 	bl	8000610 <ADS_CS_LOW>
  data = ADS131M04_TransmitCommand(ADS131M04_OPCODE_NULL);
 8000760:	2000      	movs	r0, #0
 8000762:	f7ff ffaa 	bl	80006ba <ADS131M04_TransmitCommand>
 8000766:	4603      	mov	r3, r0
 8000768:	81bb      	strh	r3, [r7, #12]
  ADS_CS_HIGH();
 800076a:	f7ff ff5d 	bl	8000628 <ADS_CS_HIGH>

  return data;
 800076e:	89bb      	ldrh	r3, [r7, #12]
}
 8000770:	4618      	mov	r0, r3
 8000772:	3710      	adds	r7, #16
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}
 8000778:	ffffa000 	.word	0xffffa000

0800077c <ADS131M04_WriteRegister>:

uint16_t ADS131M04_WriteRegister(uint8_t addr, uint16_t value, bool with_reply) {
 800077c:	b580      	push	{r7, lr}
 800077e:	b084      	sub	sp, #16
 8000780:	af00      	add	r7, sp, #0
 8000782:	4603      	mov	r3, r0
 8000784:	71fb      	strb	r3, [r7, #7]
 8000786:	460b      	mov	r3, r1
 8000788:	80bb      	strh	r3, [r7, #4]
 800078a:	4613      	mov	r3, r2
 800078c:	71bb      	strb	r3, [r7, #6]
  uint16_t res;
  uint16_t cmd = 0;
 800078e:	2300      	movs	r3, #0
 8000790:	81fb      	strh	r3, [r7, #14]

  ADS_CS_LOW();
 8000792:	f7ff ff3d 	bl	8000610 <ADS_CS_LOW>
  delay_us(1);
 8000796:	2001      	movs	r0, #1
 8000798:	f7ff fed8 	bl	800054c <delay_us>

  cmd = (CMD_WRITE_REG) | (addr << 7) | 0;
 800079c:	79fb      	ldrb	r3, [r7, #7]
 800079e:	b21b      	sxth	r3, r3
 80007a0:	01db      	lsls	r3, r3, #7
 80007a2:	b21b      	sxth	r3, r3
 80007a4:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 80007a8:	b21b      	sxth	r3, r3
 80007aa:	81fb      	strh	r3, [r7, #14]
  uint8_t temp_byte[ADS131M04_WORD_LENGTH] = {0};
 80007ac:	f107 0308 	add.w	r3, r7, #8
 80007b0:	2100      	movs	r1, #0
 80007b2:	460a      	mov	r2, r1
 80007b4:	801a      	strh	r2, [r3, #0]
 80007b6:	460a      	mov	r2, r1
 80007b8:	709a      	strb	r2, [r3, #2]

  ADS131M04_Transmitword(cmd, temp_byte);
 80007ba:	f107 0208 	add.w	r2, r7, #8
 80007be:	89fb      	ldrh	r3, [r7, #14]
 80007c0:	4611      	mov	r1, r2
 80007c2:	4618      	mov	r0, r3
 80007c4:	f7ff ff54 	bl	8000670 <ADS131M04_Transmitword>
  ADS131M04_Transmitword(value, temp_byte);
 80007c8:	f107 0208 	add.w	r2, r7, #8
 80007cc:	88bb      	ldrh	r3, [r7, #4]
 80007ce:	4611      	mov	r1, r2
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff ff4d 	bl	8000670 <ADS131M04_Transmitword>
  ADS131M04_Transmitword(0x0000, temp_byte);
 80007d6:	f107 0308 	add.w	r3, r7, #8
 80007da:	4619      	mov	r1, r3
 80007dc:	2000      	movs	r0, #0
 80007de:	f7ff ff47 	bl	8000670 <ADS131M04_Transmitword>
  ADS131M04_Transmitword(0x0000, temp_byte);
 80007e2:	f107 0308 	add.w	r3, r7, #8
 80007e6:	4619      	mov	r1, r3
 80007e8:	2000      	movs	r0, #0
 80007ea:	f7ff ff41 	bl	8000670 <ADS131M04_Transmitword>
  ADS131M04_Transmitword(0x0000, temp_byte);
 80007ee:	f107 0308 	add.w	r3, r7, #8
 80007f2:	4619      	mov	r1, r3
 80007f4:	2000      	movs	r0, #0
 80007f6:	f7ff ff3b 	bl	8000670 <ADS131M04_Transmitword>
  ADS131M04_Transmitword(0x0000, temp_byte);
 80007fa:	f107 0308 	add.w	r3, r7, #8
 80007fe:	4619      	mov	r1, r3
 8000800:	2000      	movs	r0, #0
 8000802:	f7ff ff35 	bl	8000670 <ADS131M04_Transmitword>

  ADS_CS_HIGH();
 8000806:	f7ff ff0f 	bl	8000628 <ADS_CS_HIGH>
  if (with_reply) {
 800080a:	79bb      	ldrb	r3, [r7, #6]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d013      	beq.n	8000838 <ADS131M04_WriteRegister+0xbc>
    delay_us(100);
 8000810:	2064      	movs	r0, #100	@ 0x64
 8000812:	f7ff fe9b 	bl	800054c <delay_us>
    ADS_CS_LOW();
 8000816:	f7ff fefb 	bl	8000610 <ADS_CS_LOW>
    delay_us(1);
 800081a:	2001      	movs	r0, #1
 800081c:	f7ff fe96 	bl	800054c <delay_us>

    res = ADS131M04_TransmitCommand(CMD_NULL);
 8000820:	2000      	movs	r0, #0
 8000822:	f7ff ff4a 	bl	80006ba <ADS131M04_TransmitCommand>
 8000826:	4603      	mov	r3, r0
 8000828:	81bb      	strh	r3, [r7, #12]

    delay_us(1);
 800082a:	2001      	movs	r0, #1
 800082c:	f7ff fe8e 	bl	800054c <delay_us>
    ADS_CS_HIGH();
 8000830:	f7ff fefa 	bl	8000628 <ADS_CS_HIGH>

    return res;
 8000834:	89bb      	ldrh	r3, [r7, #12]
 8000836:	e000      	b.n	800083a <ADS131M04_WriteRegister+0xbe>
  } else {
    return 0;
 8000838:	2300      	movs	r3, #0
  }
}
 800083a:	4618      	mov	r0, r3
 800083c:	3710      	adds	r7, #16
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}

08000842 <ADS131M04_writeRegisterMasked>:

void ADS131M04_writeRegisterMasked(uint8_t address, uint16_t value, uint16_t mask) {
 8000842:	b580      	push	{r7, lr}
 8000844:	b084      	sub	sp, #16
 8000846:	af00      	add	r7, sp, #0
 8000848:	4603      	mov	r3, r0
 800084a:	71fb      	strb	r3, [r7, #7]
 800084c:	460b      	mov	r3, r1
 800084e:	80bb      	strh	r3, [r7, #4]
 8000850:	4613      	mov	r3, r2
 8000852:	807b      	strh	r3, [r7, #2]
  uint16_t register_contents = ADS131M04_ReadRegister(address);
 8000854:	79fb      	ldrb	r3, [r7, #7]
 8000856:	4618      	mov	r0, r3
 8000858:	f7ff ff68 	bl	800072c <ADS131M04_ReadRegister>
 800085c:	4603      	mov	r3, r0
 800085e:	81fb      	strh	r3, [r7, #14]
  register_contents = register_contents & ~mask;
 8000860:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000864:	43db      	mvns	r3, r3
 8000866:	b21a      	sxth	r2, r3
 8000868:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800086c:	4013      	ands	r3, r2
 800086e:	b21b      	sxth	r3, r3
 8000870:	81fb      	strh	r3, [r7, #14]
  register_contents = register_contents | value;
 8000872:	89fa      	ldrh	r2, [r7, #14]
 8000874:	88bb      	ldrh	r3, [r7, #4]
 8000876:	4313      	orrs	r3, r2
 8000878:	81fb      	strh	r3, [r7, #14]
  delay_us(10);
 800087a:	200a      	movs	r0, #10
 800087c:	f7ff fe66 	bl	800054c <delay_us>
  ADS131M04_WriteRegister(address, register_contents, false);
 8000880:	89f9      	ldrh	r1, [r7, #14]
 8000882:	79fb      	ldrb	r3, [r7, #7]
 8000884:	2200      	movs	r2, #0
 8000886:	4618      	mov	r0, r3
 8000888:	f7ff ff78 	bl	800077c <ADS131M04_WriteRegister>
}
 800088c:	bf00      	nop
 800088e:	3710      	adds	r7, #16
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}

08000894 <ADS131M04_Init>:

void ADS131M04_Init(void) {
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  ADS_CS_HIGH();
 8000898:	f7ff fec6 	bl	8000628 <ADS_CS_HIGH>
   * However, both slots of the FIFO are full if a sample is missed or if data are
   * not read for a period of time. Either strobe the SYNC/RESET pin to re-synchronize conversions and clear the
   * FIFOs, or quickly read two data packets when data are read for the first time or after a gap in reading data.
   * This process ensures predictable DRDY pin behavior.
   */
  ADS_RST_LOW();
 800089c:	f7ff fea0 	bl	80005e0 <ADS_RST_LOW>
  HAL_Delay(10); // Reset
 80008a0:	200a      	movs	r0, #10
 80008a2:	f000 fd67 	bl	8001374 <HAL_Delay>
  ADS_RST_HIGH();
 80008a6:	f7ff fea7 	bl	80005f8 <ADS_RST_HIGH>
  HAL_Delay(10); // Wait for reset to complete
 80008aa:	200a      	movs	r0, #10
 80008ac:	f000 fd62 	bl	8001374 <HAL_Delay>
  // ADS131M04_setInputChannelSelection(0, INPUT_CHANNEL_MUX_AIN0P_AIN0N); // Set channel 0 to AIN1
  // ADS131M04_setInputChannelSelection(1, INPUT_CHANNEL_MUX_AIN0P_AIN0N); // Set channel 1 to AIN2
  // ADS131M04_setInputChannelSelection(2, INPUT_CHANNEL_MUX_AIN0P_AIN0N); // Set channel 2 to AIN3
  // ADS131M04_setInputChannelSelection(3, INPUT_CHANNEL_MUX_AIN0P_AIN0N); // Set channel 3 to AIN4

  ADS131M04_setOsr(OSR_512); // 8 kSPS
 80008b0:	2002      	movs	r0, #2
 80008b2:	f000 f80d 	bl	80008d0 <ADS131M04_setOsr>

  TIM3->CCR1 = 15; // Set the PWM duty cycle to 50%
 80008b6:	4b04      	ldr	r3, [pc, #16]	@ (80008c8 <ADS131M04_Init+0x34>)
 80008b8:	220f      	movs	r2, #15
 80008ba:	635a      	str	r2, [r3, #52]	@ 0x34

  HAL_TIM_PWM_Start(&ADS131M04_CLKIN_TIM, TIM_CHANNEL_1);
 80008bc:	2100      	movs	r1, #0
 80008be:	4803      	ldr	r0, [pc, #12]	@ (80008cc <ADS131M04_Init+0x38>)
 80008c0:	f004 f83c 	bl	800493c <HAL_TIM_PWM_Start>
}
 80008c4:	bf00      	nop
 80008c6:	bd80      	pop	{r7, pc}
 80008c8:	40000400 	.word	0x40000400
 80008cc:	200002bc 	.word	0x200002bc

080008d0 <ADS131M04_setOsr>:
    ADS131M04_writeRegisterMasked(REG_CLOCK, powerMode, REGMASK_CLOCK_PWR);
    return true;
  }
}

bool ADS131M04_setOsr(uint16_t osr) {
 80008d0:	b580      	push	{r7, lr}
 80008d2:	b082      	sub	sp, #8
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	4603      	mov	r3, r0
 80008d8:	80fb      	strh	r3, [r7, #6]
  if (osr > 7) {
 80008da:	88fb      	ldrh	r3, [r7, #6]
 80008dc:	2b07      	cmp	r3, #7
 80008de:	d901      	bls.n	80008e4 <ADS131M04_setOsr+0x14>
    return false;
 80008e0:	2300      	movs	r3, #0
 80008e2:	e008      	b.n	80008f6 <ADS131M04_setOsr+0x26>
  } else {
    ADS131M04_writeRegisterMasked(REG_CLOCK, osr << 2 , REGMASK_CLOCK_OSR);
 80008e4:	88fb      	ldrh	r3, [r7, #6]
 80008e6:	009b      	lsls	r3, r3, #2
 80008e8:	b29b      	uxth	r3, r3
 80008ea:	221c      	movs	r2, #28
 80008ec:	4619      	mov	r1, r3
 80008ee:	2003      	movs	r0, #3
 80008f0:	f7ff ffa7 	bl	8000842 <ADS131M04_writeRegisterMasked>
    return true;
 80008f4:	2301      	movs	r3, #1
  }
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3708      	adds	r7, #8
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bd80      	pop	{r7, pc}
	...

08000900 <HAL_GPIO_EXTI_Callback>:

  return crcWord == crcWordReceived; // Verify CRC
}
*/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000900:	b480      	push	{r7}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0
 8000906:	4603      	mov	r3, r0
 8000908:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin); // Prevent unused variable warning

  if (GPIO_Pin == ADS_DRDY_Pin) {
 800090a:	88fb      	ldrh	r3, [r7, #6]
 800090c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000910:	d102      	bne.n	8000918 <HAL_GPIO_EXTI_Callback+0x18>
    ADS_data_ready = true;
 8000912:	4b04      	ldr	r3, [pc, #16]	@ (8000924 <HAL_GPIO_EXTI_Callback+0x24>)
 8000914:	2201      	movs	r2, #1
 8000916:	701a      	strb	r2, [r3, #0]
  }
}
 8000918:	bf00      	nop
 800091a:	370c      	adds	r7, #12
 800091c:	46bd      	mov	sp, r7
 800091e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000922:	4770      	bx	lr
 8000924:	2000018c 	.word	0x2000018c

08000928 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800092c:	f000 fcc5 	bl	80012ba <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000930:	f000 f81a 	bl	8000968 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000934:	f000 f9b6 	bl	8000ca4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000938:	f000 f884 	bl	8000a44 <MX_SPI1_Init>
  MX_SPI2_Init();
 800093c:	f000 f8c0 	bl	8000ac0 <MX_SPI2_Init>
  MX_FATFS_Init();
 8000940:	f006 fab0 	bl	8006ea4 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8000944:	f008 fb4e 	bl	8008fe4 <MX_USB_DEVICE_Init>
  MX_SPI3_Init();
 8000948:	f000 f8f8 	bl	8000b3c <MX_SPI3_Init>
  MX_TIM3_Init();
 800094c:	f000 f934 	bl	8000bb8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  ADS131M04_Init();
 8000950:	f7ff ffa0 	bl	8000894 <ADS131M04_Init>
  HAL_GPIO_WritePin(GPIOB, PIN_LED1_Pin, GPIO_PIN_SET); // Set the reset pin high to exit reset state
 8000954:	2201      	movs	r2, #1
 8000956:	2101      	movs	r1, #1
 8000958:	4802      	ldr	r0, [pc, #8]	@ (8000964 <main+0x3c>)
 800095a:	f000 ffdd 	bl	8001918 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1) {
 800095e:	bf00      	nop
 8000960:	e7fd      	b.n	800095e <main+0x36>
 8000962:	bf00      	nop
 8000964:	40020400 	.word	0x40020400

08000968 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b094      	sub	sp, #80	@ 0x50
 800096c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800096e:	f107 0320 	add.w	r3, r7, #32
 8000972:	2230      	movs	r2, #48	@ 0x30
 8000974:	2100      	movs	r1, #0
 8000976:	4618      	mov	r0, r3
 8000978:	f009 f956 	bl	8009c28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800097c:	f107 030c 	add.w	r3, r7, #12
 8000980:	2200      	movs	r2, #0
 8000982:	601a      	str	r2, [r3, #0]
 8000984:	605a      	str	r2, [r3, #4]
 8000986:	609a      	str	r2, [r3, #8]
 8000988:	60da      	str	r2, [r3, #12]
 800098a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800098c:	f002 fa82 	bl	8002e94 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000990:	4b2a      	ldr	r3, [pc, #168]	@ (8000a3c <SystemClock_Config+0xd4>)
 8000992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000994:	4a29      	ldr	r2, [pc, #164]	@ (8000a3c <SystemClock_Config+0xd4>)
 8000996:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800099a:	6413      	str	r3, [r2, #64]	@ 0x40
 800099c:	4b27      	ldr	r3, [pc, #156]	@ (8000a3c <SystemClock_Config+0xd4>)
 800099e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009a4:	60bb      	str	r3, [r7, #8]
 80009a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009a8:	4b25      	ldr	r3, [pc, #148]	@ (8000a40 <SystemClock_Config+0xd8>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4a24      	ldr	r2, [pc, #144]	@ (8000a40 <SystemClock_Config+0xd8>)
 80009ae:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80009b2:	6013      	str	r3, [r2, #0]
 80009b4:	4b22      	ldr	r3, [pc, #136]	@ (8000a40 <SystemClock_Config+0xd8>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009bc:	607b      	str	r3, [r7, #4]
 80009be:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009c0:	2301      	movs	r3, #1
 80009c2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009c8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009ca:	2302      	movs	r3, #2
 80009cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009ce:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80009d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80009d4:	2308      	movs	r3, #8
 80009d6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 80009d8:	2360      	movs	r3, #96	@ 0x60
 80009da:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009dc:	2302      	movs	r3, #2
 80009de:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009e0:	2304      	movs	r3, #4
 80009e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009e4:	f107 0320 	add.w	r3, r7, #32
 80009e8:	4618      	mov	r0, r3
 80009ea:	f002 fab3 	bl	8002f54 <HAL_RCC_OscConfig>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80009f4:	f000 fa3c 	bl	8000e70 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80009f8:	f002 fa5c 	bl	8002eb4 <HAL_PWREx_EnableOverDrive>
 80009fc:	4603      	mov	r3, r0
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d001      	beq.n	8000a06 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000a02:	f000 fa35 	bl	8000e70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a06:	230f      	movs	r3, #15
 8000a08:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a0a:	2302      	movs	r3, #2
 8000a0c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a12:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a16:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000a18:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a1c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000a1e:	f107 030c 	add.w	r3, r7, #12
 8000a22:	2103      	movs	r1, #3
 8000a24:	4618      	mov	r0, r3
 8000a26:	f002 fd39 	bl	800349c <HAL_RCC_ClockConfig>
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d001      	beq.n	8000a34 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000a30:	f000 fa1e 	bl	8000e70 <Error_Handler>
  }
}
 8000a34:	bf00      	nop
 8000a36:	3750      	adds	r7, #80	@ 0x50
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	bd80      	pop	{r7, pc}
 8000a3c:	40023800 	.word	0x40023800
 8000a40:	40007000 	.word	0x40007000

08000a44 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000a48:	4b1b      	ldr	r3, [pc, #108]	@ (8000ab8 <MX_SPI1_Init+0x74>)
 8000a4a:	4a1c      	ldr	r2, [pc, #112]	@ (8000abc <MX_SPI1_Init+0x78>)
 8000a4c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000a4e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ab8 <MX_SPI1_Init+0x74>)
 8000a50:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a54:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a56:	4b18      	ldr	r3, [pc, #96]	@ (8000ab8 <MX_SPI1_Init+0x74>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a5c:	4b16      	ldr	r3, [pc, #88]	@ (8000ab8 <MX_SPI1_Init+0x74>)
 8000a5e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000a62:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a64:	4b14      	ldr	r3, [pc, #80]	@ (8000ab8 <MX_SPI1_Init+0x74>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a6a:	4b13      	ldr	r3, [pc, #76]	@ (8000ab8 <MX_SPI1_Init+0x74>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a70:	4b11      	ldr	r3, [pc, #68]	@ (8000ab8 <MX_SPI1_Init+0x74>)
 8000a72:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000a76:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000a78:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab8 <MX_SPI1_Init+0x74>)
 8000a7a:	2220      	movs	r2, #32
 8000a7c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab8 <MX_SPI1_Init+0x74>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a84:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab8 <MX_SPI1_Init+0x74>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab8 <MX_SPI1_Init+0x74>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000a90:	4b09      	ldr	r3, [pc, #36]	@ (8000ab8 <MX_SPI1_Init+0x74>)
 8000a92:	2207      	movs	r2, #7
 8000a94:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a96:	4b08      	ldr	r3, [pc, #32]	@ (8000ab8 <MX_SPI1_Init+0x74>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000a9c:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <MX_SPI1_Init+0x74>)
 8000a9e:	2208      	movs	r2, #8
 8000aa0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000aa2:	4805      	ldr	r0, [pc, #20]	@ (8000ab8 <MX_SPI1_Init+0x74>)
 8000aa4:	f003 fa40 	bl	8003f28 <HAL_SPI_Init>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000aae:	f000 f9df 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000ab2:	bf00      	nop
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	20000190 	.word	0x20000190
 8000abc:	40013000 	.word	0x40013000

08000ac0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000ac4:	4b1b      	ldr	r3, [pc, #108]	@ (8000b34 <MX_SPI2_Init+0x74>)
 8000ac6:	4a1c      	ldr	r2, [pc, #112]	@ (8000b38 <MX_SPI2_Init+0x78>)
 8000ac8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000aca:	4b1a      	ldr	r3, [pc, #104]	@ (8000b34 <MX_SPI2_Init+0x74>)
 8000acc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ad0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000ad2:	4b18      	ldr	r3, [pc, #96]	@ (8000b34 <MX_SPI2_Init+0x74>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ad8:	4b16      	ldr	r3, [pc, #88]	@ (8000b34 <MX_SPI2_Init+0x74>)
 8000ada:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000ade:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ae0:	4b14      	ldr	r3, [pc, #80]	@ (8000b34 <MX_SPI2_Init+0x74>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ae6:	4b13      	ldr	r3, [pc, #76]	@ (8000b34 <MX_SPI2_Init+0x74>)
 8000ae8:	2200      	movs	r2, #0
 8000aea:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000aec:	4b11      	ldr	r3, [pc, #68]	@ (8000b34 <MX_SPI2_Init+0x74>)
 8000aee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000af2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000af4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b34 <MX_SPI2_Init+0x74>)
 8000af6:	2238      	movs	r2, #56	@ 0x38
 8000af8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000afa:	4b0e      	ldr	r3, [pc, #56]	@ (8000b34 <MX_SPI2_Init+0x74>)
 8000afc:	2200      	movs	r2, #0
 8000afe:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b00:	4b0c      	ldr	r3, [pc, #48]	@ (8000b34 <MX_SPI2_Init+0x74>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b06:	4b0b      	ldr	r3, [pc, #44]	@ (8000b34 <MX_SPI2_Init+0x74>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000b0c:	4b09      	ldr	r3, [pc, #36]	@ (8000b34 <MX_SPI2_Init+0x74>)
 8000b0e:	2207      	movs	r2, #7
 8000b10:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b12:	4b08      	ldr	r3, [pc, #32]	@ (8000b34 <MX_SPI2_Init+0x74>)
 8000b14:	2200      	movs	r2, #0
 8000b16:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b18:	4b06      	ldr	r3, [pc, #24]	@ (8000b34 <MX_SPI2_Init+0x74>)
 8000b1a:	2208      	movs	r2, #8
 8000b1c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b1e:	4805      	ldr	r0, [pc, #20]	@ (8000b34 <MX_SPI2_Init+0x74>)
 8000b20:	f003 fa02 	bl	8003f28 <HAL_SPI_Init>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000b2a:	f000 f9a1 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000b2e:	bf00      	nop
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	200001f4 	.word	0x200001f4
 8000b38:	40003800 	.word	0x40003800

08000b3c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000b40:	4b1b      	ldr	r3, [pc, #108]	@ (8000bb0 <MX_SPI3_Init+0x74>)
 8000b42:	4a1c      	ldr	r2, [pc, #112]	@ (8000bb4 <MX_SPI3_Init+0x78>)
 8000b44:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000b46:	4b1a      	ldr	r3, [pc, #104]	@ (8000bb0 <MX_SPI3_Init+0x74>)
 8000b48:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b4c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000b4e:	4b18      	ldr	r3, [pc, #96]	@ (8000bb0 <MX_SPI3_Init+0x74>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b54:	4b16      	ldr	r3, [pc, #88]	@ (8000bb0 <MX_SPI3_Init+0x74>)
 8000b56:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000b5a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b5c:	4b14      	ldr	r3, [pc, #80]	@ (8000bb0 <MX_SPI3_Init+0x74>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b62:	4b13      	ldr	r3, [pc, #76]	@ (8000bb0 <MX_SPI3_Init+0x74>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000b68:	4b11      	ldr	r3, [pc, #68]	@ (8000bb0 <MX_SPI3_Init+0x74>)
 8000b6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b6e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000b70:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb0 <MX_SPI3_Init+0x74>)
 8000b72:	2210      	movs	r2, #16
 8000b74:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b76:	4b0e      	ldr	r3, [pc, #56]	@ (8000bb0 <MX_SPI3_Init+0x74>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	@ (8000bb0 <MX_SPI3_Init+0x74>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b82:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb0 <MX_SPI3_Init+0x74>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000b88:	4b09      	ldr	r3, [pc, #36]	@ (8000bb0 <MX_SPI3_Init+0x74>)
 8000b8a:	2207      	movs	r2, #7
 8000b8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b8e:	4b08      	ldr	r3, [pc, #32]	@ (8000bb0 <MX_SPI3_Init+0x74>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b94:	4b06      	ldr	r3, [pc, #24]	@ (8000bb0 <MX_SPI3_Init+0x74>)
 8000b96:	2208      	movs	r2, #8
 8000b98:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000b9a:	4805      	ldr	r0, [pc, #20]	@ (8000bb0 <MX_SPI3_Init+0x74>)
 8000b9c:	f003 f9c4 	bl	8003f28 <HAL_SPI_Init>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000ba6:	f000 f963 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000baa:	bf00      	nop
 8000bac:	bd80      	pop	{r7, pc}
 8000bae:	bf00      	nop
 8000bb0:	20000258 	.word	0x20000258
 8000bb4:	40003c00 	.word	0x40003c00

08000bb8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b08e      	sub	sp, #56	@ 0x38
 8000bbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bbe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	601a      	str	r2, [r3, #0]
 8000bc6:	605a      	str	r2, [r3, #4]
 8000bc8:	609a      	str	r2, [r3, #8]
 8000bca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bcc:	f107 031c 	add.w	r3, r7, #28
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	601a      	str	r2, [r3, #0]
 8000bd4:	605a      	str	r2, [r3, #4]
 8000bd6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bd8:	463b      	mov	r3, r7
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	605a      	str	r2, [r3, #4]
 8000be0:	609a      	str	r2, [r3, #8]
 8000be2:	60da      	str	r2, [r3, #12]
 8000be4:	611a      	str	r2, [r3, #16]
 8000be6:	615a      	str	r2, [r3, #20]
 8000be8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000bea:	4b2c      	ldr	r3, [pc, #176]	@ (8000c9c <MX_TIM3_Init+0xe4>)
 8000bec:	4a2c      	ldr	r2, [pc, #176]	@ (8000ca0 <MX_TIM3_Init+0xe8>)
 8000bee:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000bf0:	4b2a      	ldr	r3, [pc, #168]	@ (8000c9c <MX_TIM3_Init+0xe4>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bf6:	4b29      	ldr	r3, [pc, #164]	@ (8000c9c <MX_TIM3_Init+0xe4>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 32;
 8000bfc:	4b27      	ldr	r3, [pc, #156]	@ (8000c9c <MX_TIM3_Init+0xe4>)
 8000bfe:	2220      	movs	r2, #32
 8000c00:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c02:	4b26      	ldr	r3, [pc, #152]	@ (8000c9c <MX_TIM3_Init+0xe4>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000c08:	4b24      	ldr	r3, [pc, #144]	@ (8000c9c <MX_TIM3_Init+0xe4>)
 8000c0a:	2280      	movs	r2, #128	@ 0x80
 8000c0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000c0e:	4823      	ldr	r0, [pc, #140]	@ (8000c9c <MX_TIM3_Init+0xe4>)
 8000c10:	f003 fddc 	bl	80047cc <HAL_TIM_Base_Init>
 8000c14:	4603      	mov	r3, r0
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d001      	beq.n	8000c1e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000c1a:	f000 f929 	bl	8000e70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c1e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c22:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000c24:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c28:	4619      	mov	r1, r3
 8000c2a:	481c      	ldr	r0, [pc, #112]	@ (8000c9c <MX_TIM3_Init+0xe4>)
 8000c2c:	f004 f894 	bl	8004d58 <HAL_TIM_ConfigClockSource>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000c36:	f000 f91b 	bl	8000e70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000c3a:	4818      	ldr	r0, [pc, #96]	@ (8000c9c <MX_TIM3_Init+0xe4>)
 8000c3c:	f003 fe1d 	bl	800487a <HAL_TIM_PWM_Init>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d001      	beq.n	8000c4a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000c46:	f000 f913 	bl	8000e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c52:	f107 031c 	add.w	r3, r7, #28
 8000c56:	4619      	mov	r1, r3
 8000c58:	4810      	ldr	r0, [pc, #64]	@ (8000c9c <MX_TIM3_Init+0xe4>)
 8000c5a:	f004 fd0b 	bl	8005674 <HAL_TIMEx_MasterConfigSynchronization>
 8000c5e:	4603      	mov	r3, r0
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d001      	beq.n	8000c68 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000c64:	f000 f904 	bl	8000e70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c68:	2360      	movs	r3, #96	@ 0x60
 8000c6a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c70:	2300      	movs	r3, #0
 8000c72:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c74:	2300      	movs	r3, #0
 8000c76:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c78:	463b      	mov	r3, r7
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4807      	ldr	r0, [pc, #28]	@ (8000c9c <MX_TIM3_Init+0xe4>)
 8000c80:	f003 ff56 	bl	8004b30 <HAL_TIM_PWM_ConfigChannel>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000c8a:	f000 f8f1 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000c8e:	4803      	ldr	r0, [pc, #12]	@ (8000c9c <MX_TIM3_Init+0xe4>)
 8000c90:	f000 fa1a 	bl	80010c8 <HAL_TIM_MspPostInit>

}
 8000c94:	bf00      	nop
 8000c96:	3738      	adds	r7, #56	@ 0x38
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	200002bc 	.word	0x200002bc
 8000ca0:	40000400 	.word	0x40000400

08000ca4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b08a      	sub	sp, #40	@ 0x28
 8000ca8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000caa:	f107 0314 	add.w	r3, r7, #20
 8000cae:	2200      	movs	r2, #0
 8000cb0:	601a      	str	r2, [r3, #0]
 8000cb2:	605a      	str	r2, [r3, #4]
 8000cb4:	609a      	str	r2, [r3, #8]
 8000cb6:	60da      	str	r2, [r3, #12]
 8000cb8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cba:	4b69      	ldr	r3, [pc, #420]	@ (8000e60 <MX_GPIO_Init+0x1bc>)
 8000cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cbe:	4a68      	ldr	r2, [pc, #416]	@ (8000e60 <MX_GPIO_Init+0x1bc>)
 8000cc0:	f043 0304 	orr.w	r3, r3, #4
 8000cc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cc6:	4b66      	ldr	r3, [pc, #408]	@ (8000e60 <MX_GPIO_Init+0x1bc>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cca:	f003 0304 	and.w	r3, r3, #4
 8000cce:	613b      	str	r3, [r7, #16]
 8000cd0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cd2:	4b63      	ldr	r3, [pc, #396]	@ (8000e60 <MX_GPIO_Init+0x1bc>)
 8000cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cd6:	4a62      	ldr	r2, [pc, #392]	@ (8000e60 <MX_GPIO_Init+0x1bc>)
 8000cd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000cdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cde:	4b60      	ldr	r3, [pc, #384]	@ (8000e60 <MX_GPIO_Init+0x1bc>)
 8000ce0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ce6:	60fb      	str	r3, [r7, #12]
 8000ce8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cea:	4b5d      	ldr	r3, [pc, #372]	@ (8000e60 <MX_GPIO_Init+0x1bc>)
 8000cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cee:	4a5c      	ldr	r2, [pc, #368]	@ (8000e60 <MX_GPIO_Init+0x1bc>)
 8000cf0:	f043 0301 	orr.w	r3, r3, #1
 8000cf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cf6:	4b5a      	ldr	r3, [pc, #360]	@ (8000e60 <MX_GPIO_Init+0x1bc>)
 8000cf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cfa:	f003 0301 	and.w	r3, r3, #1
 8000cfe:	60bb      	str	r3, [r7, #8]
 8000d00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d02:	4b57      	ldr	r3, [pc, #348]	@ (8000e60 <MX_GPIO_Init+0x1bc>)
 8000d04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d06:	4a56      	ldr	r2, [pc, #344]	@ (8000e60 <MX_GPIO_Init+0x1bc>)
 8000d08:	f043 0302 	orr.w	r3, r3, #2
 8000d0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d0e:	4b54      	ldr	r3, [pc, #336]	@ (8000e60 <MX_GPIO_Init+0x1bc>)
 8000d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d12:	f003 0302 	and.w	r3, r3, #2
 8000d16:	607b      	str	r3, [r7, #4]
 8000d18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, ADS_CS_Pin|LORA_RESET_Pin|PIN_LED2_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2159      	movs	r1, #89	@ 0x59
 8000d1e:	4851      	ldr	r0, [pc, #324]	@ (8000e64 <MX_GPIO_Init+0x1c0>)
 8000d20:	f000 fdfa 	bl	8001918 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LORA_CS_Pin|UWB_CS_Pin, GPIO_PIN_SET);
 8000d24:	2201      	movs	r2, #1
 8000d26:	f240 2101 	movw	r1, #513	@ 0x201
 8000d2a:	484f      	ldr	r0, [pc, #316]	@ (8000e68 <MX_GPIO_Init+0x1c4>)
 8000d2c:	f000 fdf4 	bl	8001918 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_RESET);
 8000d30:	2200      	movs	r2, #0
 8000d32:	2108      	movs	r1, #8
 8000d34:	484c      	ldr	r0, [pc, #304]	@ (8000e68 <MX_GPIO_Init+0x1c4>)
 8000d36:	f000 fdef 	bl	8001918 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PIN_LED1_Pin|ADS_CLK_Pin|ADS_SYNC_RST_Pin, GPIO_PIN_RESET);
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	f240 1121 	movw	r1, #289	@ 0x121
 8000d40:	484a      	ldr	r0, [pc, #296]	@ (8000e6c <MX_GPIO_Init+0x1c8>)
 8000d42:	f000 fde9 	bl	8001918 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ADS_CS_Pin LORA_RESET_Pin SD_CS_Pin */
  GPIO_InitStruct.Pin = ADS_CS_Pin|LORA_RESET_Pin|SD_CS_Pin;
 8000d46:	2349      	movs	r3, #73	@ 0x49
 8000d48:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d52:	2300      	movs	r3, #0
 8000d54:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d56:	f107 0314 	add.w	r3, r7, #20
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	4841      	ldr	r0, [pc, #260]	@ (8000e64 <MX_GPIO_Init+0x1c0>)
 8000d5e:	f000 fc3f 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LORA_CS_Pin UWB_CS_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin|UWB_CS_Pin;
 8000d62:	f240 2301 	movw	r3, #513	@ 0x201
 8000d66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d70:	2300      	movs	r3, #0
 8000d72:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d74:	f107 0314 	add.w	r3, r7, #20
 8000d78:	4619      	mov	r1, r3
 8000d7a:	483b      	ldr	r0, [pc, #236]	@ (8000e68 <MX_GPIO_Init+0x1c4>)
 8000d7c:	f000 fc30 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_IRQ_Pin */
  GPIO_InitStruct.Pin = UWB_IRQ_Pin;
 8000d80:	2304      	movs	r3, #4
 8000d82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d84:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000d88:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UWB_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000d8e:	f107 0314 	add.w	r3, r7, #20
 8000d92:	4619      	mov	r1, r3
 8000d94:	4834      	ldr	r0, [pc, #208]	@ (8000e68 <MX_GPIO_Init+0x1c4>)
 8000d96:	f000 fc23 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_RST_Pin */
  GPIO_InitStruct.Pin = UWB_RST_Pin;
 8000d9a:	2308      	movs	r3, #8
 8000d9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d9e:	2301      	movs	r3, #1
 8000da0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da2:	2300      	movs	r3, #0
 8000da4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000da6:	2300      	movs	r3, #0
 8000da8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(UWB_RST_GPIO_Port, &GPIO_InitStruct);
 8000daa:	f107 0314 	add.w	r3, r7, #20
 8000dae:	4619      	mov	r1, r3
 8000db0:	482d      	ldr	r0, [pc, #180]	@ (8000e68 <MX_GPIO_Init+0x1c4>)
 8000db2:	f000 fc15 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 8000db6:	2310      	movs	r3, #16
 8000db8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dba:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000dbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000dc0:	2302      	movs	r3, #2
 8000dc2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000dc4:	f107 0314 	add.w	r3, r7, #20
 8000dc8:	4619      	mov	r1, r3
 8000dca:	4827      	ldr	r0, [pc, #156]	@ (8000e68 <MX_GPIO_Init+0x1c4>)
 8000dcc:	f000 fc08 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED2_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin;
 8000dd0:	2310      	movs	r3, #16
 8000dd2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd4:	2301      	movs	r3, #1
 8000dd6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED2_GPIO_Port, &GPIO_InitStruct);
 8000de0:	f107 0314 	add.w	r3, r7, #20
 8000de4:	4619      	mov	r1, r3
 8000de6:	481f      	ldr	r0, [pc, #124]	@ (8000e64 <MX_GPIO_Init+0x1c0>)
 8000de8:	f000 fbfa 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_LED1_Pin ADS_CLK_Pin ADS_SYNC_RST_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin|ADS_CLK_Pin|ADS_SYNC_RST_Pin;
 8000dec:	f240 1321 	movw	r3, #289	@ 0x121
 8000df0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000df2:	2301      	movs	r3, #1
 8000df4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df6:	2300      	movs	r3, #0
 8000df8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dfe:	f107 0314 	add.w	r3, r7, #20
 8000e02:	4619      	mov	r1, r3
 8000e04:	4819      	ldr	r0, [pc, #100]	@ (8000e6c <MX_GPIO_Init+0x1c8>)
 8000e06:	f000 fbeb 	bl	80015e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : ADS_DRDY_Pin */
  GPIO_InitStruct.Pin = ADS_DRDY_Pin;
 8000e0a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e10:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000e14:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e16:	2300      	movs	r3, #0
 8000e18:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ADS_DRDY_GPIO_Port, &GPIO_InitStruct);
 8000e1a:	f107 0314 	add.w	r3, r7, #20
 8000e1e:	4619      	mov	r1, r3
 8000e20:	4812      	ldr	r0, [pc, #72]	@ (8000e6c <MX_GPIO_Init+0x1c8>)
 8000e22:	f000 fbdd 	bl	80015e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000e26:	2200      	movs	r2, #0
 8000e28:	2100      	movs	r1, #0
 8000e2a:	2008      	movs	r0, #8
 8000e2c:	f000 fba1 	bl	8001572 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000e30:	2008      	movs	r0, #8
 8000e32:	f000 fbba 	bl	80015aa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2100      	movs	r1, #0
 8000e3a:	200a      	movs	r0, #10
 8000e3c:	f000 fb99 	bl	8001572 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000e40:	200a      	movs	r0, #10
 8000e42:	f000 fbb2 	bl	80015aa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2100      	movs	r1, #0
 8000e4a:	2017      	movs	r0, #23
 8000e4c:	f000 fb91 	bl	8001572 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000e50:	2017      	movs	r0, #23
 8000e52:	f000 fbaa 	bl	80015aa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e56:	bf00      	nop
 8000e58:	3728      	adds	r7, #40	@ 0x28
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	40023800 	.word	0x40023800
 8000e64:	40020800 	.word	0x40020800
 8000e68:	40020000 	.word	0x40020000
 8000e6c:	40020400 	.word	0x40020400

08000e70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e74:	b672      	cpsid	i
}
 8000e76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e78:	bf00      	nop
 8000e7a:	e7fd      	b.n	8000e78 <Error_Handler+0x8>

08000e7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000e82:	4b0f      	ldr	r3, [pc, #60]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e86:	4a0e      	ldr	r2, [pc, #56]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000e88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000e90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e96:	607b      	str	r3, [r7, #4]
 8000e98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e9a:	4b09      	ldr	r3, [pc, #36]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e9e:	4a08      	ldr	r2, [pc, #32]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000ea0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ea4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ea6:	4b06      	ldr	r3, [pc, #24]	@ (8000ec0 <HAL_MspInit+0x44>)
 8000ea8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eae:	603b      	str	r3, [r7, #0]
 8000eb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eb2:	bf00      	nop
 8000eb4:	370c      	adds	r7, #12
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop
 8000ec0:	40023800 	.word	0x40023800

08000ec4 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b090      	sub	sp, #64	@ 0x40
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ecc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	605a      	str	r2, [r3, #4]
 8000ed6:	609a      	str	r2, [r3, #8]
 8000ed8:	60da      	str	r2, [r3, #12]
 8000eda:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a62      	ldr	r2, [pc, #392]	@ (800106c <HAL_SPI_MspInit+0x1a8>)
 8000ee2:	4293      	cmp	r3, r2
 8000ee4:	d128      	bne.n	8000f38 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ee6:	4b62      	ldr	r3, [pc, #392]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000eea:	4a61      	ldr	r2, [pc, #388]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000eec:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ef0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ef2:	4b5f      	ldr	r3, [pc, #380]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ef6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000efa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000efc:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000efe:	4b5c      	ldr	r3, [pc, #368]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f02:	4a5b      	ldr	r2, [pc, #364]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f0a:	4b59      	ldr	r3, [pc, #356]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	627b      	str	r3, [r7, #36]	@ 0x24
 8000f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000f16:	23e0      	movs	r3, #224	@ 0xe0
 8000f18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1e:	2300      	movs	r3, #0
 8000f20:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f22:	2303      	movs	r3, #3
 8000f24:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000f26:	2305      	movs	r3, #5
 8000f28:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f2a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4850      	ldr	r0, [pc, #320]	@ (8001074 <HAL_SPI_MspInit+0x1b0>)
 8000f32:	f000 fb55 	bl	80015e0 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000f36:	e094      	b.n	8001062 <HAL_SPI_MspInit+0x19e>
  else if(hspi->Instance==SPI2)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a4e      	ldr	r2, [pc, #312]	@ (8001078 <HAL_SPI_MspInit+0x1b4>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d145      	bne.n	8000fce <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000f42:	4b4b      	ldr	r3, [pc, #300]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f46:	4a4a      	ldr	r2, [pc, #296]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000f48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f4e:	4b48      	ldr	r3, [pc, #288]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f52:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f56:	623b      	str	r3, [r7, #32]
 8000f58:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f5a:	4b45      	ldr	r3, [pc, #276]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f5e:	4a44      	ldr	r2, [pc, #272]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000f60:	f043 0304 	orr.w	r3, r3, #4
 8000f64:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f66:	4b42      	ldr	r3, [pc, #264]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f6a:	f003 0304 	and.w	r3, r3, #4
 8000f6e:	61fb      	str	r3, [r7, #28]
 8000f70:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f72:	4b3f      	ldr	r3, [pc, #252]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f76:	4a3e      	ldr	r2, [pc, #248]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000f78:	f043 0302 	orr.w	r3, r3, #2
 8000f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f7e:	4b3c      	ldr	r3, [pc, #240]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f82:	f003 0302 	and.w	r3, r3, #2
 8000f86:	61bb      	str	r3, [r7, #24]
 8000f88:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000f8a:	2306      	movs	r3, #6
 8000f8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f8e:	2302      	movs	r3, #2
 8000f90:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f92:	2300      	movs	r3, #0
 8000f94:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f96:	2303      	movs	r3, #3
 8000f98:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000f9a:	2305      	movs	r3, #5
 8000f9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f9e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4835      	ldr	r0, [pc, #212]	@ (800107c <HAL_SPI_MspInit+0x1b8>)
 8000fa6:	f000 fb1b 	bl	80015e0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000faa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb8:	2303      	movs	r3, #3
 8000fba:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000fbc:	2305      	movs	r3, #5
 8000fbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fc0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	482e      	ldr	r0, [pc, #184]	@ (8001080 <HAL_SPI_MspInit+0x1bc>)
 8000fc8:	f000 fb0a 	bl	80015e0 <HAL_GPIO_Init>
}
 8000fcc:	e049      	b.n	8001062 <HAL_SPI_MspInit+0x19e>
  else if(hspi->Instance==SPI3)
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	4a2c      	ldr	r2, [pc, #176]	@ (8001084 <HAL_SPI_MspInit+0x1c0>)
 8000fd4:	4293      	cmp	r3, r2
 8000fd6:	d144      	bne.n	8001062 <HAL_SPI_MspInit+0x19e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000fd8:	4b25      	ldr	r3, [pc, #148]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000fda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fdc:	4a24      	ldr	r2, [pc, #144]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000fde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000fe2:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fe4:	4b22      	ldr	r3, [pc, #136]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fe8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000fec:	617b      	str	r3, [r7, #20]
 8000fee:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ff0:	4b1f      	ldr	r3, [pc, #124]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000ff2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff4:	4a1e      	ldr	r2, [pc, #120]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000ff6:	f043 0304 	orr.w	r3, r3, #4
 8000ffa:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ffc:	4b1c      	ldr	r3, [pc, #112]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8000ffe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001000:	f003 0304 	and.w	r3, r3, #4
 8001004:	613b      	str	r3, [r7, #16]
 8001006:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001008:	4b19      	ldr	r3, [pc, #100]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 800100a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800100c:	4a18      	ldr	r2, [pc, #96]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 800100e:	f043 0302 	orr.w	r3, r3, #2
 8001012:	6313      	str	r3, [r2, #48]	@ 0x30
 8001014:	4b16      	ldr	r3, [pc, #88]	@ (8001070 <HAL_SPI_MspInit+0x1ac>)
 8001016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001018:	f003 0302 	and.w	r3, r3, #2
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001020:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001024:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001026:	2302      	movs	r3, #2
 8001028:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102a:	2300      	movs	r3, #0
 800102c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800102e:	2303      	movs	r3, #3
 8001030:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001032:	2306      	movs	r3, #6
 8001034:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001036:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800103a:	4619      	mov	r1, r3
 800103c:	480f      	ldr	r0, [pc, #60]	@ (800107c <HAL_SPI_MspInit+0x1b8>)
 800103e:	f000 facf 	bl	80015e0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001042:	2308      	movs	r3, #8
 8001044:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001046:	2302      	movs	r3, #2
 8001048:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800104e:	2303      	movs	r3, #3
 8001050:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001052:	2306      	movs	r3, #6
 8001054:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001056:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800105a:	4619      	mov	r1, r3
 800105c:	4808      	ldr	r0, [pc, #32]	@ (8001080 <HAL_SPI_MspInit+0x1bc>)
 800105e:	f000 fabf 	bl	80015e0 <HAL_GPIO_Init>
}
 8001062:	bf00      	nop
 8001064:	3740      	adds	r7, #64	@ 0x40
 8001066:	46bd      	mov	sp, r7
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	40013000 	.word	0x40013000
 8001070:	40023800 	.word	0x40023800
 8001074:	40020000 	.word	0x40020000
 8001078:	40003800 	.word	0x40003800
 800107c:	40020800 	.word	0x40020800
 8001080:	40020400 	.word	0x40020400
 8001084:	40003c00 	.word	0x40003c00

08001088 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001088:	b480      	push	{r7}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a0a      	ldr	r2, [pc, #40]	@ (80010c0 <HAL_TIM_Base_MspInit+0x38>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d10b      	bne.n	80010b2 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800109a:	4b0a      	ldr	r3, [pc, #40]	@ (80010c4 <HAL_TIM_Base_MspInit+0x3c>)
 800109c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800109e:	4a09      	ldr	r2, [pc, #36]	@ (80010c4 <HAL_TIM_Base_MspInit+0x3c>)
 80010a0:	f043 0302 	orr.w	r3, r3, #2
 80010a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80010a6:	4b07      	ldr	r3, [pc, #28]	@ (80010c4 <HAL_TIM_Base_MspInit+0x3c>)
 80010a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010aa:	f003 0302 	and.w	r3, r3, #2
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80010b2:	bf00      	nop
 80010b4:	3714      	adds	r7, #20
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	40000400 	.word	0x40000400
 80010c4:	40023800 	.word	0x40023800

080010c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010d0:	f107 030c 	add.w	r3, r7, #12
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	60da      	str	r2, [r3, #12]
 80010de:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a11      	ldr	r2, [pc, #68]	@ (800112c <HAL_TIM_MspPostInit+0x64>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d11b      	bne.n	8001122 <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ea:	4b11      	ldr	r3, [pc, #68]	@ (8001130 <HAL_TIM_MspPostInit+0x68>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ee:	4a10      	ldr	r2, [pc, #64]	@ (8001130 <HAL_TIM_MspPostInit+0x68>)
 80010f0:	f043 0302 	orr.w	r3, r3, #2
 80010f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001130 <HAL_TIM_MspPostInit+0x68>)
 80010f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010fa:	f003 0302 	and.w	r3, r3, #2
 80010fe:	60bb      	str	r3, [r7, #8]
 8001100:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001102:	2310      	movs	r3, #16
 8001104:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001106:	2302      	movs	r3, #2
 8001108:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110a:	2300      	movs	r3, #0
 800110c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800110e:	2300      	movs	r3, #0
 8001110:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001112:	2302      	movs	r3, #2
 8001114:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001116:	f107 030c 	add.w	r3, r7, #12
 800111a:	4619      	mov	r1, r3
 800111c:	4805      	ldr	r0, [pc, #20]	@ (8001134 <HAL_TIM_MspPostInit+0x6c>)
 800111e:	f000 fa5f 	bl	80015e0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001122:	bf00      	nop
 8001124:	3720      	adds	r7, #32
 8001126:	46bd      	mov	sp, r7
 8001128:	bd80      	pop	{r7, pc}
 800112a:	bf00      	nop
 800112c:	40000400 	.word	0x40000400
 8001130:	40023800 	.word	0x40023800
 8001134:	40020400 	.word	0x40020400

08001138 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800113c:	bf00      	nop
 800113e:	e7fd      	b.n	800113c <NMI_Handler+0x4>

08001140 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001144:	bf00      	nop
 8001146:	e7fd      	b.n	8001144 <HardFault_Handler+0x4>

08001148 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800114c:	bf00      	nop
 800114e:	e7fd      	b.n	800114c <MemManage_Handler+0x4>

08001150 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001150:	b480      	push	{r7}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001154:	bf00      	nop
 8001156:	e7fd      	b.n	8001154 <BusFault_Handler+0x4>

08001158 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800115c:	bf00      	nop
 800115e:	e7fd      	b.n	800115c <UsageFault_Handler+0x4>

08001160 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001160:	b480      	push	{r7}
 8001162:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr

0800116e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800116e:	b480      	push	{r7}
 8001170:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001172:	bf00      	nop
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr

0800117c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001180:	bf00      	nop
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr

0800118a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800118a:	b580      	push	{r7, lr}
 800118c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800118e:	f000 f8d1 	bl	8001334 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}

08001196 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UWB_IRQ_Pin);
 800119a:	2004      	movs	r0, #4
 800119c:	f000 fbd6 	bl	800194c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80011a0:	bf00      	nop
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 80011a8:	2010      	movs	r0, #16
 80011aa:	f000 fbcf 	bl	800194c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80011ae:	bf00      	nop
 80011b0:	bd80      	pop	{r7, pc}

080011b2 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80011b2:	b580      	push	{r7, lr}
 80011b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADS_DRDY_Pin);
 80011b6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80011ba:	f000 fbc7 	bl	800194c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
	...

080011c4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80011c8:	4802      	ldr	r0, [pc, #8]	@ (80011d4 <OTG_FS_IRQHandler+0x10>)
 80011ca:	f000 fd0f 	bl	8001bec <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80011ce:	bf00      	nop
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	20001804 	.word	0x20001804

080011d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b086      	sub	sp, #24
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011e0:	4a14      	ldr	r2, [pc, #80]	@ (8001234 <_sbrk+0x5c>)
 80011e2:	4b15      	ldr	r3, [pc, #84]	@ (8001238 <_sbrk+0x60>)
 80011e4:	1ad3      	subs	r3, r2, r3
 80011e6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011e8:	697b      	ldr	r3, [r7, #20]
 80011ea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011ec:	4b13      	ldr	r3, [pc, #76]	@ (800123c <_sbrk+0x64>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d102      	bne.n	80011fa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011f4:	4b11      	ldr	r3, [pc, #68]	@ (800123c <_sbrk+0x64>)
 80011f6:	4a12      	ldr	r2, [pc, #72]	@ (8001240 <_sbrk+0x68>)
 80011f8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011fa:	4b10      	ldr	r3, [pc, #64]	@ (800123c <_sbrk+0x64>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	4413      	add	r3, r2
 8001202:	693a      	ldr	r2, [r7, #16]
 8001204:	429a      	cmp	r2, r3
 8001206:	d207      	bcs.n	8001218 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001208:	f008 fd26 	bl	8009c58 <__errno>
 800120c:	4603      	mov	r3, r0
 800120e:	220c      	movs	r2, #12
 8001210:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001212:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001216:	e009      	b.n	800122c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001218:	4b08      	ldr	r3, [pc, #32]	@ (800123c <_sbrk+0x64>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800121e:	4b07      	ldr	r3, [pc, #28]	@ (800123c <_sbrk+0x64>)
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	4413      	add	r3, r2
 8001226:	4a05      	ldr	r2, [pc, #20]	@ (800123c <_sbrk+0x64>)
 8001228:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800122a:	68fb      	ldr	r3, [r7, #12]
}
 800122c:	4618      	mov	r0, r3
 800122e:	3718      	adds	r7, #24
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	20040000 	.word	0x20040000
 8001238:	00000400 	.word	0x00000400
 800123c:	20000308 	.word	0x20000308
 8001240:	20001e30 	.word	0x20001e30

08001244 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001248:	4b06      	ldr	r3, [pc, #24]	@ (8001264 <SystemInit+0x20>)
 800124a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800124e:	4a05      	ldr	r2, [pc, #20]	@ (8001264 <SystemInit+0x20>)
 8001250:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001254:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001258:	bf00      	nop
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr
 8001262:	bf00      	nop
 8001264:	e000ed00 	.word	0xe000ed00

08001268 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001268:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012a0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 800126c:	f7ff ffea 	bl	8001244 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001270:	480c      	ldr	r0, [pc, #48]	@ (80012a4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001272:	490d      	ldr	r1, [pc, #52]	@ (80012a8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001274:	4a0d      	ldr	r2, [pc, #52]	@ (80012ac <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001276:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001278:	e002      	b.n	8001280 <LoopCopyDataInit>

0800127a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800127a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800127c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800127e:	3304      	adds	r3, #4

08001280 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001280:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001282:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001284:	d3f9      	bcc.n	800127a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001286:	4a0a      	ldr	r2, [pc, #40]	@ (80012b0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001288:	4c0a      	ldr	r4, [pc, #40]	@ (80012b4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800128a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800128c:	e001      	b.n	8001292 <LoopFillZerobss>

0800128e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800128e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001290:	3204      	adds	r2, #4

08001292 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001292:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001294:	d3fb      	bcc.n	800128e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001296:	f008 fce5 	bl	8009c64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800129a:	f7ff fb45 	bl	8000928 <main>
  bx  lr    
 800129e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012a0:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 80012a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012a8:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 80012ac:	08009dc4 	.word	0x08009dc4
  ldr r2, =_sbss
 80012b0:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 80012b4:	20001e2c 	.word	0x20001e2c

080012b8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012b8:	e7fe      	b.n	80012b8 <ADC_IRQHandler>

080012ba <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012ba:	b580      	push	{r7, lr}
 80012bc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012be:	2003      	movs	r0, #3
 80012c0:	f000 f94c 	bl	800155c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012c4:	200f      	movs	r0, #15
 80012c6:	f000 f805 	bl	80012d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012ca:	f7ff fdd7 	bl	8000e7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012ce:	2300      	movs	r3, #0
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b082      	sub	sp, #8
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012dc:	4b12      	ldr	r3, [pc, #72]	@ (8001328 <HAL_InitTick+0x54>)
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	4b12      	ldr	r3, [pc, #72]	@ (800132c <HAL_InitTick+0x58>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	4619      	mov	r1, r3
 80012e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80012f2:	4618      	mov	r0, r3
 80012f4:	f000 f967 	bl	80015c6 <HAL_SYSTICK_Config>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012fe:	2301      	movs	r3, #1
 8001300:	e00e      	b.n	8001320 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2b0f      	cmp	r3, #15
 8001306:	d80a      	bhi.n	800131e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001308:	2200      	movs	r2, #0
 800130a:	6879      	ldr	r1, [r7, #4]
 800130c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001310:	f000 f92f 	bl	8001572 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001314:	4a06      	ldr	r2, [pc, #24]	@ (8001330 <HAL_InitTick+0x5c>)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800131a:	2300      	movs	r3, #0
 800131c:	e000      	b.n	8001320 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800131e:	2301      	movs	r3, #1
}
 8001320:	4618      	mov	r0, r3
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20000000 	.word	0x20000000
 800132c:	20000008 	.word	0x20000008
 8001330:	20000004 	.word	0x20000004

08001334 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001338:	4b06      	ldr	r3, [pc, #24]	@ (8001354 <HAL_IncTick+0x20>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	461a      	mov	r2, r3
 800133e:	4b06      	ldr	r3, [pc, #24]	@ (8001358 <HAL_IncTick+0x24>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	4413      	add	r3, r2
 8001344:	4a04      	ldr	r2, [pc, #16]	@ (8001358 <HAL_IncTick+0x24>)
 8001346:	6013      	str	r3, [r2, #0]
}
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	20000008 	.word	0x20000008
 8001358:	2000030c 	.word	0x2000030c

0800135c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800135c:	b480      	push	{r7}
 800135e:	af00      	add	r7, sp, #0
  return uwTick;
 8001360:	4b03      	ldr	r3, [pc, #12]	@ (8001370 <HAL_GetTick+0x14>)
 8001362:	681b      	ldr	r3, [r3, #0]
}
 8001364:	4618      	mov	r0, r3
 8001366:	46bd      	mov	sp, r7
 8001368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	2000030c 	.word	0x2000030c

08001374 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800137c:	f7ff ffee 	bl	800135c <HAL_GetTick>
 8001380:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800138c:	d005      	beq.n	800139a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800138e:	4b0a      	ldr	r3, [pc, #40]	@ (80013b8 <HAL_Delay+0x44>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	461a      	mov	r2, r3
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	4413      	add	r3, r2
 8001398:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800139a:	bf00      	nop
 800139c:	f7ff ffde 	bl	800135c <HAL_GetTick>
 80013a0:	4602      	mov	r2, r0
 80013a2:	68bb      	ldr	r3, [r7, #8]
 80013a4:	1ad3      	subs	r3, r2, r3
 80013a6:	68fa      	ldr	r2, [r7, #12]
 80013a8:	429a      	cmp	r2, r3
 80013aa:	d8f7      	bhi.n	800139c <HAL_Delay+0x28>
  {
  }
}
 80013ac:	bf00      	nop
 80013ae:	bf00      	nop
 80013b0:	3710      	adds	r7, #16
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	20000008 	.word	0x20000008

080013bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013bc:	b480      	push	{r7}
 80013be:	b085      	sub	sp, #20
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	f003 0307 	and.w	r3, r3, #7
 80013ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013cc:	4b0b      	ldr	r3, [pc, #44]	@ (80013fc <__NVIC_SetPriorityGrouping+0x40>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013d2:	68ba      	ldr	r2, [r7, #8]
 80013d4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013d8:	4013      	ands	r3, r2
 80013da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80013e4:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <__NVIC_SetPriorityGrouping+0x44>)
 80013e6:	4313      	orrs	r3, r2
 80013e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013ea:	4a04      	ldr	r2, [pc, #16]	@ (80013fc <__NVIC_SetPriorityGrouping+0x40>)
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	60d3      	str	r3, [r2, #12]
}
 80013f0:	bf00      	nop
 80013f2:	3714      	adds	r7, #20
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	e000ed00 	.word	0xe000ed00
 8001400:	05fa0000 	.word	0x05fa0000

08001404 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001408:	4b04      	ldr	r3, [pc, #16]	@ (800141c <__NVIC_GetPriorityGrouping+0x18>)
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	0a1b      	lsrs	r3, r3, #8
 800140e:	f003 0307 	and.w	r3, r3, #7
}
 8001412:	4618      	mov	r0, r3
 8001414:	46bd      	mov	sp, r7
 8001416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141a:	4770      	bx	lr
 800141c:	e000ed00 	.word	0xe000ed00

08001420 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	4603      	mov	r3, r0
 8001428:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800142a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142e:	2b00      	cmp	r3, #0
 8001430:	db0b      	blt.n	800144a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001432:	79fb      	ldrb	r3, [r7, #7]
 8001434:	f003 021f 	and.w	r2, r3, #31
 8001438:	4907      	ldr	r1, [pc, #28]	@ (8001458 <__NVIC_EnableIRQ+0x38>)
 800143a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143e:	095b      	lsrs	r3, r3, #5
 8001440:	2001      	movs	r0, #1
 8001442:	fa00 f202 	lsl.w	r2, r0, r2
 8001446:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800144a:	bf00      	nop
 800144c:	370c      	adds	r7, #12
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	e000e100 	.word	0xe000e100

0800145c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	6039      	str	r1, [r7, #0]
 8001466:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001468:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146c:	2b00      	cmp	r3, #0
 800146e:	db0a      	blt.n	8001486 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	b2da      	uxtb	r2, r3
 8001474:	490c      	ldr	r1, [pc, #48]	@ (80014a8 <__NVIC_SetPriority+0x4c>)
 8001476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147a:	0112      	lsls	r2, r2, #4
 800147c:	b2d2      	uxtb	r2, r2
 800147e:	440b      	add	r3, r1
 8001480:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001484:	e00a      	b.n	800149c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	b2da      	uxtb	r2, r3
 800148a:	4908      	ldr	r1, [pc, #32]	@ (80014ac <__NVIC_SetPriority+0x50>)
 800148c:	79fb      	ldrb	r3, [r7, #7]
 800148e:	f003 030f 	and.w	r3, r3, #15
 8001492:	3b04      	subs	r3, #4
 8001494:	0112      	lsls	r2, r2, #4
 8001496:	b2d2      	uxtb	r2, r2
 8001498:	440b      	add	r3, r1
 800149a:	761a      	strb	r2, [r3, #24]
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	e000e100 	.word	0xe000e100
 80014ac:	e000ed00 	.word	0xe000ed00

080014b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b089      	sub	sp, #36	@ 0x24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	60f8      	str	r0, [r7, #12]
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	f003 0307 	and.w	r3, r3, #7
 80014c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	f1c3 0307 	rsb	r3, r3, #7
 80014ca:	2b04      	cmp	r3, #4
 80014cc:	bf28      	it	cs
 80014ce:	2304      	movcs	r3, #4
 80014d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	3304      	adds	r3, #4
 80014d6:	2b06      	cmp	r3, #6
 80014d8:	d902      	bls.n	80014e0 <NVIC_EncodePriority+0x30>
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	3b03      	subs	r3, #3
 80014de:	e000      	b.n	80014e2 <NVIC_EncodePriority+0x32>
 80014e0:	2300      	movs	r3, #0
 80014e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	fa02 f303 	lsl.w	r3, r2, r3
 80014ee:	43da      	mvns	r2, r3
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	401a      	ands	r2, r3
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014f8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001502:	43d9      	mvns	r1, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001508:	4313      	orrs	r3, r2
         );
}
 800150a:	4618      	mov	r0, r3
 800150c:	3724      	adds	r7, #36	@ 0x24
 800150e:	46bd      	mov	sp, r7
 8001510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001514:	4770      	bx	lr
	...

08001518 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	3b01      	subs	r3, #1
 8001524:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001528:	d301      	bcc.n	800152e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800152a:	2301      	movs	r3, #1
 800152c:	e00f      	b.n	800154e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800152e:	4a0a      	ldr	r2, [pc, #40]	@ (8001558 <SysTick_Config+0x40>)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	3b01      	subs	r3, #1
 8001534:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001536:	210f      	movs	r1, #15
 8001538:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800153c:	f7ff ff8e 	bl	800145c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001540:	4b05      	ldr	r3, [pc, #20]	@ (8001558 <SysTick_Config+0x40>)
 8001542:	2200      	movs	r2, #0
 8001544:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001546:	4b04      	ldr	r3, [pc, #16]	@ (8001558 <SysTick_Config+0x40>)
 8001548:	2207      	movs	r2, #7
 800154a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800154c:	2300      	movs	r3, #0
}
 800154e:	4618      	mov	r0, r3
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	e000e010 	.word	0xe000e010

0800155c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001564:	6878      	ldr	r0, [r7, #4]
 8001566:	f7ff ff29 	bl	80013bc <__NVIC_SetPriorityGrouping>
}
 800156a:	bf00      	nop
 800156c:	3708      	adds	r7, #8
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001572:	b580      	push	{r7, lr}
 8001574:	b086      	sub	sp, #24
 8001576:	af00      	add	r7, sp, #0
 8001578:	4603      	mov	r3, r0
 800157a:	60b9      	str	r1, [r7, #8]
 800157c:	607a      	str	r2, [r7, #4]
 800157e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001580:	2300      	movs	r3, #0
 8001582:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001584:	f7ff ff3e 	bl	8001404 <__NVIC_GetPriorityGrouping>
 8001588:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800158a:	687a      	ldr	r2, [r7, #4]
 800158c:	68b9      	ldr	r1, [r7, #8]
 800158e:	6978      	ldr	r0, [r7, #20]
 8001590:	f7ff ff8e 	bl	80014b0 <NVIC_EncodePriority>
 8001594:	4602      	mov	r2, r0
 8001596:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800159a:	4611      	mov	r1, r2
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff ff5d 	bl	800145c <__NVIC_SetPriority>
}
 80015a2:	bf00      	nop
 80015a4:	3718      	adds	r7, #24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015aa:	b580      	push	{r7, lr}
 80015ac:	b082      	sub	sp, #8
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	4603      	mov	r3, r0
 80015b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff ff31 	bl	8001420 <__NVIC_EnableIRQ>
}
 80015be:	bf00      	nop
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}

080015c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015c6:	b580      	push	{r7, lr}
 80015c8:	b082      	sub	sp, #8
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ce:	6878      	ldr	r0, [r7, #4]
 80015d0:	f7ff ffa2 	bl	8001518 <SysTick_Config>
 80015d4:	4603      	mov	r3, r0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	3708      	adds	r7, #8
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
	...

080015e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b089      	sub	sp, #36	@ 0x24
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80015ea:	2300      	movs	r3, #0
 80015ec:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80015ee:	2300      	movs	r3, #0
 80015f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80015f2:	2300      	movs	r3, #0
 80015f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80015f6:	2300      	movs	r3, #0
 80015f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80015fa:	2300      	movs	r3, #0
 80015fc:	61fb      	str	r3, [r7, #28]
 80015fe:	e169      	b.n	80018d4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001600:	2201      	movs	r2, #1
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	fa02 f303 	lsl.w	r3, r2, r3
 8001608:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	697a      	ldr	r2, [r7, #20]
 8001610:	4013      	ands	r3, r2
 8001612:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001614:	693a      	ldr	r2, [r7, #16]
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	429a      	cmp	r2, r3
 800161a:	f040 8158 	bne.w	80018ce <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	f003 0303 	and.w	r3, r3, #3
 8001626:	2b01      	cmp	r3, #1
 8001628:	d005      	beq.n	8001636 <HAL_GPIO_Init+0x56>
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	685b      	ldr	r3, [r3, #4]
 800162e:	f003 0303 	and.w	r3, r3, #3
 8001632:	2b02      	cmp	r3, #2
 8001634:	d130      	bne.n	8001698 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	689b      	ldr	r3, [r3, #8]
 800163a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	2203      	movs	r2, #3
 8001642:	fa02 f303 	lsl.w	r3, r2, r3
 8001646:	43db      	mvns	r3, r3
 8001648:	69ba      	ldr	r2, [r7, #24]
 800164a:	4013      	ands	r3, r2
 800164c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800164e:	683b      	ldr	r3, [r7, #0]
 8001650:	68da      	ldr	r2, [r3, #12]
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	fa02 f303 	lsl.w	r3, r2, r3
 800165a:	69ba      	ldr	r2, [r7, #24]
 800165c:	4313      	orrs	r3, r2
 800165e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	69ba      	ldr	r2, [r7, #24]
 8001664:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800166c:	2201      	movs	r2, #1
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	fa02 f303 	lsl.w	r3, r2, r3
 8001674:	43db      	mvns	r3, r3
 8001676:	69ba      	ldr	r2, [r7, #24]
 8001678:	4013      	ands	r3, r2
 800167a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	091b      	lsrs	r3, r3, #4
 8001682:	f003 0201 	and.w	r2, r3, #1
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	fa02 f303 	lsl.w	r3, r2, r3
 800168c:	69ba      	ldr	r2, [r7, #24]
 800168e:	4313      	orrs	r3, r2
 8001690:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	69ba      	ldr	r2, [r7, #24]
 8001696:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	f003 0303 	and.w	r3, r3, #3
 80016a0:	2b03      	cmp	r3, #3
 80016a2:	d017      	beq.n	80016d4 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	2203      	movs	r2, #3
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	43db      	mvns	r3, r3
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	4013      	ands	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	689a      	ldr	r2, [r3, #8]
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	005b      	lsls	r3, r3, #1
 80016c4:	fa02 f303 	lsl.w	r3, r2, r3
 80016c8:	69ba      	ldr	r2, [r7, #24]
 80016ca:	4313      	orrs	r3, r2
 80016cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	f003 0303 	and.w	r3, r3, #3
 80016dc:	2b02      	cmp	r3, #2
 80016de:	d123      	bne.n	8001728 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	08da      	lsrs	r2, r3, #3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	3208      	adds	r2, #8
 80016e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	f003 0307 	and.w	r3, r3, #7
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	220f      	movs	r2, #15
 80016f8:	fa02 f303 	lsl.w	r3, r2, r3
 80016fc:	43db      	mvns	r3, r3
 80016fe:	69ba      	ldr	r2, [r7, #24]
 8001700:	4013      	ands	r3, r2
 8001702:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	691a      	ldr	r2, [r3, #16]
 8001708:	69fb      	ldr	r3, [r7, #28]
 800170a:	f003 0307 	and.w	r3, r3, #7
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	fa02 f303 	lsl.w	r3, r2, r3
 8001714:	69ba      	ldr	r2, [r7, #24]
 8001716:	4313      	orrs	r3, r2
 8001718:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	08da      	lsrs	r2, r3, #3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	3208      	adds	r2, #8
 8001722:	69b9      	ldr	r1, [r7, #24]
 8001724:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800172e:	69fb      	ldr	r3, [r7, #28]
 8001730:	005b      	lsls	r3, r3, #1
 8001732:	2203      	movs	r2, #3
 8001734:	fa02 f303 	lsl.w	r3, r2, r3
 8001738:	43db      	mvns	r3, r3
 800173a:	69ba      	ldr	r2, [r7, #24]
 800173c:	4013      	ands	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f003 0203 	and.w	r2, r3, #3
 8001748:	69fb      	ldr	r3, [r7, #28]
 800174a:	005b      	lsls	r3, r3, #1
 800174c:	fa02 f303 	lsl.w	r3, r2, r3
 8001750:	69ba      	ldr	r2, [r7, #24]
 8001752:	4313      	orrs	r3, r2
 8001754:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	69ba      	ldr	r2, [r7, #24]
 800175a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001764:	2b00      	cmp	r3, #0
 8001766:	f000 80b2 	beq.w	80018ce <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800176a:	4b60      	ldr	r3, [pc, #384]	@ (80018ec <HAL_GPIO_Init+0x30c>)
 800176c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800176e:	4a5f      	ldr	r2, [pc, #380]	@ (80018ec <HAL_GPIO_Init+0x30c>)
 8001770:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001774:	6453      	str	r3, [r2, #68]	@ 0x44
 8001776:	4b5d      	ldr	r3, [pc, #372]	@ (80018ec <HAL_GPIO_Init+0x30c>)
 8001778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800177a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800177e:	60fb      	str	r3, [r7, #12]
 8001780:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001782:	4a5b      	ldr	r2, [pc, #364]	@ (80018f0 <HAL_GPIO_Init+0x310>)
 8001784:	69fb      	ldr	r3, [r7, #28]
 8001786:	089b      	lsrs	r3, r3, #2
 8001788:	3302      	adds	r3, #2
 800178a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800178e:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001790:	69fb      	ldr	r3, [r7, #28]
 8001792:	f003 0303 	and.w	r3, r3, #3
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	220f      	movs	r2, #15
 800179a:	fa02 f303 	lsl.w	r3, r2, r3
 800179e:	43db      	mvns	r3, r3
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	4013      	ands	r3, r2
 80017a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a52      	ldr	r2, [pc, #328]	@ (80018f4 <HAL_GPIO_Init+0x314>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d02b      	beq.n	8001806 <HAL_GPIO_Init+0x226>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a51      	ldr	r2, [pc, #324]	@ (80018f8 <HAL_GPIO_Init+0x318>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d025      	beq.n	8001802 <HAL_GPIO_Init+0x222>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a50      	ldr	r2, [pc, #320]	@ (80018fc <HAL_GPIO_Init+0x31c>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d01f      	beq.n	80017fe <HAL_GPIO_Init+0x21e>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a4f      	ldr	r2, [pc, #316]	@ (8001900 <HAL_GPIO_Init+0x320>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d019      	beq.n	80017fa <HAL_GPIO_Init+0x21a>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a4e      	ldr	r2, [pc, #312]	@ (8001904 <HAL_GPIO_Init+0x324>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d013      	beq.n	80017f6 <HAL_GPIO_Init+0x216>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a4d      	ldr	r2, [pc, #308]	@ (8001908 <HAL_GPIO_Init+0x328>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d00d      	beq.n	80017f2 <HAL_GPIO_Init+0x212>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a4c      	ldr	r2, [pc, #304]	@ (800190c <HAL_GPIO_Init+0x32c>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d007      	beq.n	80017ee <HAL_GPIO_Init+0x20e>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4a4b      	ldr	r2, [pc, #300]	@ (8001910 <HAL_GPIO_Init+0x330>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d101      	bne.n	80017ea <HAL_GPIO_Init+0x20a>
 80017e6:	2307      	movs	r3, #7
 80017e8:	e00e      	b.n	8001808 <HAL_GPIO_Init+0x228>
 80017ea:	2308      	movs	r3, #8
 80017ec:	e00c      	b.n	8001808 <HAL_GPIO_Init+0x228>
 80017ee:	2306      	movs	r3, #6
 80017f0:	e00a      	b.n	8001808 <HAL_GPIO_Init+0x228>
 80017f2:	2305      	movs	r3, #5
 80017f4:	e008      	b.n	8001808 <HAL_GPIO_Init+0x228>
 80017f6:	2304      	movs	r3, #4
 80017f8:	e006      	b.n	8001808 <HAL_GPIO_Init+0x228>
 80017fa:	2303      	movs	r3, #3
 80017fc:	e004      	b.n	8001808 <HAL_GPIO_Init+0x228>
 80017fe:	2302      	movs	r3, #2
 8001800:	e002      	b.n	8001808 <HAL_GPIO_Init+0x228>
 8001802:	2301      	movs	r3, #1
 8001804:	e000      	b.n	8001808 <HAL_GPIO_Init+0x228>
 8001806:	2300      	movs	r3, #0
 8001808:	69fa      	ldr	r2, [r7, #28]
 800180a:	f002 0203 	and.w	r2, r2, #3
 800180e:	0092      	lsls	r2, r2, #2
 8001810:	4093      	lsls	r3, r2
 8001812:	69ba      	ldr	r2, [r7, #24]
 8001814:	4313      	orrs	r3, r2
 8001816:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001818:	4935      	ldr	r1, [pc, #212]	@ (80018f0 <HAL_GPIO_Init+0x310>)
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	089b      	lsrs	r3, r3, #2
 800181e:	3302      	adds	r3, #2
 8001820:	69ba      	ldr	r2, [r7, #24]
 8001822:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001826:	4b3b      	ldr	r3, [pc, #236]	@ (8001914 <HAL_GPIO_Init+0x334>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	43db      	mvns	r3, r3
 8001830:	69ba      	ldr	r2, [r7, #24]
 8001832:	4013      	ands	r3, r2
 8001834:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	685b      	ldr	r3, [r3, #4]
 800183a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800183e:	2b00      	cmp	r3, #0
 8001840:	d003      	beq.n	800184a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	693b      	ldr	r3, [r7, #16]
 8001846:	4313      	orrs	r3, r2
 8001848:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800184a:	4a32      	ldr	r2, [pc, #200]	@ (8001914 <HAL_GPIO_Init+0x334>)
 800184c:	69bb      	ldr	r3, [r7, #24]
 800184e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001850:	4b30      	ldr	r3, [pc, #192]	@ (8001914 <HAL_GPIO_Init+0x334>)
 8001852:	68db      	ldr	r3, [r3, #12]
 8001854:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	43db      	mvns	r3, r3
 800185a:	69ba      	ldr	r2, [r7, #24]
 800185c:	4013      	ands	r3, r2
 800185e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001868:	2b00      	cmp	r3, #0
 800186a:	d003      	beq.n	8001874 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800186c:	69ba      	ldr	r2, [r7, #24]
 800186e:	693b      	ldr	r3, [r7, #16]
 8001870:	4313      	orrs	r3, r2
 8001872:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001874:	4a27      	ldr	r2, [pc, #156]	@ (8001914 <HAL_GPIO_Init+0x334>)
 8001876:	69bb      	ldr	r3, [r7, #24]
 8001878:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800187a:	4b26      	ldr	r3, [pc, #152]	@ (8001914 <HAL_GPIO_Init+0x334>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	43db      	mvns	r3, r3
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	4013      	ands	r3, r2
 8001888:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d003      	beq.n	800189e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001896:	69ba      	ldr	r2, [r7, #24]
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	4313      	orrs	r3, r2
 800189c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800189e:	4a1d      	ldr	r2, [pc, #116]	@ (8001914 <HAL_GPIO_Init+0x334>)
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80018a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001914 <HAL_GPIO_Init+0x334>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	43db      	mvns	r3, r3
 80018ae:	69ba      	ldr	r2, [r7, #24]
 80018b0:	4013      	ands	r3, r2
 80018b2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018b4:	683b      	ldr	r3, [r7, #0]
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d003      	beq.n	80018c8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80018c0:	69ba      	ldr	r2, [r7, #24]
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	4313      	orrs	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80018c8:	4a12      	ldr	r2, [pc, #72]	@ (8001914 <HAL_GPIO_Init+0x334>)
 80018ca:	69bb      	ldr	r3, [r7, #24]
 80018cc:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80018ce:	69fb      	ldr	r3, [r7, #28]
 80018d0:	3301      	adds	r3, #1
 80018d2:	61fb      	str	r3, [r7, #28]
 80018d4:	69fb      	ldr	r3, [r7, #28]
 80018d6:	2b0f      	cmp	r3, #15
 80018d8:	f67f ae92 	bls.w	8001600 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80018dc:	bf00      	nop
 80018de:	bf00      	nop
 80018e0:	3724      	adds	r7, #36	@ 0x24
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	40023800 	.word	0x40023800
 80018f0:	40013800 	.word	0x40013800
 80018f4:	40020000 	.word	0x40020000
 80018f8:	40020400 	.word	0x40020400
 80018fc:	40020800 	.word	0x40020800
 8001900:	40020c00 	.word	0x40020c00
 8001904:	40021000 	.word	0x40021000
 8001908:	40021400 	.word	0x40021400
 800190c:	40021800 	.word	0x40021800
 8001910:	40021c00 	.word	0x40021c00
 8001914:	40013c00 	.word	0x40013c00

08001918 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001918:	b480      	push	{r7}
 800191a:	b083      	sub	sp, #12
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
 8001920:	460b      	mov	r3, r1
 8001922:	807b      	strh	r3, [r7, #2]
 8001924:	4613      	mov	r3, r2
 8001926:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001928:	787b      	ldrb	r3, [r7, #1]
 800192a:	2b00      	cmp	r3, #0
 800192c:	d003      	beq.n	8001936 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800192e:	887a      	ldrh	r2, [r7, #2]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001934:	e003      	b.n	800193e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001936:	887b      	ldrh	r3, [r7, #2]
 8001938:	041a      	lsls	r2, r3, #16
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	619a      	str	r2, [r3, #24]
}
 800193e:	bf00      	nop
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
	...

0800194c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001956:	4b08      	ldr	r3, [pc, #32]	@ (8001978 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001958:	695a      	ldr	r2, [r3, #20]
 800195a:	88fb      	ldrh	r3, [r7, #6]
 800195c:	4013      	ands	r3, r2
 800195e:	2b00      	cmp	r3, #0
 8001960:	d006      	beq.n	8001970 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001962:	4a05      	ldr	r2, [pc, #20]	@ (8001978 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001964:	88fb      	ldrh	r3, [r7, #6]
 8001966:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001968:	88fb      	ldrh	r3, [r7, #6]
 800196a:	4618      	mov	r0, r3
 800196c:	f7fe ffc8 	bl	8000900 <HAL_GPIO_EXTI_Callback>
  }
}
 8001970:	bf00      	nop
 8001972:	3708      	adds	r7, #8
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40013c00 	.word	0x40013c00

0800197c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b086      	sub	sp, #24
 8001980:	af02      	add	r7, sp, #8
 8001982:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d101      	bne.n	800198e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800198a:	2301      	movs	r3, #1
 800198c:	e108      	b.n	8001ba0 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800199a:	b2db      	uxtb	r3, r3
 800199c:	2b00      	cmp	r3, #0
 800199e:	d106      	bne.n	80019ae <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2200      	movs	r2, #0
 80019a4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80019a8:	6878      	ldr	r0, [r7, #4]
 80019aa:	f007 fd0d 	bl	80093c8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	2203      	movs	r2, #3
 80019b2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80019bc:	d102      	bne.n	80019c4 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2200      	movs	r2, #0
 80019c2:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f004 f820 	bl	8005a0e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6818      	ldr	r0, [r3, #0]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	7c1a      	ldrb	r2, [r3, #16]
 80019d6:	f88d 2000 	strb.w	r2, [sp]
 80019da:	3304      	adds	r3, #4
 80019dc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019de:	f003 fed7 	bl	8005790 <USB_CoreInit>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d005      	beq.n	80019f4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2202      	movs	r2, #2
 80019ec:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80019f0:	2301      	movs	r3, #1
 80019f2:	e0d5      	b.n	8001ba0 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2100      	movs	r1, #0
 80019fa:	4618      	mov	r0, r3
 80019fc:	f004 f818 	bl	8005a30 <USB_SetCurrentMode>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d005      	beq.n	8001a12 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2202      	movs	r2, #2
 8001a0a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e0c6      	b.n	8001ba0 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a12:	2300      	movs	r3, #0
 8001a14:	73fb      	strb	r3, [r7, #15]
 8001a16:	e04a      	b.n	8001aae <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001a18:	7bfa      	ldrb	r2, [r7, #15]
 8001a1a:	6879      	ldr	r1, [r7, #4]
 8001a1c:	4613      	mov	r3, r2
 8001a1e:	00db      	lsls	r3, r3, #3
 8001a20:	4413      	add	r3, r2
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	440b      	add	r3, r1
 8001a26:	3315      	adds	r3, #21
 8001a28:	2201      	movs	r2, #1
 8001a2a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001a2c:	7bfa      	ldrb	r2, [r7, #15]
 8001a2e:	6879      	ldr	r1, [r7, #4]
 8001a30:	4613      	mov	r3, r2
 8001a32:	00db      	lsls	r3, r3, #3
 8001a34:	4413      	add	r3, r2
 8001a36:	009b      	lsls	r3, r3, #2
 8001a38:	440b      	add	r3, r1
 8001a3a:	3314      	adds	r3, #20
 8001a3c:	7bfa      	ldrb	r2, [r7, #15]
 8001a3e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001a40:	7bfa      	ldrb	r2, [r7, #15]
 8001a42:	7bfb      	ldrb	r3, [r7, #15]
 8001a44:	b298      	uxth	r0, r3
 8001a46:	6879      	ldr	r1, [r7, #4]
 8001a48:	4613      	mov	r3, r2
 8001a4a:	00db      	lsls	r3, r3, #3
 8001a4c:	4413      	add	r3, r2
 8001a4e:	009b      	lsls	r3, r3, #2
 8001a50:	440b      	add	r3, r1
 8001a52:	332e      	adds	r3, #46	@ 0x2e
 8001a54:	4602      	mov	r2, r0
 8001a56:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001a58:	7bfa      	ldrb	r2, [r7, #15]
 8001a5a:	6879      	ldr	r1, [r7, #4]
 8001a5c:	4613      	mov	r3, r2
 8001a5e:	00db      	lsls	r3, r3, #3
 8001a60:	4413      	add	r3, r2
 8001a62:	009b      	lsls	r3, r3, #2
 8001a64:	440b      	add	r3, r1
 8001a66:	3318      	adds	r3, #24
 8001a68:	2200      	movs	r2, #0
 8001a6a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001a6c:	7bfa      	ldrb	r2, [r7, #15]
 8001a6e:	6879      	ldr	r1, [r7, #4]
 8001a70:	4613      	mov	r3, r2
 8001a72:	00db      	lsls	r3, r3, #3
 8001a74:	4413      	add	r3, r2
 8001a76:	009b      	lsls	r3, r3, #2
 8001a78:	440b      	add	r3, r1
 8001a7a:	331c      	adds	r3, #28
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001a80:	7bfa      	ldrb	r2, [r7, #15]
 8001a82:	6879      	ldr	r1, [r7, #4]
 8001a84:	4613      	mov	r3, r2
 8001a86:	00db      	lsls	r3, r3, #3
 8001a88:	4413      	add	r3, r2
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	440b      	add	r3, r1
 8001a8e:	3320      	adds	r3, #32
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001a94:	7bfa      	ldrb	r2, [r7, #15]
 8001a96:	6879      	ldr	r1, [r7, #4]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	00db      	lsls	r3, r3, #3
 8001a9c:	4413      	add	r3, r2
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	440b      	add	r3, r1
 8001aa2:	3324      	adds	r3, #36	@ 0x24
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001aa8:	7bfb      	ldrb	r3, [r7, #15]
 8001aaa:	3301      	adds	r3, #1
 8001aac:	73fb      	strb	r3, [r7, #15]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	791b      	ldrb	r3, [r3, #4]
 8001ab2:	7bfa      	ldrb	r2, [r7, #15]
 8001ab4:	429a      	cmp	r2, r3
 8001ab6:	d3af      	bcc.n	8001a18 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ab8:	2300      	movs	r3, #0
 8001aba:	73fb      	strb	r3, [r7, #15]
 8001abc:	e044      	b.n	8001b48 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001abe:	7bfa      	ldrb	r2, [r7, #15]
 8001ac0:	6879      	ldr	r1, [r7, #4]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	4413      	add	r3, r2
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	440b      	add	r3, r1
 8001acc:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001ad4:	7bfa      	ldrb	r2, [r7, #15]
 8001ad6:	6879      	ldr	r1, [r7, #4]
 8001ad8:	4613      	mov	r3, r2
 8001ada:	00db      	lsls	r3, r3, #3
 8001adc:	4413      	add	r3, r2
 8001ade:	009b      	lsls	r3, r3, #2
 8001ae0:	440b      	add	r3, r1
 8001ae2:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001ae6:	7bfa      	ldrb	r2, [r7, #15]
 8001ae8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001aea:	7bfa      	ldrb	r2, [r7, #15]
 8001aec:	6879      	ldr	r1, [r7, #4]
 8001aee:	4613      	mov	r3, r2
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	4413      	add	r3, r2
 8001af4:	009b      	lsls	r3, r3, #2
 8001af6:	440b      	add	r3, r1
 8001af8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001afc:	2200      	movs	r2, #0
 8001afe:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001b00:	7bfa      	ldrb	r2, [r7, #15]
 8001b02:	6879      	ldr	r1, [r7, #4]
 8001b04:	4613      	mov	r3, r2
 8001b06:	00db      	lsls	r3, r3, #3
 8001b08:	4413      	add	r3, r2
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	440b      	add	r3, r1
 8001b0e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001b16:	7bfa      	ldrb	r2, [r7, #15]
 8001b18:	6879      	ldr	r1, [r7, #4]
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	00db      	lsls	r3, r3, #3
 8001b1e:	4413      	add	r3, r2
 8001b20:	009b      	lsls	r3, r3, #2
 8001b22:	440b      	add	r3, r1
 8001b24:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001b2c:	7bfa      	ldrb	r2, [r7, #15]
 8001b2e:	6879      	ldr	r1, [r7, #4]
 8001b30:	4613      	mov	r3, r2
 8001b32:	00db      	lsls	r3, r3, #3
 8001b34:	4413      	add	r3, r2
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	440b      	add	r3, r1
 8001b3a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b42:	7bfb      	ldrb	r3, [r7, #15]
 8001b44:	3301      	adds	r3, #1
 8001b46:	73fb      	strb	r3, [r7, #15]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	791b      	ldrb	r3, [r3, #4]
 8001b4c:	7bfa      	ldrb	r2, [r7, #15]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	d3b5      	bcc.n	8001abe <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6818      	ldr	r0, [r3, #0]
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	7c1a      	ldrb	r2, [r3, #16]
 8001b5a:	f88d 2000 	strb.w	r2, [sp]
 8001b5e:	3304      	adds	r3, #4
 8001b60:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b62:	f003 ffb1 	bl	8005ac8 <USB_DevInit>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d005      	beq.n	8001b78 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2202      	movs	r2, #2
 8001b70:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001b74:	2301      	movs	r3, #1
 8001b76:	e013      	b.n	8001ba0 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2201      	movs	r2, #1
 8001b82:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	7b1b      	ldrb	r3, [r3, #12]
 8001b8a:	2b01      	cmp	r3, #1
 8001b8c:	d102      	bne.n	8001b94 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f001 f95c 	bl	8002e4c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f005 f806 	bl	8006baa <USB_DevDisconnect>

  return HAL_OK;
 8001b9e:	2300      	movs	r3, #0
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3710      	adds	r7, #16
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	d101      	bne.n	8001bbe <HAL_PCD_Start+0x16>
 8001bba:	2302      	movs	r3, #2
 8001bbc:	e012      	b.n	8001be4 <HAL_PCD_Start+0x3c>
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f003 ff0e 	bl	80059ec <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f004 ffc7 	bl	8006b68 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001be2:	2300      	movs	r3, #0
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3708      	adds	r7, #8
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd80      	pop	{r7, pc}

08001bec <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001bec:	b590      	push	{r4, r7, lr}
 8001bee:	b08d      	sub	sp, #52	@ 0x34
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001bfa:	6a3b      	ldr	r3, [r7, #32]
 8001bfc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4618      	mov	r0, r3
 8001c04:	f005 f885 	bl	8006d12 <USB_GetMode>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	f040 84b9 	bne.w	8002582 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f004 ffe9 	bl	8006bec <USB_ReadInterrupts>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	f000 84af 	beq.w	8002580 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	0a1b      	lsrs	r3, r3, #8
 8001c2c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f004 ffd6 	bl	8006bec <USB_ReadInterrupts>
 8001c40:	4603      	mov	r3, r0
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	2b02      	cmp	r3, #2
 8001c48:	d107      	bne.n	8001c5a <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	695a      	ldr	r2, [r3, #20]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f002 0202 	and.w	r2, r2, #2
 8001c58:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f004 ffc4 	bl	8006bec <USB_ReadInterrupts>
 8001c64:	4603      	mov	r3, r0
 8001c66:	f003 0310 	and.w	r3, r3, #16
 8001c6a:	2b10      	cmp	r3, #16
 8001c6c:	d161      	bne.n	8001d32 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	699a      	ldr	r2, [r3, #24]
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f022 0210 	bic.w	r2, r2, #16
 8001c7c:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001c7e:	6a3b      	ldr	r3, [r7, #32]
 8001c80:	6a1b      	ldr	r3, [r3, #32]
 8001c82:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001c84:	69bb      	ldr	r3, [r7, #24]
 8001c86:	f003 020f 	and.w	r2, r3, #15
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	00db      	lsls	r3, r3, #3
 8001c8e:	4413      	add	r3, r2
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001c96:	687a      	ldr	r2, [r7, #4]
 8001c98:	4413      	add	r3, r2
 8001c9a:	3304      	adds	r3, #4
 8001c9c:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001c9e:	69bb      	ldr	r3, [r7, #24]
 8001ca0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001ca4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001ca8:	d124      	bne.n	8001cf4 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d035      	beq.n	8001d22 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	091b      	lsrs	r3, r3, #4
 8001cbe:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001cc0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001cc4:	b29b      	uxth	r3, r3
 8001cc6:	461a      	mov	r2, r3
 8001cc8:	6a38      	ldr	r0, [r7, #32]
 8001cca:	f004 fdfb 	bl	80068c4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	68da      	ldr	r2, [r3, #12]
 8001cd2:	69bb      	ldr	r3, [r7, #24]
 8001cd4:	091b      	lsrs	r3, r3, #4
 8001cd6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001cda:	441a      	add	r2, r3
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	695a      	ldr	r2, [r3, #20]
 8001ce4:	69bb      	ldr	r3, [r7, #24]
 8001ce6:	091b      	lsrs	r3, r3, #4
 8001ce8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001cec:	441a      	add	r2, r3
 8001cee:	697b      	ldr	r3, [r7, #20]
 8001cf0:	615a      	str	r2, [r3, #20]
 8001cf2:	e016      	b.n	8001d22 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001cf4:	69bb      	ldr	r3, [r7, #24]
 8001cf6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001cfa:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001cfe:	d110      	bne.n	8001d22 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001d06:	2208      	movs	r2, #8
 8001d08:	4619      	mov	r1, r3
 8001d0a:	6a38      	ldr	r0, [r7, #32]
 8001d0c:	f004 fdda 	bl	80068c4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	695a      	ldr	r2, [r3, #20]
 8001d14:	69bb      	ldr	r3, [r7, #24]
 8001d16:	091b      	lsrs	r3, r3, #4
 8001d18:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d1c:	441a      	add	r2, r3
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	699a      	ldr	r2, [r3, #24]
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f042 0210 	orr.w	r2, r2, #16
 8001d30:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4618      	mov	r0, r3
 8001d38:	f004 ff58 	bl	8006bec <USB_ReadInterrupts>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d42:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001d46:	f040 80a7 	bne.w	8001e98 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f004 ff5d 	bl	8006c12 <USB_ReadDevAllOutEpInterrupt>
 8001d58:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001d5a:	e099      	b.n	8001e90 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d5e:	f003 0301 	and.w	r3, r3, #1
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	f000 808e 	beq.w	8001e84 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d6e:	b2d2      	uxtb	r2, r2
 8001d70:	4611      	mov	r1, r2
 8001d72:	4618      	mov	r0, r3
 8001d74:	f004 ff81 	bl	8006c7a <USB_ReadDevOutEPInterrupt>
 8001d78:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	f003 0301 	and.w	r3, r3, #1
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d00c      	beq.n	8001d9e <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d86:	015a      	lsls	r2, r3, #5
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d90:	461a      	mov	r2, r3
 8001d92:	2301      	movs	r3, #1
 8001d94:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001d96:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f000 fed1 	bl	8002b40 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	f003 0308 	and.w	r3, r3, #8
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d00c      	beq.n	8001dc2 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001da8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001daa:	015a      	lsls	r2, r3, #5
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	4413      	add	r3, r2
 8001db0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001db4:	461a      	mov	r2, r3
 8001db6:	2308      	movs	r3, #8
 8001db8:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001dba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001dbc:	6878      	ldr	r0, [r7, #4]
 8001dbe:	f000 ffa7 	bl	8002d10 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	f003 0310 	and.w	r3, r3, #16
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d008      	beq.n	8001dde <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dce:	015a      	lsls	r2, r3, #5
 8001dd0:	69fb      	ldr	r3, [r7, #28]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001dd8:	461a      	mov	r2, r3
 8001dda:	2310      	movs	r3, #16
 8001ddc:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	f003 0302 	and.w	r3, r3, #2
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d030      	beq.n	8001e4a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001de8:	6a3b      	ldr	r3, [r7, #32]
 8001dea:	695b      	ldr	r3, [r3, #20]
 8001dec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001df0:	2b80      	cmp	r3, #128	@ 0x80
 8001df2:	d109      	bne.n	8001e08 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001df4:	69fb      	ldr	r3, [r7, #28]
 8001df6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	69fa      	ldr	r2, [r7, #28]
 8001dfe:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001e02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e06:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001e08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e0a:	4613      	mov	r3, r2
 8001e0c:	00db      	lsls	r3, r3, #3
 8001e0e:	4413      	add	r3, r2
 8001e10:	009b      	lsls	r3, r3, #2
 8001e12:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001e16:	687a      	ldr	r2, [r7, #4]
 8001e18:	4413      	add	r3, r2
 8001e1a:	3304      	adds	r3, #4
 8001e1c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001e1e:	697b      	ldr	r3, [r7, #20]
 8001e20:	78db      	ldrb	r3, [r3, #3]
 8001e22:	2b01      	cmp	r3, #1
 8001e24:	d108      	bne.n	8001e38 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001e26:	697b      	ldr	r3, [r7, #20]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001e2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e2e:	b2db      	uxtb	r3, r3
 8001e30:	4619      	mov	r1, r3
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	f007 fbec 	bl	8009610 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001e38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e3a:	015a      	lsls	r2, r3, #5
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	4413      	add	r3, r2
 8001e40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e44:	461a      	mov	r2, r3
 8001e46:	2302      	movs	r3, #2
 8001e48:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	f003 0320 	and.w	r3, r3, #32
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d008      	beq.n	8001e66 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e56:	015a      	lsls	r2, r3, #5
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e60:	461a      	mov	r2, r3
 8001e62:	2320      	movs	r3, #32
 8001e64:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001e66:	693b      	ldr	r3, [r7, #16]
 8001e68:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d009      	beq.n	8001e84 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e72:	015a      	lsls	r2, r3, #5
 8001e74:	69fb      	ldr	r3, [r7, #28]
 8001e76:	4413      	add	r3, r2
 8001e78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e82:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e86:	3301      	adds	r3, #1
 8001e88:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e8c:	085b      	lsrs	r3, r3, #1
 8001e8e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	f47f af62 	bne.w	8001d5c <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f004 fea5 	bl	8006bec <USB_ReadInterrupts>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ea8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001eac:	f040 80db 	bne.w	8002066 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f004 fec6 	bl	8006c46 <USB_ReadDevAllInEpInterrupt>
 8001eba:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001ec0:	e0cd      	b.n	800205e <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ec4:	f003 0301 	and.w	r3, r3, #1
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	f000 80c2 	beq.w	8002052 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ed4:	b2d2      	uxtb	r2, r2
 8001ed6:	4611      	mov	r1, r2
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f004 feec 	bl	8006cb6 <USB_ReadDevInEPInterrupt>
 8001ede:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	f003 0301 	and.w	r3, r3, #1
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d057      	beq.n	8001f9a <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001eea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eec:	f003 030f 	and.w	r3, r3, #15
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ef6:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001ef8:	69fb      	ldr	r3, [r7, #28]
 8001efa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001efe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	43db      	mvns	r3, r3
 8001f04:	69f9      	ldr	r1, [r7, #28]
 8001f06:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001f0a:	4013      	ands	r3, r2
 8001f0c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001f0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f10:	015a      	lsls	r2, r3, #5
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	4413      	add	r3, r2
 8001f16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	799b      	ldrb	r3, [r3, #6]
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d132      	bne.n	8001f8e <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001f28:	6879      	ldr	r1, [r7, #4]
 8001f2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	00db      	lsls	r3, r3, #3
 8001f30:	4413      	add	r3, r2
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	440b      	add	r3, r1
 8001f36:	3320      	adds	r3, #32
 8001f38:	6819      	ldr	r1, [r3, #0]
 8001f3a:	6878      	ldr	r0, [r7, #4]
 8001f3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f3e:	4613      	mov	r3, r2
 8001f40:	00db      	lsls	r3, r3, #3
 8001f42:	4413      	add	r3, r2
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	4403      	add	r3, r0
 8001f48:	331c      	adds	r3, #28
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4419      	add	r1, r3
 8001f4e:	6878      	ldr	r0, [r7, #4]
 8001f50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f52:	4613      	mov	r3, r2
 8001f54:	00db      	lsls	r3, r3, #3
 8001f56:	4413      	add	r3, r2
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	4403      	add	r3, r0
 8001f5c:	3320      	adds	r3, #32
 8001f5e:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d113      	bne.n	8001f8e <HAL_PCD_IRQHandler+0x3a2>
 8001f66:	6879      	ldr	r1, [r7, #4]
 8001f68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	00db      	lsls	r3, r3, #3
 8001f6e:	4413      	add	r3, r2
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	440b      	add	r3, r1
 8001f74:	3324      	adds	r3, #36	@ 0x24
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d108      	bne.n	8001f8e <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6818      	ldr	r0, [r3, #0]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001f86:	461a      	mov	r2, r3
 8001f88:	2101      	movs	r1, #1
 8001f8a:	f004 fef5 	bl	8006d78 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f90:	b2db      	uxtb	r3, r3
 8001f92:	4619      	mov	r1, r3
 8001f94:	6878      	ldr	r0, [r7, #4]
 8001f96:	f007 fab6 	bl	8009506 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	f003 0308 	and.w	r3, r3, #8
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d008      	beq.n	8001fb6 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fa6:	015a      	lsls	r2, r3, #5
 8001fa8:	69fb      	ldr	r3, [r7, #28]
 8001faa:	4413      	add	r3, r2
 8001fac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fb0:	461a      	mov	r2, r3
 8001fb2:	2308      	movs	r3, #8
 8001fb4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	f003 0310 	and.w	r3, r3, #16
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d008      	beq.n	8001fd2 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc2:	015a      	lsls	r2, r3, #5
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fcc:	461a      	mov	r2, r3
 8001fce:	2310      	movs	r3, #16
 8001fd0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d008      	beq.n	8001fee <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fde:	015a      	lsls	r2, r3, #5
 8001fe0:	69fb      	ldr	r3, [r7, #28]
 8001fe2:	4413      	add	r3, r2
 8001fe4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fe8:	461a      	mov	r2, r3
 8001fea:	2340      	movs	r3, #64	@ 0x40
 8001fec:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001fee:	693b      	ldr	r3, [r7, #16]
 8001ff0:	f003 0302 	and.w	r3, r3, #2
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d023      	beq.n	8002040 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001ff8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001ffa:	6a38      	ldr	r0, [r7, #32]
 8001ffc:	f003 fed4 	bl	8005da8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8002000:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002002:	4613      	mov	r3, r2
 8002004:	00db      	lsls	r3, r3, #3
 8002006:	4413      	add	r3, r2
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	3310      	adds	r3, #16
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	4413      	add	r3, r2
 8002010:	3304      	adds	r3, #4
 8002012:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	78db      	ldrb	r3, [r3, #3]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d108      	bne.n	800202e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800201c:	697b      	ldr	r3, [r7, #20]
 800201e:	2200      	movs	r2, #0
 8002020:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002024:	b2db      	uxtb	r3, r3
 8002026:	4619      	mov	r1, r3
 8002028:	6878      	ldr	r0, [r7, #4]
 800202a:	f007 fb03 	bl	8009634 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800202e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002030:	015a      	lsls	r2, r3, #5
 8002032:	69fb      	ldr	r3, [r7, #28]
 8002034:	4413      	add	r3, r2
 8002036:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800203a:	461a      	mov	r2, r3
 800203c:	2302      	movs	r3, #2
 800203e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002046:	2b00      	cmp	r3, #0
 8002048:	d003      	beq.n	8002052 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800204a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800204c:	6878      	ldr	r0, [r7, #4]
 800204e:	f000 fcea 	bl	8002a26 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002054:	3301      	adds	r3, #1
 8002056:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800205a:	085b      	lsrs	r3, r3, #1
 800205c:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800205e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002060:	2b00      	cmp	r3, #0
 8002062:	f47f af2e 	bne.w	8001ec2 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4618      	mov	r0, r3
 800206c:	f004 fdbe 	bl	8006bec <USB_ReadInterrupts>
 8002070:	4603      	mov	r3, r0
 8002072:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002076:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800207a:	d122      	bne.n	80020c2 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800207c:	69fb      	ldr	r3, [r7, #28]
 800207e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	69fa      	ldr	r2, [r7, #28]
 8002086:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800208a:	f023 0301 	bic.w	r3, r3, #1
 800208e:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002096:	2b01      	cmp	r3, #1
 8002098:	d108      	bne.n	80020ac <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	2200      	movs	r2, #0
 800209e:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80020a2:	2100      	movs	r1, #0
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f007 fc81 	bl	80099ac <HAL_PCDEx_LPM_Callback>
 80020aa:	e002      	b.n	80020b2 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f007 faa1 	bl	80095f4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	695a      	ldr	r2, [r3, #20]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80020c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	4618      	mov	r0, r3
 80020c8:	f004 fd90 	bl	8006bec <USB_ReadInterrupts>
 80020cc:	4603      	mov	r3, r0
 80020ce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80020d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80020d6:	d112      	bne.n	80020fe <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80020d8:	69fb      	ldr	r3, [r7, #28]
 80020da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f003 0301 	and.w	r3, r3, #1
 80020e4:	2b01      	cmp	r3, #1
 80020e6:	d102      	bne.n	80020ee <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f007 fa5d 	bl	80095a8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	695a      	ldr	r2, [r3, #20]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80020fc:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4618      	mov	r0, r3
 8002104:	f004 fd72 	bl	8006bec <USB_ReadInterrupts>
 8002108:	4603      	mov	r3, r0
 800210a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800210e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002112:	d121      	bne.n	8002158 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	695a      	ldr	r2, [r3, #20]
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8002122:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800212a:	2b00      	cmp	r3, #0
 800212c:	d111      	bne.n	8002152 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2201      	movs	r2, #1
 8002132:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800213c:	089b      	lsrs	r3, r3, #2
 800213e:	f003 020f 	and.w	r2, r3, #15
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8002148:	2101      	movs	r1, #1
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f007 fc2e 	bl	80099ac <HAL_PCDEx_LPM_Callback>
 8002150:	e002      	b.n	8002158 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f007 fa28 	bl	80095a8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4618      	mov	r0, r3
 800215e:	f004 fd45 	bl	8006bec <USB_ReadInterrupts>
 8002162:	4603      	mov	r3, r0
 8002164:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002168:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800216c:	f040 80b7 	bne.w	80022de <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	69fa      	ldr	r2, [r7, #28]
 800217a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800217e:	f023 0301 	bic.w	r3, r3, #1
 8002182:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	2110      	movs	r1, #16
 800218a:	4618      	mov	r0, r3
 800218c:	f003 fe0c 	bl	8005da8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002190:	2300      	movs	r3, #0
 8002192:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002194:	e046      	b.n	8002224 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002196:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002198:	015a      	lsls	r2, r3, #5
 800219a:	69fb      	ldr	r3, [r7, #28]
 800219c:	4413      	add	r3, r2
 800219e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80021a2:	461a      	mov	r2, r3
 80021a4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80021a8:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80021aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021ac:	015a      	lsls	r2, r3, #5
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	4413      	add	r3, r2
 80021b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021ba:	0151      	lsls	r1, r2, #5
 80021bc:	69fa      	ldr	r2, [r7, #28]
 80021be:	440a      	add	r2, r1
 80021c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80021c4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80021c8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80021ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021cc:	015a      	lsls	r2, r3, #5
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	4413      	add	r3, r2
 80021d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021d6:	461a      	mov	r2, r3
 80021d8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80021dc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80021de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021e0:	015a      	lsls	r2, r3, #5
 80021e2:	69fb      	ldr	r3, [r7, #28]
 80021e4:	4413      	add	r3, r2
 80021e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021ee:	0151      	lsls	r1, r2, #5
 80021f0:	69fa      	ldr	r2, [r7, #28]
 80021f2:	440a      	add	r2, r1
 80021f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80021f8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80021fc:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80021fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002200:	015a      	lsls	r2, r3, #5
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	4413      	add	r3, r2
 8002206:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800220e:	0151      	lsls	r1, r2, #5
 8002210:	69fa      	ldr	r2, [r7, #28]
 8002212:	440a      	add	r2, r1
 8002214:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002218:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800221c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800221e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002220:	3301      	adds	r3, #1
 8002222:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	791b      	ldrb	r3, [r3, #4]
 8002228:	461a      	mov	r2, r3
 800222a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800222c:	4293      	cmp	r3, r2
 800222e:	d3b2      	bcc.n	8002196 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002236:	69db      	ldr	r3, [r3, #28]
 8002238:	69fa      	ldr	r2, [r7, #28]
 800223a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800223e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002242:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	7bdb      	ldrb	r3, [r3, #15]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d016      	beq.n	800227a <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800224c:	69fb      	ldr	r3, [r7, #28]
 800224e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002252:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002256:	69fa      	ldr	r2, [r7, #28]
 8002258:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800225c:	f043 030b 	orr.w	r3, r3, #11
 8002260:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002264:	69fb      	ldr	r3, [r7, #28]
 8002266:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800226a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800226c:	69fa      	ldr	r2, [r7, #28]
 800226e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002272:	f043 030b 	orr.w	r3, r3, #11
 8002276:	6453      	str	r3, [r2, #68]	@ 0x44
 8002278:	e015      	b.n	80022a6 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800227a:	69fb      	ldr	r3, [r7, #28]
 800227c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002280:	695a      	ldr	r2, [r3, #20]
 8002282:	69fb      	ldr	r3, [r7, #28]
 8002284:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002288:	4619      	mov	r1, r3
 800228a:	f242 032b 	movw	r3, #8235	@ 0x202b
 800228e:	4313      	orrs	r3, r2
 8002290:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002298:	691b      	ldr	r3, [r3, #16]
 800229a:	69fa      	ldr	r2, [r7, #28]
 800229c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022a0:	f043 030b 	orr.w	r3, r3, #11
 80022a4:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80022a6:	69fb      	ldr	r3, [r7, #28]
 80022a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	69fa      	ldr	r2, [r7, #28]
 80022b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80022b4:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80022b8:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6818      	ldr	r0, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80022c8:	461a      	mov	r2, r3
 80022ca:	f004 fd55 	bl	8006d78 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	695a      	ldr	r2, [r3, #20]
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80022dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f004 fc82 	bl	8006bec <USB_ReadInterrupts>
 80022e8:	4603      	mov	r3, r0
 80022ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80022ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022f2:	d123      	bne.n	800233c <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f004 fd19 	bl	8006d30 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4618      	mov	r0, r3
 8002304:	f003 fdc9 	bl	8005e9a <USB_GetDevSpeed>
 8002308:	4603      	mov	r3, r0
 800230a:	461a      	mov	r2, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681c      	ldr	r4, [r3, #0]
 8002314:	f001 fab2 	bl	800387c <HAL_RCC_GetHCLKFreq>
 8002318:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800231e:	461a      	mov	r2, r3
 8002320:	4620      	mov	r0, r4
 8002322:	f003 fac1 	bl	80058a8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002326:	6878      	ldr	r0, [r7, #4]
 8002328:	f007 f915 	bl	8009556 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	695a      	ldr	r2, [r3, #20]
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800233a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4618      	mov	r0, r3
 8002342:	f004 fc53 	bl	8006bec <USB_ReadInterrupts>
 8002346:	4603      	mov	r3, r0
 8002348:	f003 0308 	and.w	r3, r3, #8
 800234c:	2b08      	cmp	r3, #8
 800234e:	d10a      	bne.n	8002366 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f007 f8f2 	bl	800953a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	695a      	ldr	r2, [r3, #20]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f002 0208 	and.w	r2, r2, #8
 8002364:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4618      	mov	r0, r3
 800236c:	f004 fc3e 	bl	8006bec <USB_ReadInterrupts>
 8002370:	4603      	mov	r3, r0
 8002372:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002376:	2b80      	cmp	r3, #128	@ 0x80
 8002378:	d123      	bne.n	80023c2 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800237a:	6a3b      	ldr	r3, [r7, #32]
 800237c:	699b      	ldr	r3, [r3, #24]
 800237e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002382:	6a3b      	ldr	r3, [r7, #32]
 8002384:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002386:	2301      	movs	r3, #1
 8002388:	627b      	str	r3, [r7, #36]	@ 0x24
 800238a:	e014      	b.n	80023b6 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800238c:	6879      	ldr	r1, [r7, #4]
 800238e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002390:	4613      	mov	r3, r2
 8002392:	00db      	lsls	r3, r3, #3
 8002394:	4413      	add	r3, r2
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	440b      	add	r3, r1
 800239a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800239e:	781b      	ldrb	r3, [r3, #0]
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d105      	bne.n	80023b0 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80023a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	4619      	mov	r1, r3
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f000 fb0a 	bl	80029c4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b2:	3301      	adds	r3, #1
 80023b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	791b      	ldrb	r3, [r3, #4]
 80023ba:	461a      	mov	r2, r3
 80023bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023be:	4293      	cmp	r3, r2
 80023c0:	d3e4      	bcc.n	800238c <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4618      	mov	r0, r3
 80023c8:	f004 fc10 	bl	8006bec <USB_ReadInterrupts>
 80023cc:	4603      	mov	r3, r0
 80023ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023d2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80023d6:	d13c      	bne.n	8002452 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023d8:	2301      	movs	r3, #1
 80023da:	627b      	str	r3, [r7, #36]	@ 0x24
 80023dc:	e02b      	b.n	8002436 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80023de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023e0:	015a      	lsls	r2, r3, #5
 80023e2:	69fb      	ldr	r3, [r7, #28]
 80023e4:	4413      	add	r3, r2
 80023e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80023ee:	6879      	ldr	r1, [r7, #4]
 80023f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023f2:	4613      	mov	r3, r2
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	4413      	add	r3, r2
 80023f8:	009b      	lsls	r3, r3, #2
 80023fa:	440b      	add	r3, r1
 80023fc:	3318      	adds	r3, #24
 80023fe:	781b      	ldrb	r3, [r3, #0]
 8002400:	2b01      	cmp	r3, #1
 8002402:	d115      	bne.n	8002430 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002404:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002406:	2b00      	cmp	r3, #0
 8002408:	da12      	bge.n	8002430 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800240a:	6879      	ldr	r1, [r7, #4]
 800240c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800240e:	4613      	mov	r3, r2
 8002410:	00db      	lsls	r3, r3, #3
 8002412:	4413      	add	r3, r2
 8002414:	009b      	lsls	r3, r3, #2
 8002416:	440b      	add	r3, r1
 8002418:	3317      	adds	r3, #23
 800241a:	2201      	movs	r2, #1
 800241c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800241e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002420:	b2db      	uxtb	r3, r3
 8002422:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002426:	b2db      	uxtb	r3, r3
 8002428:	4619      	mov	r1, r3
 800242a:	6878      	ldr	r0, [r7, #4]
 800242c:	f000 faca 	bl	80029c4 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002432:	3301      	adds	r3, #1
 8002434:	627b      	str	r3, [r7, #36]	@ 0x24
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	791b      	ldrb	r3, [r3, #4]
 800243a:	461a      	mov	r2, r3
 800243c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243e:	4293      	cmp	r3, r2
 8002440:	d3cd      	bcc.n	80023de <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	695a      	ldr	r2, [r3, #20]
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002450:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	f004 fbc8 	bl	8006bec <USB_ReadInterrupts>
 800245c:	4603      	mov	r3, r0
 800245e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002462:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002466:	d156      	bne.n	8002516 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002468:	2301      	movs	r3, #1
 800246a:	627b      	str	r3, [r7, #36]	@ 0x24
 800246c:	e045      	b.n	80024fa <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800246e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002470:	015a      	lsls	r2, r3, #5
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	4413      	add	r3, r2
 8002476:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800247e:	6879      	ldr	r1, [r7, #4]
 8002480:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002482:	4613      	mov	r3, r2
 8002484:	00db      	lsls	r3, r3, #3
 8002486:	4413      	add	r3, r2
 8002488:	009b      	lsls	r3, r3, #2
 800248a:	440b      	add	r3, r1
 800248c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	2b01      	cmp	r3, #1
 8002494:	d12e      	bne.n	80024f4 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002496:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002498:	2b00      	cmp	r3, #0
 800249a:	da2b      	bge.n	80024f4 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800249c:	69bb      	ldr	r3, [r7, #24]
 800249e:	0c1a      	lsrs	r2, r3, #16
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80024a6:	4053      	eors	r3, r2
 80024a8:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d121      	bne.n	80024f4 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80024b0:	6879      	ldr	r1, [r7, #4]
 80024b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024b4:	4613      	mov	r3, r2
 80024b6:	00db      	lsls	r3, r3, #3
 80024b8:	4413      	add	r3, r2
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	440b      	add	r3, r1
 80024be:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80024c2:	2201      	movs	r2, #1
 80024c4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80024c6:	6a3b      	ldr	r3, [r7, #32]
 80024c8:	699b      	ldr	r3, [r3, #24]
 80024ca:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80024ce:	6a3b      	ldr	r3, [r7, #32]
 80024d0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80024d2:	6a3b      	ldr	r3, [r7, #32]
 80024d4:	695b      	ldr	r3, [r3, #20]
 80024d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d10a      	bne.n	80024f4 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	69fa      	ldr	r2, [r7, #28]
 80024e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80024ec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024f0:	6053      	str	r3, [r2, #4]
            break;
 80024f2:	e008      	b.n	8002506 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80024f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f6:	3301      	adds	r3, #1
 80024f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	791b      	ldrb	r3, [r3, #4]
 80024fe:	461a      	mov	r2, r3
 8002500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002502:	4293      	cmp	r3, r2
 8002504:	d3b3      	bcc.n	800246e <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	695a      	ldr	r2, [r3, #20]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002514:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4618      	mov	r0, r3
 800251c:	f004 fb66 	bl	8006bec <USB_ReadInterrupts>
 8002520:	4603      	mov	r3, r0
 8002522:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002526:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800252a:	d10a      	bne.n	8002542 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800252c:	6878      	ldr	r0, [r7, #4]
 800252e:	f007 f893 	bl	8009658 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	695a      	ldr	r2, [r3, #20]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002540:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4618      	mov	r0, r3
 8002548:	f004 fb50 	bl	8006bec <USB_ReadInterrupts>
 800254c:	4603      	mov	r3, r0
 800254e:	f003 0304 	and.w	r3, r3, #4
 8002552:	2b04      	cmp	r3, #4
 8002554:	d115      	bne.n	8002582 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800255e:	69bb      	ldr	r3, [r7, #24]
 8002560:	f003 0304 	and.w	r3, r3, #4
 8002564:	2b00      	cmp	r3, #0
 8002566:	d002      	beq.n	800256e <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f007 f883 	bl	8009674 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	6859      	ldr	r1, [r3, #4]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	430a      	orrs	r2, r1
 800257c:	605a      	str	r2, [r3, #4]
 800257e:	e000      	b.n	8002582 <HAL_PCD_IRQHandler+0x996>
      return;
 8002580:	bf00      	nop
    }
  }
}
 8002582:	3734      	adds	r7, #52	@ 0x34
 8002584:	46bd      	mov	sp, r7
 8002586:	bd90      	pop	{r4, r7, pc}

08002588 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	6078      	str	r0, [r7, #4]
 8002590:	460b      	mov	r3, r1
 8002592:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800259a:	2b01      	cmp	r3, #1
 800259c:	d101      	bne.n	80025a2 <HAL_PCD_SetAddress+0x1a>
 800259e:	2302      	movs	r3, #2
 80025a0:	e012      	b.n	80025c8 <HAL_PCD_SetAddress+0x40>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2201      	movs	r2, #1
 80025a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	78fa      	ldrb	r2, [r7, #3]
 80025ae:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	78fa      	ldrb	r2, [r7, #3]
 80025b6:	4611      	mov	r1, r2
 80025b8:	4618      	mov	r0, r3
 80025ba:	f004 faaf 	bl	8006b1c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2200      	movs	r2, #0
 80025c2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80025c6:	2300      	movs	r3, #0
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3708      	adds	r7, #8
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}

080025d0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
 80025d8:	4608      	mov	r0, r1
 80025da:	4611      	mov	r1, r2
 80025dc:	461a      	mov	r2, r3
 80025de:	4603      	mov	r3, r0
 80025e0:	70fb      	strb	r3, [r7, #3]
 80025e2:	460b      	mov	r3, r1
 80025e4:	803b      	strh	r3, [r7, #0]
 80025e6:	4613      	mov	r3, r2
 80025e8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80025ea:	2300      	movs	r3, #0
 80025ec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80025ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	da0f      	bge.n	8002616 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80025f6:	78fb      	ldrb	r3, [r7, #3]
 80025f8:	f003 020f 	and.w	r2, r3, #15
 80025fc:	4613      	mov	r3, r2
 80025fe:	00db      	lsls	r3, r3, #3
 8002600:	4413      	add	r3, r2
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	3310      	adds	r3, #16
 8002606:	687a      	ldr	r2, [r7, #4]
 8002608:	4413      	add	r3, r2
 800260a:	3304      	adds	r3, #4
 800260c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	2201      	movs	r2, #1
 8002612:	705a      	strb	r2, [r3, #1]
 8002614:	e00f      	b.n	8002636 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002616:	78fb      	ldrb	r3, [r7, #3]
 8002618:	f003 020f 	and.w	r2, r3, #15
 800261c:	4613      	mov	r3, r2
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	4413      	add	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	4413      	add	r3, r2
 800262c:	3304      	adds	r3, #4
 800262e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	2200      	movs	r2, #0
 8002634:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002636:	78fb      	ldrb	r3, [r7, #3]
 8002638:	f003 030f 	and.w	r3, r3, #15
 800263c:	b2da      	uxtb	r2, r3
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002642:	883b      	ldrh	r3, [r7, #0]
 8002644:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	78ba      	ldrb	r2, [r7, #2]
 8002650:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	785b      	ldrb	r3, [r3, #1]
 8002656:	2b00      	cmp	r3, #0
 8002658:	d004      	beq.n	8002664 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	461a      	mov	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002664:	78bb      	ldrb	r3, [r7, #2]
 8002666:	2b02      	cmp	r3, #2
 8002668:	d102      	bne.n	8002670 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	2200      	movs	r2, #0
 800266e:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002676:	2b01      	cmp	r3, #1
 8002678:	d101      	bne.n	800267e <HAL_PCD_EP_Open+0xae>
 800267a:	2302      	movs	r3, #2
 800267c:	e00e      	b.n	800269c <HAL_PCD_EP_Open+0xcc>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2201      	movs	r2, #1
 8002682:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	68f9      	ldr	r1, [r7, #12]
 800268c:	4618      	mov	r0, r3
 800268e:	f003 fc29 	bl	8005ee4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2200      	movs	r2, #0
 8002696:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800269a:	7afb      	ldrb	r3, [r7, #11]
}
 800269c:	4618      	mov	r0, r3
 800269e:	3710      	adds	r7, #16
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	460b      	mov	r3, r1
 80026ae:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80026b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	da0f      	bge.n	80026d8 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80026b8:	78fb      	ldrb	r3, [r7, #3]
 80026ba:	f003 020f 	and.w	r2, r3, #15
 80026be:	4613      	mov	r3, r2
 80026c0:	00db      	lsls	r3, r3, #3
 80026c2:	4413      	add	r3, r2
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	3310      	adds	r3, #16
 80026c8:	687a      	ldr	r2, [r7, #4]
 80026ca:	4413      	add	r3, r2
 80026cc:	3304      	adds	r3, #4
 80026ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2201      	movs	r2, #1
 80026d4:	705a      	strb	r2, [r3, #1]
 80026d6:	e00f      	b.n	80026f8 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80026d8:	78fb      	ldrb	r3, [r7, #3]
 80026da:	f003 020f 	and.w	r2, r3, #15
 80026de:	4613      	mov	r3, r2
 80026e0:	00db      	lsls	r3, r3, #3
 80026e2:	4413      	add	r3, r2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	4413      	add	r3, r2
 80026ee:	3304      	adds	r3, #4
 80026f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2200      	movs	r2, #0
 80026f6:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80026f8:	78fb      	ldrb	r3, [r7, #3]
 80026fa:	f003 030f 	and.w	r3, r3, #15
 80026fe:	b2da      	uxtb	r2, r3
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800270a:	2b01      	cmp	r3, #1
 800270c:	d101      	bne.n	8002712 <HAL_PCD_EP_Close+0x6e>
 800270e:	2302      	movs	r3, #2
 8002710:	e00e      	b.n	8002730 <HAL_PCD_EP_Close+0x8c>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2201      	movs	r2, #1
 8002716:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	68f9      	ldr	r1, [r7, #12]
 8002720:	4618      	mov	r0, r3
 8002722:	f003 fc67 	bl	8005ff4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	2200      	movs	r2, #0
 800272a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800272e:	2300      	movs	r3, #0
}
 8002730:	4618      	mov	r0, r3
 8002732:	3710      	adds	r7, #16
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	607a      	str	r2, [r7, #4]
 8002742:	603b      	str	r3, [r7, #0]
 8002744:	460b      	mov	r3, r1
 8002746:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002748:	7afb      	ldrb	r3, [r7, #11]
 800274a:	f003 020f 	and.w	r2, r3, #15
 800274e:	4613      	mov	r3, r2
 8002750:	00db      	lsls	r3, r3, #3
 8002752:	4413      	add	r3, r2
 8002754:	009b      	lsls	r3, r3, #2
 8002756:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800275a:	68fa      	ldr	r2, [r7, #12]
 800275c:	4413      	add	r3, r2
 800275e:	3304      	adds	r3, #4
 8002760:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002762:	697b      	ldr	r3, [r7, #20]
 8002764:	687a      	ldr	r2, [r7, #4]
 8002766:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002768:	697b      	ldr	r3, [r7, #20]
 800276a:	683a      	ldr	r2, [r7, #0]
 800276c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	2200      	movs	r2, #0
 8002772:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002774:	697b      	ldr	r3, [r7, #20]
 8002776:	2200      	movs	r2, #0
 8002778:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800277a:	7afb      	ldrb	r3, [r7, #11]
 800277c:	f003 030f 	and.w	r3, r3, #15
 8002780:	b2da      	uxtb	r2, r3
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	799b      	ldrb	r3, [r3, #6]
 800278a:	2b01      	cmp	r3, #1
 800278c:	d102      	bne.n	8002794 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	697b      	ldr	r3, [r7, #20]
 8002792:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	6818      	ldr	r0, [r3, #0]
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	799b      	ldrb	r3, [r3, #6]
 800279c:	461a      	mov	r2, r3
 800279e:	6979      	ldr	r1, [r7, #20]
 80027a0:	f003 fd04 	bl	80061ac <USB_EPStartXfer>

  return HAL_OK;
 80027a4:	2300      	movs	r3, #0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3718      	adds	r7, #24
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}

080027ae <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80027ae:	b480      	push	{r7}
 80027b0:	b083      	sub	sp, #12
 80027b2:	af00      	add	r7, sp, #0
 80027b4:	6078      	str	r0, [r7, #4]
 80027b6:	460b      	mov	r3, r1
 80027b8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80027ba:	78fb      	ldrb	r3, [r7, #3]
 80027bc:	f003 020f 	and.w	r2, r3, #15
 80027c0:	6879      	ldr	r1, [r7, #4]
 80027c2:	4613      	mov	r3, r2
 80027c4:	00db      	lsls	r3, r3, #3
 80027c6:	4413      	add	r3, r2
 80027c8:	009b      	lsls	r3, r3, #2
 80027ca:	440b      	add	r3, r1
 80027cc:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80027d0:	681b      	ldr	r3, [r3, #0]
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	370c      	adds	r7, #12
 80027d6:	46bd      	mov	sp, r7
 80027d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027dc:	4770      	bx	lr

080027de <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80027de:	b580      	push	{r7, lr}
 80027e0:	b086      	sub	sp, #24
 80027e2:	af00      	add	r7, sp, #0
 80027e4:	60f8      	str	r0, [r7, #12]
 80027e6:	607a      	str	r2, [r7, #4]
 80027e8:	603b      	str	r3, [r7, #0]
 80027ea:	460b      	mov	r3, r1
 80027ec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027ee:	7afb      	ldrb	r3, [r7, #11]
 80027f0:	f003 020f 	and.w	r2, r3, #15
 80027f4:	4613      	mov	r3, r2
 80027f6:	00db      	lsls	r3, r3, #3
 80027f8:	4413      	add	r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	3310      	adds	r3, #16
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	4413      	add	r3, r2
 8002802:	3304      	adds	r3, #4
 8002804:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002806:	697b      	ldr	r3, [r7, #20]
 8002808:	687a      	ldr	r2, [r7, #4]
 800280a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	683a      	ldr	r2, [r7, #0]
 8002810:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	2200      	movs	r2, #0
 8002816:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	2201      	movs	r2, #1
 800281c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800281e:	7afb      	ldrb	r3, [r7, #11]
 8002820:	f003 030f 	and.w	r3, r3, #15
 8002824:	b2da      	uxtb	r2, r3
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	799b      	ldrb	r3, [r3, #6]
 800282e:	2b01      	cmp	r3, #1
 8002830:	d102      	bne.n	8002838 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	6818      	ldr	r0, [r3, #0]
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	799b      	ldrb	r3, [r3, #6]
 8002840:	461a      	mov	r2, r3
 8002842:	6979      	ldr	r1, [r7, #20]
 8002844:	f003 fcb2 	bl	80061ac <USB_EPStartXfer>

  return HAL_OK;
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	3718      	adds	r7, #24
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002852:	b580      	push	{r7, lr}
 8002854:	b084      	sub	sp, #16
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
 800285a:	460b      	mov	r3, r1
 800285c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800285e:	78fb      	ldrb	r3, [r7, #3]
 8002860:	f003 030f 	and.w	r3, r3, #15
 8002864:	687a      	ldr	r2, [r7, #4]
 8002866:	7912      	ldrb	r2, [r2, #4]
 8002868:	4293      	cmp	r3, r2
 800286a:	d901      	bls.n	8002870 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	e04f      	b.n	8002910 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002870:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002874:	2b00      	cmp	r3, #0
 8002876:	da0f      	bge.n	8002898 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002878:	78fb      	ldrb	r3, [r7, #3]
 800287a:	f003 020f 	and.w	r2, r3, #15
 800287e:	4613      	mov	r3, r2
 8002880:	00db      	lsls	r3, r3, #3
 8002882:	4413      	add	r3, r2
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	3310      	adds	r3, #16
 8002888:	687a      	ldr	r2, [r7, #4]
 800288a:	4413      	add	r3, r2
 800288c:	3304      	adds	r3, #4
 800288e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2201      	movs	r2, #1
 8002894:	705a      	strb	r2, [r3, #1]
 8002896:	e00d      	b.n	80028b4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002898:	78fa      	ldrb	r2, [r7, #3]
 800289a:	4613      	mov	r3, r2
 800289c:	00db      	lsls	r3, r3, #3
 800289e:	4413      	add	r3, r2
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80028a6:	687a      	ldr	r2, [r7, #4]
 80028a8:	4413      	add	r3, r2
 80028aa:	3304      	adds	r3, #4
 80028ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	2200      	movs	r2, #0
 80028b2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2201      	movs	r2, #1
 80028b8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80028ba:	78fb      	ldrb	r3, [r7, #3]
 80028bc:	f003 030f 	and.w	r3, r3, #15
 80028c0:	b2da      	uxtb	r2, r3
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d101      	bne.n	80028d4 <HAL_PCD_EP_SetStall+0x82>
 80028d0:	2302      	movs	r3, #2
 80028d2:	e01d      	b.n	8002910 <HAL_PCD_EP_SetStall+0xbe>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2201      	movs	r2, #1
 80028d8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	68f9      	ldr	r1, [r7, #12]
 80028e2:	4618      	mov	r0, r3
 80028e4:	f004 f846 	bl	8006974 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80028e8:	78fb      	ldrb	r3, [r7, #3]
 80028ea:	f003 030f 	and.w	r3, r3, #15
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d109      	bne.n	8002906 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6818      	ldr	r0, [r3, #0]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	7999      	ldrb	r1, [r3, #6]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002900:	461a      	mov	r2, r3
 8002902:	f004 fa39 	bl	8006d78 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	3710      	adds	r7, #16
 8002914:	46bd      	mov	sp, r7
 8002916:	bd80      	pop	{r7, pc}

08002918 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	460b      	mov	r3, r1
 8002922:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002924:	78fb      	ldrb	r3, [r7, #3]
 8002926:	f003 030f 	and.w	r3, r3, #15
 800292a:	687a      	ldr	r2, [r7, #4]
 800292c:	7912      	ldrb	r2, [r2, #4]
 800292e:	4293      	cmp	r3, r2
 8002930:	d901      	bls.n	8002936 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	e042      	b.n	80029bc <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002936:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800293a:	2b00      	cmp	r3, #0
 800293c:	da0f      	bge.n	800295e <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800293e:	78fb      	ldrb	r3, [r7, #3]
 8002940:	f003 020f 	and.w	r2, r3, #15
 8002944:	4613      	mov	r3, r2
 8002946:	00db      	lsls	r3, r3, #3
 8002948:	4413      	add	r3, r2
 800294a:	009b      	lsls	r3, r3, #2
 800294c:	3310      	adds	r3, #16
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	4413      	add	r3, r2
 8002952:	3304      	adds	r3, #4
 8002954:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2201      	movs	r2, #1
 800295a:	705a      	strb	r2, [r3, #1]
 800295c:	e00f      	b.n	800297e <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800295e:	78fb      	ldrb	r3, [r7, #3]
 8002960:	f003 020f 	and.w	r2, r3, #15
 8002964:	4613      	mov	r3, r2
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	4413      	add	r3, r2
 800296a:	009b      	lsls	r3, r3, #2
 800296c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002970:	687a      	ldr	r2, [r7, #4]
 8002972:	4413      	add	r3, r2
 8002974:	3304      	adds	r3, #4
 8002976:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2200      	movs	r2, #0
 800297c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	2200      	movs	r2, #0
 8002982:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002984:	78fb      	ldrb	r3, [r7, #3]
 8002986:	f003 030f 	and.w	r3, r3, #15
 800298a:	b2da      	uxtb	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002996:	2b01      	cmp	r3, #1
 8002998:	d101      	bne.n	800299e <HAL_PCD_EP_ClrStall+0x86>
 800299a:	2302      	movs	r3, #2
 800299c:	e00e      	b.n	80029bc <HAL_PCD_EP_ClrStall+0xa4>
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2201      	movs	r2, #1
 80029a2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	68f9      	ldr	r1, [r7, #12]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f004 f84f 	bl	8006a50 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3710      	adds	r7, #16
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}

080029c4 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
 80029cc:	460b      	mov	r3, r1
 80029ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80029d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	da0c      	bge.n	80029f2 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80029d8:	78fb      	ldrb	r3, [r7, #3]
 80029da:	f003 020f 	and.w	r2, r3, #15
 80029de:	4613      	mov	r3, r2
 80029e0:	00db      	lsls	r3, r3, #3
 80029e2:	4413      	add	r3, r2
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	3310      	adds	r3, #16
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	4413      	add	r3, r2
 80029ec:	3304      	adds	r3, #4
 80029ee:	60fb      	str	r3, [r7, #12]
 80029f0:	e00c      	b.n	8002a0c <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80029f2:	78fb      	ldrb	r3, [r7, #3]
 80029f4:	f003 020f 	and.w	r2, r3, #15
 80029f8:	4613      	mov	r3, r2
 80029fa:	00db      	lsls	r3, r3, #3
 80029fc:	4413      	add	r3, r2
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	4413      	add	r3, r2
 8002a08:	3304      	adds	r3, #4
 8002a0a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	68f9      	ldr	r1, [r7, #12]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f003 fe6e 	bl	80066f4 <USB_EPStopXfer>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002a1c:	7afb      	ldrb	r3, [r7, #11]
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002a26:	b580      	push	{r7, lr}
 8002a28:	b08a      	sub	sp, #40	@ 0x28
 8002a2a:	af02      	add	r7, sp, #8
 8002a2c:	6078      	str	r0, [r7, #4]
 8002a2e:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002a36:	697b      	ldr	r3, [r7, #20]
 8002a38:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8002a3a:	683a      	ldr	r2, [r7, #0]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	00db      	lsls	r3, r3, #3
 8002a40:	4413      	add	r3, r2
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	3310      	adds	r3, #16
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	4413      	add	r3, r2
 8002a4a:	3304      	adds	r3, #4
 8002a4c:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	695a      	ldr	r2, [r3, #20]
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	691b      	ldr	r3, [r3, #16]
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d901      	bls.n	8002a5e <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	e06b      	b.n	8002b36 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	691a      	ldr	r2, [r3, #16]
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	695b      	ldr	r3, [r3, #20]
 8002a66:	1ad3      	subs	r3, r2, r3
 8002a68:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	689b      	ldr	r3, [r3, #8]
 8002a6e:	69fa      	ldr	r2, [r7, #28]
 8002a70:	429a      	cmp	r2, r3
 8002a72:	d902      	bls.n	8002a7a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	3303      	adds	r3, #3
 8002a7e:	089b      	lsrs	r3, r3, #2
 8002a80:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002a82:	e02a      	b.n	8002ada <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	691a      	ldr	r2, [r3, #16]
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	695b      	ldr	r3, [r3, #20]
 8002a8c:	1ad3      	subs	r3, r2, r3
 8002a8e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	69fa      	ldr	r2, [r7, #28]
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d902      	bls.n	8002aa0 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	689b      	ldr	r3, [r3, #8]
 8002a9e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002aa0:	69fb      	ldr	r3, [r7, #28]
 8002aa2:	3303      	adds	r3, #3
 8002aa4:	089b      	lsrs	r3, r3, #2
 8002aa6:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	68d9      	ldr	r1, [r3, #12]
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	b2da      	uxtb	r2, r3
 8002ab0:	69fb      	ldr	r3, [r7, #28]
 8002ab2:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002ab8:	9300      	str	r3, [sp, #0]
 8002aba:	4603      	mov	r3, r0
 8002abc:	6978      	ldr	r0, [r7, #20]
 8002abe:	f003 fec3 	bl	8006848 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	68da      	ldr	r2, [r3, #12]
 8002ac6:	69fb      	ldr	r3, [r7, #28]
 8002ac8:	441a      	add	r2, r3
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	695a      	ldr	r2, [r3, #20]
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	441a      	add	r2, r3
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	015a      	lsls	r2, r3, #5
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	4413      	add	r3, r2
 8002ae2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002ae6:	699b      	ldr	r3, [r3, #24]
 8002ae8:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002aea:	69ba      	ldr	r2, [r7, #24]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d809      	bhi.n	8002b04 <PCD_WriteEmptyTxFifo+0xde>
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	695a      	ldr	r2, [r3, #20]
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002af8:	429a      	cmp	r2, r3
 8002afa:	d203      	bcs.n	8002b04 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	691b      	ldr	r3, [r3, #16]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d1bf      	bne.n	8002a84 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	691a      	ldr	r2, [r3, #16]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	695b      	ldr	r3, [r3, #20]
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d811      	bhi.n	8002b34 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	f003 030f 	and.w	r3, r3, #15
 8002b16:	2201      	movs	r2, #1
 8002b18:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b24:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	43db      	mvns	r3, r3
 8002b2a:	6939      	ldr	r1, [r7, #16]
 8002b2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002b30:	4013      	ands	r3, r2
 8002b32:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002b34:	2300      	movs	r3, #0
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	3720      	adds	r7, #32
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
	...

08002b40 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b088      	sub	sp, #32
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
 8002b48:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	333c      	adds	r3, #60	@ 0x3c
 8002b58:	3304      	adds	r3, #4
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	015a      	lsls	r2, r3, #5
 8002b62:	69bb      	ldr	r3, [r7, #24]
 8002b64:	4413      	add	r3, r2
 8002b66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	799b      	ldrb	r3, [r3, #6]
 8002b72:	2b01      	cmp	r3, #1
 8002b74:	d17b      	bne.n	8002c6e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	f003 0308 	and.w	r3, r3, #8
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d015      	beq.n	8002bac <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	4a61      	ldr	r2, [pc, #388]	@ (8002d08 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	f240 80b9 	bls.w	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	f000 80b3 	beq.w	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	015a      	lsls	r2, r3, #5
 8002b9a:	69bb      	ldr	r3, [r7, #24]
 8002b9c:	4413      	add	r3, r2
 8002b9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ba8:	6093      	str	r3, [r2, #8]
 8002baa:	e0a7      	b.n	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002bac:	693b      	ldr	r3, [r7, #16]
 8002bae:	f003 0320 	and.w	r3, r3, #32
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d009      	beq.n	8002bca <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	015a      	lsls	r2, r3, #5
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	4413      	add	r3, r2
 8002bbe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	2320      	movs	r3, #32
 8002bc6:	6093      	str	r3, [r2, #8]
 8002bc8:	e098      	b.n	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	f040 8093 	bne.w	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	4a4b      	ldr	r2, [pc, #300]	@ (8002d08 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d90f      	bls.n	8002bfe <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d00a      	beq.n	8002bfe <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	015a      	lsls	r2, r3, #5
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	4413      	add	r3, r2
 8002bf0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002bfa:	6093      	str	r3, [r2, #8]
 8002bfc:	e07e      	b.n	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002bfe:	683a      	ldr	r2, [r7, #0]
 8002c00:	4613      	mov	r3, r2
 8002c02:	00db      	lsls	r3, r3, #3
 8002c04:	4413      	add	r3, r2
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	4413      	add	r3, r2
 8002c10:	3304      	adds	r3, #4
 8002c12:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	6a1a      	ldr	r2, [r3, #32]
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	0159      	lsls	r1, r3, #5
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	440b      	add	r3, r1
 8002c20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c24:	691b      	ldr	r3, [r3, #16]
 8002c26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c2a:	1ad2      	subs	r2, r2, r3
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d114      	bne.n	8002c60 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	691b      	ldr	r3, [r3, #16]
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d109      	bne.n	8002c52 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6818      	ldr	r0, [r3, #0]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002c48:	461a      	mov	r2, r3
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	f004 f894 	bl	8006d78 <USB_EP0_OutStart>
 8002c50:	e006      	b.n	8002c60 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	68da      	ldr	r2, [r3, #12]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	695b      	ldr	r3, [r3, #20]
 8002c5a:	441a      	add	r2, r3
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	4619      	mov	r1, r3
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f006 fc32 	bl	80094d0 <HAL_PCD_DataOutStageCallback>
 8002c6c:	e046      	b.n	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002c6e:	697b      	ldr	r3, [r7, #20]
 8002c70:	4a26      	ldr	r2, [pc, #152]	@ (8002d0c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d124      	bne.n	8002cc0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d00a      	beq.n	8002c96 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	015a      	lsls	r2, r3, #5
 8002c84:	69bb      	ldr	r3, [r7, #24]
 8002c86:	4413      	add	r3, r2
 8002c88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c8c:	461a      	mov	r2, r3
 8002c8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c92:	6093      	str	r3, [r2, #8]
 8002c94:	e032      	b.n	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002c96:	693b      	ldr	r3, [r7, #16]
 8002c98:	f003 0320 	and.w	r3, r3, #32
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d008      	beq.n	8002cb2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	015a      	lsls	r2, r3, #5
 8002ca4:	69bb      	ldr	r3, [r7, #24]
 8002ca6:	4413      	add	r3, r2
 8002ca8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cac:	461a      	mov	r2, r3
 8002cae:	2320      	movs	r3, #32
 8002cb0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f006 fc09 	bl	80094d0 <HAL_PCD_DataOutStageCallback>
 8002cbe:	e01d      	b.n	8002cfc <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d114      	bne.n	8002cf0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002cc6:	6879      	ldr	r1, [r7, #4]
 8002cc8:	683a      	ldr	r2, [r7, #0]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	00db      	lsls	r3, r3, #3
 8002cce:	4413      	add	r3, r2
 8002cd0:	009b      	lsls	r3, r3, #2
 8002cd2:	440b      	add	r3, r1
 8002cd4:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d108      	bne.n	8002cf0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6818      	ldr	r0, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002ce8:	461a      	mov	r2, r3
 8002cea:	2100      	movs	r1, #0
 8002cec:	f004 f844 	bl	8006d78 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	b2db      	uxtb	r3, r3
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	f006 fbea 	bl	80094d0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3720      	adds	r7, #32
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	4f54300a 	.word	0x4f54300a
 8002d0c:	4f54310a 	.word	0x4f54310a

08002d10 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b086      	sub	sp, #24
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
 8002d18:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	333c      	adds	r3, #60	@ 0x3c
 8002d28:	3304      	adds	r3, #4
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	015a      	lsls	r2, r3, #5
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	4413      	add	r3, r2
 8002d36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	4a15      	ldr	r2, [pc, #84]	@ (8002d98 <PCD_EP_OutSetupPacket_int+0x88>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d90e      	bls.n	8002d64 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d009      	beq.n	8002d64 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002d50:	683b      	ldr	r3, [r7, #0]
 8002d52:	015a      	lsls	r2, r3, #5
 8002d54:	693b      	ldr	r3, [r7, #16]
 8002d56:	4413      	add	r3, r2
 8002d58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002d62:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f006 fba1 	bl	80094ac <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	4a0a      	ldr	r2, [pc, #40]	@ (8002d98 <PCD_EP_OutSetupPacket_int+0x88>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d90c      	bls.n	8002d8c <PCD_EP_OutSetupPacket_int+0x7c>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	799b      	ldrb	r3, [r3, #6]
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	d108      	bne.n	8002d8c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6818      	ldr	r0, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002d84:	461a      	mov	r2, r3
 8002d86:	2101      	movs	r1, #1
 8002d88:	f003 fff6 	bl	8006d78 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002d8c:	2300      	movs	r3, #0
}
 8002d8e:	4618      	mov	r0, r3
 8002d90:	3718      	adds	r7, #24
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	4f54300a 	.word	0x4f54300a

08002d9c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	460b      	mov	r3, r1
 8002da6:	70fb      	strb	r3, [r7, #3]
 8002da8:	4613      	mov	r3, r2
 8002daa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002db2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002db4:	78fb      	ldrb	r3, [r7, #3]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d107      	bne.n	8002dca <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002dba:	883b      	ldrh	r3, [r7, #0]
 8002dbc:	0419      	lsls	r1, r3, #16
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	68ba      	ldr	r2, [r7, #8]
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	629a      	str	r2, [r3, #40]	@ 0x28
 8002dc8:	e028      	b.n	8002e1c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd0:	0c1b      	lsrs	r3, r3, #16
 8002dd2:	68ba      	ldr	r2, [r7, #8]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002dd8:	2300      	movs	r3, #0
 8002dda:	73fb      	strb	r3, [r7, #15]
 8002ddc:	e00d      	b.n	8002dfa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	7bfb      	ldrb	r3, [r7, #15]
 8002de4:	3340      	adds	r3, #64	@ 0x40
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	4413      	add	r3, r2
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	0c1b      	lsrs	r3, r3, #16
 8002dee:	68ba      	ldr	r2, [r7, #8]
 8002df0:	4413      	add	r3, r2
 8002df2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002df4:	7bfb      	ldrb	r3, [r7, #15]
 8002df6:	3301      	adds	r3, #1
 8002df8:	73fb      	strb	r3, [r7, #15]
 8002dfa:	7bfa      	ldrb	r2, [r7, #15]
 8002dfc:	78fb      	ldrb	r3, [r7, #3]
 8002dfe:	3b01      	subs	r3, #1
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d3ec      	bcc.n	8002dde <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002e04:	883b      	ldrh	r3, [r7, #0]
 8002e06:	0418      	lsls	r0, r3, #16
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6819      	ldr	r1, [r3, #0]
 8002e0c:	78fb      	ldrb	r3, [r7, #3]
 8002e0e:	3b01      	subs	r3, #1
 8002e10:	68ba      	ldr	r2, [r7, #8]
 8002e12:	4302      	orrs	r2, r0
 8002e14:	3340      	adds	r3, #64	@ 0x40
 8002e16:	009b      	lsls	r3, r3, #2
 8002e18:	440b      	add	r3, r1
 8002e1a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002e1c:	2300      	movs	r3, #0
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3714      	adds	r7, #20
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr

08002e2a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002e2a:	b480      	push	{r7}
 8002e2c:	b083      	sub	sp, #12
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	6078      	str	r0, [r7, #4]
 8002e32:	460b      	mov	r3, r1
 8002e34:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	887a      	ldrh	r2, [r7, #2]
 8002e3c:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002e3e:	2300      	movs	r3, #0
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b085      	sub	sp, #20
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	2200      	movs	r2, #0
 8002e66:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	699b      	ldr	r3, [r3, #24]
 8002e6e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002e7a:	4b05      	ldr	r3, [pc, #20]	@ (8002e90 <HAL_PCDEx_ActivateLPM+0x44>)
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	68fa      	ldr	r2, [r7, #12]
 8002e80:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002e82:	2300      	movs	r3, #0
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3714      	adds	r7, #20
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr
 8002e90:	10000003 	.word	0x10000003

08002e94 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e98:	4b05      	ldr	r3, [pc, #20]	@ (8002eb0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a04      	ldr	r2, [pc, #16]	@ (8002eb0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002e9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ea2:	6013      	str	r3, [r2, #0]
}
 8002ea4:	bf00      	nop
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eac:	4770      	bx	lr
 8002eae:	bf00      	nop
 8002eb0:	40007000 	.word	0x40007000

08002eb4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002eba:	2300      	movs	r3, #0
 8002ebc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002ebe:	4b23      	ldr	r3, [pc, #140]	@ (8002f4c <HAL_PWREx_EnableOverDrive+0x98>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	4a22      	ldr	r2, [pc, #136]	@ (8002f4c <HAL_PWREx_EnableOverDrive+0x98>)
 8002ec4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ec8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002eca:	4b20      	ldr	r3, [pc, #128]	@ (8002f4c <HAL_PWREx_EnableOverDrive+0x98>)
 8002ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ece:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ed2:	603b      	str	r3, [r7, #0]
 8002ed4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002ed6:	4b1e      	ldr	r3, [pc, #120]	@ (8002f50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	4a1d      	ldr	r2, [pc, #116]	@ (8002f50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002edc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ee0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ee2:	f7fe fa3b 	bl	800135c <HAL_GetTick>
 8002ee6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002ee8:	e009      	b.n	8002efe <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002eea:	f7fe fa37 	bl	800135c <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002ef8:	d901      	bls.n	8002efe <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002efa:	2303      	movs	r3, #3
 8002efc:	e022      	b.n	8002f44 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002efe:	4b14      	ldr	r3, [pc, #80]	@ (8002f50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f0a:	d1ee      	bne.n	8002eea <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002f0c:	4b10      	ldr	r3, [pc, #64]	@ (8002f50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	4a0f      	ldr	r2, [pc, #60]	@ (8002f50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f16:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f18:	f7fe fa20 	bl	800135c <HAL_GetTick>
 8002f1c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002f1e:	e009      	b.n	8002f34 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002f20:	f7fe fa1c 	bl	800135c <HAL_GetTick>
 8002f24:	4602      	mov	r2, r0
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	1ad3      	subs	r3, r2, r3
 8002f2a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002f2e:	d901      	bls.n	8002f34 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002f30:	2303      	movs	r3, #3
 8002f32:	e007      	b.n	8002f44 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002f34:	4b06      	ldr	r3, [pc, #24]	@ (8002f50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002f36:	685b      	ldr	r3, [r3, #4]
 8002f38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f3c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002f40:	d1ee      	bne.n	8002f20 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002f42:	2300      	movs	r3, #0
}
 8002f44:	4618      	mov	r0, r3
 8002f46:	3708      	adds	r7, #8
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bd80      	pop	{r7, pc}
 8002f4c:	40023800 	.word	0x40023800
 8002f50:	40007000 	.word	0x40007000

08002f54 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d101      	bne.n	8002f6a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e291      	b.n	800348e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f000 8087 	beq.w	8003086 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f78:	4b96      	ldr	r3, [pc, #600]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	f003 030c 	and.w	r3, r3, #12
 8002f80:	2b04      	cmp	r3, #4
 8002f82:	d00c      	beq.n	8002f9e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f84:	4b93      	ldr	r3, [pc, #588]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f003 030c 	and.w	r3, r3, #12
 8002f8c:	2b08      	cmp	r3, #8
 8002f8e:	d112      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x62>
 8002f90:	4b90      	ldr	r3, [pc, #576]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f98:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f9c:	d10b      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f9e:	4b8d      	ldr	r3, [pc, #564]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d06c      	beq.n	8003084 <HAL_RCC_OscConfig+0x130>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d168      	bne.n	8003084 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e26b      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fbe:	d106      	bne.n	8002fce <HAL_RCC_OscConfig+0x7a>
 8002fc0:	4b84      	ldr	r3, [pc, #528]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a83      	ldr	r2, [pc, #524]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002fc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fca:	6013      	str	r3, [r2, #0]
 8002fcc:	e02e      	b.n	800302c <HAL_RCC_OscConfig+0xd8>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d10c      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x9c>
 8002fd6:	4b7f      	ldr	r3, [pc, #508]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a7e      	ldr	r2, [pc, #504]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002fdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fe0:	6013      	str	r3, [r2, #0]
 8002fe2:	4b7c      	ldr	r3, [pc, #496]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a7b      	ldr	r2, [pc, #492]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002fe8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fec:	6013      	str	r3, [r2, #0]
 8002fee:	e01d      	b.n	800302c <HAL_RCC_OscConfig+0xd8>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002ff8:	d10c      	bne.n	8003014 <HAL_RCC_OscConfig+0xc0>
 8002ffa:	4b76      	ldr	r3, [pc, #472]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a75      	ldr	r2, [pc, #468]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003000:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003004:	6013      	str	r3, [r2, #0]
 8003006:	4b73      	ldr	r3, [pc, #460]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a72      	ldr	r2, [pc, #456]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 800300c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003010:	6013      	str	r3, [r2, #0]
 8003012:	e00b      	b.n	800302c <HAL_RCC_OscConfig+0xd8>
 8003014:	4b6f      	ldr	r3, [pc, #444]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a6e      	ldr	r2, [pc, #440]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 800301a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800301e:	6013      	str	r3, [r2, #0]
 8003020:	4b6c      	ldr	r3, [pc, #432]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a6b      	ldr	r2, [pc, #428]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003026:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800302a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d013      	beq.n	800305c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003034:	f7fe f992 	bl	800135c <HAL_GetTick>
 8003038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800303a:	e008      	b.n	800304e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800303c:	f7fe f98e 	bl	800135c <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b64      	cmp	r3, #100	@ 0x64
 8003048:	d901      	bls.n	800304e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e21f      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800304e:	4b61      	ldr	r3, [pc, #388]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d0f0      	beq.n	800303c <HAL_RCC_OscConfig+0xe8>
 800305a:	e014      	b.n	8003086 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800305c:	f7fe f97e 	bl	800135c <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003064:	f7fe f97a 	bl	800135c <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b64      	cmp	r3, #100	@ 0x64
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e20b      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003076:	4b57      	ldr	r3, [pc, #348]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1f0      	bne.n	8003064 <HAL_RCC_OscConfig+0x110>
 8003082:	e000      	b.n	8003086 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003084:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d069      	beq.n	8003166 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003092:	4b50      	ldr	r3, [pc, #320]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003094:	689b      	ldr	r3, [r3, #8]
 8003096:	f003 030c 	and.w	r3, r3, #12
 800309a:	2b00      	cmp	r3, #0
 800309c:	d00b      	beq.n	80030b6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800309e:	4b4d      	ldr	r3, [pc, #308]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	f003 030c 	and.w	r3, r3, #12
 80030a6:	2b08      	cmp	r3, #8
 80030a8:	d11c      	bne.n	80030e4 <HAL_RCC_OscConfig+0x190>
 80030aa:	4b4a      	ldr	r3, [pc, #296]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d116      	bne.n	80030e4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030b6:	4b47      	ldr	r3, [pc, #284]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d005      	beq.n	80030ce <HAL_RCC_OscConfig+0x17a>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	68db      	ldr	r3, [r3, #12]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d001      	beq.n	80030ce <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e1df      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030ce:	4b41      	ldr	r3, [pc, #260]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	691b      	ldr	r3, [r3, #16]
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	493d      	ldr	r1, [pc, #244]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030e2:	e040      	b.n	8003166 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d023      	beq.n	8003134 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030ec:	4b39      	ldr	r3, [pc, #228]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a38      	ldr	r2, [pc, #224]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80030f2:	f043 0301 	orr.w	r3, r3, #1
 80030f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030f8:	f7fe f930 	bl	800135c <HAL_GetTick>
 80030fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030fe:	e008      	b.n	8003112 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003100:	f7fe f92c 	bl	800135c <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	693b      	ldr	r3, [r7, #16]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	2b02      	cmp	r3, #2
 800310c:	d901      	bls.n	8003112 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800310e:	2303      	movs	r3, #3
 8003110:	e1bd      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003112:	4b30      	ldr	r3, [pc, #192]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	2b00      	cmp	r3, #0
 800311c:	d0f0      	beq.n	8003100 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800311e:	4b2d      	ldr	r3, [pc, #180]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	691b      	ldr	r3, [r3, #16]
 800312a:	00db      	lsls	r3, r3, #3
 800312c:	4929      	ldr	r1, [pc, #164]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 800312e:	4313      	orrs	r3, r2
 8003130:	600b      	str	r3, [r1, #0]
 8003132:	e018      	b.n	8003166 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003134:	4b27      	ldr	r3, [pc, #156]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a26      	ldr	r2, [pc, #152]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 800313a:	f023 0301 	bic.w	r3, r3, #1
 800313e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003140:	f7fe f90c 	bl	800135c <HAL_GetTick>
 8003144:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003146:	e008      	b.n	800315a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003148:	f7fe f908 	bl	800135c <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e199      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800315a:	4b1e      	ldr	r3, [pc, #120]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0302 	and.w	r3, r3, #2
 8003162:	2b00      	cmp	r3, #0
 8003164:	d1f0      	bne.n	8003148 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f003 0308 	and.w	r3, r3, #8
 800316e:	2b00      	cmp	r3, #0
 8003170:	d038      	beq.n	80031e4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	695b      	ldr	r3, [r3, #20]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d019      	beq.n	80031ae <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800317a:	4b16      	ldr	r3, [pc, #88]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 800317c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800317e:	4a15      	ldr	r2, [pc, #84]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 8003180:	f043 0301 	orr.w	r3, r3, #1
 8003184:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003186:	f7fe f8e9 	bl	800135c <HAL_GetTick>
 800318a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800318c:	e008      	b.n	80031a0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800318e:	f7fe f8e5 	bl	800135c <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	2b02      	cmp	r3, #2
 800319a:	d901      	bls.n	80031a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	e176      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031a0:	4b0c      	ldr	r3, [pc, #48]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80031a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031a4:	f003 0302 	and.w	r3, r3, #2
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d0f0      	beq.n	800318e <HAL_RCC_OscConfig+0x23a>
 80031ac:	e01a      	b.n	80031e4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031ae:	4b09      	ldr	r3, [pc, #36]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80031b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031b2:	4a08      	ldr	r2, [pc, #32]	@ (80031d4 <HAL_RCC_OscConfig+0x280>)
 80031b4:	f023 0301 	bic.w	r3, r3, #1
 80031b8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ba:	f7fe f8cf 	bl	800135c <HAL_GetTick>
 80031be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031c0:	e00a      	b.n	80031d8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031c2:	f7fe f8cb 	bl	800135c <HAL_GetTick>
 80031c6:	4602      	mov	r2, r0
 80031c8:	693b      	ldr	r3, [r7, #16]
 80031ca:	1ad3      	subs	r3, r2, r3
 80031cc:	2b02      	cmp	r3, #2
 80031ce:	d903      	bls.n	80031d8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80031d0:	2303      	movs	r3, #3
 80031d2:	e15c      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
 80031d4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031d8:	4b91      	ldr	r3, [pc, #580]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80031da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031dc:	f003 0302 	and.w	r3, r3, #2
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d1ee      	bne.n	80031c2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f003 0304 	and.w	r3, r3, #4
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	f000 80a4 	beq.w	800333a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031f2:	4b8b      	ldr	r3, [pc, #556]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80031f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d10d      	bne.n	800321a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80031fe:	4b88      	ldr	r3, [pc, #544]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003202:	4a87      	ldr	r2, [pc, #540]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003204:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003208:	6413      	str	r3, [r2, #64]	@ 0x40
 800320a:	4b85      	ldr	r3, [pc, #532]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 800320c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003212:	60bb      	str	r3, [r7, #8]
 8003214:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003216:	2301      	movs	r3, #1
 8003218:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800321a:	4b82      	ldr	r3, [pc, #520]	@ (8003424 <HAL_RCC_OscConfig+0x4d0>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003222:	2b00      	cmp	r3, #0
 8003224:	d118      	bne.n	8003258 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003226:	4b7f      	ldr	r3, [pc, #508]	@ (8003424 <HAL_RCC_OscConfig+0x4d0>)
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	4a7e      	ldr	r2, [pc, #504]	@ (8003424 <HAL_RCC_OscConfig+0x4d0>)
 800322c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003230:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003232:	f7fe f893 	bl	800135c <HAL_GetTick>
 8003236:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003238:	e008      	b.n	800324c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800323a:	f7fe f88f 	bl	800135c <HAL_GetTick>
 800323e:	4602      	mov	r2, r0
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	2b64      	cmp	r3, #100	@ 0x64
 8003246:	d901      	bls.n	800324c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e120      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800324c:	4b75      	ldr	r3, [pc, #468]	@ (8003424 <HAL_RCC_OscConfig+0x4d0>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003254:	2b00      	cmp	r3, #0
 8003256:	d0f0      	beq.n	800323a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	689b      	ldr	r3, [r3, #8]
 800325c:	2b01      	cmp	r3, #1
 800325e:	d106      	bne.n	800326e <HAL_RCC_OscConfig+0x31a>
 8003260:	4b6f      	ldr	r3, [pc, #444]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003264:	4a6e      	ldr	r2, [pc, #440]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003266:	f043 0301 	orr.w	r3, r3, #1
 800326a:	6713      	str	r3, [r2, #112]	@ 0x70
 800326c:	e02d      	b.n	80032ca <HAL_RCC_OscConfig+0x376>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	689b      	ldr	r3, [r3, #8]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d10c      	bne.n	8003290 <HAL_RCC_OscConfig+0x33c>
 8003276:	4b6a      	ldr	r3, [pc, #424]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003278:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800327a:	4a69      	ldr	r2, [pc, #420]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 800327c:	f023 0301 	bic.w	r3, r3, #1
 8003280:	6713      	str	r3, [r2, #112]	@ 0x70
 8003282:	4b67      	ldr	r3, [pc, #412]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003284:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003286:	4a66      	ldr	r2, [pc, #408]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003288:	f023 0304 	bic.w	r3, r3, #4
 800328c:	6713      	str	r3, [r2, #112]	@ 0x70
 800328e:	e01c      	b.n	80032ca <HAL_RCC_OscConfig+0x376>
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	689b      	ldr	r3, [r3, #8]
 8003294:	2b05      	cmp	r3, #5
 8003296:	d10c      	bne.n	80032b2 <HAL_RCC_OscConfig+0x35e>
 8003298:	4b61      	ldr	r3, [pc, #388]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 800329a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800329c:	4a60      	ldr	r2, [pc, #384]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 800329e:	f043 0304 	orr.w	r3, r3, #4
 80032a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80032a4:	4b5e      	ldr	r3, [pc, #376]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80032a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032a8:	4a5d      	ldr	r2, [pc, #372]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80032aa:	f043 0301 	orr.w	r3, r3, #1
 80032ae:	6713      	str	r3, [r2, #112]	@ 0x70
 80032b0:	e00b      	b.n	80032ca <HAL_RCC_OscConfig+0x376>
 80032b2:	4b5b      	ldr	r3, [pc, #364]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80032b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032b6:	4a5a      	ldr	r2, [pc, #360]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80032b8:	f023 0301 	bic.w	r3, r3, #1
 80032bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80032be:	4b58      	ldr	r3, [pc, #352]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80032c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032c2:	4a57      	ldr	r2, [pc, #348]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80032c4:	f023 0304 	bic.w	r3, r3, #4
 80032c8:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d015      	beq.n	80032fe <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032d2:	f7fe f843 	bl	800135c <HAL_GetTick>
 80032d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032d8:	e00a      	b.n	80032f0 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032da:	f7fe f83f 	bl	800135c <HAL_GetTick>
 80032de:	4602      	mov	r2, r0
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	1ad3      	subs	r3, r2, r3
 80032e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d901      	bls.n	80032f0 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e0ce      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032f0:	4b4b      	ldr	r3, [pc, #300]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80032f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032f4:	f003 0302 	and.w	r3, r3, #2
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d0ee      	beq.n	80032da <HAL_RCC_OscConfig+0x386>
 80032fc:	e014      	b.n	8003328 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032fe:	f7fe f82d 	bl	800135c <HAL_GetTick>
 8003302:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003304:	e00a      	b.n	800331c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003306:	f7fe f829 	bl	800135c <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	1ad3      	subs	r3, r2, r3
 8003310:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003314:	4293      	cmp	r3, r2
 8003316:	d901      	bls.n	800331c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003318:	2303      	movs	r3, #3
 800331a:	e0b8      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800331c:	4b40      	ldr	r3, [pc, #256]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 800331e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003320:	f003 0302 	and.w	r3, r3, #2
 8003324:	2b00      	cmp	r3, #0
 8003326:	d1ee      	bne.n	8003306 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003328:	7dfb      	ldrb	r3, [r7, #23]
 800332a:	2b01      	cmp	r3, #1
 800332c:	d105      	bne.n	800333a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800332e:	4b3c      	ldr	r3, [pc, #240]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003330:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003332:	4a3b      	ldr	r2, [pc, #236]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003334:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003338:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	2b00      	cmp	r3, #0
 8003340:	f000 80a4 	beq.w	800348c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003344:	4b36      	ldr	r3, [pc, #216]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f003 030c 	and.w	r3, r3, #12
 800334c:	2b08      	cmp	r3, #8
 800334e:	d06b      	beq.n	8003428 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	699b      	ldr	r3, [r3, #24]
 8003354:	2b02      	cmp	r3, #2
 8003356:	d149      	bne.n	80033ec <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003358:	4b31      	ldr	r3, [pc, #196]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a30      	ldr	r2, [pc, #192]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 800335e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003362:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003364:	f7fd fffa 	bl	800135c <HAL_GetTick>
 8003368:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800336a:	e008      	b.n	800337e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800336c:	f7fd fff6 	bl	800135c <HAL_GetTick>
 8003370:	4602      	mov	r2, r0
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	2b02      	cmp	r3, #2
 8003378:	d901      	bls.n	800337e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800337a:	2303      	movs	r3, #3
 800337c:	e087      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800337e:	4b28      	ldr	r3, [pc, #160]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d1f0      	bne.n	800336c <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	69da      	ldr	r2, [r3, #28]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6a1b      	ldr	r3, [r3, #32]
 8003392:	431a      	orrs	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003398:	019b      	lsls	r3, r3, #6
 800339a:	431a      	orrs	r2, r3
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033a0:	085b      	lsrs	r3, r3, #1
 80033a2:	3b01      	subs	r3, #1
 80033a4:	041b      	lsls	r3, r3, #16
 80033a6:	431a      	orrs	r2, r3
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ac:	061b      	lsls	r3, r3, #24
 80033ae:	4313      	orrs	r3, r2
 80033b0:	4a1b      	ldr	r2, [pc, #108]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80033b2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80033b6:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033b8:	4b19      	ldr	r3, [pc, #100]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a18      	ldr	r2, [pc, #96]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80033be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c4:	f7fd ffca 	bl	800135c <HAL_GetTick>
 80033c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033ca:	e008      	b.n	80033de <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033cc:	f7fd ffc6 	bl	800135c <HAL_GetTick>
 80033d0:	4602      	mov	r2, r0
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	2b02      	cmp	r3, #2
 80033d8:	d901      	bls.n	80033de <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 80033da:	2303      	movs	r3, #3
 80033dc:	e057      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033de:	4b10      	ldr	r3, [pc, #64]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d0f0      	beq.n	80033cc <HAL_RCC_OscConfig+0x478>
 80033ea:	e04f      	b.n	800348c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a0b      	ldr	r2, [pc, #44]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 80033f2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033f8:	f7fd ffb0 	bl	800135c <HAL_GetTick>
 80033fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033fe:	e008      	b.n	8003412 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003400:	f7fd ffac 	bl	800135c <HAL_GetTick>
 8003404:	4602      	mov	r2, r0
 8003406:	693b      	ldr	r3, [r7, #16]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	2b02      	cmp	r3, #2
 800340c:	d901      	bls.n	8003412 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800340e:	2303      	movs	r3, #3
 8003410:	e03d      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003412:	4b03      	ldr	r3, [pc, #12]	@ (8003420 <HAL_RCC_OscConfig+0x4cc>)
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d1f0      	bne.n	8003400 <HAL_RCC_OscConfig+0x4ac>
 800341e:	e035      	b.n	800348c <HAL_RCC_OscConfig+0x538>
 8003420:	40023800 	.word	0x40023800
 8003424:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003428:	4b1b      	ldr	r3, [pc, #108]	@ (8003498 <HAL_RCC_OscConfig+0x544>)
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	699b      	ldr	r3, [r3, #24]
 8003432:	2b01      	cmp	r3, #1
 8003434:	d028      	beq.n	8003488 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003440:	429a      	cmp	r2, r3
 8003442:	d121      	bne.n	8003488 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800344e:	429a      	cmp	r2, r3
 8003450:	d11a      	bne.n	8003488 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003452:	68fa      	ldr	r2, [r7, #12]
 8003454:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003458:	4013      	ands	r3, r2
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800345e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003460:	4293      	cmp	r3, r2
 8003462:	d111      	bne.n	8003488 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800346e:	085b      	lsrs	r3, r3, #1
 8003470:	3b01      	subs	r3, #1
 8003472:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003474:	429a      	cmp	r2, r3
 8003476:	d107      	bne.n	8003488 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003482:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003484:	429a      	cmp	r2, r3
 8003486:	d001      	beq.n	800348c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003488:	2301      	movs	r3, #1
 800348a:	e000      	b.n	800348e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800348c:	2300      	movs	r3, #0
}
 800348e:	4618      	mov	r0, r3
 8003490:	3718      	adds	r7, #24
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	40023800 	.word	0x40023800

0800349c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80034a6:	2300      	movs	r3, #0
 80034a8:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d101      	bne.n	80034b4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80034b0:	2301      	movs	r3, #1
 80034b2:	e0d0      	b.n	8003656 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034b4:	4b6a      	ldr	r3, [pc, #424]	@ (8003660 <HAL_RCC_ClockConfig+0x1c4>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f003 030f 	and.w	r3, r3, #15
 80034bc:	683a      	ldr	r2, [r7, #0]
 80034be:	429a      	cmp	r2, r3
 80034c0:	d910      	bls.n	80034e4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034c2:	4b67      	ldr	r3, [pc, #412]	@ (8003660 <HAL_RCC_ClockConfig+0x1c4>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f023 020f 	bic.w	r2, r3, #15
 80034ca:	4965      	ldr	r1, [pc, #404]	@ (8003660 <HAL_RCC_ClockConfig+0x1c4>)
 80034cc:	683b      	ldr	r3, [r7, #0]
 80034ce:	4313      	orrs	r3, r2
 80034d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80034d2:	4b63      	ldr	r3, [pc, #396]	@ (8003660 <HAL_RCC_ClockConfig+0x1c4>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 030f 	and.w	r3, r3, #15
 80034da:	683a      	ldr	r2, [r7, #0]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d001      	beq.n	80034e4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e0b8      	b.n	8003656 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0302 	and.w	r3, r3, #2
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d020      	beq.n	8003532 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0304 	and.w	r3, r3, #4
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d005      	beq.n	8003508 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034fc:	4b59      	ldr	r3, [pc, #356]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 80034fe:	689b      	ldr	r3, [r3, #8]
 8003500:	4a58      	ldr	r2, [pc, #352]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 8003502:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003506:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0308 	and.w	r3, r3, #8
 8003510:	2b00      	cmp	r3, #0
 8003512:	d005      	beq.n	8003520 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003514:	4b53      	ldr	r3, [pc, #332]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	4a52      	ldr	r2, [pc, #328]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 800351a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800351e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003520:	4b50      	ldr	r3, [pc, #320]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	689b      	ldr	r3, [r3, #8]
 800352c:	494d      	ldr	r1, [pc, #308]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 800352e:	4313      	orrs	r3, r2
 8003530:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0301 	and.w	r3, r3, #1
 800353a:	2b00      	cmp	r3, #0
 800353c:	d040      	beq.n	80035c0 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d107      	bne.n	8003556 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003546:	4b47      	ldr	r3, [pc, #284]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d115      	bne.n	800357e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e07f      	b.n	8003656 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	2b02      	cmp	r3, #2
 800355c:	d107      	bne.n	800356e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800355e:	4b41      	ldr	r3, [pc, #260]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003566:	2b00      	cmp	r3, #0
 8003568:	d109      	bne.n	800357e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800356a:	2301      	movs	r3, #1
 800356c:	e073      	b.n	8003656 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800356e:	4b3d      	ldr	r3, [pc, #244]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 0302 	and.w	r3, r3, #2
 8003576:	2b00      	cmp	r3, #0
 8003578:	d101      	bne.n	800357e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e06b      	b.n	8003656 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800357e:	4b39      	ldr	r3, [pc, #228]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 8003580:	689b      	ldr	r3, [r3, #8]
 8003582:	f023 0203 	bic.w	r2, r3, #3
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	4936      	ldr	r1, [pc, #216]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 800358c:	4313      	orrs	r3, r2
 800358e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003590:	f7fd fee4 	bl	800135c <HAL_GetTick>
 8003594:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003596:	e00a      	b.n	80035ae <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003598:	f7fd fee0 	bl	800135c <HAL_GetTick>
 800359c:	4602      	mov	r2, r0
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	1ad3      	subs	r3, r2, r3
 80035a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035a6:	4293      	cmp	r3, r2
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e053      	b.n	8003656 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035ae:	4b2d      	ldr	r3, [pc, #180]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	f003 020c 	and.w	r2, r3, #12
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	429a      	cmp	r2, r3
 80035be:	d1eb      	bne.n	8003598 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035c0:	4b27      	ldr	r3, [pc, #156]	@ (8003660 <HAL_RCC_ClockConfig+0x1c4>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 030f 	and.w	r3, r3, #15
 80035c8:	683a      	ldr	r2, [r7, #0]
 80035ca:	429a      	cmp	r2, r3
 80035cc:	d210      	bcs.n	80035f0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ce:	4b24      	ldr	r3, [pc, #144]	@ (8003660 <HAL_RCC_ClockConfig+0x1c4>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f023 020f 	bic.w	r2, r3, #15
 80035d6:	4922      	ldr	r1, [pc, #136]	@ (8003660 <HAL_RCC_ClockConfig+0x1c4>)
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	4313      	orrs	r3, r2
 80035dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80035de:	4b20      	ldr	r3, [pc, #128]	@ (8003660 <HAL_RCC_ClockConfig+0x1c4>)
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 030f 	and.w	r3, r3, #15
 80035e6:	683a      	ldr	r2, [r7, #0]
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d001      	beq.n	80035f0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e032      	b.n	8003656 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0304 	and.w	r3, r3, #4
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d008      	beq.n	800360e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035fc:	4b19      	ldr	r3, [pc, #100]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 80035fe:	689b      	ldr	r3, [r3, #8]
 8003600:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	4916      	ldr	r1, [pc, #88]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 800360a:	4313      	orrs	r3, r2
 800360c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0308 	and.w	r3, r3, #8
 8003616:	2b00      	cmp	r3, #0
 8003618:	d009      	beq.n	800362e <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800361a:	4b12      	ldr	r3, [pc, #72]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 800361c:	689b      	ldr	r3, [r3, #8]
 800361e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	00db      	lsls	r3, r3, #3
 8003628:	490e      	ldr	r1, [pc, #56]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 800362a:	4313      	orrs	r3, r2
 800362c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800362e:	f000 f821 	bl	8003674 <HAL_RCC_GetSysClockFreq>
 8003632:	4602      	mov	r2, r0
 8003634:	4b0b      	ldr	r3, [pc, #44]	@ (8003664 <HAL_RCC_ClockConfig+0x1c8>)
 8003636:	689b      	ldr	r3, [r3, #8]
 8003638:	091b      	lsrs	r3, r3, #4
 800363a:	f003 030f 	and.w	r3, r3, #15
 800363e:	490a      	ldr	r1, [pc, #40]	@ (8003668 <HAL_RCC_ClockConfig+0x1cc>)
 8003640:	5ccb      	ldrb	r3, [r1, r3]
 8003642:	fa22 f303 	lsr.w	r3, r2, r3
 8003646:	4a09      	ldr	r2, [pc, #36]	@ (800366c <HAL_RCC_ClockConfig+0x1d0>)
 8003648:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800364a:	4b09      	ldr	r3, [pc, #36]	@ (8003670 <HAL_RCC_ClockConfig+0x1d4>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4618      	mov	r0, r3
 8003650:	f7fd fe40 	bl	80012d4 <HAL_InitTick>

  return HAL_OK;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	40023c00 	.word	0x40023c00
 8003664:	40023800 	.word	0x40023800
 8003668:	08009da4 	.word	0x08009da4
 800366c:	20000000 	.word	0x20000000
 8003670:	20000004 	.word	0x20000004

08003674 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003674:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003678:	b094      	sub	sp, #80	@ 0x50
 800367a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800367c:	2300      	movs	r3, #0
 800367e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003680:	2300      	movs	r3, #0
 8003682:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003684:	2300      	movs	r3, #0
 8003686:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003688:	2300      	movs	r3, #0
 800368a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800368c:	4b79      	ldr	r3, [pc, #484]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x200>)
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	f003 030c 	and.w	r3, r3, #12
 8003694:	2b08      	cmp	r3, #8
 8003696:	d00d      	beq.n	80036b4 <HAL_RCC_GetSysClockFreq+0x40>
 8003698:	2b08      	cmp	r3, #8
 800369a:	f200 80e1 	bhi.w	8003860 <HAL_RCC_GetSysClockFreq+0x1ec>
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d002      	beq.n	80036a8 <HAL_RCC_GetSysClockFreq+0x34>
 80036a2:	2b04      	cmp	r3, #4
 80036a4:	d003      	beq.n	80036ae <HAL_RCC_GetSysClockFreq+0x3a>
 80036a6:	e0db      	b.n	8003860 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80036a8:	4b73      	ldr	r3, [pc, #460]	@ (8003878 <HAL_RCC_GetSysClockFreq+0x204>)
 80036aa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036ac:	e0db      	b.n	8003866 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80036ae:	4b72      	ldr	r3, [pc, #456]	@ (8003878 <HAL_RCC_GetSysClockFreq+0x204>)
 80036b0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80036b2:	e0d8      	b.n	8003866 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036b4:	4b6f      	ldr	r3, [pc, #444]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x200>)
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036bc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80036be:	4b6d      	ldr	r3, [pc, #436]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x200>)
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d063      	beq.n	8003792 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036ca:	4b6a      	ldr	r3, [pc, #424]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x200>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	099b      	lsrs	r3, r3, #6
 80036d0:	2200      	movs	r2, #0
 80036d2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80036d4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80036d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036dc:	633b      	str	r3, [r7, #48]	@ 0x30
 80036de:	2300      	movs	r3, #0
 80036e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80036e2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80036e6:	4622      	mov	r2, r4
 80036e8:	462b      	mov	r3, r5
 80036ea:	f04f 0000 	mov.w	r0, #0
 80036ee:	f04f 0100 	mov.w	r1, #0
 80036f2:	0159      	lsls	r1, r3, #5
 80036f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80036f8:	0150      	lsls	r0, r2, #5
 80036fa:	4602      	mov	r2, r0
 80036fc:	460b      	mov	r3, r1
 80036fe:	4621      	mov	r1, r4
 8003700:	1a51      	subs	r1, r2, r1
 8003702:	6139      	str	r1, [r7, #16]
 8003704:	4629      	mov	r1, r5
 8003706:	eb63 0301 	sbc.w	r3, r3, r1
 800370a:	617b      	str	r3, [r7, #20]
 800370c:	f04f 0200 	mov.w	r2, #0
 8003710:	f04f 0300 	mov.w	r3, #0
 8003714:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003718:	4659      	mov	r1, fp
 800371a:	018b      	lsls	r3, r1, #6
 800371c:	4651      	mov	r1, sl
 800371e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003722:	4651      	mov	r1, sl
 8003724:	018a      	lsls	r2, r1, #6
 8003726:	4651      	mov	r1, sl
 8003728:	ebb2 0801 	subs.w	r8, r2, r1
 800372c:	4659      	mov	r1, fp
 800372e:	eb63 0901 	sbc.w	r9, r3, r1
 8003732:	f04f 0200 	mov.w	r2, #0
 8003736:	f04f 0300 	mov.w	r3, #0
 800373a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800373e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003742:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003746:	4690      	mov	r8, r2
 8003748:	4699      	mov	r9, r3
 800374a:	4623      	mov	r3, r4
 800374c:	eb18 0303 	adds.w	r3, r8, r3
 8003750:	60bb      	str	r3, [r7, #8]
 8003752:	462b      	mov	r3, r5
 8003754:	eb49 0303 	adc.w	r3, r9, r3
 8003758:	60fb      	str	r3, [r7, #12]
 800375a:	f04f 0200 	mov.w	r2, #0
 800375e:	f04f 0300 	mov.w	r3, #0
 8003762:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003766:	4629      	mov	r1, r5
 8003768:	028b      	lsls	r3, r1, #10
 800376a:	4621      	mov	r1, r4
 800376c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003770:	4621      	mov	r1, r4
 8003772:	028a      	lsls	r2, r1, #10
 8003774:	4610      	mov	r0, r2
 8003776:	4619      	mov	r1, r3
 8003778:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800377a:	2200      	movs	r2, #0
 800377c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800377e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003780:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003784:	f7fc fd4c 	bl	8000220 <__aeabi_uldivmod>
 8003788:	4602      	mov	r2, r0
 800378a:	460b      	mov	r3, r1
 800378c:	4613      	mov	r3, r2
 800378e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003790:	e058      	b.n	8003844 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003792:	4b38      	ldr	r3, [pc, #224]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x200>)
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	099b      	lsrs	r3, r3, #6
 8003798:	2200      	movs	r2, #0
 800379a:	4618      	mov	r0, r3
 800379c:	4611      	mov	r1, r2
 800379e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80037a2:	623b      	str	r3, [r7, #32]
 80037a4:	2300      	movs	r3, #0
 80037a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80037a8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80037ac:	4642      	mov	r2, r8
 80037ae:	464b      	mov	r3, r9
 80037b0:	f04f 0000 	mov.w	r0, #0
 80037b4:	f04f 0100 	mov.w	r1, #0
 80037b8:	0159      	lsls	r1, r3, #5
 80037ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037be:	0150      	lsls	r0, r2, #5
 80037c0:	4602      	mov	r2, r0
 80037c2:	460b      	mov	r3, r1
 80037c4:	4641      	mov	r1, r8
 80037c6:	ebb2 0a01 	subs.w	sl, r2, r1
 80037ca:	4649      	mov	r1, r9
 80037cc:	eb63 0b01 	sbc.w	fp, r3, r1
 80037d0:	f04f 0200 	mov.w	r2, #0
 80037d4:	f04f 0300 	mov.w	r3, #0
 80037d8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80037dc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80037e0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80037e4:	ebb2 040a 	subs.w	r4, r2, sl
 80037e8:	eb63 050b 	sbc.w	r5, r3, fp
 80037ec:	f04f 0200 	mov.w	r2, #0
 80037f0:	f04f 0300 	mov.w	r3, #0
 80037f4:	00eb      	lsls	r3, r5, #3
 80037f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037fa:	00e2      	lsls	r2, r4, #3
 80037fc:	4614      	mov	r4, r2
 80037fe:	461d      	mov	r5, r3
 8003800:	4643      	mov	r3, r8
 8003802:	18e3      	adds	r3, r4, r3
 8003804:	603b      	str	r3, [r7, #0]
 8003806:	464b      	mov	r3, r9
 8003808:	eb45 0303 	adc.w	r3, r5, r3
 800380c:	607b      	str	r3, [r7, #4]
 800380e:	f04f 0200 	mov.w	r2, #0
 8003812:	f04f 0300 	mov.w	r3, #0
 8003816:	e9d7 4500 	ldrd	r4, r5, [r7]
 800381a:	4629      	mov	r1, r5
 800381c:	028b      	lsls	r3, r1, #10
 800381e:	4621      	mov	r1, r4
 8003820:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003824:	4621      	mov	r1, r4
 8003826:	028a      	lsls	r2, r1, #10
 8003828:	4610      	mov	r0, r2
 800382a:	4619      	mov	r1, r3
 800382c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800382e:	2200      	movs	r2, #0
 8003830:	61bb      	str	r3, [r7, #24]
 8003832:	61fa      	str	r2, [r7, #28]
 8003834:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003838:	f7fc fcf2 	bl	8000220 <__aeabi_uldivmod>
 800383c:	4602      	mov	r2, r0
 800383e:	460b      	mov	r3, r1
 8003840:	4613      	mov	r3, r2
 8003842:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003844:	4b0b      	ldr	r3, [pc, #44]	@ (8003874 <HAL_RCC_GetSysClockFreq+0x200>)
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	0c1b      	lsrs	r3, r3, #16
 800384a:	f003 0303 	and.w	r3, r3, #3
 800384e:	3301      	adds	r3, #1
 8003850:	005b      	lsls	r3, r3, #1
 8003852:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003854:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003856:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003858:	fbb2 f3f3 	udiv	r3, r2, r3
 800385c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800385e:	e002      	b.n	8003866 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003860:	4b05      	ldr	r3, [pc, #20]	@ (8003878 <HAL_RCC_GetSysClockFreq+0x204>)
 8003862:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003864:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003866:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003868:	4618      	mov	r0, r3
 800386a:	3750      	adds	r7, #80	@ 0x50
 800386c:	46bd      	mov	sp, r7
 800386e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003872:	bf00      	nop
 8003874:	40023800 	.word	0x40023800
 8003878:	00f42400 	.word	0x00f42400

0800387c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800387c:	b480      	push	{r7}
 800387e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003880:	4b03      	ldr	r3, [pc, #12]	@ (8003890 <HAL_RCC_GetHCLKFreq+0x14>)
 8003882:	681b      	ldr	r3, [r3, #0]
}
 8003884:	4618      	mov	r0, r3
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	20000000 	.word	0x20000000

08003894 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b088      	sub	sp, #32
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800389c:	2300      	movs	r3, #0
 800389e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80038a0:	2300      	movs	r3, #0
 80038a2:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 80038a4:	2300      	movs	r3, #0
 80038a6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80038a8:	2300      	movs	r3, #0
 80038aa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0301 	and.w	r3, r3, #1
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d012      	beq.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80038b8:	4b65      	ldr	r3, [pc, #404]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	4a64      	ldr	r2, [pc, #400]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038be:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80038c2:	6093      	str	r3, [r2, #8]
 80038c4:	4b62      	ldr	r3, [pc, #392]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038c6:	689a      	ldr	r2, [r3, #8]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038cc:	4960      	ldr	r1, [pc, #384]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d101      	bne.n	80038de <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 80038da:	2301      	movs	r3, #1
 80038dc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d017      	beq.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038ea:	4b59      	ldr	r3, [pc, #356]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80038f0:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038f8:	4955      	ldr	r1, [pc, #340]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038fa:	4313      	orrs	r3, r2
 80038fc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003904:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003908:	d101      	bne.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 800390a:	2301      	movs	r3, #1
 800390c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003912:	2b00      	cmp	r3, #0
 8003914:	d101      	bne.n	800391a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 8003916:	2301      	movs	r3, #1
 8003918:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003922:	2b00      	cmp	r3, #0
 8003924:	d017      	beq.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003926:	4b4a      	ldr	r3, [pc, #296]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003928:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800392c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003934:	4946      	ldr	r1, [pc, #280]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003936:	4313      	orrs	r3, r2
 8003938:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003940:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003944:	d101      	bne.n	800394a <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 8003946:	2301      	movs	r3, #1
 8003948:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800394e:	2b00      	cmp	r3, #0
 8003950:	d101      	bne.n	8003956 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 8003952:	2301      	movs	r3, #1
 8003954:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0320 	and.w	r3, r3, #32
 800395e:	2b00      	cmp	r3, #0
 8003960:	f000 808b 	beq.w	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003964:	4b3a      	ldr	r3, [pc, #232]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003968:	4a39      	ldr	r2, [pc, #228]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800396a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800396e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003970:	4b37      	ldr	r3, [pc, #220]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003974:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003978:	60fb      	str	r3, [r7, #12]
 800397a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800397c:	4b35      	ldr	r3, [pc, #212]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a34      	ldr	r2, [pc, #208]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003982:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003986:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003988:	f7fd fce8 	bl	800135c <HAL_GetTick>
 800398c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800398e:	e008      	b.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003990:	f7fd fce4 	bl	800135c <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	2b64      	cmp	r3, #100	@ 0x64
 800399c:	d901      	bls.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e2bc      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80039a2:	4b2c      	ldr	r3, [pc, #176]	@ (8003a54 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d0f0      	beq.n	8003990 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80039ae:	4b28      	ldr	r3, [pc, #160]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039b6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d035      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x196>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d02e      	beq.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80039cc:	4b20      	ldr	r3, [pc, #128]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039d4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80039d6:	4b1e      	ldr	r3, [pc, #120]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039da:	4a1d      	ldr	r2, [pc, #116]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039e0:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80039e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039e6:	4a1a      	ldr	r2, [pc, #104]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039ec:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80039ee:	4a18      	ldr	r2, [pc, #96]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80039f4:	4b16      	ldr	r3, [pc, #88]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f8:	f003 0301 	and.w	r3, r3, #1
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d114      	bne.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a00:	f7fd fcac 	bl	800135c <HAL_GetTick>
 8003a04:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a06:	e00a      	b.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003a08:	f7fd fca8 	bl	800135c <HAL_GetTick>
 8003a0c:	4602      	mov	r2, r0
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d901      	bls.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 8003a1a:	2303      	movs	r3, #3
 8003a1c:	e27e      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a22:	f003 0302 	and.w	r3, r3, #2
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d0ee      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a2e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a36:	d111      	bne.n	8003a5c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 8003a38:	4b05      	ldr	r3, [pc, #20]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8003a44:	4b04      	ldr	r3, [pc, #16]	@ (8003a58 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003a46:	400b      	ands	r3, r1
 8003a48:	4901      	ldr	r1, [pc, #4]	@ (8003a50 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	608b      	str	r3, [r1, #8]
 8003a4e:	e00b      	b.n	8003a68 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 8003a50:	40023800 	.word	0x40023800
 8003a54:	40007000 	.word	0x40007000
 8003a58:	0ffffcff 	.word	0x0ffffcff
 8003a5c:	4ba4      	ldr	r3, [pc, #656]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	4aa3      	ldr	r2, [pc, #652]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a62:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8003a66:	6093      	str	r3, [r2, #8]
 8003a68:	4ba1      	ldr	r3, [pc, #644]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a6a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a74:	499e      	ldr	r1, [pc, #632]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a76:	4313      	orrs	r3, r2
 8003a78:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0310 	and.w	r3, r3, #16
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d010      	beq.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003a86:	4b9a      	ldr	r3, [pc, #616]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a88:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a8c:	4a98      	ldr	r2, [pc, #608]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a92:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003a96:	4b96      	ldr	r3, [pc, #600]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a98:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aa0:	4993      	ldr	r1, [pc, #588]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d00a      	beq.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ab4:	4b8e      	ldr	r3, [pc, #568]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003aba:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ac2:	498b      	ldr	r1, [pc, #556]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ac4:	4313      	orrs	r3, r2
 8003ac6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d00a      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ad6:	4b86      	ldr	r3, [pc, #536]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003adc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ae4:	4982      	ldr	r1, [pc, #520]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d00a      	beq.n	8003b0e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003af8:	4b7d      	ldr	r3, [pc, #500]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003afe:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b06:	497a      	ldr	r1, [pc, #488]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d00a      	beq.n	8003b30 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b1a:	4b75      	ldr	r3, [pc, #468]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b20:	f023 0203 	bic.w	r2, r3, #3
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b28:	4971      	ldr	r1, [pc, #452]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d00a      	beq.n	8003b52 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b3c:	4b6c      	ldr	r3, [pc, #432]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b42:	f023 020c 	bic.w	r2, r3, #12
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4a:	4969      	ldr	r1, [pc, #420]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d00a      	beq.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003b5e:	4b64      	ldr	r3, [pc, #400]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b64:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b6c:	4960      	ldr	r1, [pc, #384]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d00a      	beq.n	8003b96 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b80:	4b5b      	ldr	r3, [pc, #364]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b86:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b8e:	4958      	ldr	r1, [pc, #352]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b90:	4313      	orrs	r3, r2
 8003b92:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00a      	beq.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ba2:	4b53      	ldr	r3, [pc, #332]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ba8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bb0:	494f      	ldr	r1, [pc, #316]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d00a      	beq.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003bc4:	4b4a      	ldr	r3, [pc, #296]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bca:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bd2:	4947      	ldr	r1, [pc, #284]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bd4:	4313      	orrs	r3, r2
 8003bd6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d00a      	beq.n	8003bfc <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003be6:	4b42      	ldr	r3, [pc, #264]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003be8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bec:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003bf4:	493e      	ldr	r1, [pc, #248]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bf6:	4313      	orrs	r3, r2
 8003bf8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d00a      	beq.n	8003c1e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003c08:	4b39      	ldr	r3, [pc, #228]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c0e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c16:	4936      	ldr	r1, [pc, #216]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d011      	beq.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003c2a:	4b31      	ldr	r3, [pc, #196]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c30:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c38:	492d      	ldr	r1, [pc, #180]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c3a:	4313      	orrs	r3, r2
 8003c3c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c44:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003c48:	d101      	bne.n	8003c4e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d00a      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c5a:	4b25      	ldr	r3, [pc, #148]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c60:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003c68:	4921      	ldr	r1, [pc, #132]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d00a      	beq.n	8003c92 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003c7c:	4b1c      	ldr	r3, [pc, #112]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c82:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c8a:	4919      	ldr	r1, [pc, #100]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00a      	beq.n	8003cb4 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003c9e:	4b14      	ldr	r3, [pc, #80]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ca4:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003cac:	4910      	ldr	r1, [pc, #64]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003cb4:	69fb      	ldr	r3, [r7, #28]
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d006      	beq.n	8003cc8 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f000 809d 	beq.w	8003e02 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003cc8:	4b09      	ldr	r3, [pc, #36]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a08      	ldr	r2, [pc, #32]	@ (8003cf0 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003cce:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003cd2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003cd4:	f7fd fb42 	bl	800135c <HAL_GetTick>
 8003cd8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003cda:	e00b      	b.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003cdc:	f7fd fb3e 	bl	800135c <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b64      	cmp	r3, #100	@ 0x64
 8003ce8:	d904      	bls.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e116      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x688>
 8003cee:	bf00      	nop
 8003cf0:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003cf4:	4b8b      	ldr	r3, [pc, #556]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d1ed      	bne.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0301 	and.w	r3, r3, #1
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d017      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d113      	bne.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003d14:	4b83      	ldr	r3, [pc, #524]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d1a:	0e1b      	lsrs	r3, r3, #24
 8003d1c:	f003 030f 	and.w	r3, r3, #15
 8003d20:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	019a      	lsls	r2, r3, #6
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	061b      	lsls	r3, r3, #24
 8003d2c:	431a      	orrs	r2, r3
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	689b      	ldr	r3, [r3, #8]
 8003d32:	071b      	lsls	r3, r3, #28
 8003d34:	497b      	ldr	r1, [pc, #492]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d36:	4313      	orrs	r3, r2
 8003d38:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d004      	beq.n	8003d52 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d4c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d50:	d00a      	beq.n	8003d68 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d024      	beq.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d62:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d66:	d11f      	bne.n	8003da8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003d68:	4b6e      	ldr	r3, [pc, #440]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d6e:	0f1b      	lsrs	r3, r3, #28
 8003d70:	f003 0307 	and.w	r3, r3, #7
 8003d74:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	019a      	lsls	r2, r3, #6
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	061b      	lsls	r3, r3, #24
 8003d82:	431a      	orrs	r2, r3
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	071b      	lsls	r3, r3, #28
 8003d88:	4966      	ldr	r1, [pc, #408]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003d90:	4b64      	ldr	r3, [pc, #400]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d96:	f023 021f 	bic.w	r2, r3, #31
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	69db      	ldr	r3, [r3, #28]
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	4960      	ldr	r1, [pc, #384]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003da2:	4313      	orrs	r3, r2
 8003da4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d00d      	beq.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	019a      	lsls	r2, r3, #6
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	061b      	lsls	r3, r3, #24
 8003dc0:	431a      	orrs	r2, r3
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	071b      	lsls	r3, r3, #28
 8003dc8:	4956      	ldr	r1, [pc, #344]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003dd0:	4b54      	ldr	r3, [pc, #336]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	4a53      	ldr	r2, [pc, #332]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003dd6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003dda:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ddc:	f7fd fabe 	bl	800135c <HAL_GetTick>
 8003de0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003de2:	e008      	b.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003de4:	f7fd faba 	bl	800135c <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	697b      	ldr	r3, [r7, #20]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	2b64      	cmp	r3, #100	@ 0x64
 8003df0:	d901      	bls.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e092      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003df6:	4b4b      	ldr	r3, [pc, #300]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d0f0      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003e02:	69bb      	ldr	r3, [r7, #24]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	f040 8088 	bne.w	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003e0a:	4b46      	ldr	r3, [pc, #280]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	4a45      	ldr	r2, [pc, #276]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e14:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e16:	f7fd faa1 	bl	800135c <HAL_GetTick>
 8003e1a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003e1c:	e008      	b.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003e1e:	f7fd fa9d 	bl	800135c <HAL_GetTick>
 8003e22:	4602      	mov	r2, r0
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	2b64      	cmp	r3, #100	@ 0x64
 8003e2a:	d901      	bls.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e2c:	2303      	movs	r3, #3
 8003e2e:	e075      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003e30:	4b3c      	ldr	r3, [pc, #240]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003e38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e3c:	d0ef      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d003      	beq.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d009      	beq.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d024      	beq.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d120      	bne.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003e66:	4b2f      	ldr	r3, [pc, #188]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e6c:	0c1b      	lsrs	r3, r3, #16
 8003e6e:	f003 0303 	and.w	r3, r3, #3
 8003e72:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	691b      	ldr	r3, [r3, #16]
 8003e78:	019a      	lsls	r2, r3, #6
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	041b      	lsls	r3, r3, #16
 8003e7e:	431a      	orrs	r2, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	695b      	ldr	r3, [r3, #20]
 8003e84:	061b      	lsls	r3, r3, #24
 8003e86:	4927      	ldr	r1, [pc, #156]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003e8e:	4b25      	ldr	r3, [pc, #148]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e94:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a1b      	ldr	r3, [r3, #32]
 8003e9c:	3b01      	subs	r3, #1
 8003e9e:	021b      	lsls	r3, r3, #8
 8003ea0:	4920      	ldr	r1, [pc, #128]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d018      	beq.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003eb8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003ebc:	d113      	bne.n	8003ee6 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003ebe:	4b19      	ldr	r3, [pc, #100]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ec4:	0e1b      	lsrs	r3, r3, #24
 8003ec6:	f003 030f 	and.w	r3, r3, #15
 8003eca:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	019a      	lsls	r2, r3, #6
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	699b      	ldr	r3, [r3, #24]
 8003ed6:	041b      	lsls	r3, r3, #16
 8003ed8:	431a      	orrs	r2, r3
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	061b      	lsls	r3, r3, #24
 8003ede:	4911      	ldr	r1, [pc, #68]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003ee6:	4b0f      	ldr	r3, [pc, #60]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a0e      	ldr	r2, [pc, #56]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003eec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ef0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ef2:	f7fd fa33 	bl	800135c <HAL_GetTick>
 8003ef6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003ef8:	e008      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003efa:	f7fd fa2f 	bl	800135c <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	697b      	ldr	r3, [r7, #20]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	2b64      	cmp	r3, #100	@ 0x64
 8003f06:	d901      	bls.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e007      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003f0c:	4b05      	ldr	r3, [pc, #20]	@ (8003f24 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003f14:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003f18:	d1ef      	bne.n	8003efa <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8003f1a:	2300      	movs	r3, #0
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3720      	adds	r7, #32
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	40023800 	.word	0x40023800

08003f28 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b084      	sub	sp, #16
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d101      	bne.n	8003f3a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003f36:	2301      	movs	r3, #1
 8003f38:	e09d      	b.n	8004076 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d108      	bne.n	8003f54 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	685b      	ldr	r3, [r3, #4]
 8003f46:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f4a:	d009      	beq.n	8003f60 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2200      	movs	r2, #0
 8003f50:	61da      	str	r2, [r3, #28]
 8003f52:	e005      	b.n	8003f60 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2200      	movs	r2, #0
 8003f64:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003f6c:	b2db      	uxtb	r3, r3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d106      	bne.n	8003f80 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f7fc ffa2 	bl	8000ec4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2202      	movs	r2, #2
 8003f84:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681a      	ldr	r2, [r3, #0]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f96:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003fa0:	d902      	bls.n	8003fa8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	60fb      	str	r3, [r7, #12]
 8003fa6:	e002      	b.n	8003fae <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003fa8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003fac:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003fb6:	d007      	beq.n	8003fc8 <HAL_SPI_Init+0xa0>
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003fc0:	d002      	beq.n	8003fc8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	689b      	ldr	r3, [r3, #8]
 8003fd4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	f003 0302 	and.w	r3, r3, #2
 8003fe2:	431a      	orrs	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	695b      	ldr	r3, [r3, #20]
 8003fe8:	f003 0301 	and.w	r3, r3, #1
 8003fec:	431a      	orrs	r2, r3
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	699b      	ldr	r3, [r3, #24]
 8003ff2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ff6:	431a      	orrs	r2, r3
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	69db      	ldr	r3, [r3, #28]
 8003ffc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004000:	431a      	orrs	r2, r3
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a1b      	ldr	r3, [r3, #32]
 8004006:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800400a:	ea42 0103 	orr.w	r1, r2, r3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004012:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	430a      	orrs	r2, r1
 800401c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	699b      	ldr	r3, [r3, #24]
 8004022:	0c1b      	lsrs	r3, r3, #16
 8004024:	f003 0204 	and.w	r2, r3, #4
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800402c:	f003 0310 	and.w	r3, r3, #16
 8004030:	431a      	orrs	r2, r3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004036:	f003 0308 	and.w	r3, r3, #8
 800403a:	431a      	orrs	r2, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004044:	ea42 0103 	orr.w	r1, r2, r3
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	430a      	orrs	r2, r1
 8004054:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	69da      	ldr	r2, [r3, #28]
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004064:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2200      	movs	r2, #0
 800406a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004074:	2300      	movs	r3, #0
}
 8004076:	4618      	mov	r0, r3
 8004078:	3710      	adds	r7, #16
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}

0800407e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800407e:	b580      	push	{r7, lr}
 8004080:	b08a      	sub	sp, #40	@ 0x28
 8004082:	af00      	add	r7, sp, #0
 8004084:	60f8      	str	r0, [r7, #12]
 8004086:	60b9      	str	r1, [r7, #8]
 8004088:	607a      	str	r2, [r7, #4]
 800408a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800408c:	2301      	movs	r3, #1
 800408e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004090:	f7fd f964 	bl	800135c <HAL_GetTick>
 8004094:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800409c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80040a4:	887b      	ldrh	r3, [r7, #2]
 80040a6:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80040a8:	887b      	ldrh	r3, [r7, #2]
 80040aa:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80040ac:	7ffb      	ldrb	r3, [r7, #31]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d00c      	beq.n	80040cc <HAL_SPI_TransmitReceive+0x4e>
 80040b2:	69bb      	ldr	r3, [r7, #24]
 80040b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040b8:	d106      	bne.n	80040c8 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d102      	bne.n	80040c8 <HAL_SPI_TransmitReceive+0x4a>
 80040c2:	7ffb      	ldrb	r3, [r7, #31]
 80040c4:	2b04      	cmp	r3, #4
 80040c6:	d001      	beq.n	80040cc <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80040c8:	2302      	movs	r3, #2
 80040ca:	e1f3      	b.n	80044b4 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d005      	beq.n	80040de <HAL_SPI_TransmitReceive+0x60>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d002      	beq.n	80040de <HAL_SPI_TransmitReceive+0x60>
 80040d8:	887b      	ldrh	r3, [r7, #2]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d101      	bne.n	80040e2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e1e8      	b.n	80044b4 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d101      	bne.n	80040f0 <HAL_SPI_TransmitReceive+0x72>
 80040ec:	2302      	movs	r3, #2
 80040ee:	e1e1      	b.n	80044b4 <HAL_SPI_TransmitReceive+0x436>
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	2201      	movs	r2, #1
 80040f4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	2b04      	cmp	r3, #4
 8004102:	d003      	beq.n	800410c <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	2205      	movs	r2, #5
 8004108:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	2200      	movs	r2, #0
 8004110:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	687a      	ldr	r2, [r7, #4]
 8004116:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	887a      	ldrh	r2, [r7, #2]
 800411c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	887a      	ldrh	r2, [r7, #2]
 8004124:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	68ba      	ldr	r2, [r7, #8]
 800412c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	887a      	ldrh	r2, [r7, #2]
 8004132:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	887a      	ldrh	r2, [r7, #2]
 8004138:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	2200      	movs	r2, #0
 800413e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2200      	movs	r2, #0
 8004144:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800414e:	d802      	bhi.n	8004156 <HAL_SPI_TransmitReceive+0xd8>
 8004150:	8abb      	ldrh	r3, [r7, #20]
 8004152:	2b01      	cmp	r3, #1
 8004154:	d908      	bls.n	8004168 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	685a      	ldr	r2, [r3, #4]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004164:	605a      	str	r2, [r3, #4]
 8004166:	e007      	b.n	8004178 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	685a      	ldr	r2, [r3, #4]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004176:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004182:	2b40      	cmp	r3, #64	@ 0x40
 8004184:	d007      	beq.n	8004196 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	681a      	ldr	r2, [r3, #0]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004194:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	68db      	ldr	r3, [r3, #12]
 800419a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800419e:	f240 8083 	bls.w	80042a8 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d002      	beq.n	80041b0 <HAL_SPI_TransmitReceive+0x132>
 80041aa:	8afb      	ldrh	r3, [r7, #22]
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d16f      	bne.n	8004290 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041b4:	881a      	ldrh	r2, [r3, #0]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041c0:	1c9a      	adds	r2, r3, #2
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	3b01      	subs	r3, #1
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80041d4:	e05c      	b.n	8004290 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	689b      	ldr	r3, [r3, #8]
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b02      	cmp	r3, #2
 80041e2:	d11b      	bne.n	800421c <HAL_SPI_TransmitReceive+0x19e>
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d016      	beq.n	800421c <HAL_SPI_TransmitReceive+0x19e>
 80041ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f0:	2b01      	cmp	r3, #1
 80041f2:	d113      	bne.n	800421c <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041f8:	881a      	ldrh	r2, [r3, #0]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004204:	1c9a      	adds	r2, r3, #2
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800420e:	b29b      	uxth	r3, r3
 8004210:	3b01      	subs	r3, #1
 8004212:	b29a      	uxth	r2, r3
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004218:	2300      	movs	r3, #0
 800421a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	689b      	ldr	r3, [r3, #8]
 8004222:	f003 0301 	and.w	r3, r3, #1
 8004226:	2b01      	cmp	r3, #1
 8004228:	d11c      	bne.n	8004264 <HAL_SPI_TransmitReceive+0x1e6>
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004230:	b29b      	uxth	r3, r3
 8004232:	2b00      	cmp	r3, #0
 8004234:	d016      	beq.n	8004264 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	68da      	ldr	r2, [r3, #12]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004240:	b292      	uxth	r2, r2
 8004242:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004248:	1c9a      	adds	r2, r3, #2
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004254:	b29b      	uxth	r3, r3
 8004256:	3b01      	subs	r3, #1
 8004258:	b29a      	uxth	r2, r3
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004260:	2301      	movs	r3, #1
 8004262:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004264:	f7fd f87a 	bl	800135c <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	6a3b      	ldr	r3, [r7, #32]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004270:	429a      	cmp	r2, r3
 8004272:	d80d      	bhi.n	8004290 <HAL_SPI_TransmitReceive+0x212>
 8004274:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004276:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800427a:	d009      	beq.n	8004290 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2201      	movs	r2, #1
 8004280:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2200      	movs	r2, #0
 8004288:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800428c:	2303      	movs	r3, #3
 800428e:	e111      	b.n	80044b4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004294:	b29b      	uxth	r3, r3
 8004296:	2b00      	cmp	r3, #0
 8004298:	d19d      	bne.n	80041d6 <HAL_SPI_TransmitReceive+0x158>
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d197      	bne.n	80041d6 <HAL_SPI_TransmitReceive+0x158>
 80042a6:	e0e5      	b.n	8004474 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d003      	beq.n	80042b8 <HAL_SPI_TransmitReceive+0x23a>
 80042b0:	8afb      	ldrh	r3, [r7, #22]
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	f040 80d1 	bne.w	800445a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042bc:	b29b      	uxth	r3, r3
 80042be:	2b01      	cmp	r3, #1
 80042c0:	d912      	bls.n	80042e8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042c6:	881a      	ldrh	r2, [r3, #0]
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042d2:	1c9a      	adds	r2, r3, #2
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80042dc:	b29b      	uxth	r3, r3
 80042de:	3b02      	subs	r3, #2
 80042e0:	b29a      	uxth	r2, r3
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80042e6:	e0b8      	b.n	800445a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	330c      	adds	r3, #12
 80042f2:	7812      	ldrb	r2, [r2, #0]
 80042f4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042fa:	1c5a      	adds	r2, r3, #1
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004304:	b29b      	uxth	r3, r3
 8004306:	3b01      	subs	r3, #1
 8004308:	b29a      	uxth	r2, r3
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800430e:	e0a4      	b.n	800445a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	2b02      	cmp	r3, #2
 800431c:	d134      	bne.n	8004388 <HAL_SPI_TransmitReceive+0x30a>
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004322:	b29b      	uxth	r3, r3
 8004324:	2b00      	cmp	r3, #0
 8004326:	d02f      	beq.n	8004388 <HAL_SPI_TransmitReceive+0x30a>
 8004328:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800432a:	2b01      	cmp	r3, #1
 800432c:	d12c      	bne.n	8004388 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004332:	b29b      	uxth	r3, r3
 8004334:	2b01      	cmp	r3, #1
 8004336:	d912      	bls.n	800435e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800433c:	881a      	ldrh	r2, [r3, #0]
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004348:	1c9a      	adds	r2, r3, #2
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004352:	b29b      	uxth	r3, r3
 8004354:	3b02      	subs	r3, #2
 8004356:	b29a      	uxth	r2, r3
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800435c:	e012      	b.n	8004384 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	330c      	adds	r3, #12
 8004368:	7812      	ldrb	r2, [r2, #0]
 800436a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004370:	1c5a      	adds	r2, r3, #1
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800437a:	b29b      	uxth	r3, r3
 800437c:	3b01      	subs	r3, #1
 800437e:	b29a      	uxth	r2, r3
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004384:	2300      	movs	r3, #0
 8004386:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	689b      	ldr	r3, [r3, #8]
 800438e:	f003 0301 	and.w	r3, r3, #1
 8004392:	2b01      	cmp	r3, #1
 8004394:	d148      	bne.n	8004428 <HAL_SPI_TransmitReceive+0x3aa>
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800439c:	b29b      	uxth	r3, r3
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d042      	beq.n	8004428 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d923      	bls.n	80043f6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	68da      	ldr	r2, [r3, #12]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b8:	b292      	uxth	r2, r2
 80043ba:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043c0:	1c9a      	adds	r2, r3, #2
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80043cc:	b29b      	uxth	r3, r3
 80043ce:	3b02      	subs	r3, #2
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80043de:	b29b      	uxth	r3, r3
 80043e0:	2b01      	cmp	r3, #1
 80043e2:	d81f      	bhi.n	8004424 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	685a      	ldr	r2, [r3, #4]
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80043f2:	605a      	str	r2, [r3, #4]
 80043f4:	e016      	b.n	8004424 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f103 020c 	add.w	r2, r3, #12
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004402:	7812      	ldrb	r2, [r2, #0]
 8004404:	b2d2      	uxtb	r2, r2
 8004406:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440c:	1c5a      	adds	r2, r3, #1
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004418:	b29b      	uxth	r3, r3
 800441a:	3b01      	subs	r3, #1
 800441c:	b29a      	uxth	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004424:	2301      	movs	r3, #1
 8004426:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004428:	f7fc ff98 	bl	800135c <HAL_GetTick>
 800442c:	4602      	mov	r2, r0
 800442e:	6a3b      	ldr	r3, [r7, #32]
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004434:	429a      	cmp	r2, r3
 8004436:	d803      	bhi.n	8004440 <HAL_SPI_TransmitReceive+0x3c2>
 8004438:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800443a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800443e:	d102      	bne.n	8004446 <HAL_SPI_TransmitReceive+0x3c8>
 8004440:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004442:	2b00      	cmp	r3, #0
 8004444:	d109      	bne.n	800445a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2201      	movs	r2, #1
 800444a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e02c      	b.n	80044b4 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800445e:	b29b      	uxth	r3, r3
 8004460:	2b00      	cmp	r3, #0
 8004462:	f47f af55 	bne.w	8004310 <HAL_SPI_TransmitReceive+0x292>
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800446c:	b29b      	uxth	r3, r3
 800446e:	2b00      	cmp	r3, #0
 8004470:	f47f af4e 	bne.w	8004310 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004474:	6a3a      	ldr	r2, [r7, #32]
 8004476:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004478:	68f8      	ldr	r0, [r7, #12]
 800447a:	f000 f93d 	bl	80046f8 <SPI_EndRxTxTransaction>
 800447e:	4603      	mov	r3, r0
 8004480:	2b00      	cmp	r3, #0
 8004482:	d008      	beq.n	8004496 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2220      	movs	r2, #32
 8004488:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8004492:	2301      	movs	r3, #1
 8004494:	e00e      	b.n	80044b4 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	2201      	movs	r2, #1
 800449a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2200      	movs	r2, #0
 80044a2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d001      	beq.n	80044b2 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	e000      	b.n	80044b4 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 80044b2:	2300      	movs	r3, #0
  }
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3728      	adds	r7, #40	@ 0x28
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}

080044bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b088      	sub	sp, #32
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	60f8      	str	r0, [r7, #12]
 80044c4:	60b9      	str	r1, [r7, #8]
 80044c6:	603b      	str	r3, [r7, #0]
 80044c8:	4613      	mov	r3, r2
 80044ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80044cc:	f7fc ff46 	bl	800135c <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044d4:	1a9b      	subs	r3, r3, r2
 80044d6:	683a      	ldr	r2, [r7, #0]
 80044d8:	4413      	add	r3, r2
 80044da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80044dc:	f7fc ff3e 	bl	800135c <HAL_GetTick>
 80044e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80044e2:	4b39      	ldr	r3, [pc, #228]	@ (80045c8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	015b      	lsls	r3, r3, #5
 80044e8:	0d1b      	lsrs	r3, r3, #20
 80044ea:	69fa      	ldr	r2, [r7, #28]
 80044ec:	fb02 f303 	mul.w	r3, r2, r3
 80044f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80044f2:	e055      	b.n	80045a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80044f4:	683b      	ldr	r3, [r7, #0]
 80044f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80044fa:	d051      	beq.n	80045a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80044fc:	f7fc ff2e 	bl	800135c <HAL_GetTick>
 8004500:	4602      	mov	r2, r0
 8004502:	69bb      	ldr	r3, [r7, #24]
 8004504:	1ad3      	subs	r3, r2, r3
 8004506:	69fa      	ldr	r2, [r7, #28]
 8004508:	429a      	cmp	r2, r3
 800450a:	d902      	bls.n	8004512 <SPI_WaitFlagStateUntilTimeout+0x56>
 800450c:	69fb      	ldr	r3, [r7, #28]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d13d      	bne.n	800458e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	685a      	ldr	r2, [r3, #4]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004520:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	685b      	ldr	r3, [r3, #4]
 8004526:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800452a:	d111      	bne.n	8004550 <SPI_WaitFlagStateUntilTimeout+0x94>
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004534:	d004      	beq.n	8004540 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800453e:	d107      	bne.n	8004550 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800454e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004554:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004558:	d10f      	bne.n	800457a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681a      	ldr	r2, [r3, #0]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004568:	601a      	str	r2, [r3, #0]
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	681a      	ldr	r2, [r3, #0]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004578:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2201      	movs	r2, #1
 800457e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2200      	movs	r2, #0
 8004586:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800458a:	2303      	movs	r3, #3
 800458c:	e018      	b.n	80045c0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800458e:	697b      	ldr	r3, [r7, #20]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d102      	bne.n	800459a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004594:	2300      	movs	r3, #0
 8004596:	61fb      	str	r3, [r7, #28]
 8004598:	e002      	b.n	80045a0 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800459a:	697b      	ldr	r3, [r7, #20]
 800459c:	3b01      	subs	r3, #1
 800459e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	689a      	ldr	r2, [r3, #8]
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	4013      	ands	r3, r2
 80045aa:	68ba      	ldr	r2, [r7, #8]
 80045ac:	429a      	cmp	r2, r3
 80045ae:	bf0c      	ite	eq
 80045b0:	2301      	moveq	r3, #1
 80045b2:	2300      	movne	r3, #0
 80045b4:	b2db      	uxtb	r3, r3
 80045b6:	461a      	mov	r2, r3
 80045b8:	79fb      	ldrb	r3, [r7, #7]
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d19a      	bne.n	80044f4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80045be:	2300      	movs	r3, #0
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3720      	adds	r7, #32
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	20000000 	.word	0x20000000

080045cc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b08a      	sub	sp, #40	@ 0x28
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
 80045d8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80045da:	2300      	movs	r3, #0
 80045dc:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80045de:	f7fc febd 	bl	800135c <HAL_GetTick>
 80045e2:	4602      	mov	r2, r0
 80045e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045e6:	1a9b      	subs	r3, r3, r2
 80045e8:	683a      	ldr	r2, [r7, #0]
 80045ea:	4413      	add	r3, r2
 80045ec:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80045ee:	f7fc feb5 	bl	800135c <HAL_GetTick>
 80045f2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	330c      	adds	r3, #12
 80045fa:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80045fc:	4b3d      	ldr	r3, [pc, #244]	@ (80046f4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	4613      	mov	r3, r2
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	4413      	add	r3, r2
 8004606:	00da      	lsls	r2, r3, #3
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	0d1b      	lsrs	r3, r3, #20
 800460c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800460e:	fb02 f303 	mul.w	r3, r2, r3
 8004612:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004614:	e061      	b.n	80046da <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800461c:	d107      	bne.n	800462e <SPI_WaitFifoStateUntilTimeout+0x62>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d104      	bne.n	800462e <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004624:	69fb      	ldr	r3, [r7, #28]
 8004626:	781b      	ldrb	r3, [r3, #0]
 8004628:	b2db      	uxtb	r3, r3
 800462a:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800462c:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004634:	d051      	beq.n	80046da <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004636:	f7fc fe91 	bl	800135c <HAL_GetTick>
 800463a:	4602      	mov	r2, r0
 800463c:	6a3b      	ldr	r3, [r7, #32]
 800463e:	1ad3      	subs	r3, r2, r3
 8004640:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004642:	429a      	cmp	r2, r3
 8004644:	d902      	bls.n	800464c <SPI_WaitFifoStateUntilTimeout+0x80>
 8004646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004648:	2b00      	cmp	r3, #0
 800464a:	d13d      	bne.n	80046c8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	685a      	ldr	r2, [r3, #4]
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800465a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004664:	d111      	bne.n	800468a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800466e:	d004      	beq.n	800467a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004678:	d107      	bne.n	800468a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681a      	ldr	r2, [r3, #0]
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004688:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800468e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004692:	d10f      	bne.n	80046b4 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80046a2:	601a      	str	r2, [r3, #0]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80046b2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2201      	movs	r2, #1
 80046b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80046c4:	2303      	movs	r3, #3
 80046c6:	e011      	b.n	80046ec <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80046c8:	69bb      	ldr	r3, [r7, #24]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d102      	bne.n	80046d4 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 80046ce:	2300      	movs	r3, #0
 80046d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80046d2:	e002      	b.n	80046da <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 80046d4:	69bb      	ldr	r3, [r7, #24]
 80046d6:	3b01      	subs	r3, #1
 80046d8:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	689a      	ldr	r2, [r3, #8]
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	4013      	ands	r3, r2
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	429a      	cmp	r2, r3
 80046e8:	d195      	bne.n	8004616 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 80046ea:	2300      	movs	r3, #0
}
 80046ec:	4618      	mov	r0, r3
 80046ee:	3728      	adds	r7, #40	@ 0x28
 80046f0:	46bd      	mov	sp, r7
 80046f2:	bd80      	pop	{r7, pc}
 80046f4:	20000000 	.word	0x20000000

080046f8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b088      	sub	sp, #32
 80046fc:	af02      	add	r7, sp, #8
 80046fe:	60f8      	str	r0, [r7, #12]
 8004700:	60b9      	str	r1, [r7, #8]
 8004702:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	9300      	str	r3, [sp, #0]
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	2200      	movs	r2, #0
 800470c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004710:	68f8      	ldr	r0, [r7, #12]
 8004712:	f7ff ff5b 	bl	80045cc <SPI_WaitFifoStateUntilTimeout>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d007      	beq.n	800472c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004720:	f043 0220 	orr.w	r2, r3, #32
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004728:	2303      	movs	r3, #3
 800472a:	e046      	b.n	80047ba <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800472c:	4b25      	ldr	r3, [pc, #148]	@ (80047c4 <SPI_EndRxTxTransaction+0xcc>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a25      	ldr	r2, [pc, #148]	@ (80047c8 <SPI_EndRxTxTransaction+0xd0>)
 8004732:	fba2 2303 	umull	r2, r3, r2, r3
 8004736:	0d5b      	lsrs	r3, r3, #21
 8004738:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800473c:	fb02 f303 	mul.w	r3, r2, r3
 8004740:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	685b      	ldr	r3, [r3, #4]
 8004746:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800474a:	d112      	bne.n	8004772 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	9300      	str	r3, [sp, #0]
 8004750:	68bb      	ldr	r3, [r7, #8]
 8004752:	2200      	movs	r2, #0
 8004754:	2180      	movs	r1, #128	@ 0x80
 8004756:	68f8      	ldr	r0, [r7, #12]
 8004758:	f7ff feb0 	bl	80044bc <SPI_WaitFlagStateUntilTimeout>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d016      	beq.n	8004790 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004766:	f043 0220 	orr.w	r2, r3, #32
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800476e:	2303      	movs	r3, #3
 8004770:	e023      	b.n	80047ba <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	2b00      	cmp	r3, #0
 8004776:	d00a      	beq.n	800478e <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	3b01      	subs	r3, #1
 800477c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	689b      	ldr	r3, [r3, #8]
 8004784:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004788:	2b80      	cmp	r3, #128	@ 0x80
 800478a:	d0f2      	beq.n	8004772 <SPI_EndRxTxTransaction+0x7a>
 800478c:	e000      	b.n	8004790 <SPI_EndRxTxTransaction+0x98>
        break;
 800478e:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	9300      	str	r3, [sp, #0]
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	2200      	movs	r2, #0
 8004798:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800479c:	68f8      	ldr	r0, [r7, #12]
 800479e:	f7ff ff15 	bl	80045cc <SPI_WaitFifoStateUntilTimeout>
 80047a2:	4603      	mov	r3, r0
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d007      	beq.n	80047b8 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047ac:	f043 0220 	orr.w	r2, r3, #32
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e000      	b.n	80047ba <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 80047b8:	2300      	movs	r3, #0
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3718      	adds	r7, #24
 80047be:	46bd      	mov	sp, r7
 80047c0:	bd80      	pop	{r7, pc}
 80047c2:	bf00      	nop
 80047c4:	20000000 	.word	0x20000000
 80047c8:	165e9f81 	.word	0x165e9f81

080047cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b082      	sub	sp, #8
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d101      	bne.n	80047de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e049      	b.n	8004872 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80047e4:	b2db      	uxtb	r3, r3
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d106      	bne.n	80047f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f7fc fc48 	bl	8001088 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2202      	movs	r2, #2
 80047fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	3304      	adds	r3, #4
 8004808:	4619      	mov	r1, r3
 800480a:	4610      	mov	r0, r2
 800480c:	f000 fb6e 	bl	8004eec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2201      	movs	r2, #1
 8004814:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	2201      	movs	r2, #1
 800481c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2201      	movs	r2, #1
 8004834:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2201      	movs	r2, #1
 800484c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	2201      	movs	r2, #1
 8004854:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	2201      	movs	r2, #1
 800485c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	2201      	movs	r2, #1
 8004864:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2201      	movs	r2, #1
 800486c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004870:	2300      	movs	r3, #0
}
 8004872:	4618      	mov	r0, r3
 8004874:	3708      	adds	r7, #8
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}

0800487a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800487a:	b580      	push	{r7, lr}
 800487c:	b082      	sub	sp, #8
 800487e:	af00      	add	r7, sp, #0
 8004880:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d101      	bne.n	800488c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e049      	b.n	8004920 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004892:	b2db      	uxtb	r3, r3
 8004894:	2b00      	cmp	r3, #0
 8004896:	d106      	bne.n	80048a6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2200      	movs	r2, #0
 800489c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048a0:	6878      	ldr	r0, [r7, #4]
 80048a2:	f000 f841 	bl	8004928 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2202      	movs	r2, #2
 80048aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681a      	ldr	r2, [r3, #0]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	3304      	adds	r3, #4
 80048b6:	4619      	mov	r1, r3
 80048b8:	4610      	mov	r0, r2
 80048ba:	f000 fb17 	bl	8004eec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	2201      	movs	r2, #1
 80048c2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2201      	movs	r2, #1
 80048ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	2201      	movs	r2, #1
 80048d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2201      	movs	r2, #1
 80048da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2201      	movs	r2, #1
 80048e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	2201      	movs	r2, #1
 80048ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2201      	movs	r2, #1
 80048f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2201      	movs	r2, #1
 80048fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2201      	movs	r2, #1
 8004902:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2201      	movs	r2, #1
 800490a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2201      	movs	r2, #1
 8004912:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2201      	movs	r2, #1
 800491a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800491e:	2300      	movs	r3, #0
}
 8004920:	4618      	mov	r0, r3
 8004922:	3708      	adds	r7, #8
 8004924:	46bd      	mov	sp, r7
 8004926:	bd80      	pop	{r7, pc}

08004928 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004928:	b480      	push	{r7}
 800492a:	b083      	sub	sp, #12
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004930:	bf00      	nop
 8004932:	370c      	adds	r7, #12
 8004934:	46bd      	mov	sp, r7
 8004936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493a:	4770      	bx	lr

0800493c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
 8004944:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d109      	bne.n	8004960 <HAL_TIM_PWM_Start+0x24>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004952:	b2db      	uxtb	r3, r3
 8004954:	2b01      	cmp	r3, #1
 8004956:	bf14      	ite	ne
 8004958:	2301      	movne	r3, #1
 800495a:	2300      	moveq	r3, #0
 800495c:	b2db      	uxtb	r3, r3
 800495e:	e03c      	b.n	80049da <HAL_TIM_PWM_Start+0x9e>
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	2b04      	cmp	r3, #4
 8004964:	d109      	bne.n	800497a <HAL_TIM_PWM_Start+0x3e>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b01      	cmp	r3, #1
 8004970:	bf14      	ite	ne
 8004972:	2301      	movne	r3, #1
 8004974:	2300      	moveq	r3, #0
 8004976:	b2db      	uxtb	r3, r3
 8004978:	e02f      	b.n	80049da <HAL_TIM_PWM_Start+0x9e>
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	2b08      	cmp	r3, #8
 800497e:	d109      	bne.n	8004994 <HAL_TIM_PWM_Start+0x58>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004986:	b2db      	uxtb	r3, r3
 8004988:	2b01      	cmp	r3, #1
 800498a:	bf14      	ite	ne
 800498c:	2301      	movne	r3, #1
 800498e:	2300      	moveq	r3, #0
 8004990:	b2db      	uxtb	r3, r3
 8004992:	e022      	b.n	80049da <HAL_TIM_PWM_Start+0x9e>
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	2b0c      	cmp	r3, #12
 8004998:	d109      	bne.n	80049ae <HAL_TIM_PWM_Start+0x72>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	2b01      	cmp	r3, #1
 80049a4:	bf14      	ite	ne
 80049a6:	2301      	movne	r3, #1
 80049a8:	2300      	moveq	r3, #0
 80049aa:	b2db      	uxtb	r3, r3
 80049ac:	e015      	b.n	80049da <HAL_TIM_PWM_Start+0x9e>
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	2b10      	cmp	r3, #16
 80049b2:	d109      	bne.n	80049c8 <HAL_TIM_PWM_Start+0x8c>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	2b01      	cmp	r3, #1
 80049be:	bf14      	ite	ne
 80049c0:	2301      	movne	r3, #1
 80049c2:	2300      	moveq	r3, #0
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	e008      	b.n	80049da <HAL_TIM_PWM_Start+0x9e>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	2b01      	cmp	r3, #1
 80049d2:	bf14      	ite	ne
 80049d4:	2301      	movne	r3, #1
 80049d6:	2300      	moveq	r3, #0
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d001      	beq.n	80049e2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e092      	b.n	8004b08 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d104      	bne.n	80049f2 <HAL_TIM_PWM_Start+0xb6>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2202      	movs	r2, #2
 80049ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80049f0:	e023      	b.n	8004a3a <HAL_TIM_PWM_Start+0xfe>
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	2b04      	cmp	r3, #4
 80049f6:	d104      	bne.n	8004a02 <HAL_TIM_PWM_Start+0xc6>
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2202      	movs	r2, #2
 80049fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a00:	e01b      	b.n	8004a3a <HAL_TIM_PWM_Start+0xfe>
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	2b08      	cmp	r3, #8
 8004a06:	d104      	bne.n	8004a12 <HAL_TIM_PWM_Start+0xd6>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2202      	movs	r2, #2
 8004a0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a10:	e013      	b.n	8004a3a <HAL_TIM_PWM_Start+0xfe>
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	2b0c      	cmp	r3, #12
 8004a16:	d104      	bne.n	8004a22 <HAL_TIM_PWM_Start+0xe6>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2202      	movs	r2, #2
 8004a1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004a20:	e00b      	b.n	8004a3a <HAL_TIM_PWM_Start+0xfe>
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	2b10      	cmp	r3, #16
 8004a26:	d104      	bne.n	8004a32 <HAL_TIM_PWM_Start+0xf6>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2202      	movs	r2, #2
 8004a2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a30:	e003      	b.n	8004a3a <HAL_TIM_PWM_Start+0xfe>
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2202      	movs	r2, #2
 8004a36:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	6839      	ldr	r1, [r7, #0]
 8004a42:	4618      	mov	r0, r3
 8004a44:	f000 fdf0 	bl	8005628 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4a30      	ldr	r2, [pc, #192]	@ (8004b10 <HAL_TIM_PWM_Start+0x1d4>)
 8004a4e:	4293      	cmp	r3, r2
 8004a50:	d004      	beq.n	8004a5c <HAL_TIM_PWM_Start+0x120>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a2f      	ldr	r2, [pc, #188]	@ (8004b14 <HAL_TIM_PWM_Start+0x1d8>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d101      	bne.n	8004a60 <HAL_TIM_PWM_Start+0x124>
 8004a5c:	2301      	movs	r3, #1
 8004a5e:	e000      	b.n	8004a62 <HAL_TIM_PWM_Start+0x126>
 8004a60:	2300      	movs	r3, #0
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d007      	beq.n	8004a76 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a74:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a25      	ldr	r2, [pc, #148]	@ (8004b10 <HAL_TIM_PWM_Start+0x1d4>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d022      	beq.n	8004ac6 <HAL_TIM_PWM_Start+0x18a>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a88:	d01d      	beq.n	8004ac6 <HAL_TIM_PWM_Start+0x18a>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a22      	ldr	r2, [pc, #136]	@ (8004b18 <HAL_TIM_PWM_Start+0x1dc>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d018      	beq.n	8004ac6 <HAL_TIM_PWM_Start+0x18a>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a20      	ldr	r2, [pc, #128]	@ (8004b1c <HAL_TIM_PWM_Start+0x1e0>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d013      	beq.n	8004ac6 <HAL_TIM_PWM_Start+0x18a>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a1f      	ldr	r2, [pc, #124]	@ (8004b20 <HAL_TIM_PWM_Start+0x1e4>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d00e      	beq.n	8004ac6 <HAL_TIM_PWM_Start+0x18a>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a19      	ldr	r2, [pc, #100]	@ (8004b14 <HAL_TIM_PWM_Start+0x1d8>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d009      	beq.n	8004ac6 <HAL_TIM_PWM_Start+0x18a>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a1b      	ldr	r2, [pc, #108]	@ (8004b24 <HAL_TIM_PWM_Start+0x1e8>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d004      	beq.n	8004ac6 <HAL_TIM_PWM_Start+0x18a>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a19      	ldr	r2, [pc, #100]	@ (8004b28 <HAL_TIM_PWM_Start+0x1ec>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d115      	bne.n	8004af2 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	689a      	ldr	r2, [r3, #8]
 8004acc:	4b17      	ldr	r3, [pc, #92]	@ (8004b2c <HAL_TIM_PWM_Start+0x1f0>)
 8004ace:	4013      	ands	r3, r2
 8004ad0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2b06      	cmp	r3, #6
 8004ad6:	d015      	beq.n	8004b04 <HAL_TIM_PWM_Start+0x1c8>
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ade:	d011      	beq.n	8004b04 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	681a      	ldr	r2, [r3, #0]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f042 0201 	orr.w	r2, r2, #1
 8004aee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004af0:	e008      	b.n	8004b04 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f042 0201 	orr.w	r2, r2, #1
 8004b00:	601a      	str	r2, [r3, #0]
 8004b02:	e000      	b.n	8004b06 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004b04:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004b06:	2300      	movs	r3, #0
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3710      	adds	r7, #16
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	40010000 	.word	0x40010000
 8004b14:	40010400 	.word	0x40010400
 8004b18:	40000400 	.word	0x40000400
 8004b1c:	40000800 	.word	0x40000800
 8004b20:	40000c00 	.word	0x40000c00
 8004b24:	40014000 	.word	0x40014000
 8004b28:	40001800 	.word	0x40001800
 8004b2c:	00010007 	.word	0x00010007

08004b30 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b086      	sub	sp, #24
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b46:	2b01      	cmp	r3, #1
 8004b48:	d101      	bne.n	8004b4e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004b4a:	2302      	movs	r3, #2
 8004b4c:	e0ff      	b.n	8004d4e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	2201      	movs	r2, #1
 8004b52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2b14      	cmp	r3, #20
 8004b5a:	f200 80f0 	bhi.w	8004d3e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004b5e:	a201      	add	r2, pc, #4	@ (adr r2, 8004b64 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b64:	08004bb9 	.word	0x08004bb9
 8004b68:	08004d3f 	.word	0x08004d3f
 8004b6c:	08004d3f 	.word	0x08004d3f
 8004b70:	08004d3f 	.word	0x08004d3f
 8004b74:	08004bf9 	.word	0x08004bf9
 8004b78:	08004d3f 	.word	0x08004d3f
 8004b7c:	08004d3f 	.word	0x08004d3f
 8004b80:	08004d3f 	.word	0x08004d3f
 8004b84:	08004c3b 	.word	0x08004c3b
 8004b88:	08004d3f 	.word	0x08004d3f
 8004b8c:	08004d3f 	.word	0x08004d3f
 8004b90:	08004d3f 	.word	0x08004d3f
 8004b94:	08004c7b 	.word	0x08004c7b
 8004b98:	08004d3f 	.word	0x08004d3f
 8004b9c:	08004d3f 	.word	0x08004d3f
 8004ba0:	08004d3f 	.word	0x08004d3f
 8004ba4:	08004cbd 	.word	0x08004cbd
 8004ba8:	08004d3f 	.word	0x08004d3f
 8004bac:	08004d3f 	.word	0x08004d3f
 8004bb0:	08004d3f 	.word	0x08004d3f
 8004bb4:	08004cfd 	.word	0x08004cfd
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	68b9      	ldr	r1, [r7, #8]
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f000 fa3a 	bl	8005038 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	699a      	ldr	r2, [r3, #24]
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f042 0208 	orr.w	r2, r2, #8
 8004bd2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	699a      	ldr	r2, [r3, #24]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f022 0204 	bic.w	r2, r2, #4
 8004be2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	6999      	ldr	r1, [r3, #24]
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	691a      	ldr	r2, [r3, #16]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	430a      	orrs	r2, r1
 8004bf4:	619a      	str	r2, [r3, #24]
      break;
 8004bf6:	e0a5      	b.n	8004d44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68b9      	ldr	r1, [r7, #8]
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f000 fa8c 	bl	800511c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	699a      	ldr	r2, [r3, #24]
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c12:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	699a      	ldr	r2, [r3, #24]
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c22:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	6999      	ldr	r1, [r3, #24]
 8004c2a:	68bb      	ldr	r3, [r7, #8]
 8004c2c:	691b      	ldr	r3, [r3, #16]
 8004c2e:	021a      	lsls	r2, r3, #8
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	430a      	orrs	r2, r1
 8004c36:	619a      	str	r2, [r3, #24]
      break;
 8004c38:	e084      	b.n	8004d44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	68b9      	ldr	r1, [r7, #8]
 8004c40:	4618      	mov	r0, r3
 8004c42:	f000 fae3 	bl	800520c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	69da      	ldr	r2, [r3, #28]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f042 0208 	orr.w	r2, r2, #8
 8004c54:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	69da      	ldr	r2, [r3, #28]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f022 0204 	bic.w	r2, r2, #4
 8004c64:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	69d9      	ldr	r1, [r3, #28]
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	691a      	ldr	r2, [r3, #16]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	430a      	orrs	r2, r1
 8004c76:	61da      	str	r2, [r3, #28]
      break;
 8004c78:	e064      	b.n	8004d44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	68b9      	ldr	r1, [r7, #8]
 8004c80:	4618      	mov	r0, r3
 8004c82:	f000 fb39 	bl	80052f8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	69da      	ldr	r2, [r3, #28]
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004c94:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	69da      	ldr	r2, [r3, #28]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ca4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	69d9      	ldr	r1, [r3, #28]
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	691b      	ldr	r3, [r3, #16]
 8004cb0:	021a      	lsls	r2, r3, #8
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	430a      	orrs	r2, r1
 8004cb8:	61da      	str	r2, [r3, #28]
      break;
 8004cba:	e043      	b.n	8004d44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	68b9      	ldr	r1, [r7, #8]
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	f000 fb70 	bl	80053a8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f042 0208 	orr.w	r2, r2, #8
 8004cd6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f022 0204 	bic.w	r2, r2, #4
 8004ce6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	691a      	ldr	r2, [r3, #16]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	430a      	orrs	r2, r1
 8004cf8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004cfa:	e023      	b.n	8004d44 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	68b9      	ldr	r1, [r7, #8]
 8004d02:	4618      	mov	r0, r3
 8004d04:	f000 fba2 	bl	800544c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004d16:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d26:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	021a      	lsls	r2, r3, #8
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	430a      	orrs	r2, r1
 8004d3a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004d3c:	e002      	b.n	8004d44 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8004d3e:	2301      	movs	r3, #1
 8004d40:	75fb      	strb	r3, [r7, #23]
      break;
 8004d42:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2200      	movs	r2, #0
 8004d48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004d4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3718      	adds	r7, #24
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}
 8004d56:	bf00      	nop

08004d58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b084      	sub	sp, #16
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
 8004d60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004d62:	2300      	movs	r3, #0
 8004d64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004d6c:	2b01      	cmp	r3, #1
 8004d6e:	d101      	bne.n	8004d74 <HAL_TIM_ConfigClockSource+0x1c>
 8004d70:	2302      	movs	r3, #2
 8004d72:	e0b4      	b.n	8004ede <HAL_TIM_ConfigClockSource+0x186>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2202      	movs	r2, #2
 8004d80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004d8c:	68ba      	ldr	r2, [r7, #8]
 8004d8e:	4b56      	ldr	r3, [pc, #344]	@ (8004ee8 <HAL_TIM_ConfigClockSource+0x190>)
 8004d90:	4013      	ands	r3, r2
 8004d92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004d9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	68ba      	ldr	r2, [r7, #8]
 8004da2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004dac:	d03e      	beq.n	8004e2c <HAL_TIM_ConfigClockSource+0xd4>
 8004dae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004db2:	f200 8087 	bhi.w	8004ec4 <HAL_TIM_ConfigClockSource+0x16c>
 8004db6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dba:	f000 8086 	beq.w	8004eca <HAL_TIM_ConfigClockSource+0x172>
 8004dbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dc2:	d87f      	bhi.n	8004ec4 <HAL_TIM_ConfigClockSource+0x16c>
 8004dc4:	2b70      	cmp	r3, #112	@ 0x70
 8004dc6:	d01a      	beq.n	8004dfe <HAL_TIM_ConfigClockSource+0xa6>
 8004dc8:	2b70      	cmp	r3, #112	@ 0x70
 8004dca:	d87b      	bhi.n	8004ec4 <HAL_TIM_ConfigClockSource+0x16c>
 8004dcc:	2b60      	cmp	r3, #96	@ 0x60
 8004dce:	d050      	beq.n	8004e72 <HAL_TIM_ConfigClockSource+0x11a>
 8004dd0:	2b60      	cmp	r3, #96	@ 0x60
 8004dd2:	d877      	bhi.n	8004ec4 <HAL_TIM_ConfigClockSource+0x16c>
 8004dd4:	2b50      	cmp	r3, #80	@ 0x50
 8004dd6:	d03c      	beq.n	8004e52 <HAL_TIM_ConfigClockSource+0xfa>
 8004dd8:	2b50      	cmp	r3, #80	@ 0x50
 8004dda:	d873      	bhi.n	8004ec4 <HAL_TIM_ConfigClockSource+0x16c>
 8004ddc:	2b40      	cmp	r3, #64	@ 0x40
 8004dde:	d058      	beq.n	8004e92 <HAL_TIM_ConfigClockSource+0x13a>
 8004de0:	2b40      	cmp	r3, #64	@ 0x40
 8004de2:	d86f      	bhi.n	8004ec4 <HAL_TIM_ConfigClockSource+0x16c>
 8004de4:	2b30      	cmp	r3, #48	@ 0x30
 8004de6:	d064      	beq.n	8004eb2 <HAL_TIM_ConfigClockSource+0x15a>
 8004de8:	2b30      	cmp	r3, #48	@ 0x30
 8004dea:	d86b      	bhi.n	8004ec4 <HAL_TIM_ConfigClockSource+0x16c>
 8004dec:	2b20      	cmp	r3, #32
 8004dee:	d060      	beq.n	8004eb2 <HAL_TIM_ConfigClockSource+0x15a>
 8004df0:	2b20      	cmp	r3, #32
 8004df2:	d867      	bhi.n	8004ec4 <HAL_TIM_ConfigClockSource+0x16c>
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d05c      	beq.n	8004eb2 <HAL_TIM_ConfigClockSource+0x15a>
 8004df8:	2b10      	cmp	r3, #16
 8004dfa:	d05a      	beq.n	8004eb2 <HAL_TIM_ConfigClockSource+0x15a>
 8004dfc:	e062      	b.n	8004ec4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e02:	683b      	ldr	r3, [r7, #0]
 8004e04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e0e:	f000 fbeb 	bl	80055e8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e1a:	68bb      	ldr	r3, [r7, #8]
 8004e1c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004e20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	68ba      	ldr	r2, [r7, #8]
 8004e28:	609a      	str	r2, [r3, #8]
      break;
 8004e2a:	e04f      	b.n	8004ecc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004e3c:	f000 fbd4 	bl	80055e8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	689a      	ldr	r2, [r3, #8]
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004e4e:	609a      	str	r2, [r3, #8]
      break;
 8004e50:	e03c      	b.n	8004ecc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e5e:	461a      	mov	r2, r3
 8004e60:	f000 fb48 	bl	80054f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2150      	movs	r1, #80	@ 0x50
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 fba1 	bl	80055b2 <TIM_ITRx_SetConfig>
      break;
 8004e70:	e02c      	b.n	8004ecc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004e7e:	461a      	mov	r2, r3
 8004e80:	f000 fb67 	bl	8005552 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	2160      	movs	r1, #96	@ 0x60
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f000 fb91 	bl	80055b2 <TIM_ITRx_SetConfig>
      break;
 8004e90:	e01c      	b.n	8004ecc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004e96:	683b      	ldr	r3, [r7, #0]
 8004e98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e9e:	461a      	mov	r2, r3
 8004ea0:	f000 fb28 	bl	80054f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	2140      	movs	r1, #64	@ 0x40
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f000 fb81 	bl	80055b2 <TIM_ITRx_SetConfig>
      break;
 8004eb0:	e00c      	b.n	8004ecc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	4619      	mov	r1, r3
 8004ebc:	4610      	mov	r0, r2
 8004ebe:	f000 fb78 	bl	80055b2 <TIM_ITRx_SetConfig>
      break;
 8004ec2:	e003      	b.n	8004ecc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	73fb      	strb	r3, [r7, #15]
      break;
 8004ec8:	e000      	b.n	8004ecc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004eca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004edc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3710      	adds	r7, #16
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}
 8004ee6:	bf00      	nop
 8004ee8:	fffeff88 	.word	0xfffeff88

08004eec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b085      	sub	sp, #20
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	4a43      	ldr	r2, [pc, #268]	@ (800500c <TIM_Base_SetConfig+0x120>)
 8004f00:	4293      	cmp	r3, r2
 8004f02:	d013      	beq.n	8004f2c <TIM_Base_SetConfig+0x40>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f0a:	d00f      	beq.n	8004f2c <TIM_Base_SetConfig+0x40>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	4a40      	ldr	r2, [pc, #256]	@ (8005010 <TIM_Base_SetConfig+0x124>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d00b      	beq.n	8004f2c <TIM_Base_SetConfig+0x40>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	4a3f      	ldr	r2, [pc, #252]	@ (8005014 <TIM_Base_SetConfig+0x128>)
 8004f18:	4293      	cmp	r3, r2
 8004f1a:	d007      	beq.n	8004f2c <TIM_Base_SetConfig+0x40>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	4a3e      	ldr	r2, [pc, #248]	@ (8005018 <TIM_Base_SetConfig+0x12c>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d003      	beq.n	8004f2c <TIM_Base_SetConfig+0x40>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	4a3d      	ldr	r2, [pc, #244]	@ (800501c <TIM_Base_SetConfig+0x130>)
 8004f28:	4293      	cmp	r3, r2
 8004f2a:	d108      	bne.n	8004f3e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f32:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	685b      	ldr	r3, [r3, #4]
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	4a32      	ldr	r2, [pc, #200]	@ (800500c <TIM_Base_SetConfig+0x120>)
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d02b      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f4c:	d027      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	4a2f      	ldr	r2, [pc, #188]	@ (8005010 <TIM_Base_SetConfig+0x124>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d023      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	4a2e      	ldr	r2, [pc, #184]	@ (8005014 <TIM_Base_SetConfig+0x128>)
 8004f5a:	4293      	cmp	r3, r2
 8004f5c:	d01f      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	4a2d      	ldr	r2, [pc, #180]	@ (8005018 <TIM_Base_SetConfig+0x12c>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d01b      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	4a2c      	ldr	r2, [pc, #176]	@ (800501c <TIM_Base_SetConfig+0x130>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d017      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	4a2b      	ldr	r2, [pc, #172]	@ (8005020 <TIM_Base_SetConfig+0x134>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d013      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a2a      	ldr	r2, [pc, #168]	@ (8005024 <TIM_Base_SetConfig+0x138>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d00f      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a29      	ldr	r2, [pc, #164]	@ (8005028 <TIM_Base_SetConfig+0x13c>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d00b      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	4a28      	ldr	r2, [pc, #160]	@ (800502c <TIM_Base_SetConfig+0x140>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d007      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4a27      	ldr	r2, [pc, #156]	@ (8005030 <TIM_Base_SetConfig+0x144>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d003      	beq.n	8004f9e <TIM_Base_SetConfig+0xb2>
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	4a26      	ldr	r2, [pc, #152]	@ (8005034 <TIM_Base_SetConfig+0x148>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d108      	bne.n	8004fb0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fa4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004fa6:	683b      	ldr	r3, [r7, #0]
 8004fa8:	68db      	ldr	r3, [r3, #12]
 8004faa:	68fa      	ldr	r2, [r7, #12]
 8004fac:	4313      	orrs	r3, r2
 8004fae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	695b      	ldr	r3, [r3, #20]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	689a      	ldr	r2, [r3, #8]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a0e      	ldr	r2, [pc, #56]	@ (800500c <TIM_Base_SetConfig+0x120>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d003      	beq.n	8004fde <TIM_Base_SetConfig+0xf2>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4a10      	ldr	r2, [pc, #64]	@ (800501c <TIM_Base_SetConfig+0x130>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d103      	bne.n	8004fe6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	691a      	ldr	r2, [r3, #16]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f043 0204 	orr.w	r2, r3, #4
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2201      	movs	r2, #1
 8004ff6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	68fa      	ldr	r2, [r7, #12]
 8004ffc:	601a      	str	r2, [r3, #0]
}
 8004ffe:	bf00      	nop
 8005000:	3714      	adds	r7, #20
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	40010000 	.word	0x40010000
 8005010:	40000400 	.word	0x40000400
 8005014:	40000800 	.word	0x40000800
 8005018:	40000c00 	.word	0x40000c00
 800501c:	40010400 	.word	0x40010400
 8005020:	40014000 	.word	0x40014000
 8005024:	40014400 	.word	0x40014400
 8005028:	40014800 	.word	0x40014800
 800502c:	40001800 	.word	0x40001800
 8005030:	40001c00 	.word	0x40001c00
 8005034:	40002000 	.word	0x40002000

08005038 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005038:	b480      	push	{r7}
 800503a:	b087      	sub	sp, #28
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
 8005040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a1b      	ldr	r3, [r3, #32]
 8005046:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	6a1b      	ldr	r3, [r3, #32]
 800504c:	f023 0201 	bic.w	r2, r3, #1
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	699b      	ldr	r3, [r3, #24]
 800505e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005060:	68fa      	ldr	r2, [r7, #12]
 8005062:	4b2b      	ldr	r3, [pc, #172]	@ (8005110 <TIM_OC1_SetConfig+0xd8>)
 8005064:	4013      	ands	r3, r2
 8005066:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	f023 0303 	bic.w	r3, r3, #3
 800506e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	68fa      	ldr	r2, [r7, #12]
 8005076:	4313      	orrs	r3, r2
 8005078:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	f023 0302 	bic.w	r3, r3, #2
 8005080:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005082:	683b      	ldr	r3, [r7, #0]
 8005084:	689b      	ldr	r3, [r3, #8]
 8005086:	697a      	ldr	r2, [r7, #20]
 8005088:	4313      	orrs	r3, r2
 800508a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	4a21      	ldr	r2, [pc, #132]	@ (8005114 <TIM_OC1_SetConfig+0xdc>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d003      	beq.n	800509c <TIM_OC1_SetConfig+0x64>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	4a20      	ldr	r2, [pc, #128]	@ (8005118 <TIM_OC1_SetConfig+0xe0>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d10c      	bne.n	80050b6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	f023 0308 	bic.w	r3, r3, #8
 80050a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	697a      	ldr	r2, [r7, #20]
 80050aa:	4313      	orrs	r3, r2
 80050ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	f023 0304 	bic.w	r3, r3, #4
 80050b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	4a16      	ldr	r2, [pc, #88]	@ (8005114 <TIM_OC1_SetConfig+0xdc>)
 80050ba:	4293      	cmp	r3, r2
 80050bc:	d003      	beq.n	80050c6 <TIM_OC1_SetConfig+0x8e>
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	4a15      	ldr	r2, [pc, #84]	@ (8005118 <TIM_OC1_SetConfig+0xe0>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d111      	bne.n	80050ea <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80050d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	695b      	ldr	r3, [r3, #20]
 80050da:	693a      	ldr	r2, [r7, #16]
 80050dc:	4313      	orrs	r3, r2
 80050de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	699b      	ldr	r3, [r3, #24]
 80050e4:	693a      	ldr	r2, [r7, #16]
 80050e6:	4313      	orrs	r3, r2
 80050e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	693a      	ldr	r2, [r7, #16]
 80050ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	68fa      	ldr	r2, [r7, #12]
 80050f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	685a      	ldr	r2, [r3, #4]
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	697a      	ldr	r2, [r7, #20]
 8005102:	621a      	str	r2, [r3, #32]
}
 8005104:	bf00      	nop
 8005106:	371c      	adds	r7, #28
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr
 8005110:	fffeff8f 	.word	0xfffeff8f
 8005114:	40010000 	.word	0x40010000
 8005118:	40010400 	.word	0x40010400

0800511c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800511c:	b480      	push	{r7}
 800511e:	b087      	sub	sp, #28
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6a1b      	ldr	r3, [r3, #32]
 800512a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6a1b      	ldr	r3, [r3, #32]
 8005130:	f023 0210 	bic.w	r2, r3, #16
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	699b      	ldr	r3, [r3, #24]
 8005142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005144:	68fa      	ldr	r2, [r7, #12]
 8005146:	4b2e      	ldr	r3, [pc, #184]	@ (8005200 <TIM_OC2_SetConfig+0xe4>)
 8005148:	4013      	ands	r3, r2
 800514a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005152:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	021b      	lsls	r3, r3, #8
 800515a:	68fa      	ldr	r2, [r7, #12]
 800515c:	4313      	orrs	r3, r2
 800515e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005160:	697b      	ldr	r3, [r7, #20]
 8005162:	f023 0320 	bic.w	r3, r3, #32
 8005166:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	011b      	lsls	r3, r3, #4
 800516e:	697a      	ldr	r2, [r7, #20]
 8005170:	4313      	orrs	r3, r2
 8005172:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4a23      	ldr	r2, [pc, #140]	@ (8005204 <TIM_OC2_SetConfig+0xe8>)
 8005178:	4293      	cmp	r3, r2
 800517a:	d003      	beq.n	8005184 <TIM_OC2_SetConfig+0x68>
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	4a22      	ldr	r2, [pc, #136]	@ (8005208 <TIM_OC2_SetConfig+0xec>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d10d      	bne.n	80051a0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800518a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	68db      	ldr	r3, [r3, #12]
 8005190:	011b      	lsls	r3, r3, #4
 8005192:	697a      	ldr	r2, [r7, #20]
 8005194:	4313      	orrs	r3, r2
 8005196:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800519e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	4a18      	ldr	r2, [pc, #96]	@ (8005204 <TIM_OC2_SetConfig+0xe8>)
 80051a4:	4293      	cmp	r3, r2
 80051a6:	d003      	beq.n	80051b0 <TIM_OC2_SetConfig+0x94>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	4a17      	ldr	r2, [pc, #92]	@ (8005208 <TIM_OC2_SetConfig+0xec>)
 80051ac:	4293      	cmp	r3, r2
 80051ae:	d113      	bne.n	80051d8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80051b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80051be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	695b      	ldr	r3, [r3, #20]
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	693a      	ldr	r2, [r7, #16]
 80051c8:	4313      	orrs	r3, r2
 80051ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	699b      	ldr	r3, [r3, #24]
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	693a      	ldr	r2, [r7, #16]
 80051d4:	4313      	orrs	r3, r2
 80051d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	693a      	ldr	r2, [r7, #16]
 80051dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	68fa      	ldr	r2, [r7, #12]
 80051e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80051e4:	683b      	ldr	r3, [r7, #0]
 80051e6:	685a      	ldr	r2, [r3, #4]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	697a      	ldr	r2, [r7, #20]
 80051f0:	621a      	str	r2, [r3, #32]
}
 80051f2:	bf00      	nop
 80051f4:	371c      	adds	r7, #28
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr
 80051fe:	bf00      	nop
 8005200:	feff8fff 	.word	0xfeff8fff
 8005204:	40010000 	.word	0x40010000
 8005208:	40010400 	.word	0x40010400

0800520c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800520c:	b480      	push	{r7}
 800520e:	b087      	sub	sp, #28
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a1b      	ldr	r3, [r3, #32]
 800521a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6a1b      	ldr	r3, [r3, #32]
 8005220:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	69db      	ldr	r3, [r3, #28]
 8005232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005234:	68fa      	ldr	r2, [r7, #12]
 8005236:	4b2d      	ldr	r3, [pc, #180]	@ (80052ec <TIM_OC3_SetConfig+0xe0>)
 8005238:	4013      	ands	r3, r2
 800523a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	f023 0303 	bic.w	r3, r3, #3
 8005242:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	68fa      	ldr	r2, [r7, #12]
 800524a:	4313      	orrs	r3, r2
 800524c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005254:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	021b      	lsls	r3, r3, #8
 800525c:	697a      	ldr	r2, [r7, #20]
 800525e:	4313      	orrs	r3, r2
 8005260:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	4a22      	ldr	r2, [pc, #136]	@ (80052f0 <TIM_OC3_SetConfig+0xe4>)
 8005266:	4293      	cmp	r3, r2
 8005268:	d003      	beq.n	8005272 <TIM_OC3_SetConfig+0x66>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	4a21      	ldr	r2, [pc, #132]	@ (80052f4 <TIM_OC3_SetConfig+0xe8>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d10d      	bne.n	800528e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005278:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	021b      	lsls	r3, r3, #8
 8005280:	697a      	ldr	r2, [r7, #20]
 8005282:	4313      	orrs	r3, r2
 8005284:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800528c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a17      	ldr	r2, [pc, #92]	@ (80052f0 <TIM_OC3_SetConfig+0xe4>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d003      	beq.n	800529e <TIM_OC3_SetConfig+0x92>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	4a16      	ldr	r2, [pc, #88]	@ (80052f4 <TIM_OC3_SetConfig+0xe8>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d113      	bne.n	80052c6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80052a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80052ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	695b      	ldr	r3, [r3, #20]
 80052b2:	011b      	lsls	r3, r3, #4
 80052b4:	693a      	ldr	r2, [r7, #16]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	699b      	ldr	r3, [r3, #24]
 80052be:	011b      	lsls	r3, r3, #4
 80052c0:	693a      	ldr	r2, [r7, #16]
 80052c2:	4313      	orrs	r3, r2
 80052c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	693a      	ldr	r2, [r7, #16]
 80052ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	68fa      	ldr	r2, [r7, #12]
 80052d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	685a      	ldr	r2, [r3, #4]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	697a      	ldr	r2, [r7, #20]
 80052de:	621a      	str	r2, [r3, #32]
}
 80052e0:	bf00      	nop
 80052e2:	371c      	adds	r7, #28
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr
 80052ec:	fffeff8f 	.word	0xfffeff8f
 80052f0:	40010000 	.word	0x40010000
 80052f4:	40010400 	.word	0x40010400

080052f8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b087      	sub	sp, #28
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
 8005300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6a1b      	ldr	r3, [r3, #32]
 8005306:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6a1b      	ldr	r3, [r3, #32]
 800530c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	69db      	ldr	r3, [r3, #28]
 800531e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	4b1e      	ldr	r3, [pc, #120]	@ (800539c <TIM_OC4_SetConfig+0xa4>)
 8005324:	4013      	ands	r3, r2
 8005326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800532e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005330:	683b      	ldr	r3, [r7, #0]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	021b      	lsls	r3, r3, #8
 8005336:	68fa      	ldr	r2, [r7, #12]
 8005338:	4313      	orrs	r3, r2
 800533a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800533c:	693b      	ldr	r3, [r7, #16]
 800533e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005342:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	031b      	lsls	r3, r3, #12
 800534a:	693a      	ldr	r2, [r7, #16]
 800534c:	4313      	orrs	r3, r2
 800534e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	4a13      	ldr	r2, [pc, #76]	@ (80053a0 <TIM_OC4_SetConfig+0xa8>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d003      	beq.n	8005360 <TIM_OC4_SetConfig+0x68>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a12      	ldr	r2, [pc, #72]	@ (80053a4 <TIM_OC4_SetConfig+0xac>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d109      	bne.n	8005374 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005366:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	695b      	ldr	r3, [r3, #20]
 800536c:	019b      	lsls	r3, r3, #6
 800536e:	697a      	ldr	r2, [r7, #20]
 8005370:	4313      	orrs	r3, r2
 8005372:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	697a      	ldr	r2, [r7, #20]
 8005378:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	68fa      	ldr	r2, [r7, #12]
 800537e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005380:	683b      	ldr	r3, [r7, #0]
 8005382:	685a      	ldr	r2, [r3, #4]
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	693a      	ldr	r2, [r7, #16]
 800538c:	621a      	str	r2, [r3, #32]
}
 800538e:	bf00      	nop
 8005390:	371c      	adds	r7, #28
 8005392:	46bd      	mov	sp, r7
 8005394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005398:	4770      	bx	lr
 800539a:	bf00      	nop
 800539c:	feff8fff 	.word	0xfeff8fff
 80053a0:	40010000 	.word	0x40010000
 80053a4:	40010400 	.word	0x40010400

080053a8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b087      	sub	sp, #28
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a1b      	ldr	r3, [r3, #32]
 80053b6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6a1b      	ldr	r3, [r3, #32]
 80053bc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80053ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80053d0:	68fa      	ldr	r2, [r7, #12]
 80053d2:	4b1b      	ldr	r3, [pc, #108]	@ (8005440 <TIM_OC5_SetConfig+0x98>)
 80053d4:	4013      	ands	r3, r2
 80053d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68fa      	ldr	r2, [r7, #12]
 80053de:	4313      	orrs	r3, r2
 80053e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80053e8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	041b      	lsls	r3, r3, #16
 80053f0:	693a      	ldr	r2, [r7, #16]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	4a12      	ldr	r2, [pc, #72]	@ (8005444 <TIM_OC5_SetConfig+0x9c>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d003      	beq.n	8005406 <TIM_OC5_SetConfig+0x5e>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	4a11      	ldr	r2, [pc, #68]	@ (8005448 <TIM_OC5_SetConfig+0xa0>)
 8005402:	4293      	cmp	r3, r2
 8005404:	d109      	bne.n	800541a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800540c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	695b      	ldr	r3, [r3, #20]
 8005412:	021b      	lsls	r3, r3, #8
 8005414:	697a      	ldr	r2, [r7, #20]
 8005416:	4313      	orrs	r3, r2
 8005418:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	697a      	ldr	r2, [r7, #20]
 800541e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	68fa      	ldr	r2, [r7, #12]
 8005424:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	685a      	ldr	r2, [r3, #4]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	621a      	str	r2, [r3, #32]
}
 8005434:	bf00      	nop
 8005436:	371c      	adds	r7, #28
 8005438:	46bd      	mov	sp, r7
 800543a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543e:	4770      	bx	lr
 8005440:	fffeff8f 	.word	0xfffeff8f
 8005444:	40010000 	.word	0x40010000
 8005448:	40010400 	.word	0x40010400

0800544c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800544c:	b480      	push	{r7}
 800544e:	b087      	sub	sp, #28
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
 8005454:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6a1b      	ldr	r3, [r3, #32]
 800545a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6a1b      	ldr	r3, [r3, #32]
 8005460:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	685b      	ldr	r3, [r3, #4]
 800546c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005472:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005474:	68fa      	ldr	r2, [r7, #12]
 8005476:	4b1c      	ldr	r3, [pc, #112]	@ (80054e8 <TIM_OC6_SetConfig+0x9c>)
 8005478:	4013      	ands	r3, r2
 800547a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	021b      	lsls	r3, r3, #8
 8005482:	68fa      	ldr	r2, [r7, #12]
 8005484:	4313      	orrs	r3, r2
 8005486:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800548e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	689b      	ldr	r3, [r3, #8]
 8005494:	051b      	lsls	r3, r3, #20
 8005496:	693a      	ldr	r2, [r7, #16]
 8005498:	4313      	orrs	r3, r2
 800549a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	4a13      	ldr	r2, [pc, #76]	@ (80054ec <TIM_OC6_SetConfig+0xa0>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d003      	beq.n	80054ac <TIM_OC6_SetConfig+0x60>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a12      	ldr	r2, [pc, #72]	@ (80054f0 <TIM_OC6_SetConfig+0xa4>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d109      	bne.n	80054c0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80054ac:	697b      	ldr	r3, [r7, #20]
 80054ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80054b2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	695b      	ldr	r3, [r3, #20]
 80054b8:	029b      	lsls	r3, r3, #10
 80054ba:	697a      	ldr	r2, [r7, #20]
 80054bc:	4313      	orrs	r3, r2
 80054be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	697a      	ldr	r2, [r7, #20]
 80054c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	68fa      	ldr	r2, [r7, #12]
 80054ca:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	685a      	ldr	r2, [r3, #4]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	693a      	ldr	r2, [r7, #16]
 80054d8:	621a      	str	r2, [r3, #32]
}
 80054da:	bf00      	nop
 80054dc:	371c      	adds	r7, #28
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	feff8fff 	.word	0xfeff8fff
 80054ec:	40010000 	.word	0x40010000
 80054f0:	40010400 	.word	0x40010400

080054f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80054f4:	b480      	push	{r7}
 80054f6:	b087      	sub	sp, #28
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	60b9      	str	r1, [r7, #8]
 80054fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	6a1b      	ldr	r3, [r3, #32]
 8005504:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	6a1b      	ldr	r3, [r3, #32]
 800550a:	f023 0201 	bic.w	r2, r3, #1
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	699b      	ldr	r3, [r3, #24]
 8005516:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800551e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	011b      	lsls	r3, r3, #4
 8005524:	693a      	ldr	r2, [r7, #16]
 8005526:	4313      	orrs	r3, r2
 8005528:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	f023 030a 	bic.w	r3, r3, #10
 8005530:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005532:	697a      	ldr	r2, [r7, #20]
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	4313      	orrs	r3, r2
 8005538:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	693a      	ldr	r2, [r7, #16]
 800553e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	697a      	ldr	r2, [r7, #20]
 8005544:	621a      	str	r2, [r3, #32]
}
 8005546:	bf00      	nop
 8005548:	371c      	adds	r7, #28
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr

08005552 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005552:	b480      	push	{r7}
 8005554:	b087      	sub	sp, #28
 8005556:	af00      	add	r7, sp, #0
 8005558:	60f8      	str	r0, [r7, #12]
 800555a:	60b9      	str	r1, [r7, #8]
 800555c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	6a1b      	ldr	r3, [r3, #32]
 8005562:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	6a1b      	ldr	r3, [r3, #32]
 8005568:	f023 0210 	bic.w	r2, r3, #16
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	699b      	ldr	r3, [r3, #24]
 8005574:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800557c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	031b      	lsls	r3, r3, #12
 8005582:	693a      	ldr	r2, [r7, #16]
 8005584:	4313      	orrs	r3, r2
 8005586:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800558e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	011b      	lsls	r3, r3, #4
 8005594:	697a      	ldr	r2, [r7, #20]
 8005596:	4313      	orrs	r3, r2
 8005598:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	693a      	ldr	r2, [r7, #16]
 800559e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	697a      	ldr	r2, [r7, #20]
 80055a4:	621a      	str	r2, [r3, #32]
}
 80055a6:	bf00      	nop
 80055a8:	371c      	adds	r7, #28
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr

080055b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80055b2:	b480      	push	{r7}
 80055b4:	b085      	sub	sp, #20
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
 80055ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80055ca:	683a      	ldr	r2, [r7, #0]
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	4313      	orrs	r3, r2
 80055d0:	f043 0307 	orr.w	r3, r3, #7
 80055d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	68fa      	ldr	r2, [r7, #12]
 80055da:	609a      	str	r2, [r3, #8]
}
 80055dc:	bf00      	nop
 80055de:	3714      	adds	r7, #20
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr

080055e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80055e8:	b480      	push	{r7}
 80055ea:	b087      	sub	sp, #28
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	607a      	str	r2, [r7, #4]
 80055f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005602:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	021a      	lsls	r2, r3, #8
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	431a      	orrs	r2, r3
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	4313      	orrs	r3, r2
 8005610:	697a      	ldr	r2, [r7, #20]
 8005612:	4313      	orrs	r3, r2
 8005614:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	697a      	ldr	r2, [r7, #20]
 800561a:	609a      	str	r2, [r3, #8]
}
 800561c:	bf00      	nop
 800561e:	371c      	adds	r7, #28
 8005620:	46bd      	mov	sp, r7
 8005622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005626:	4770      	bx	lr

08005628 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005628:	b480      	push	{r7}
 800562a:	b087      	sub	sp, #28
 800562c:	af00      	add	r7, sp, #0
 800562e:	60f8      	str	r0, [r7, #12]
 8005630:	60b9      	str	r1, [r7, #8]
 8005632:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	f003 031f 	and.w	r3, r3, #31
 800563a:	2201      	movs	r2, #1
 800563c:	fa02 f303 	lsl.w	r3, r2, r3
 8005640:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	6a1a      	ldr	r2, [r3, #32]
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	43db      	mvns	r3, r3
 800564a:	401a      	ands	r2, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6a1a      	ldr	r2, [r3, #32]
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	f003 031f 	and.w	r3, r3, #31
 800565a:	6879      	ldr	r1, [r7, #4]
 800565c:	fa01 f303 	lsl.w	r3, r1, r3
 8005660:	431a      	orrs	r2, r3
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	621a      	str	r2, [r3, #32]
}
 8005666:	bf00      	nop
 8005668:	371c      	adds	r7, #28
 800566a:	46bd      	mov	sp, r7
 800566c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005670:	4770      	bx	lr
	...

08005674 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005674:	b480      	push	{r7}
 8005676:	b085      	sub	sp, #20
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
 800567c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005684:	2b01      	cmp	r3, #1
 8005686:	d101      	bne.n	800568c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005688:	2302      	movs	r3, #2
 800568a:	e06d      	b.n	8005768 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2201      	movs	r2, #1
 8005690:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2202      	movs	r2, #2
 8005698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	4a30      	ldr	r2, [pc, #192]	@ (8005774 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d004      	beq.n	80056c0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a2f      	ldr	r2, [pc, #188]	@ (8005778 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80056bc:	4293      	cmp	r3, r2
 80056be:	d108      	bne.n	80056d2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80056c6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	68fa      	ldr	r2, [r7, #12]
 80056ce:	4313      	orrs	r3, r2
 80056d0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80056d8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	68fa      	ldr	r2, [r7, #12]
 80056e0:	4313      	orrs	r3, r2
 80056e2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68fa      	ldr	r2, [r7, #12]
 80056ea:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	4a20      	ldr	r2, [pc, #128]	@ (8005774 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80056f2:	4293      	cmp	r3, r2
 80056f4:	d022      	beq.n	800573c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056fe:	d01d      	beq.n	800573c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a1d      	ldr	r2, [pc, #116]	@ (800577c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d018      	beq.n	800573c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4a1c      	ldr	r2, [pc, #112]	@ (8005780 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d013      	beq.n	800573c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4a1a      	ldr	r2, [pc, #104]	@ (8005784 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d00e      	beq.n	800573c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	4a15      	ldr	r2, [pc, #84]	@ (8005778 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d009      	beq.n	800573c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a16      	ldr	r2, [pc, #88]	@ (8005788 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d004      	beq.n	800573c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a15      	ldr	r2, [pc, #84]	@ (800578c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d10c      	bne.n	8005756 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005742:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	68ba      	ldr	r2, [r7, #8]
 800574a:	4313      	orrs	r3, r2
 800574c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	68ba      	ldr	r2, [r7, #8]
 8005754:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2201      	movs	r2, #1
 800575a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005766:	2300      	movs	r3, #0
}
 8005768:	4618      	mov	r0, r3
 800576a:	3714      	adds	r7, #20
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr
 8005774:	40010000 	.word	0x40010000
 8005778:	40010400 	.word	0x40010400
 800577c:	40000400 	.word	0x40000400
 8005780:	40000800 	.word	0x40000800
 8005784:	40000c00 	.word	0x40000c00
 8005788:	40014000 	.word	0x40014000
 800578c:	40001800 	.word	0x40001800

08005790 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005790:	b084      	sub	sp, #16
 8005792:	b580      	push	{r7, lr}
 8005794:	b084      	sub	sp, #16
 8005796:	af00      	add	r7, sp, #0
 8005798:	6078      	str	r0, [r7, #4]
 800579a:	f107 001c 	add.w	r0, r7, #28
 800579e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80057a2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80057a6:	2b01      	cmp	r3, #1
 80057a8:	d127      	bne.n	80057fa <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057ae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	68da      	ldr	r2, [r3, #12]
 80057ba:	4b3a      	ldr	r3, [pc, #232]	@ (80058a4 <USB_CoreInit+0x114>)
 80057bc:	4013      	ands	r3, r2
 80057be:	687a      	ldr	r2, [r7, #4]
 80057c0:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	68db      	ldr	r3, [r3, #12]
 80057c6:	f043 0210 	orr.w	r2, r3, #16
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	68db      	ldr	r3, [r3, #12]
 80057d2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80057da:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80057de:	2b01      	cmp	r3, #1
 80057e0:	d105      	bne.n	80057ee <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	68db      	ldr	r3, [r3, #12]
 80057e6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80057ee:	6878      	ldr	r0, [r7, #4]
 80057f0:	f001 fb20 	bl	8006e34 <USB_CoreReset>
 80057f4:	4603      	mov	r3, r0
 80057f6:	73fb      	strb	r3, [r7, #15]
 80057f8:	e03c      	b.n	8005874 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80057fa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80057fe:	2b03      	cmp	r3, #3
 8005800:	d127      	bne.n	8005852 <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005806:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	68da      	ldr	r2, [r3, #12]
 8005812:	4b24      	ldr	r3, [pc, #144]	@ (80058a4 <USB_CoreInit+0x114>)
 8005814:	4013      	ands	r3, r2
 8005816:	687a      	ldr	r2, [r7, #4]
 8005818:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	68db      	ldr	r3, [r3, #12]
 800581e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	68db      	ldr	r3, [r3, #12]
 800582a:	f023 0210 	bic.w	r2, r3, #16
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 8005832:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005836:	2b01      	cmp	r3, #1
 8005838:	d105      	bne.n	8005846 <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	68db      	ldr	r3, [r3, #12]
 800583e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f001 faf4 	bl	8006e34 <USB_CoreReset>
 800584c:	4603      	mov	r3, r0
 800584e:	73fb      	strb	r3, [r7, #15]
 8005850:	e010      	b.n	8005874 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f001 fae8 	bl	8006e34 <USB_CoreReset>
 8005864:	4603      	mov	r3, r0
 8005866:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800586c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8005874:	7fbb      	ldrb	r3, [r7, #30]
 8005876:	2b01      	cmp	r3, #1
 8005878:	d10b      	bne.n	8005892 <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	689b      	ldr	r3, [r3, #8]
 800587e:	f043 0206 	orr.w	r2, r3, #6
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	689b      	ldr	r3, [r3, #8]
 800588a:	f043 0220 	orr.w	r2, r3, #32
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005892:	7bfb      	ldrb	r3, [r7, #15]
}
 8005894:	4618      	mov	r0, r3
 8005896:	3710      	adds	r7, #16
 8005898:	46bd      	mov	sp, r7
 800589a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800589e:	b004      	add	sp, #16
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	ffbdffbf 	.word	0xffbdffbf

080058a8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b087      	sub	sp, #28
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	60f8      	str	r0, [r7, #12]
 80058b0:	60b9      	str	r1, [r7, #8]
 80058b2:	4613      	mov	r3, r2
 80058b4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80058b6:	79fb      	ldrb	r3, [r7, #7]
 80058b8:	2b02      	cmp	r3, #2
 80058ba:	d165      	bne.n	8005988 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	4a41      	ldr	r2, [pc, #260]	@ (80059c4 <USB_SetTurnaroundTime+0x11c>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d906      	bls.n	80058d2 <USB_SetTurnaroundTime+0x2a>
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	4a40      	ldr	r2, [pc, #256]	@ (80059c8 <USB_SetTurnaroundTime+0x120>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d202      	bcs.n	80058d2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80058cc:	230f      	movs	r3, #15
 80058ce:	617b      	str	r3, [r7, #20]
 80058d0:	e062      	b.n	8005998 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80058d2:	68bb      	ldr	r3, [r7, #8]
 80058d4:	4a3c      	ldr	r2, [pc, #240]	@ (80059c8 <USB_SetTurnaroundTime+0x120>)
 80058d6:	4293      	cmp	r3, r2
 80058d8:	d306      	bcc.n	80058e8 <USB_SetTurnaroundTime+0x40>
 80058da:	68bb      	ldr	r3, [r7, #8]
 80058dc:	4a3b      	ldr	r2, [pc, #236]	@ (80059cc <USB_SetTurnaroundTime+0x124>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d202      	bcs.n	80058e8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80058e2:	230e      	movs	r3, #14
 80058e4:	617b      	str	r3, [r7, #20]
 80058e6:	e057      	b.n	8005998 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	4a38      	ldr	r2, [pc, #224]	@ (80059cc <USB_SetTurnaroundTime+0x124>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d306      	bcc.n	80058fe <USB_SetTurnaroundTime+0x56>
 80058f0:	68bb      	ldr	r3, [r7, #8]
 80058f2:	4a37      	ldr	r2, [pc, #220]	@ (80059d0 <USB_SetTurnaroundTime+0x128>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d202      	bcs.n	80058fe <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80058f8:	230d      	movs	r3, #13
 80058fa:	617b      	str	r3, [r7, #20]
 80058fc:	e04c      	b.n	8005998 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	4a33      	ldr	r2, [pc, #204]	@ (80059d0 <USB_SetTurnaroundTime+0x128>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d306      	bcc.n	8005914 <USB_SetTurnaroundTime+0x6c>
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	4a32      	ldr	r2, [pc, #200]	@ (80059d4 <USB_SetTurnaroundTime+0x12c>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d802      	bhi.n	8005914 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800590e:	230c      	movs	r3, #12
 8005910:	617b      	str	r3, [r7, #20]
 8005912:	e041      	b.n	8005998 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	4a2f      	ldr	r2, [pc, #188]	@ (80059d4 <USB_SetTurnaroundTime+0x12c>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d906      	bls.n	800592a <USB_SetTurnaroundTime+0x82>
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	4a2e      	ldr	r2, [pc, #184]	@ (80059d8 <USB_SetTurnaroundTime+0x130>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d802      	bhi.n	800592a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005924:	230b      	movs	r3, #11
 8005926:	617b      	str	r3, [r7, #20]
 8005928:	e036      	b.n	8005998 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	4a2a      	ldr	r2, [pc, #168]	@ (80059d8 <USB_SetTurnaroundTime+0x130>)
 800592e:	4293      	cmp	r3, r2
 8005930:	d906      	bls.n	8005940 <USB_SetTurnaroundTime+0x98>
 8005932:	68bb      	ldr	r3, [r7, #8]
 8005934:	4a29      	ldr	r2, [pc, #164]	@ (80059dc <USB_SetTurnaroundTime+0x134>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d802      	bhi.n	8005940 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800593a:	230a      	movs	r3, #10
 800593c:	617b      	str	r3, [r7, #20]
 800593e:	e02b      	b.n	8005998 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	4a26      	ldr	r2, [pc, #152]	@ (80059dc <USB_SetTurnaroundTime+0x134>)
 8005944:	4293      	cmp	r3, r2
 8005946:	d906      	bls.n	8005956 <USB_SetTurnaroundTime+0xae>
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	4a25      	ldr	r2, [pc, #148]	@ (80059e0 <USB_SetTurnaroundTime+0x138>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d202      	bcs.n	8005956 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005950:	2309      	movs	r3, #9
 8005952:	617b      	str	r3, [r7, #20]
 8005954:	e020      	b.n	8005998 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005956:	68bb      	ldr	r3, [r7, #8]
 8005958:	4a21      	ldr	r2, [pc, #132]	@ (80059e0 <USB_SetTurnaroundTime+0x138>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d306      	bcc.n	800596c <USB_SetTurnaroundTime+0xc4>
 800595e:	68bb      	ldr	r3, [r7, #8]
 8005960:	4a20      	ldr	r2, [pc, #128]	@ (80059e4 <USB_SetTurnaroundTime+0x13c>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d802      	bhi.n	800596c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005966:	2308      	movs	r3, #8
 8005968:	617b      	str	r3, [r7, #20]
 800596a:	e015      	b.n	8005998 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800596c:	68bb      	ldr	r3, [r7, #8]
 800596e:	4a1d      	ldr	r2, [pc, #116]	@ (80059e4 <USB_SetTurnaroundTime+0x13c>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d906      	bls.n	8005982 <USB_SetTurnaroundTime+0xda>
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	4a1c      	ldr	r2, [pc, #112]	@ (80059e8 <USB_SetTurnaroundTime+0x140>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d202      	bcs.n	8005982 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800597c:	2307      	movs	r3, #7
 800597e:	617b      	str	r3, [r7, #20]
 8005980:	e00a      	b.n	8005998 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005982:	2306      	movs	r3, #6
 8005984:	617b      	str	r3, [r7, #20]
 8005986:	e007      	b.n	8005998 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005988:	79fb      	ldrb	r3, [r7, #7]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d102      	bne.n	8005994 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800598e:	2309      	movs	r3, #9
 8005990:	617b      	str	r3, [r7, #20]
 8005992:	e001      	b.n	8005998 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005994:	2309      	movs	r3, #9
 8005996:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	68db      	ldr	r3, [r3, #12]
 800599c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	68da      	ldr	r2, [r3, #12]
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	029b      	lsls	r3, r3, #10
 80059ac:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80059b0:	431a      	orrs	r2, r3
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80059b6:	2300      	movs	r3, #0
}
 80059b8:	4618      	mov	r0, r3
 80059ba:	371c      	adds	r7, #28
 80059bc:	46bd      	mov	sp, r7
 80059be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c2:	4770      	bx	lr
 80059c4:	00d8acbf 	.word	0x00d8acbf
 80059c8:	00e4e1c0 	.word	0x00e4e1c0
 80059cc:	00f42400 	.word	0x00f42400
 80059d0:	01067380 	.word	0x01067380
 80059d4:	011a499f 	.word	0x011a499f
 80059d8:	01312cff 	.word	0x01312cff
 80059dc:	014ca43f 	.word	0x014ca43f
 80059e0:	016e3600 	.word	0x016e3600
 80059e4:	01a6ab1f 	.word	0x01a6ab1f
 80059e8:	01e84800 	.word	0x01e84800

080059ec <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80059ec:	b480      	push	{r7}
 80059ee:	b083      	sub	sp, #12
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	f043 0201 	orr.w	r2, r3, #1
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005a00:	2300      	movs	r3, #0
}
 8005a02:	4618      	mov	r0, r3
 8005a04:	370c      	adds	r7, #12
 8005a06:	46bd      	mov	sp, r7
 8005a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0c:	4770      	bx	lr

08005a0e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005a0e:	b480      	push	{r7}
 8005a10:	b083      	sub	sp, #12
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	f023 0201 	bic.w	r2, r3, #1
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005a22:	2300      	movs	r3, #0
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	370c      	adds	r7, #12
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2e:	4770      	bx	lr

08005a30 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
 8005a38:	460b      	mov	r3, r1
 8005a3a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005a3c:	2300      	movs	r3, #0
 8005a3e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	68db      	ldr	r3, [r3, #12]
 8005a44:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005a4c:	78fb      	ldrb	r3, [r7, #3]
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d115      	bne.n	8005a7e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	68db      	ldr	r3, [r3, #12]
 8005a56:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005a5e:	200a      	movs	r0, #10
 8005a60:	f7fb fc88 	bl	8001374 <HAL_Delay>
      ms += 10U;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	330a      	adds	r3, #10
 8005a68:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005a6a:	6878      	ldr	r0, [r7, #4]
 8005a6c:	f001 f951 	bl	8006d12 <USB_GetMode>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b01      	cmp	r3, #1
 8005a74:	d01e      	beq.n	8005ab4 <USB_SetCurrentMode+0x84>
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2bc7      	cmp	r3, #199	@ 0xc7
 8005a7a:	d9f0      	bls.n	8005a5e <USB_SetCurrentMode+0x2e>
 8005a7c:	e01a      	b.n	8005ab4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005a7e:	78fb      	ldrb	r3, [r7, #3]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d115      	bne.n	8005ab0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005a90:	200a      	movs	r0, #10
 8005a92:	f7fb fc6f 	bl	8001374 <HAL_Delay>
      ms += 10U;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	330a      	adds	r3, #10
 8005a9a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005a9c:	6878      	ldr	r0, [r7, #4]
 8005a9e:	f001 f938 	bl	8006d12 <USB_GetMode>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d005      	beq.n	8005ab4 <USB_SetCurrentMode+0x84>
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2bc7      	cmp	r3, #199	@ 0xc7
 8005aac:	d9f0      	bls.n	8005a90 <USB_SetCurrentMode+0x60>
 8005aae:	e001      	b.n	8005ab4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e005      	b.n	8005ac0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	2bc8      	cmp	r3, #200	@ 0xc8
 8005ab8:	d101      	bne.n	8005abe <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	e000      	b.n	8005ac0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005abe:	2300      	movs	r3, #0
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3710      	adds	r7, #16
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005ac8:	b084      	sub	sp, #16
 8005aca:	b580      	push	{r7, lr}
 8005acc:	b086      	sub	sp, #24
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	6078      	str	r0, [r7, #4]
 8005ad2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005ad6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005ada:	2300      	movs	r3, #0
 8005adc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	613b      	str	r3, [r7, #16]
 8005ae6:	e009      	b.n	8005afc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005ae8:	687a      	ldr	r2, [r7, #4]
 8005aea:	693b      	ldr	r3, [r7, #16]
 8005aec:	3340      	adds	r3, #64	@ 0x40
 8005aee:	009b      	lsls	r3, r3, #2
 8005af0:	4413      	add	r3, r2
 8005af2:	2200      	movs	r2, #0
 8005af4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005af6:	693b      	ldr	r3, [r7, #16]
 8005af8:	3301      	adds	r3, #1
 8005afa:	613b      	str	r3, [r7, #16]
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	2b0e      	cmp	r3, #14
 8005b00:	d9f2      	bls.n	8005ae8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005b02:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d11c      	bne.n	8005b44 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	68fa      	ldr	r2, [r7, #12]
 8005b14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005b18:	f043 0302 	orr.w	r3, r3, #2
 8005b1c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b22:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	601a      	str	r2, [r3, #0]
 8005b42:	e005      	b.n	8005b50 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b48:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005b56:	461a      	mov	r2, r3
 8005b58:	2300      	movs	r3, #0
 8005b5a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005b5c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005b60:	2b01      	cmp	r3, #1
 8005b62:	d10d      	bne.n	8005b80 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005b64:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d104      	bne.n	8005b76 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005b6c:	2100      	movs	r1, #0
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 f97a 	bl	8005e68 <USB_SetDevSpeed>
 8005b74:	e01a      	b.n	8005bac <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005b76:	2101      	movs	r1, #1
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f000 f975 	bl	8005e68 <USB_SetDevSpeed>
 8005b7e:	e015      	b.n	8005bac <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8005b80:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005b84:	2b03      	cmp	r3, #3
 8005b86:	d10d      	bne.n	8005ba4 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005b88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d104      	bne.n	8005b9a <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005b90:	2100      	movs	r1, #0
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f000 f968 	bl	8005e68 <USB_SetDevSpeed>
 8005b98:	e008      	b.n	8005bac <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005b9a:	2101      	movs	r1, #1
 8005b9c:	6878      	ldr	r0, [r7, #4]
 8005b9e:	f000 f963 	bl	8005e68 <USB_SetDevSpeed>
 8005ba2:	e003      	b.n	8005bac <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005ba4:	2103      	movs	r1, #3
 8005ba6:	6878      	ldr	r0, [r7, #4]
 8005ba8:	f000 f95e 	bl	8005e68 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005bac:	2110      	movs	r1, #16
 8005bae:	6878      	ldr	r0, [r7, #4]
 8005bb0:	f000 f8fa 	bl	8005da8 <USB_FlushTxFifo>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d001      	beq.n	8005bbe <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f000 f924 	bl	8005e0c <USB_FlushRxFifo>
 8005bc4:	4603      	mov	r3, r0
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d001      	beq.n	8005bce <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005be0:	461a      	mov	r2, r3
 8005be2:	2300      	movs	r3, #0
 8005be4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005bec:	461a      	mov	r2, r3
 8005bee:	2300      	movs	r3, #0
 8005bf0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	613b      	str	r3, [r7, #16]
 8005bf6:	e043      	b.n	8005c80 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	015a      	lsls	r2, r3, #5
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	4413      	add	r3, r2
 8005c00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005c0a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c0e:	d118      	bne.n	8005c42 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 8005c10:	693b      	ldr	r3, [r7, #16]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d10a      	bne.n	8005c2c <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	015a      	lsls	r2, r3, #5
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	4413      	add	r3, r2
 8005c1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c22:	461a      	mov	r2, r3
 8005c24:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005c28:	6013      	str	r3, [r2, #0]
 8005c2a:	e013      	b.n	8005c54 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005c2c:	693b      	ldr	r3, [r7, #16]
 8005c2e:	015a      	lsls	r2, r3, #5
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	4413      	add	r3, r2
 8005c34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c38:	461a      	mov	r2, r3
 8005c3a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005c3e:	6013      	str	r3, [r2, #0]
 8005c40:	e008      	b.n	8005c54 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	015a      	lsls	r2, r3, #5
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	4413      	add	r3, r2
 8005c4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c4e:	461a      	mov	r2, r3
 8005c50:	2300      	movs	r3, #0
 8005c52:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	015a      	lsls	r2, r3, #5
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	4413      	add	r3, r2
 8005c5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c60:	461a      	mov	r2, r3
 8005c62:	2300      	movs	r3, #0
 8005c64:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005c66:	693b      	ldr	r3, [r7, #16]
 8005c68:	015a      	lsls	r2, r3, #5
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	4413      	add	r3, r2
 8005c6e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005c72:	461a      	mov	r2, r3
 8005c74:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005c78:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	613b      	str	r3, [r7, #16]
 8005c80:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005c84:	461a      	mov	r2, r3
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d3b5      	bcc.n	8005bf8 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	613b      	str	r3, [r7, #16]
 8005c90:	e043      	b.n	8005d1a <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	015a      	lsls	r2, r3, #5
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	4413      	add	r3, r2
 8005c9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ca4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005ca8:	d118      	bne.n	8005cdc <USB_DevInit+0x214>
    {
      if (i == 0U)
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d10a      	bne.n	8005cc6 <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005cb0:	693b      	ldr	r3, [r7, #16]
 8005cb2:	015a      	lsls	r2, r3, #5
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	4413      	add	r3, r2
 8005cb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cbc:	461a      	mov	r2, r3
 8005cbe:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005cc2:	6013      	str	r3, [r2, #0]
 8005cc4:	e013      	b.n	8005cee <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005cc6:	693b      	ldr	r3, [r7, #16]
 8005cc8:	015a      	lsls	r2, r3, #5
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	4413      	add	r3, r2
 8005cce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cd2:	461a      	mov	r2, r3
 8005cd4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005cd8:	6013      	str	r3, [r2, #0]
 8005cda:	e008      	b.n	8005cee <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005cdc:	693b      	ldr	r3, [r7, #16]
 8005cde:	015a      	lsls	r2, r3, #5
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	4413      	add	r3, r2
 8005ce4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ce8:	461a      	mov	r2, r3
 8005cea:	2300      	movs	r3, #0
 8005cec:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	015a      	lsls	r2, r3, #5
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	4413      	add	r3, r2
 8005cf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cfa:	461a      	mov	r2, r3
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005d00:	693b      	ldr	r3, [r7, #16]
 8005d02:	015a      	lsls	r2, r3, #5
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	4413      	add	r3, r2
 8005d08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005d0c:	461a      	mov	r2, r3
 8005d0e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005d12:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	3301      	adds	r3, #1
 8005d18:	613b      	str	r3, [r7, #16]
 8005d1a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005d1e:	461a      	mov	r2, r3
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d3b5      	bcc.n	8005c92 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	68fa      	ldr	r2, [r7, #12]
 8005d30:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005d38:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005d46:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005d48:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d105      	bne.n	8005d5c <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	699b      	ldr	r3, [r3, #24]
 8005d54:	f043 0210 	orr.w	r2, r3, #16
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	699a      	ldr	r2, [r3, #24]
 8005d60:	4b0f      	ldr	r3, [pc, #60]	@ (8005da0 <USB_DevInit+0x2d8>)
 8005d62:	4313      	orrs	r3, r2
 8005d64:	687a      	ldr	r2, [r7, #4]
 8005d66:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005d68:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d005      	beq.n	8005d7c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	699b      	ldr	r3, [r3, #24]
 8005d74:	f043 0208 	orr.w	r2, r3, #8
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005d7c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d105      	bne.n	8005d90 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	699a      	ldr	r2, [r3, #24]
 8005d88:	4b06      	ldr	r3, [pc, #24]	@ (8005da4 <USB_DevInit+0x2dc>)
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	687a      	ldr	r2, [r7, #4]
 8005d8e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005d90:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3718      	adds	r7, #24
 8005d96:	46bd      	mov	sp, r7
 8005d98:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005d9c:	b004      	add	sp, #16
 8005d9e:	4770      	bx	lr
 8005da0:	803c3800 	.word	0x803c3800
 8005da4:	40000004 	.word	0x40000004

08005da8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005da8:	b480      	push	{r7}
 8005daa:	b085      	sub	sp, #20
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
 8005db0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005db2:	2300      	movs	r3, #0
 8005db4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	3301      	adds	r3, #1
 8005dba:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005dc2:	d901      	bls.n	8005dc8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005dc4:	2303      	movs	r3, #3
 8005dc6:	e01b      	b.n	8005e00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	691b      	ldr	r3, [r3, #16]
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	daf2      	bge.n	8005db6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	019b      	lsls	r3, r3, #6
 8005dd8:	f043 0220 	orr.w	r2, r3, #32
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	3301      	adds	r3, #1
 8005de4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005dec:	d901      	bls.n	8005df2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005dee:	2303      	movs	r3, #3
 8005df0:	e006      	b.n	8005e00 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	691b      	ldr	r3, [r3, #16]
 8005df6:	f003 0320 	and.w	r3, r3, #32
 8005dfa:	2b20      	cmp	r3, #32
 8005dfc:	d0f0      	beq.n	8005de0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005dfe:	2300      	movs	r3, #0
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3714      	adds	r7, #20
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr

08005e0c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b085      	sub	sp, #20
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005e14:	2300      	movs	r3, #0
 8005e16:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	3301      	adds	r3, #1
 8005e1c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005e24:	d901      	bls.n	8005e2a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	e018      	b.n	8005e5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	691b      	ldr	r3, [r3, #16]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	daf2      	bge.n	8005e18 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005e32:	2300      	movs	r3, #0
 8005e34:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2210      	movs	r2, #16
 8005e3a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	3301      	adds	r3, #1
 8005e40:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005e48:	d901      	bls.n	8005e4e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005e4a:	2303      	movs	r3, #3
 8005e4c:	e006      	b.n	8005e5c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	691b      	ldr	r3, [r3, #16]
 8005e52:	f003 0310 	and.w	r3, r3, #16
 8005e56:	2b10      	cmp	r3, #16
 8005e58:	d0f0      	beq.n	8005e3c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005e5a:	2300      	movs	r3, #0
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3714      	adds	r7, #20
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b085      	sub	sp, #20
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
 8005e70:	460b      	mov	r3, r1
 8005e72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005e7e:	681a      	ldr	r2, [r3, #0]
 8005e80:	78fb      	ldrb	r3, [r7, #3]
 8005e82:	68f9      	ldr	r1, [r7, #12]
 8005e84:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3714      	adds	r7, #20
 8005e92:	46bd      	mov	sp, r7
 8005e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e98:	4770      	bx	lr

08005e9a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8005e9a:	b480      	push	{r7}
 8005e9c:	b087      	sub	sp, #28
 8005e9e:	af00      	add	r7, sp, #0
 8005ea0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005eac:	689b      	ldr	r3, [r3, #8]
 8005eae:	f003 0306 	and.w	r3, r3, #6
 8005eb2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d102      	bne.n	8005ec0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8005eba:	2300      	movs	r3, #0
 8005ebc:	75fb      	strb	r3, [r7, #23]
 8005ebe:	e00a      	b.n	8005ed6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2b02      	cmp	r3, #2
 8005ec4:	d002      	beq.n	8005ecc <USB_GetDevSpeed+0x32>
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	2b06      	cmp	r3, #6
 8005eca:	d102      	bne.n	8005ed2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8005ecc:	2302      	movs	r3, #2
 8005ece:	75fb      	strb	r3, [r7, #23]
 8005ed0:	e001      	b.n	8005ed6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8005ed2:	230f      	movs	r3, #15
 8005ed4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8005ed6:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	371c      	adds	r7, #28
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr

08005ee4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b085      	sub	sp, #20
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
 8005eec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	781b      	ldrb	r3, [r3, #0]
 8005ef6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005ef8:	683b      	ldr	r3, [r7, #0]
 8005efa:	785b      	ldrb	r3, [r3, #1]
 8005efc:	2b01      	cmp	r3, #1
 8005efe:	d139      	bne.n	8005f74 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f06:	69da      	ldr	r2, [r3, #28]
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	781b      	ldrb	r3, [r3, #0]
 8005f0c:	f003 030f 	and.w	r3, r3, #15
 8005f10:	2101      	movs	r1, #1
 8005f12:	fa01 f303 	lsl.w	r3, r1, r3
 8005f16:	b29b      	uxth	r3, r3
 8005f18:	68f9      	ldr	r1, [r7, #12]
 8005f1a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	015a      	lsls	r2, r3, #5
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	4413      	add	r3, r2
 8005f2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d153      	bne.n	8005fe0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005f38:	68bb      	ldr	r3, [r7, #8]
 8005f3a:	015a      	lsls	r2, r3, #5
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	4413      	add	r3, r2
 8005f40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	689b      	ldr	r3, [r3, #8]
 8005f4a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	791b      	ldrb	r3, [r3, #4]
 8005f52:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005f54:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	059b      	lsls	r3, r3, #22
 8005f5a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005f5c:	431a      	orrs	r2, r3
 8005f5e:	68bb      	ldr	r3, [r7, #8]
 8005f60:	0159      	lsls	r1, r3, #5
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	440b      	add	r3, r1
 8005f66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005f6a:	4619      	mov	r1, r3
 8005f6c:	4b20      	ldr	r3, [pc, #128]	@ (8005ff0 <USB_ActivateEndpoint+0x10c>)
 8005f6e:	4313      	orrs	r3, r2
 8005f70:	600b      	str	r3, [r1, #0]
 8005f72:	e035      	b.n	8005fe0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f7a:	69da      	ldr	r2, [r3, #28]
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	781b      	ldrb	r3, [r3, #0]
 8005f80:	f003 030f 	and.w	r3, r3, #15
 8005f84:	2101      	movs	r1, #1
 8005f86:	fa01 f303 	lsl.w	r3, r1, r3
 8005f8a:	041b      	lsls	r3, r3, #16
 8005f8c:	68f9      	ldr	r1, [r7, #12]
 8005f8e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f92:	4313      	orrs	r3, r2
 8005f94:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	015a      	lsls	r2, r3, #5
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	4413      	add	r3, r2
 8005f9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d119      	bne.n	8005fe0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005fac:	68bb      	ldr	r3, [r7, #8]
 8005fae:	015a      	lsls	r2, r3, #5
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	4413      	add	r3, r2
 8005fb4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	791b      	ldrb	r3, [r3, #4]
 8005fc6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005fc8:	430b      	orrs	r3, r1
 8005fca:	431a      	orrs	r2, r3
 8005fcc:	68bb      	ldr	r3, [r7, #8]
 8005fce:	0159      	lsls	r1, r3, #5
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	440b      	add	r3, r1
 8005fd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fd8:	4619      	mov	r1, r3
 8005fda:	4b05      	ldr	r3, [pc, #20]	@ (8005ff0 <USB_ActivateEndpoint+0x10c>)
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005fe0:	2300      	movs	r3, #0
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3714      	adds	r7, #20
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop
 8005ff0:	10008000 	.word	0x10008000

08005ff4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b085      	sub	sp, #20
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
 8005ffc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	781b      	ldrb	r3, [r3, #0]
 8006006:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	785b      	ldrb	r3, [r3, #1]
 800600c:	2b01      	cmp	r3, #1
 800600e:	d161      	bne.n	80060d4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	015a      	lsls	r2, r3, #5
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	4413      	add	r3, r2
 8006018:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006022:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006026:	d11f      	bne.n	8006068 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	015a      	lsls	r2, r3, #5
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	4413      	add	r3, r2
 8006030:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	68ba      	ldr	r2, [r7, #8]
 8006038:	0151      	lsls	r1, r2, #5
 800603a:	68fa      	ldr	r2, [r7, #12]
 800603c:	440a      	add	r2, r1
 800603e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006042:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006046:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	015a      	lsls	r2, r3, #5
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	4413      	add	r3, r2
 8006050:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	68ba      	ldr	r2, [r7, #8]
 8006058:	0151      	lsls	r1, r2, #5
 800605a:	68fa      	ldr	r2, [r7, #12]
 800605c:	440a      	add	r2, r1
 800605e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006062:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006066:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800606e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	781b      	ldrb	r3, [r3, #0]
 8006074:	f003 030f 	and.w	r3, r3, #15
 8006078:	2101      	movs	r1, #1
 800607a:	fa01 f303 	lsl.w	r3, r1, r3
 800607e:	b29b      	uxth	r3, r3
 8006080:	43db      	mvns	r3, r3
 8006082:	68f9      	ldr	r1, [r7, #12]
 8006084:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006088:	4013      	ands	r3, r2
 800608a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006092:	69da      	ldr	r2, [r3, #28]
 8006094:	683b      	ldr	r3, [r7, #0]
 8006096:	781b      	ldrb	r3, [r3, #0]
 8006098:	f003 030f 	and.w	r3, r3, #15
 800609c:	2101      	movs	r1, #1
 800609e:	fa01 f303 	lsl.w	r3, r1, r3
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	43db      	mvns	r3, r3
 80060a6:	68f9      	ldr	r1, [r7, #12]
 80060a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80060ac:	4013      	ands	r3, r2
 80060ae:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	015a      	lsls	r2, r3, #5
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	4413      	add	r3, r2
 80060b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	0159      	lsls	r1, r3, #5
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	440b      	add	r3, r1
 80060c6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060ca:	4619      	mov	r1, r3
 80060cc:	4b35      	ldr	r3, [pc, #212]	@ (80061a4 <USB_DeactivateEndpoint+0x1b0>)
 80060ce:	4013      	ands	r3, r2
 80060d0:	600b      	str	r3, [r1, #0]
 80060d2:	e060      	b.n	8006196 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	015a      	lsls	r2, r3, #5
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	4413      	add	r3, r2
 80060dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80060e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80060ea:	d11f      	bne.n	800612c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	015a      	lsls	r2, r3, #5
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	4413      	add	r3, r2
 80060f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	68ba      	ldr	r2, [r7, #8]
 80060fc:	0151      	lsls	r1, r2, #5
 80060fe:	68fa      	ldr	r2, [r7, #12]
 8006100:	440a      	add	r2, r1
 8006102:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006106:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800610a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800610c:	68bb      	ldr	r3, [r7, #8]
 800610e:	015a      	lsls	r2, r3, #5
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	4413      	add	r3, r2
 8006114:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	68ba      	ldr	r2, [r7, #8]
 800611c:	0151      	lsls	r1, r2, #5
 800611e:	68fa      	ldr	r2, [r7, #12]
 8006120:	440a      	add	r2, r1
 8006122:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006126:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800612a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006132:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	781b      	ldrb	r3, [r3, #0]
 8006138:	f003 030f 	and.w	r3, r3, #15
 800613c:	2101      	movs	r1, #1
 800613e:	fa01 f303 	lsl.w	r3, r1, r3
 8006142:	041b      	lsls	r3, r3, #16
 8006144:	43db      	mvns	r3, r3
 8006146:	68f9      	ldr	r1, [r7, #12]
 8006148:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800614c:	4013      	ands	r3, r2
 800614e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006156:	69da      	ldr	r2, [r3, #28]
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	781b      	ldrb	r3, [r3, #0]
 800615c:	f003 030f 	and.w	r3, r3, #15
 8006160:	2101      	movs	r1, #1
 8006162:	fa01 f303 	lsl.w	r3, r1, r3
 8006166:	041b      	lsls	r3, r3, #16
 8006168:	43db      	mvns	r3, r3
 800616a:	68f9      	ldr	r1, [r7, #12]
 800616c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006170:	4013      	ands	r3, r2
 8006172:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	015a      	lsls	r2, r3, #5
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	4413      	add	r3, r2
 800617c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006180:	681a      	ldr	r2, [r3, #0]
 8006182:	68bb      	ldr	r3, [r7, #8]
 8006184:	0159      	lsls	r1, r3, #5
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	440b      	add	r3, r1
 800618a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800618e:	4619      	mov	r1, r3
 8006190:	4b05      	ldr	r3, [pc, #20]	@ (80061a8 <USB_DeactivateEndpoint+0x1b4>)
 8006192:	4013      	ands	r3, r2
 8006194:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006196:	2300      	movs	r3, #0
}
 8006198:	4618      	mov	r0, r3
 800619a:	3714      	adds	r7, #20
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr
 80061a4:	ec337800 	.word	0xec337800
 80061a8:	eff37800 	.word	0xeff37800

080061ac <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b08a      	sub	sp, #40	@ 0x28
 80061b0:	af02      	add	r7, sp, #8
 80061b2:	60f8      	str	r0, [r7, #12]
 80061b4:	60b9      	str	r1, [r7, #8]
 80061b6:	4613      	mov	r3, r2
 80061b8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	781b      	ldrb	r3, [r3, #0]
 80061c2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80061c4:	68bb      	ldr	r3, [r7, #8]
 80061c6:	785b      	ldrb	r3, [r3, #1]
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	f040 8185 	bne.w	80064d8 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80061ce:	68bb      	ldr	r3, [r7, #8]
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d132      	bne.n	800623c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80061d6:	69bb      	ldr	r3, [r7, #24]
 80061d8:	015a      	lsls	r2, r3, #5
 80061da:	69fb      	ldr	r3, [r7, #28]
 80061dc:	4413      	add	r3, r2
 80061de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061e2:	691a      	ldr	r2, [r3, #16]
 80061e4:	69bb      	ldr	r3, [r7, #24]
 80061e6:	0159      	lsls	r1, r3, #5
 80061e8:	69fb      	ldr	r3, [r7, #28]
 80061ea:	440b      	add	r3, r1
 80061ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80061f0:	4619      	mov	r1, r3
 80061f2:	4ba7      	ldr	r3, [pc, #668]	@ (8006490 <USB_EPStartXfer+0x2e4>)
 80061f4:	4013      	ands	r3, r2
 80061f6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80061f8:	69bb      	ldr	r3, [r7, #24]
 80061fa:	015a      	lsls	r2, r3, #5
 80061fc:	69fb      	ldr	r3, [r7, #28]
 80061fe:	4413      	add	r3, r2
 8006200:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006204:	691b      	ldr	r3, [r3, #16]
 8006206:	69ba      	ldr	r2, [r7, #24]
 8006208:	0151      	lsls	r1, r2, #5
 800620a:	69fa      	ldr	r2, [r7, #28]
 800620c:	440a      	add	r2, r1
 800620e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006212:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006216:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006218:	69bb      	ldr	r3, [r7, #24]
 800621a:	015a      	lsls	r2, r3, #5
 800621c:	69fb      	ldr	r3, [r7, #28]
 800621e:	4413      	add	r3, r2
 8006220:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006224:	691a      	ldr	r2, [r3, #16]
 8006226:	69bb      	ldr	r3, [r7, #24]
 8006228:	0159      	lsls	r1, r3, #5
 800622a:	69fb      	ldr	r3, [r7, #28]
 800622c:	440b      	add	r3, r1
 800622e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006232:	4619      	mov	r1, r3
 8006234:	4b97      	ldr	r3, [pc, #604]	@ (8006494 <USB_EPStartXfer+0x2e8>)
 8006236:	4013      	ands	r3, r2
 8006238:	610b      	str	r3, [r1, #16]
 800623a:	e097      	b.n	800636c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800623c:	69bb      	ldr	r3, [r7, #24]
 800623e:	015a      	lsls	r2, r3, #5
 8006240:	69fb      	ldr	r3, [r7, #28]
 8006242:	4413      	add	r3, r2
 8006244:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006248:	691a      	ldr	r2, [r3, #16]
 800624a:	69bb      	ldr	r3, [r7, #24]
 800624c:	0159      	lsls	r1, r3, #5
 800624e:	69fb      	ldr	r3, [r7, #28]
 8006250:	440b      	add	r3, r1
 8006252:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006256:	4619      	mov	r1, r3
 8006258:	4b8e      	ldr	r3, [pc, #568]	@ (8006494 <USB_EPStartXfer+0x2e8>)
 800625a:	4013      	ands	r3, r2
 800625c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800625e:	69bb      	ldr	r3, [r7, #24]
 8006260:	015a      	lsls	r2, r3, #5
 8006262:	69fb      	ldr	r3, [r7, #28]
 8006264:	4413      	add	r3, r2
 8006266:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800626a:	691a      	ldr	r2, [r3, #16]
 800626c:	69bb      	ldr	r3, [r7, #24]
 800626e:	0159      	lsls	r1, r3, #5
 8006270:	69fb      	ldr	r3, [r7, #28]
 8006272:	440b      	add	r3, r1
 8006274:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006278:	4619      	mov	r1, r3
 800627a:	4b85      	ldr	r3, [pc, #532]	@ (8006490 <USB_EPStartXfer+0x2e4>)
 800627c:	4013      	ands	r3, r2
 800627e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8006280:	69bb      	ldr	r3, [r7, #24]
 8006282:	2b00      	cmp	r3, #0
 8006284:	d11a      	bne.n	80062bc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	691a      	ldr	r2, [r3, #16]
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	429a      	cmp	r2, r3
 8006290:	d903      	bls.n	800629a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	689a      	ldr	r2, [r3, #8]
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800629a:	69bb      	ldr	r3, [r7, #24]
 800629c:	015a      	lsls	r2, r3, #5
 800629e:	69fb      	ldr	r3, [r7, #28]
 80062a0:	4413      	add	r3, r2
 80062a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062a6:	691b      	ldr	r3, [r3, #16]
 80062a8:	69ba      	ldr	r2, [r7, #24]
 80062aa:	0151      	lsls	r1, r2, #5
 80062ac:	69fa      	ldr	r2, [r7, #28]
 80062ae:	440a      	add	r2, r1
 80062b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80062b4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80062b8:	6113      	str	r3, [r2, #16]
 80062ba:	e044      	b.n	8006346 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	691a      	ldr	r2, [r3, #16]
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	689b      	ldr	r3, [r3, #8]
 80062c4:	4413      	add	r3, r2
 80062c6:	1e5a      	subs	r2, r3, #1
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80062d0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80062d2:	69bb      	ldr	r3, [r7, #24]
 80062d4:	015a      	lsls	r2, r3, #5
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	4413      	add	r3, r2
 80062da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062de:	691a      	ldr	r2, [r3, #16]
 80062e0:	8afb      	ldrh	r3, [r7, #22]
 80062e2:	04d9      	lsls	r1, r3, #19
 80062e4:	4b6c      	ldr	r3, [pc, #432]	@ (8006498 <USB_EPStartXfer+0x2ec>)
 80062e6:	400b      	ands	r3, r1
 80062e8:	69b9      	ldr	r1, [r7, #24]
 80062ea:	0148      	lsls	r0, r1, #5
 80062ec:	69f9      	ldr	r1, [r7, #28]
 80062ee:	4401      	add	r1, r0
 80062f0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80062f4:	4313      	orrs	r3, r2
 80062f6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	791b      	ldrb	r3, [r3, #4]
 80062fc:	2b01      	cmp	r3, #1
 80062fe:	d122      	bne.n	8006346 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8006300:	69bb      	ldr	r3, [r7, #24]
 8006302:	015a      	lsls	r2, r3, #5
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	4413      	add	r3, r2
 8006308:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	69ba      	ldr	r2, [r7, #24]
 8006310:	0151      	lsls	r1, r2, #5
 8006312:	69fa      	ldr	r2, [r7, #28]
 8006314:	440a      	add	r2, r1
 8006316:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800631a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800631e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006320:	69bb      	ldr	r3, [r7, #24]
 8006322:	015a      	lsls	r2, r3, #5
 8006324:	69fb      	ldr	r3, [r7, #28]
 8006326:	4413      	add	r3, r2
 8006328:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800632c:	691a      	ldr	r2, [r3, #16]
 800632e:	8afb      	ldrh	r3, [r7, #22]
 8006330:	075b      	lsls	r3, r3, #29
 8006332:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8006336:	69b9      	ldr	r1, [r7, #24]
 8006338:	0148      	lsls	r0, r1, #5
 800633a:	69f9      	ldr	r1, [r7, #28]
 800633c:	4401      	add	r1, r0
 800633e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006342:	4313      	orrs	r3, r2
 8006344:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006346:	69bb      	ldr	r3, [r7, #24]
 8006348:	015a      	lsls	r2, r3, #5
 800634a:	69fb      	ldr	r3, [r7, #28]
 800634c:	4413      	add	r3, r2
 800634e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006352:	691a      	ldr	r2, [r3, #16]
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	691b      	ldr	r3, [r3, #16]
 8006358:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800635c:	69b9      	ldr	r1, [r7, #24]
 800635e:	0148      	lsls	r0, r1, #5
 8006360:	69f9      	ldr	r1, [r7, #28]
 8006362:	4401      	add	r1, r0
 8006364:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006368:	4313      	orrs	r3, r2
 800636a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800636c:	79fb      	ldrb	r3, [r7, #7]
 800636e:	2b01      	cmp	r3, #1
 8006370:	d14b      	bne.n	800640a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	69db      	ldr	r3, [r3, #28]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d009      	beq.n	800638e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800637a:	69bb      	ldr	r3, [r7, #24]
 800637c:	015a      	lsls	r2, r3, #5
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	4413      	add	r3, r2
 8006382:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006386:	461a      	mov	r2, r3
 8006388:	68bb      	ldr	r3, [r7, #8]
 800638a:	69db      	ldr	r3, [r3, #28]
 800638c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	791b      	ldrb	r3, [r3, #4]
 8006392:	2b01      	cmp	r3, #1
 8006394:	d128      	bne.n	80063e8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006396:	69fb      	ldr	r3, [r7, #28]
 8006398:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800639c:	689b      	ldr	r3, [r3, #8]
 800639e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d110      	bne.n	80063c8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	015a      	lsls	r2, r3, #5
 80063aa:	69fb      	ldr	r3, [r7, #28]
 80063ac:	4413      	add	r3, r2
 80063ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	69ba      	ldr	r2, [r7, #24]
 80063b6:	0151      	lsls	r1, r2, #5
 80063b8:	69fa      	ldr	r2, [r7, #28]
 80063ba:	440a      	add	r2, r1
 80063bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063c0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80063c4:	6013      	str	r3, [r2, #0]
 80063c6:	e00f      	b.n	80063e8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80063c8:	69bb      	ldr	r3, [r7, #24]
 80063ca:	015a      	lsls	r2, r3, #5
 80063cc:	69fb      	ldr	r3, [r7, #28]
 80063ce:	4413      	add	r3, r2
 80063d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	69ba      	ldr	r2, [r7, #24]
 80063d8:	0151      	lsls	r1, r2, #5
 80063da:	69fa      	ldr	r2, [r7, #28]
 80063dc:	440a      	add	r2, r1
 80063de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80063e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80063e6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	015a      	lsls	r2, r3, #5
 80063ec:	69fb      	ldr	r3, [r7, #28]
 80063ee:	4413      	add	r3, r2
 80063f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	69ba      	ldr	r2, [r7, #24]
 80063f8:	0151      	lsls	r1, r2, #5
 80063fa:	69fa      	ldr	r2, [r7, #28]
 80063fc:	440a      	add	r2, r1
 80063fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006402:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006406:	6013      	str	r3, [r2, #0]
 8006408:	e169      	b.n	80066de <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800640a:	69bb      	ldr	r3, [r7, #24]
 800640c:	015a      	lsls	r2, r3, #5
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	4413      	add	r3, r2
 8006412:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	69ba      	ldr	r2, [r7, #24]
 800641a:	0151      	lsls	r1, r2, #5
 800641c:	69fa      	ldr	r2, [r7, #28]
 800641e:	440a      	add	r2, r1
 8006420:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006424:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006428:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	791b      	ldrb	r3, [r3, #4]
 800642e:	2b01      	cmp	r3, #1
 8006430:	d015      	beq.n	800645e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006432:	68bb      	ldr	r3, [r7, #8]
 8006434:	691b      	ldr	r3, [r3, #16]
 8006436:	2b00      	cmp	r3, #0
 8006438:	f000 8151 	beq.w	80066de <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800643c:	69fb      	ldr	r3, [r7, #28]
 800643e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006442:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	781b      	ldrb	r3, [r3, #0]
 8006448:	f003 030f 	and.w	r3, r3, #15
 800644c:	2101      	movs	r1, #1
 800644e:	fa01 f303 	lsl.w	r3, r1, r3
 8006452:	69f9      	ldr	r1, [r7, #28]
 8006454:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006458:	4313      	orrs	r3, r2
 800645a:	634b      	str	r3, [r1, #52]	@ 0x34
 800645c:	e13f      	b.n	80066de <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800645e:	69fb      	ldr	r3, [r7, #28]
 8006460:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006464:	689b      	ldr	r3, [r3, #8]
 8006466:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800646a:	2b00      	cmp	r3, #0
 800646c:	d116      	bne.n	800649c <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800646e:	69bb      	ldr	r3, [r7, #24]
 8006470:	015a      	lsls	r2, r3, #5
 8006472:	69fb      	ldr	r3, [r7, #28]
 8006474:	4413      	add	r3, r2
 8006476:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	69ba      	ldr	r2, [r7, #24]
 800647e:	0151      	lsls	r1, r2, #5
 8006480:	69fa      	ldr	r2, [r7, #28]
 8006482:	440a      	add	r2, r1
 8006484:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006488:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800648c:	6013      	str	r3, [r2, #0]
 800648e:	e015      	b.n	80064bc <USB_EPStartXfer+0x310>
 8006490:	e007ffff 	.word	0xe007ffff
 8006494:	fff80000 	.word	0xfff80000
 8006498:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800649c:	69bb      	ldr	r3, [r7, #24]
 800649e:	015a      	lsls	r2, r3, #5
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	4413      	add	r3, r2
 80064a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	69ba      	ldr	r2, [r7, #24]
 80064ac:	0151      	lsls	r1, r2, #5
 80064ae:	69fa      	ldr	r2, [r7, #28]
 80064b0:	440a      	add	r2, r1
 80064b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064ba:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	68d9      	ldr	r1, [r3, #12]
 80064c0:	68bb      	ldr	r3, [r7, #8]
 80064c2:	781a      	ldrb	r2, [r3, #0]
 80064c4:	68bb      	ldr	r3, [r7, #8]
 80064c6:	691b      	ldr	r3, [r3, #16]
 80064c8:	b298      	uxth	r0, r3
 80064ca:	79fb      	ldrb	r3, [r7, #7]
 80064cc:	9300      	str	r3, [sp, #0]
 80064ce:	4603      	mov	r3, r0
 80064d0:	68f8      	ldr	r0, [r7, #12]
 80064d2:	f000 f9b9 	bl	8006848 <USB_WritePacket>
 80064d6:	e102      	b.n	80066de <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80064d8:	69bb      	ldr	r3, [r7, #24]
 80064da:	015a      	lsls	r2, r3, #5
 80064dc:	69fb      	ldr	r3, [r7, #28]
 80064de:	4413      	add	r3, r2
 80064e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064e4:	691a      	ldr	r2, [r3, #16]
 80064e6:	69bb      	ldr	r3, [r7, #24]
 80064e8:	0159      	lsls	r1, r3, #5
 80064ea:	69fb      	ldr	r3, [r7, #28]
 80064ec:	440b      	add	r3, r1
 80064ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064f2:	4619      	mov	r1, r3
 80064f4:	4b7c      	ldr	r3, [pc, #496]	@ (80066e8 <USB_EPStartXfer+0x53c>)
 80064f6:	4013      	ands	r3, r2
 80064f8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80064fa:	69bb      	ldr	r3, [r7, #24]
 80064fc:	015a      	lsls	r2, r3, #5
 80064fe:	69fb      	ldr	r3, [r7, #28]
 8006500:	4413      	add	r3, r2
 8006502:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006506:	691a      	ldr	r2, [r3, #16]
 8006508:	69bb      	ldr	r3, [r7, #24]
 800650a:	0159      	lsls	r1, r3, #5
 800650c:	69fb      	ldr	r3, [r7, #28]
 800650e:	440b      	add	r3, r1
 8006510:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006514:	4619      	mov	r1, r3
 8006516:	4b75      	ldr	r3, [pc, #468]	@ (80066ec <USB_EPStartXfer+0x540>)
 8006518:	4013      	ands	r3, r2
 800651a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	2b00      	cmp	r3, #0
 8006520:	d12f      	bne.n	8006582 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	691b      	ldr	r3, [r3, #16]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d003      	beq.n	8006532 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	689a      	ldr	r2, [r3, #8]
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	689a      	ldr	r2, [r3, #8]
 8006536:	68bb      	ldr	r3, [r7, #8]
 8006538:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800653a:	69bb      	ldr	r3, [r7, #24]
 800653c:	015a      	lsls	r2, r3, #5
 800653e:	69fb      	ldr	r3, [r7, #28]
 8006540:	4413      	add	r3, r2
 8006542:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006546:	691a      	ldr	r2, [r3, #16]
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	6a1b      	ldr	r3, [r3, #32]
 800654c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006550:	69b9      	ldr	r1, [r7, #24]
 8006552:	0148      	lsls	r0, r1, #5
 8006554:	69f9      	ldr	r1, [r7, #28]
 8006556:	4401      	add	r1, r0
 8006558:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800655c:	4313      	orrs	r3, r2
 800655e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006560:	69bb      	ldr	r3, [r7, #24]
 8006562:	015a      	lsls	r2, r3, #5
 8006564:	69fb      	ldr	r3, [r7, #28]
 8006566:	4413      	add	r3, r2
 8006568:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800656c:	691b      	ldr	r3, [r3, #16]
 800656e:	69ba      	ldr	r2, [r7, #24]
 8006570:	0151      	lsls	r1, r2, #5
 8006572:	69fa      	ldr	r2, [r7, #28]
 8006574:	440a      	add	r2, r1
 8006576:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800657a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800657e:	6113      	str	r3, [r2, #16]
 8006580:	e05f      	b.n	8006642 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	691b      	ldr	r3, [r3, #16]
 8006586:	2b00      	cmp	r3, #0
 8006588:	d123      	bne.n	80065d2 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800658a:	69bb      	ldr	r3, [r7, #24]
 800658c:	015a      	lsls	r2, r3, #5
 800658e:	69fb      	ldr	r3, [r7, #28]
 8006590:	4413      	add	r3, r2
 8006592:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006596:	691a      	ldr	r2, [r3, #16]
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	689b      	ldr	r3, [r3, #8]
 800659c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065a0:	69b9      	ldr	r1, [r7, #24]
 80065a2:	0148      	lsls	r0, r1, #5
 80065a4:	69f9      	ldr	r1, [r7, #28]
 80065a6:	4401      	add	r1, r0
 80065a8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80065ac:	4313      	orrs	r3, r2
 80065ae:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80065b0:	69bb      	ldr	r3, [r7, #24]
 80065b2:	015a      	lsls	r2, r3, #5
 80065b4:	69fb      	ldr	r3, [r7, #28]
 80065b6:	4413      	add	r3, r2
 80065b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80065bc:	691b      	ldr	r3, [r3, #16]
 80065be:	69ba      	ldr	r2, [r7, #24]
 80065c0:	0151      	lsls	r1, r2, #5
 80065c2:	69fa      	ldr	r2, [r7, #28]
 80065c4:	440a      	add	r2, r1
 80065c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80065ca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80065ce:	6113      	str	r3, [r2, #16]
 80065d0:	e037      	b.n	8006642 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80065d2:	68bb      	ldr	r3, [r7, #8]
 80065d4:	691a      	ldr	r2, [r3, #16]
 80065d6:	68bb      	ldr	r3, [r7, #8]
 80065d8:	689b      	ldr	r3, [r3, #8]
 80065da:	4413      	add	r3, r2
 80065dc:	1e5a      	subs	r2, r3, #1
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80065e6:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	689b      	ldr	r3, [r3, #8]
 80065ec:	8afa      	ldrh	r2, [r7, #22]
 80065ee:	fb03 f202 	mul.w	r2, r3, r2
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80065f6:	69bb      	ldr	r3, [r7, #24]
 80065f8:	015a      	lsls	r2, r3, #5
 80065fa:	69fb      	ldr	r3, [r7, #28]
 80065fc:	4413      	add	r3, r2
 80065fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006602:	691a      	ldr	r2, [r3, #16]
 8006604:	8afb      	ldrh	r3, [r7, #22]
 8006606:	04d9      	lsls	r1, r3, #19
 8006608:	4b39      	ldr	r3, [pc, #228]	@ (80066f0 <USB_EPStartXfer+0x544>)
 800660a:	400b      	ands	r3, r1
 800660c:	69b9      	ldr	r1, [r7, #24]
 800660e:	0148      	lsls	r0, r1, #5
 8006610:	69f9      	ldr	r1, [r7, #28]
 8006612:	4401      	add	r1, r0
 8006614:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006618:	4313      	orrs	r3, r2
 800661a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800661c:	69bb      	ldr	r3, [r7, #24]
 800661e:	015a      	lsls	r2, r3, #5
 8006620:	69fb      	ldr	r3, [r7, #28]
 8006622:	4413      	add	r3, r2
 8006624:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006628:	691a      	ldr	r2, [r3, #16]
 800662a:	68bb      	ldr	r3, [r7, #8]
 800662c:	6a1b      	ldr	r3, [r3, #32]
 800662e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006632:	69b9      	ldr	r1, [r7, #24]
 8006634:	0148      	lsls	r0, r1, #5
 8006636:	69f9      	ldr	r1, [r7, #28]
 8006638:	4401      	add	r1, r0
 800663a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800663e:	4313      	orrs	r3, r2
 8006640:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006642:	79fb      	ldrb	r3, [r7, #7]
 8006644:	2b01      	cmp	r3, #1
 8006646:	d10d      	bne.n	8006664 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006648:	68bb      	ldr	r3, [r7, #8]
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d009      	beq.n	8006664 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	68d9      	ldr	r1, [r3, #12]
 8006654:	69bb      	ldr	r3, [r7, #24]
 8006656:	015a      	lsls	r2, r3, #5
 8006658:	69fb      	ldr	r3, [r7, #28]
 800665a:	4413      	add	r3, r2
 800665c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006660:	460a      	mov	r2, r1
 8006662:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	791b      	ldrb	r3, [r3, #4]
 8006668:	2b01      	cmp	r3, #1
 800666a:	d128      	bne.n	80066be <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800666c:	69fb      	ldr	r3, [r7, #28]
 800666e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006672:	689b      	ldr	r3, [r3, #8]
 8006674:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006678:	2b00      	cmp	r3, #0
 800667a:	d110      	bne.n	800669e <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	015a      	lsls	r2, r3, #5
 8006680:	69fb      	ldr	r3, [r7, #28]
 8006682:	4413      	add	r3, r2
 8006684:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	69ba      	ldr	r2, [r7, #24]
 800668c:	0151      	lsls	r1, r2, #5
 800668e:	69fa      	ldr	r2, [r7, #28]
 8006690:	440a      	add	r2, r1
 8006692:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006696:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800669a:	6013      	str	r3, [r2, #0]
 800669c:	e00f      	b.n	80066be <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	015a      	lsls	r2, r3, #5
 80066a2:	69fb      	ldr	r3, [r7, #28]
 80066a4:	4413      	add	r3, r2
 80066a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	69ba      	ldr	r2, [r7, #24]
 80066ae:	0151      	lsls	r1, r2, #5
 80066b0:	69fa      	ldr	r2, [r7, #28]
 80066b2:	440a      	add	r2, r1
 80066b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80066b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066bc:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80066be:	69bb      	ldr	r3, [r7, #24]
 80066c0:	015a      	lsls	r2, r3, #5
 80066c2:	69fb      	ldr	r3, [r7, #28]
 80066c4:	4413      	add	r3, r2
 80066c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	69ba      	ldr	r2, [r7, #24]
 80066ce:	0151      	lsls	r1, r2, #5
 80066d0:	69fa      	ldr	r2, [r7, #28]
 80066d2:	440a      	add	r2, r1
 80066d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80066d8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80066dc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80066de:	2300      	movs	r3, #0
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3720      	adds	r7, #32
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}
 80066e8:	fff80000 	.word	0xfff80000
 80066ec:	e007ffff 	.word	0xe007ffff
 80066f0:	1ff80000 	.word	0x1ff80000

080066f4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80066f4:	b480      	push	{r7}
 80066f6:	b087      	sub	sp, #28
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
 80066fc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80066fe:	2300      	movs	r3, #0
 8006700:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8006702:	2300      	movs	r3, #0
 8006704:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800670a:	683b      	ldr	r3, [r7, #0]
 800670c:	785b      	ldrb	r3, [r3, #1]
 800670e:	2b01      	cmp	r3, #1
 8006710:	d14a      	bne.n	80067a8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	015a      	lsls	r2, r3, #5
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	4413      	add	r3, r2
 800671c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006726:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800672a:	f040 8086 	bne.w	800683a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	781b      	ldrb	r3, [r3, #0]
 8006732:	015a      	lsls	r2, r3, #5
 8006734:	693b      	ldr	r3, [r7, #16]
 8006736:	4413      	add	r3, r2
 8006738:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	683a      	ldr	r2, [r7, #0]
 8006740:	7812      	ldrb	r2, [r2, #0]
 8006742:	0151      	lsls	r1, r2, #5
 8006744:	693a      	ldr	r2, [r7, #16]
 8006746:	440a      	add	r2, r1
 8006748:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800674c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006750:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	015a      	lsls	r2, r3, #5
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	4413      	add	r3, r2
 800675c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	683a      	ldr	r2, [r7, #0]
 8006764:	7812      	ldrb	r2, [r2, #0]
 8006766:	0151      	lsls	r1, r2, #5
 8006768:	693a      	ldr	r2, [r7, #16]
 800676a:	440a      	add	r2, r1
 800676c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006770:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006774:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	3301      	adds	r3, #1
 800677a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006782:	4293      	cmp	r3, r2
 8006784:	d902      	bls.n	800678c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	75fb      	strb	r3, [r7, #23]
          break;
 800678a:	e056      	b.n	800683a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	781b      	ldrb	r3, [r3, #0]
 8006790:	015a      	lsls	r2, r3, #5
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	4413      	add	r3, r2
 8006796:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80067a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80067a4:	d0e7      	beq.n	8006776 <USB_EPStopXfer+0x82>
 80067a6:	e048      	b.n	800683a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	015a      	lsls	r2, r3, #5
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	4413      	add	r3, r2
 80067b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80067bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80067c0:	d13b      	bne.n	800683a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	781b      	ldrb	r3, [r3, #0]
 80067c6:	015a      	lsls	r2, r3, #5
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	4413      	add	r3, r2
 80067cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	683a      	ldr	r2, [r7, #0]
 80067d4:	7812      	ldrb	r2, [r2, #0]
 80067d6:	0151      	lsls	r1, r2, #5
 80067d8:	693a      	ldr	r2, [r7, #16]
 80067da:	440a      	add	r2, r1
 80067dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067e0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80067e4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	781b      	ldrb	r3, [r3, #0]
 80067ea:	015a      	lsls	r2, r3, #5
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	4413      	add	r3, r2
 80067f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	683a      	ldr	r2, [r7, #0]
 80067f8:	7812      	ldrb	r2, [r2, #0]
 80067fa:	0151      	lsls	r1, r2, #5
 80067fc:	693a      	ldr	r2, [r7, #16]
 80067fe:	440a      	add	r2, r1
 8006800:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006804:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006808:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	3301      	adds	r3, #1
 800680e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006816:	4293      	cmp	r3, r2
 8006818:	d902      	bls.n	8006820 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	75fb      	strb	r3, [r7, #23]
          break;
 800681e:	e00c      	b.n	800683a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	781b      	ldrb	r3, [r3, #0]
 8006824:	015a      	lsls	r2, r3, #5
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	4413      	add	r3, r2
 800682a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006834:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006838:	d0e7      	beq.n	800680a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800683a:	7dfb      	ldrb	r3, [r7, #23]
}
 800683c:	4618      	mov	r0, r3
 800683e:	371c      	adds	r7, #28
 8006840:	46bd      	mov	sp, r7
 8006842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006846:	4770      	bx	lr

08006848 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006848:	b480      	push	{r7}
 800684a:	b089      	sub	sp, #36	@ 0x24
 800684c:	af00      	add	r7, sp, #0
 800684e:	60f8      	str	r0, [r7, #12]
 8006850:	60b9      	str	r1, [r7, #8]
 8006852:	4611      	mov	r1, r2
 8006854:	461a      	mov	r2, r3
 8006856:	460b      	mov	r3, r1
 8006858:	71fb      	strb	r3, [r7, #7]
 800685a:	4613      	mov	r3, r2
 800685c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006866:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800686a:	2b00      	cmp	r3, #0
 800686c:	d123      	bne.n	80068b6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800686e:	88bb      	ldrh	r3, [r7, #4]
 8006870:	3303      	adds	r3, #3
 8006872:	089b      	lsrs	r3, r3, #2
 8006874:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006876:	2300      	movs	r3, #0
 8006878:	61bb      	str	r3, [r7, #24]
 800687a:	e018      	b.n	80068ae <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800687c:	79fb      	ldrb	r3, [r7, #7]
 800687e:	031a      	lsls	r2, r3, #12
 8006880:	697b      	ldr	r3, [r7, #20]
 8006882:	4413      	add	r3, r2
 8006884:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006888:	461a      	mov	r2, r3
 800688a:	69fb      	ldr	r3, [r7, #28]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006890:	69fb      	ldr	r3, [r7, #28]
 8006892:	3301      	adds	r3, #1
 8006894:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006896:	69fb      	ldr	r3, [r7, #28]
 8006898:	3301      	adds	r3, #1
 800689a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800689c:	69fb      	ldr	r3, [r7, #28]
 800689e:	3301      	adds	r3, #1
 80068a0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	3301      	adds	r3, #1
 80068a6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80068a8:	69bb      	ldr	r3, [r7, #24]
 80068aa:	3301      	adds	r3, #1
 80068ac:	61bb      	str	r3, [r7, #24]
 80068ae:	69ba      	ldr	r2, [r7, #24]
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	429a      	cmp	r2, r3
 80068b4:	d3e2      	bcc.n	800687c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80068b6:	2300      	movs	r3, #0
}
 80068b8:	4618      	mov	r0, r3
 80068ba:	3724      	adds	r7, #36	@ 0x24
 80068bc:	46bd      	mov	sp, r7
 80068be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c2:	4770      	bx	lr

080068c4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80068c4:	b480      	push	{r7}
 80068c6:	b08b      	sub	sp, #44	@ 0x2c
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	60b9      	str	r1, [r7, #8]
 80068ce:	4613      	mov	r3, r2
 80068d0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80068da:	88fb      	ldrh	r3, [r7, #6]
 80068dc:	089b      	lsrs	r3, r3, #2
 80068de:	b29b      	uxth	r3, r3
 80068e0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80068e2:	88fb      	ldrh	r3, [r7, #6]
 80068e4:	f003 0303 	and.w	r3, r3, #3
 80068e8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80068ea:	2300      	movs	r3, #0
 80068ec:	623b      	str	r3, [r7, #32]
 80068ee:	e014      	b.n	800691a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80068f0:	69bb      	ldr	r3, [r7, #24]
 80068f2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80068f6:	681a      	ldr	r2, [r3, #0]
 80068f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fa:	601a      	str	r2, [r3, #0]
    pDest++;
 80068fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068fe:	3301      	adds	r3, #1
 8006900:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006904:	3301      	adds	r3, #1
 8006906:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006908:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800690a:	3301      	adds	r3, #1
 800690c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800690e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006910:	3301      	adds	r3, #1
 8006912:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006914:	6a3b      	ldr	r3, [r7, #32]
 8006916:	3301      	adds	r3, #1
 8006918:	623b      	str	r3, [r7, #32]
 800691a:	6a3a      	ldr	r2, [r7, #32]
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	429a      	cmp	r2, r3
 8006920:	d3e6      	bcc.n	80068f0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006922:	8bfb      	ldrh	r3, [r7, #30]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d01e      	beq.n	8006966 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006928:	2300      	movs	r3, #0
 800692a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006932:	461a      	mov	r2, r3
 8006934:	f107 0310 	add.w	r3, r7, #16
 8006938:	6812      	ldr	r2, [r2, #0]
 800693a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800693c:	693a      	ldr	r2, [r7, #16]
 800693e:	6a3b      	ldr	r3, [r7, #32]
 8006940:	b2db      	uxtb	r3, r3
 8006942:	00db      	lsls	r3, r3, #3
 8006944:	fa22 f303 	lsr.w	r3, r2, r3
 8006948:	b2da      	uxtb	r2, r3
 800694a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800694c:	701a      	strb	r2, [r3, #0]
      i++;
 800694e:	6a3b      	ldr	r3, [r7, #32]
 8006950:	3301      	adds	r3, #1
 8006952:	623b      	str	r3, [r7, #32]
      pDest++;
 8006954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006956:	3301      	adds	r3, #1
 8006958:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800695a:	8bfb      	ldrh	r3, [r7, #30]
 800695c:	3b01      	subs	r3, #1
 800695e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006960:	8bfb      	ldrh	r3, [r7, #30]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d1ea      	bne.n	800693c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006968:	4618      	mov	r0, r3
 800696a:	372c      	adds	r7, #44	@ 0x2c
 800696c:	46bd      	mov	sp, r7
 800696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006972:	4770      	bx	lr

08006974 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006974:	b480      	push	{r7}
 8006976:	b085      	sub	sp, #20
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	781b      	ldrb	r3, [r3, #0]
 8006986:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	785b      	ldrb	r3, [r3, #1]
 800698c:	2b01      	cmp	r3, #1
 800698e:	d12c      	bne.n	80069ea <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	015a      	lsls	r2, r3, #5
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	4413      	add	r3, r2
 8006998:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	db12      	blt.n	80069c8 <USB_EPSetStall+0x54>
 80069a2:	68bb      	ldr	r3, [r7, #8]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d00f      	beq.n	80069c8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	015a      	lsls	r2, r3, #5
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	4413      	add	r3, r2
 80069b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	68ba      	ldr	r2, [r7, #8]
 80069b8:	0151      	lsls	r1, r2, #5
 80069ba:	68fa      	ldr	r2, [r7, #12]
 80069bc:	440a      	add	r2, r1
 80069be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80069c2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80069c6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	015a      	lsls	r2, r3, #5
 80069cc:	68fb      	ldr	r3, [r7, #12]
 80069ce:	4413      	add	r3, r2
 80069d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	68ba      	ldr	r2, [r7, #8]
 80069d8:	0151      	lsls	r1, r2, #5
 80069da:	68fa      	ldr	r2, [r7, #12]
 80069dc:	440a      	add	r2, r1
 80069de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80069e2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80069e6:	6013      	str	r3, [r2, #0]
 80069e8:	e02b      	b.n	8006a42 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	015a      	lsls	r2, r3, #5
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	4413      	add	r3, r2
 80069f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	db12      	blt.n	8006a22 <USB_EPSetStall+0xae>
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d00f      	beq.n	8006a22 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	015a      	lsls	r2, r3, #5
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	4413      	add	r3, r2
 8006a0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	68ba      	ldr	r2, [r7, #8]
 8006a12:	0151      	lsls	r1, r2, #5
 8006a14:	68fa      	ldr	r2, [r7, #12]
 8006a16:	440a      	add	r2, r1
 8006a18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a1c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006a20:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	015a      	lsls	r2, r3, #5
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	4413      	add	r3, r2
 8006a2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	68ba      	ldr	r2, [r7, #8]
 8006a32:	0151      	lsls	r1, r2, #5
 8006a34:	68fa      	ldr	r2, [r7, #12]
 8006a36:	440a      	add	r2, r1
 8006a38:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006a3c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006a40:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006a42:	2300      	movs	r3, #0
}
 8006a44:	4618      	mov	r0, r3
 8006a46:	3714      	adds	r7, #20
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4e:	4770      	bx	lr

08006a50 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b085      	sub	sp, #20
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
 8006a58:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	781b      	ldrb	r3, [r3, #0]
 8006a62:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	785b      	ldrb	r3, [r3, #1]
 8006a68:	2b01      	cmp	r3, #1
 8006a6a:	d128      	bne.n	8006abe <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006a6c:	68bb      	ldr	r3, [r7, #8]
 8006a6e:	015a      	lsls	r2, r3, #5
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	4413      	add	r3, r2
 8006a74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	68ba      	ldr	r2, [r7, #8]
 8006a7c:	0151      	lsls	r1, r2, #5
 8006a7e:	68fa      	ldr	r2, [r7, #12]
 8006a80:	440a      	add	r2, r1
 8006a82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006a86:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006a8a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	791b      	ldrb	r3, [r3, #4]
 8006a90:	2b03      	cmp	r3, #3
 8006a92:	d003      	beq.n	8006a9c <USB_EPClearStall+0x4c>
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	791b      	ldrb	r3, [r3, #4]
 8006a98:	2b02      	cmp	r3, #2
 8006a9a:	d138      	bne.n	8006b0e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006a9c:	68bb      	ldr	r3, [r7, #8]
 8006a9e:	015a      	lsls	r2, r3, #5
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	4413      	add	r3, r2
 8006aa4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	68ba      	ldr	r2, [r7, #8]
 8006aac:	0151      	lsls	r1, r2, #5
 8006aae:	68fa      	ldr	r2, [r7, #12]
 8006ab0:	440a      	add	r2, r1
 8006ab2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ab6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006aba:	6013      	str	r3, [r2, #0]
 8006abc:	e027      	b.n	8006b0e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	015a      	lsls	r2, r3, #5
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	4413      	add	r3, r2
 8006ac6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	68ba      	ldr	r2, [r7, #8]
 8006ace:	0151      	lsls	r1, r2, #5
 8006ad0:	68fa      	ldr	r2, [r7, #12]
 8006ad2:	440a      	add	r2, r1
 8006ad4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006ad8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006adc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	791b      	ldrb	r3, [r3, #4]
 8006ae2:	2b03      	cmp	r3, #3
 8006ae4:	d003      	beq.n	8006aee <USB_EPClearStall+0x9e>
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	791b      	ldrb	r3, [r3, #4]
 8006aea:	2b02      	cmp	r3, #2
 8006aec:	d10f      	bne.n	8006b0e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	015a      	lsls	r2, r3, #5
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	4413      	add	r3, r2
 8006af6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	68ba      	ldr	r2, [r7, #8]
 8006afe:	0151      	lsls	r1, r2, #5
 8006b00:	68fa      	ldr	r2, [r7, #12]
 8006b02:	440a      	add	r2, r1
 8006b04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006b08:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b0c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006b0e:	2300      	movs	r3, #0
}
 8006b10:	4618      	mov	r0, r3
 8006b12:	3714      	adds	r7, #20
 8006b14:	46bd      	mov	sp, r7
 8006b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b1a:	4770      	bx	lr

08006b1c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b085      	sub	sp, #20
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	460b      	mov	r3, r1
 8006b26:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	68fa      	ldr	r2, [r7, #12]
 8006b36:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b3a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006b3e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b46:	681a      	ldr	r2, [r3, #0]
 8006b48:	78fb      	ldrb	r3, [r7, #3]
 8006b4a:	011b      	lsls	r3, r3, #4
 8006b4c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006b50:	68f9      	ldr	r1, [r7, #12]
 8006b52:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006b56:	4313      	orrs	r3, r2
 8006b58:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006b5a:	2300      	movs	r3, #0
}
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	3714      	adds	r7, #20
 8006b60:	46bd      	mov	sp, r7
 8006b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b66:	4770      	bx	lr

08006b68 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006b68:	b480      	push	{r7}
 8006b6a:	b085      	sub	sp, #20
 8006b6c:	af00      	add	r7, sp, #0
 8006b6e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	68fa      	ldr	r2, [r7, #12]
 8006b7e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006b82:	f023 0303 	bic.w	r3, r3, #3
 8006b86:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b8e:	685b      	ldr	r3, [r3, #4]
 8006b90:	68fa      	ldr	r2, [r7, #12]
 8006b92:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b96:	f023 0302 	bic.w	r3, r3, #2
 8006b9a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006b9c:	2300      	movs	r3, #0
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	3714      	adds	r7, #20
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr

08006baa <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006baa:	b480      	push	{r7}
 8006bac:	b085      	sub	sp, #20
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	68fa      	ldr	r2, [r7, #12]
 8006bc0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006bc4:	f023 0303 	bic.w	r3, r3, #3
 8006bc8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	68fa      	ldr	r2, [r7, #12]
 8006bd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006bd8:	f043 0302 	orr.w	r3, r3, #2
 8006bdc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006bde:	2300      	movs	r3, #0
}
 8006be0:	4618      	mov	r0, r3
 8006be2:	3714      	adds	r7, #20
 8006be4:	46bd      	mov	sp, r7
 8006be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bea:	4770      	bx	lr

08006bec <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b085      	sub	sp, #20
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	695b      	ldr	r3, [r3, #20]
 8006bf8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	699b      	ldr	r3, [r3, #24]
 8006bfe:	68fa      	ldr	r2, [r7, #12]
 8006c00:	4013      	ands	r3, r2
 8006c02:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006c04:	68fb      	ldr	r3, [r7, #12]
}
 8006c06:	4618      	mov	r0, r3
 8006c08:	3714      	adds	r7, #20
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c10:	4770      	bx	lr

08006c12 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c12:	b480      	push	{r7}
 8006c14:	b085      	sub	sp, #20
 8006c16:	af00      	add	r7, sp, #0
 8006c18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c24:	699b      	ldr	r3, [r3, #24]
 8006c26:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c2e:	69db      	ldr	r3, [r3, #28]
 8006c30:	68ba      	ldr	r2, [r7, #8]
 8006c32:	4013      	ands	r3, r2
 8006c34:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006c36:	68bb      	ldr	r3, [r7, #8]
 8006c38:	0c1b      	lsrs	r3, r3, #16
}
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	3714      	adds	r7, #20
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c44:	4770      	bx	lr

08006c46 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006c46:	b480      	push	{r7}
 8006c48:	b085      	sub	sp, #20
 8006c4a:	af00      	add	r7, sp, #0
 8006c4c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c58:	699b      	ldr	r3, [r3, #24]
 8006c5a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c62:	69db      	ldr	r3, [r3, #28]
 8006c64:	68ba      	ldr	r2, [r7, #8]
 8006c66:	4013      	ands	r3, r2
 8006c68:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	b29b      	uxth	r3, r3
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3714      	adds	r7, #20
 8006c72:	46bd      	mov	sp, r7
 8006c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c78:	4770      	bx	lr

08006c7a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006c7a:	b480      	push	{r7}
 8006c7c:	b085      	sub	sp, #20
 8006c7e:	af00      	add	r7, sp, #0
 8006c80:	6078      	str	r0, [r7, #4]
 8006c82:	460b      	mov	r3, r1
 8006c84:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006c8a:	78fb      	ldrb	r3, [r7, #3]
 8006c8c:	015a      	lsls	r2, r3, #5
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	4413      	add	r3, r2
 8006c92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c96:	689b      	ldr	r3, [r3, #8]
 8006c98:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ca0:	695b      	ldr	r3, [r3, #20]
 8006ca2:	68ba      	ldr	r2, [r7, #8]
 8006ca4:	4013      	ands	r3, r2
 8006ca6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006ca8:	68bb      	ldr	r3, [r7, #8]
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3714      	adds	r7, #20
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb4:	4770      	bx	lr

08006cb6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006cb6:	b480      	push	{r7}
 8006cb8:	b087      	sub	sp, #28
 8006cba:	af00      	add	r7, sp, #0
 8006cbc:	6078      	str	r0, [r7, #4]
 8006cbe:	460b      	mov	r3, r1
 8006cc0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006cc6:	697b      	ldr	r3, [r7, #20]
 8006cc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ccc:	691b      	ldr	r3, [r3, #16]
 8006cce:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cd6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cd8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006cda:	78fb      	ldrb	r3, [r7, #3]
 8006cdc:	f003 030f 	and.w	r3, r3, #15
 8006ce0:	68fa      	ldr	r2, [r7, #12]
 8006ce2:	fa22 f303 	lsr.w	r3, r2, r3
 8006ce6:	01db      	lsls	r3, r3, #7
 8006ce8:	b2db      	uxtb	r3, r3
 8006cea:	693a      	ldr	r2, [r7, #16]
 8006cec:	4313      	orrs	r3, r2
 8006cee:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006cf0:	78fb      	ldrb	r3, [r7, #3]
 8006cf2:	015a      	lsls	r2, r3, #5
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	4413      	add	r3, r2
 8006cf8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006cfc:	689b      	ldr	r3, [r3, #8]
 8006cfe:	693a      	ldr	r2, [r7, #16]
 8006d00:	4013      	ands	r3, r2
 8006d02:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006d04:	68bb      	ldr	r3, [r7, #8]
}
 8006d06:	4618      	mov	r0, r3
 8006d08:	371c      	adds	r7, #28
 8006d0a:	46bd      	mov	sp, r7
 8006d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d10:	4770      	bx	lr

08006d12 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006d12:	b480      	push	{r7}
 8006d14:	b083      	sub	sp, #12
 8006d16:	af00      	add	r7, sp, #0
 8006d18:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	695b      	ldr	r3, [r3, #20]
 8006d1e:	f003 0301 	and.w	r3, r3, #1
}
 8006d22:	4618      	mov	r0, r3
 8006d24:	370c      	adds	r7, #12
 8006d26:	46bd      	mov	sp, r7
 8006d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2c:	4770      	bx	lr
	...

08006d30 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b085      	sub	sp, #20
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d42:	681a      	ldr	r2, [r3, #0]
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006d4a:	4619      	mov	r1, r3
 8006d4c:	4b09      	ldr	r3, [pc, #36]	@ (8006d74 <USB_ActivateSetup+0x44>)
 8006d4e:	4013      	ands	r3, r2
 8006d50:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d58:	685b      	ldr	r3, [r3, #4]
 8006d5a:	68fa      	ldr	r2, [r7, #12]
 8006d5c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006d64:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006d66:	2300      	movs	r3, #0
}
 8006d68:	4618      	mov	r0, r3
 8006d6a:	3714      	adds	r7, #20
 8006d6c:	46bd      	mov	sp, r7
 8006d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d72:	4770      	bx	lr
 8006d74:	fffff800 	.word	0xfffff800

08006d78 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006d78:	b480      	push	{r7}
 8006d7a:	b087      	sub	sp, #28
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	60f8      	str	r0, [r7, #12]
 8006d80:	460b      	mov	r3, r1
 8006d82:	607a      	str	r2, [r7, #4]
 8006d84:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	333c      	adds	r3, #60	@ 0x3c
 8006d8e:	3304      	adds	r3, #4
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006d94:	693b      	ldr	r3, [r7, #16]
 8006d96:	4a26      	ldr	r2, [pc, #152]	@ (8006e30 <USB_EP0_OutStart+0xb8>)
 8006d98:	4293      	cmp	r3, r2
 8006d9a:	d90a      	bls.n	8006db2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006d9c:	697b      	ldr	r3, [r7, #20]
 8006d9e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006da8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006dac:	d101      	bne.n	8006db2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006dae:	2300      	movs	r3, #0
 8006db0:	e037      	b.n	8006e22 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006db2:	697b      	ldr	r3, [r7, #20]
 8006db4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006db8:	461a      	mov	r2, r3
 8006dba:	2300      	movs	r3, #0
 8006dbc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006dbe:	697b      	ldr	r3, [r7, #20]
 8006dc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dc4:	691b      	ldr	r3, [r3, #16]
 8006dc6:	697a      	ldr	r2, [r7, #20]
 8006dc8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006dcc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006dd0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006dd2:	697b      	ldr	r3, [r7, #20]
 8006dd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dd8:	691b      	ldr	r3, [r3, #16]
 8006dda:	697a      	ldr	r2, [r7, #20]
 8006ddc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006de0:	f043 0318 	orr.w	r3, r3, #24
 8006de4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006dec:	691b      	ldr	r3, [r3, #16]
 8006dee:	697a      	ldr	r2, [r7, #20]
 8006df0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006df4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006df8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006dfa:	7afb      	ldrb	r3, [r7, #11]
 8006dfc:	2b01      	cmp	r3, #1
 8006dfe:	d10f      	bne.n	8006e20 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006e00:	697b      	ldr	r3, [r7, #20]
 8006e02:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e06:	461a      	mov	r2, r3
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006e0c:	697b      	ldr	r3, [r7, #20]
 8006e0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	697a      	ldr	r2, [r7, #20]
 8006e16:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006e1a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8006e1e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006e20:	2300      	movs	r3, #0
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	371c      	adds	r7, #28
 8006e26:	46bd      	mov	sp, r7
 8006e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2c:	4770      	bx	lr
 8006e2e:	bf00      	nop
 8006e30:	4f54300a 	.word	0x4f54300a

08006e34 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b085      	sub	sp, #20
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	3301      	adds	r3, #1
 8006e44:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e4c:	d901      	bls.n	8006e52 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006e4e:	2303      	movs	r3, #3
 8006e50:	e022      	b.n	8006e98 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	691b      	ldr	r3, [r3, #16]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	daf2      	bge.n	8006e40 <USB_CoreReset+0xc>

  count = 10U;
 8006e5a:	230a      	movs	r3, #10
 8006e5c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006e5e:	e002      	b.n	8006e66 <USB_CoreReset+0x32>
  {
    count--;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	3b01      	subs	r3, #1
 8006e64:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d1f9      	bne.n	8006e60 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	691b      	ldr	r3, [r3, #16]
 8006e70:	f043 0201 	orr.w	r2, r3, #1
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	3301      	adds	r3, #1
 8006e7c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006e84:	d901      	bls.n	8006e8a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006e86:	2303      	movs	r3, #3
 8006e88:	e006      	b.n	8006e98 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	f003 0301 	and.w	r3, r3, #1
 8006e92:	2b01      	cmp	r3, #1
 8006e94:	d0f0      	beq.n	8006e78 <USB_CoreReset+0x44>

  return HAL_OK;
 8006e96:	2300      	movs	r3, #0
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	3714      	adds	r7, #20
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea2:	4770      	bx	lr

08006ea4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006ea4:	b580      	push	{r7, lr}
 8006ea6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006ea8:	4904      	ldr	r1, [pc, #16]	@ (8006ebc <MX_FATFS_Init+0x18>)
 8006eaa:	4805      	ldr	r0, [pc, #20]	@ (8006ec0 <MX_FATFS_Init+0x1c>)
 8006eac:	f002 f88a 	bl	8008fc4 <FATFS_LinkDriver>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	461a      	mov	r2, r3
 8006eb4:	4b03      	ldr	r3, [pc, #12]	@ (8006ec4 <MX_FATFS_Init+0x20>)
 8006eb6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006eb8:	bf00      	nop
 8006eba:	bd80      	pop	{r7, pc}
 8006ebc:	20000314 	.word	0x20000314
 8006ec0:	2000000c 	.word	0x2000000c
 8006ec4:	20000310 	.word	0x20000310

08006ec8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	4603      	mov	r3, r0
 8006ed0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 8006ed2:	4b06      	ldr	r3, [pc, #24]	@ (8006eec <USER_initialize+0x24>)
 8006ed4:	2201      	movs	r2, #1
 8006ed6:	701a      	strb	r2, [r3, #0]
    return Stat;
 8006ed8:	4b04      	ldr	r3, [pc, #16]	@ (8006eec <USER_initialize+0x24>)
 8006eda:	781b      	ldrb	r3, [r3, #0]
 8006edc:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	370c      	adds	r7, #12
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee8:	4770      	bx	lr
 8006eea:	bf00      	nop
 8006eec:	20000009 	.word	0x20000009

08006ef0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b083      	sub	sp, #12
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	4603      	mov	r3, r0
 8006ef8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 8006efa:	4b06      	ldr	r3, [pc, #24]	@ (8006f14 <USER_status+0x24>)
 8006efc:	2201      	movs	r2, #1
 8006efe:	701a      	strb	r2, [r3, #0]
    return Stat;
 8006f00:	4b04      	ldr	r3, [pc, #16]	@ (8006f14 <USER_status+0x24>)
 8006f02:	781b      	ldrb	r3, [r3, #0]
 8006f04:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	370c      	adds	r7, #12
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	20000009 	.word	0x20000009

08006f18 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b085      	sub	sp, #20
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	60b9      	str	r1, [r7, #8]
 8006f20:	607a      	str	r2, [r7, #4]
 8006f22:	603b      	str	r3, [r7, #0]
 8006f24:	4603      	mov	r3, r0
 8006f26:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8006f28:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	3714      	adds	r7, #20
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f34:	4770      	bx	lr

08006f36 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006f36:	b480      	push	{r7}
 8006f38:	b085      	sub	sp, #20
 8006f3a:	af00      	add	r7, sp, #0
 8006f3c:	60b9      	str	r1, [r7, #8]
 8006f3e:	607a      	str	r2, [r7, #4]
 8006f40:	603b      	str	r3, [r7, #0]
 8006f42:	4603      	mov	r3, r0
 8006f44:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8006f46:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8006f48:	4618      	mov	r0, r3
 8006f4a:	3714      	adds	r7, #20
 8006f4c:	46bd      	mov	sp, r7
 8006f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f52:	4770      	bx	lr

08006f54 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006f54:	b480      	push	{r7}
 8006f56:	b085      	sub	sp, #20
 8006f58:	af00      	add	r7, sp, #0
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	603a      	str	r2, [r7, #0]
 8006f5e:	71fb      	strb	r3, [r7, #7]
 8006f60:	460b      	mov	r3, r1
 8006f62:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8006f64:	2301      	movs	r3, #1
 8006f66:	73fb      	strb	r3, [r7, #15]
    return res;
 8006f68:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 8006f6a:	4618      	mov	r0, r3
 8006f6c:	3714      	adds	r7, #20
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr
	...

08006f78 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b084      	sub	sp, #16
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
 8006f80:	460b      	mov	r3, r1
 8006f82:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006f84:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006f88:	f002 fd90 	bl	8009aac <malloc>
 8006f8c:	4603      	mov	r3, r0
 8006f8e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d109      	bne.n	8006faa <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	32b0      	adds	r2, #176	@ 0xb0
 8006fa0:	2100      	movs	r1, #0
 8006fa2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8006fa6:	2302      	movs	r3, #2
 8006fa8:	e0d4      	b.n	8007154 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006faa:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006fae:	2100      	movs	r1, #0
 8006fb0:	68f8      	ldr	r0, [r7, #12]
 8006fb2:	f002 fe39 	bl	8009c28 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	32b0      	adds	r2, #176	@ 0xb0
 8006fc0:	68f9      	ldr	r1, [r7, #12]
 8006fc2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	32b0      	adds	r2, #176	@ 0xb0
 8006fd0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	7c1b      	ldrb	r3, [r3, #16]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d138      	bne.n	8007054 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8006fe2:	4b5e      	ldr	r3, [pc, #376]	@ (800715c <USBD_CDC_Init+0x1e4>)
 8006fe4:	7819      	ldrb	r1, [r3, #0]
 8006fe6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006fea:	2202      	movs	r2, #2
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f002 fbba 	bl	8009766 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8006ff2:	4b5a      	ldr	r3, [pc, #360]	@ (800715c <USBD_CDC_Init+0x1e4>)
 8006ff4:	781b      	ldrb	r3, [r3, #0]
 8006ff6:	f003 020f 	and.w	r2, r3, #15
 8006ffa:	6879      	ldr	r1, [r7, #4]
 8006ffc:	4613      	mov	r3, r2
 8006ffe:	009b      	lsls	r3, r3, #2
 8007000:	4413      	add	r3, r2
 8007002:	009b      	lsls	r3, r3, #2
 8007004:	440b      	add	r3, r1
 8007006:	3323      	adds	r3, #35	@ 0x23
 8007008:	2201      	movs	r2, #1
 800700a:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800700c:	4b54      	ldr	r3, [pc, #336]	@ (8007160 <USBD_CDC_Init+0x1e8>)
 800700e:	7819      	ldrb	r1, [r3, #0]
 8007010:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007014:	2202      	movs	r2, #2
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f002 fba5 	bl	8009766 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800701c:	4b50      	ldr	r3, [pc, #320]	@ (8007160 <USBD_CDC_Init+0x1e8>)
 800701e:	781b      	ldrb	r3, [r3, #0]
 8007020:	f003 020f 	and.w	r2, r3, #15
 8007024:	6879      	ldr	r1, [r7, #4]
 8007026:	4613      	mov	r3, r2
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	4413      	add	r3, r2
 800702c:	009b      	lsls	r3, r3, #2
 800702e:	440b      	add	r3, r1
 8007030:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007034:	2201      	movs	r2, #1
 8007036:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007038:	4b4a      	ldr	r3, [pc, #296]	@ (8007164 <USBD_CDC_Init+0x1ec>)
 800703a:	781b      	ldrb	r3, [r3, #0]
 800703c:	f003 020f 	and.w	r2, r3, #15
 8007040:	6879      	ldr	r1, [r7, #4]
 8007042:	4613      	mov	r3, r2
 8007044:	009b      	lsls	r3, r3, #2
 8007046:	4413      	add	r3, r2
 8007048:	009b      	lsls	r3, r3, #2
 800704a:	440b      	add	r3, r1
 800704c:	331c      	adds	r3, #28
 800704e:	2210      	movs	r2, #16
 8007050:	601a      	str	r2, [r3, #0]
 8007052:	e035      	b.n	80070c0 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007054:	4b41      	ldr	r3, [pc, #260]	@ (800715c <USBD_CDC_Init+0x1e4>)
 8007056:	7819      	ldrb	r1, [r3, #0]
 8007058:	2340      	movs	r3, #64	@ 0x40
 800705a:	2202      	movs	r2, #2
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f002 fb82 	bl	8009766 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007062:	4b3e      	ldr	r3, [pc, #248]	@ (800715c <USBD_CDC_Init+0x1e4>)
 8007064:	781b      	ldrb	r3, [r3, #0]
 8007066:	f003 020f 	and.w	r2, r3, #15
 800706a:	6879      	ldr	r1, [r7, #4]
 800706c:	4613      	mov	r3, r2
 800706e:	009b      	lsls	r3, r3, #2
 8007070:	4413      	add	r3, r2
 8007072:	009b      	lsls	r3, r3, #2
 8007074:	440b      	add	r3, r1
 8007076:	3323      	adds	r3, #35	@ 0x23
 8007078:	2201      	movs	r2, #1
 800707a:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800707c:	4b38      	ldr	r3, [pc, #224]	@ (8007160 <USBD_CDC_Init+0x1e8>)
 800707e:	7819      	ldrb	r1, [r3, #0]
 8007080:	2340      	movs	r3, #64	@ 0x40
 8007082:	2202      	movs	r2, #2
 8007084:	6878      	ldr	r0, [r7, #4]
 8007086:	f002 fb6e 	bl	8009766 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800708a:	4b35      	ldr	r3, [pc, #212]	@ (8007160 <USBD_CDC_Init+0x1e8>)
 800708c:	781b      	ldrb	r3, [r3, #0]
 800708e:	f003 020f 	and.w	r2, r3, #15
 8007092:	6879      	ldr	r1, [r7, #4]
 8007094:	4613      	mov	r3, r2
 8007096:	009b      	lsls	r3, r3, #2
 8007098:	4413      	add	r3, r2
 800709a:	009b      	lsls	r3, r3, #2
 800709c:	440b      	add	r3, r1
 800709e:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80070a2:	2201      	movs	r2, #1
 80070a4:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80070a6:	4b2f      	ldr	r3, [pc, #188]	@ (8007164 <USBD_CDC_Init+0x1ec>)
 80070a8:	781b      	ldrb	r3, [r3, #0]
 80070aa:	f003 020f 	and.w	r2, r3, #15
 80070ae:	6879      	ldr	r1, [r7, #4]
 80070b0:	4613      	mov	r3, r2
 80070b2:	009b      	lsls	r3, r3, #2
 80070b4:	4413      	add	r3, r2
 80070b6:	009b      	lsls	r3, r3, #2
 80070b8:	440b      	add	r3, r1
 80070ba:	331c      	adds	r3, #28
 80070bc:	2210      	movs	r2, #16
 80070be:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80070c0:	4b28      	ldr	r3, [pc, #160]	@ (8007164 <USBD_CDC_Init+0x1ec>)
 80070c2:	7819      	ldrb	r1, [r3, #0]
 80070c4:	2308      	movs	r3, #8
 80070c6:	2203      	movs	r2, #3
 80070c8:	6878      	ldr	r0, [r7, #4]
 80070ca:	f002 fb4c 	bl	8009766 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80070ce:	4b25      	ldr	r3, [pc, #148]	@ (8007164 <USBD_CDC_Init+0x1ec>)
 80070d0:	781b      	ldrb	r3, [r3, #0]
 80070d2:	f003 020f 	and.w	r2, r3, #15
 80070d6:	6879      	ldr	r1, [r7, #4]
 80070d8:	4613      	mov	r3, r2
 80070da:	009b      	lsls	r3, r3, #2
 80070dc:	4413      	add	r3, r2
 80070de:	009b      	lsls	r3, r3, #2
 80070e0:	440b      	add	r3, r1
 80070e2:	3323      	adds	r3, #35	@ 0x23
 80070e4:	2201      	movs	r2, #1
 80070e6:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2200      	movs	r2, #0
 80070ec:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80070f6:	687a      	ldr	r2, [r7, #4]
 80070f8:	33b0      	adds	r3, #176	@ 0xb0
 80070fa:	009b      	lsls	r3, r3, #2
 80070fc:	4413      	add	r3, r2
 80070fe:	685b      	ldr	r3, [r3, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	2200      	movs	r2, #0
 8007108:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	2200      	movs	r2, #0
 8007110:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800711a:	2b00      	cmp	r3, #0
 800711c:	d101      	bne.n	8007122 <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800711e:	2302      	movs	r3, #2
 8007120:	e018      	b.n	8007154 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	7c1b      	ldrb	r3, [r3, #16]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d10a      	bne.n	8007140 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800712a:	4b0d      	ldr	r3, [pc, #52]	@ (8007160 <USBD_CDC_Init+0x1e8>)
 800712c:	7819      	ldrb	r1, [r3, #0]
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007134:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f002 fc03 	bl	8009944 <USBD_LL_PrepareReceive>
 800713e:	e008      	b.n	8007152 <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007140:	4b07      	ldr	r3, [pc, #28]	@ (8007160 <USBD_CDC_Init+0x1e8>)
 8007142:	7819      	ldrb	r1, [r3, #0]
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800714a:	2340      	movs	r3, #64	@ 0x40
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	f002 fbf9 	bl	8009944 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007152:	2300      	movs	r3, #0
}
 8007154:	4618      	mov	r0, r3
 8007156:	3710      	adds	r7, #16
 8007158:	46bd      	mov	sp, r7
 800715a:	bd80      	pop	{r7, pc}
 800715c:	200000a7 	.word	0x200000a7
 8007160:	200000a8 	.word	0x200000a8
 8007164:	200000a9 	.word	0x200000a9

08007168 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007168:	b580      	push	{r7, lr}
 800716a:	b082      	sub	sp, #8
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
 8007170:	460b      	mov	r3, r1
 8007172:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007174:	4b3a      	ldr	r3, [pc, #232]	@ (8007260 <USBD_CDC_DeInit+0xf8>)
 8007176:	781b      	ldrb	r3, [r3, #0]
 8007178:	4619      	mov	r1, r3
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f002 fb19 	bl	80097b2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007180:	4b37      	ldr	r3, [pc, #220]	@ (8007260 <USBD_CDC_DeInit+0xf8>)
 8007182:	781b      	ldrb	r3, [r3, #0]
 8007184:	f003 020f 	and.w	r2, r3, #15
 8007188:	6879      	ldr	r1, [r7, #4]
 800718a:	4613      	mov	r3, r2
 800718c:	009b      	lsls	r3, r3, #2
 800718e:	4413      	add	r3, r2
 8007190:	009b      	lsls	r3, r3, #2
 8007192:	440b      	add	r3, r1
 8007194:	3323      	adds	r3, #35	@ 0x23
 8007196:	2200      	movs	r2, #0
 8007198:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800719a:	4b32      	ldr	r3, [pc, #200]	@ (8007264 <USBD_CDC_DeInit+0xfc>)
 800719c:	781b      	ldrb	r3, [r3, #0]
 800719e:	4619      	mov	r1, r3
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f002 fb06 	bl	80097b2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80071a6:	4b2f      	ldr	r3, [pc, #188]	@ (8007264 <USBD_CDC_DeInit+0xfc>)
 80071a8:	781b      	ldrb	r3, [r3, #0]
 80071aa:	f003 020f 	and.w	r2, r3, #15
 80071ae:	6879      	ldr	r1, [r7, #4]
 80071b0:	4613      	mov	r3, r2
 80071b2:	009b      	lsls	r3, r3, #2
 80071b4:	4413      	add	r3, r2
 80071b6:	009b      	lsls	r3, r3, #2
 80071b8:	440b      	add	r3, r1
 80071ba:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80071be:	2200      	movs	r2, #0
 80071c0:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80071c2:	4b29      	ldr	r3, [pc, #164]	@ (8007268 <USBD_CDC_DeInit+0x100>)
 80071c4:	781b      	ldrb	r3, [r3, #0]
 80071c6:	4619      	mov	r1, r3
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f002 faf2 	bl	80097b2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80071ce:	4b26      	ldr	r3, [pc, #152]	@ (8007268 <USBD_CDC_DeInit+0x100>)
 80071d0:	781b      	ldrb	r3, [r3, #0]
 80071d2:	f003 020f 	and.w	r2, r3, #15
 80071d6:	6879      	ldr	r1, [r7, #4]
 80071d8:	4613      	mov	r3, r2
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	4413      	add	r3, r2
 80071de:	009b      	lsls	r3, r3, #2
 80071e0:	440b      	add	r3, r1
 80071e2:	3323      	adds	r3, #35	@ 0x23
 80071e4:	2200      	movs	r2, #0
 80071e6:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80071e8:	4b1f      	ldr	r3, [pc, #124]	@ (8007268 <USBD_CDC_DeInit+0x100>)
 80071ea:	781b      	ldrb	r3, [r3, #0]
 80071ec:	f003 020f 	and.w	r2, r3, #15
 80071f0:	6879      	ldr	r1, [r7, #4]
 80071f2:	4613      	mov	r3, r2
 80071f4:	009b      	lsls	r3, r3, #2
 80071f6:	4413      	add	r3, r2
 80071f8:	009b      	lsls	r3, r3, #2
 80071fa:	440b      	add	r3, r1
 80071fc:	331c      	adds	r3, #28
 80071fe:	2200      	movs	r2, #0
 8007200:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	32b0      	adds	r2, #176	@ 0xb0
 800720c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007210:	2b00      	cmp	r3, #0
 8007212:	d01f      	beq.n	8007254 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800721a:	687a      	ldr	r2, [r7, #4]
 800721c:	33b0      	adds	r3, #176	@ 0xb0
 800721e:	009b      	lsls	r3, r3, #2
 8007220:	4413      	add	r3, r2
 8007222:	685b      	ldr	r3, [r3, #4]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	32b0      	adds	r2, #176	@ 0xb0
 8007232:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007236:	4618      	mov	r0, r3
 8007238:	f002 fc40 	bl	8009abc <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	32b0      	adds	r2, #176	@ 0xb0
 8007246:	2100      	movs	r1, #0
 8007248:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2200      	movs	r2, #0
 8007250:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007254:	2300      	movs	r3, #0
}
 8007256:	4618      	mov	r0, r3
 8007258:	3708      	adds	r7, #8
 800725a:	46bd      	mov	sp, r7
 800725c:	bd80      	pop	{r7, pc}
 800725e:	bf00      	nop
 8007260:	200000a7 	.word	0x200000a7
 8007264:	200000a8 	.word	0x200000a8
 8007268:	200000a9 	.word	0x200000a9

0800726c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b086      	sub	sp, #24
 8007270:	af00      	add	r7, sp, #0
 8007272:	6078      	str	r0, [r7, #4]
 8007274:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	32b0      	adds	r2, #176	@ 0xb0
 8007280:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007284:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007286:	2300      	movs	r3, #0
 8007288:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800728a:	2300      	movs	r3, #0
 800728c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800728e:	2300      	movs	r3, #0
 8007290:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	2b00      	cmp	r3, #0
 8007296:	d101      	bne.n	800729c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8007298:	2303      	movs	r3, #3
 800729a:	e0bf      	b.n	800741c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	781b      	ldrb	r3, [r3, #0]
 80072a0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d050      	beq.n	800734a <USBD_CDC_Setup+0xde>
 80072a8:	2b20      	cmp	r3, #32
 80072aa:	f040 80af 	bne.w	800740c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80072ae:	683b      	ldr	r3, [r7, #0]
 80072b0:	88db      	ldrh	r3, [r3, #6]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d03a      	beq.n	800732c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	781b      	ldrb	r3, [r3, #0]
 80072ba:	b25b      	sxtb	r3, r3
 80072bc:	2b00      	cmp	r3, #0
 80072be:	da1b      	bge.n	80072f8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80072c6:	687a      	ldr	r2, [r7, #4]
 80072c8:	33b0      	adds	r3, #176	@ 0xb0
 80072ca:	009b      	lsls	r3, r3, #2
 80072cc:	4413      	add	r3, r2
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	683a      	ldr	r2, [r7, #0]
 80072d4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80072d6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80072d8:	683a      	ldr	r2, [r7, #0]
 80072da:	88d2      	ldrh	r2, [r2, #6]
 80072dc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	88db      	ldrh	r3, [r3, #6]
 80072e2:	2b07      	cmp	r3, #7
 80072e4:	bf28      	it	cs
 80072e6:	2307      	movcs	r3, #7
 80072e8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	89fa      	ldrh	r2, [r7, #14]
 80072ee:	4619      	mov	r1, r3
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f001 fd93 	bl	8008e1c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80072f6:	e090      	b.n	800741a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80072f8:	683b      	ldr	r3, [r7, #0]
 80072fa:	785a      	ldrb	r2, [r3, #1]
 80072fc:	693b      	ldr	r3, [r7, #16]
 80072fe:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007302:	683b      	ldr	r3, [r7, #0]
 8007304:	88db      	ldrh	r3, [r3, #6]
 8007306:	2b3f      	cmp	r3, #63	@ 0x3f
 8007308:	d803      	bhi.n	8007312 <USBD_CDC_Setup+0xa6>
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	88db      	ldrh	r3, [r3, #6]
 800730e:	b2da      	uxtb	r2, r3
 8007310:	e000      	b.n	8007314 <USBD_CDC_Setup+0xa8>
 8007312:	2240      	movs	r2, #64	@ 0x40
 8007314:	693b      	ldr	r3, [r7, #16]
 8007316:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800731a:	6939      	ldr	r1, [r7, #16]
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007322:	461a      	mov	r2, r3
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f001 fda8 	bl	8008e7a <USBD_CtlPrepareRx>
      break;
 800732a:	e076      	b.n	800741a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007332:	687a      	ldr	r2, [r7, #4]
 8007334:	33b0      	adds	r3, #176	@ 0xb0
 8007336:	009b      	lsls	r3, r3, #2
 8007338:	4413      	add	r3, r2
 800733a:	685b      	ldr	r3, [r3, #4]
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	683a      	ldr	r2, [r7, #0]
 8007340:	7850      	ldrb	r0, [r2, #1]
 8007342:	2200      	movs	r2, #0
 8007344:	6839      	ldr	r1, [r7, #0]
 8007346:	4798      	blx	r3
      break;
 8007348:	e067      	b.n	800741a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	785b      	ldrb	r3, [r3, #1]
 800734e:	2b0b      	cmp	r3, #11
 8007350:	d851      	bhi.n	80073f6 <USBD_CDC_Setup+0x18a>
 8007352:	a201      	add	r2, pc, #4	@ (adr r2, 8007358 <USBD_CDC_Setup+0xec>)
 8007354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007358:	08007389 	.word	0x08007389
 800735c:	08007405 	.word	0x08007405
 8007360:	080073f7 	.word	0x080073f7
 8007364:	080073f7 	.word	0x080073f7
 8007368:	080073f7 	.word	0x080073f7
 800736c:	080073f7 	.word	0x080073f7
 8007370:	080073f7 	.word	0x080073f7
 8007374:	080073f7 	.word	0x080073f7
 8007378:	080073f7 	.word	0x080073f7
 800737c:	080073f7 	.word	0x080073f7
 8007380:	080073b3 	.word	0x080073b3
 8007384:	080073dd 	.word	0x080073dd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800738e:	b2db      	uxtb	r3, r3
 8007390:	2b03      	cmp	r3, #3
 8007392:	d107      	bne.n	80073a4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007394:	f107 030a 	add.w	r3, r7, #10
 8007398:	2202      	movs	r2, #2
 800739a:	4619      	mov	r1, r3
 800739c:	6878      	ldr	r0, [r7, #4]
 800739e:	f001 fd3d 	bl	8008e1c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80073a2:	e032      	b.n	800740a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80073a4:	6839      	ldr	r1, [r7, #0]
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f001 fcbb 	bl	8008d22 <USBD_CtlError>
            ret = USBD_FAIL;
 80073ac:	2303      	movs	r3, #3
 80073ae:	75fb      	strb	r3, [r7, #23]
          break;
 80073b0:	e02b      	b.n	800740a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073b8:	b2db      	uxtb	r3, r3
 80073ba:	2b03      	cmp	r3, #3
 80073bc:	d107      	bne.n	80073ce <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80073be:	f107 030d 	add.w	r3, r7, #13
 80073c2:	2201      	movs	r2, #1
 80073c4:	4619      	mov	r1, r3
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f001 fd28 	bl	8008e1c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80073cc:	e01d      	b.n	800740a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80073ce:	6839      	ldr	r1, [r7, #0]
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f001 fca6 	bl	8008d22 <USBD_CtlError>
            ret = USBD_FAIL;
 80073d6:	2303      	movs	r3, #3
 80073d8:	75fb      	strb	r3, [r7, #23]
          break;
 80073da:	e016      	b.n	800740a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073e2:	b2db      	uxtb	r3, r3
 80073e4:	2b03      	cmp	r3, #3
 80073e6:	d00f      	beq.n	8007408 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80073e8:	6839      	ldr	r1, [r7, #0]
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f001 fc99 	bl	8008d22 <USBD_CtlError>
            ret = USBD_FAIL;
 80073f0:	2303      	movs	r3, #3
 80073f2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80073f4:	e008      	b.n	8007408 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80073f6:	6839      	ldr	r1, [r7, #0]
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f001 fc92 	bl	8008d22 <USBD_CtlError>
          ret = USBD_FAIL;
 80073fe:	2303      	movs	r3, #3
 8007400:	75fb      	strb	r3, [r7, #23]
          break;
 8007402:	e002      	b.n	800740a <USBD_CDC_Setup+0x19e>
          break;
 8007404:	bf00      	nop
 8007406:	e008      	b.n	800741a <USBD_CDC_Setup+0x1ae>
          break;
 8007408:	bf00      	nop
      }
      break;
 800740a:	e006      	b.n	800741a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800740c:	6839      	ldr	r1, [r7, #0]
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f001 fc87 	bl	8008d22 <USBD_CtlError>
      ret = USBD_FAIL;
 8007414:	2303      	movs	r3, #3
 8007416:	75fb      	strb	r3, [r7, #23]
      break;
 8007418:	bf00      	nop
  }

  return (uint8_t)ret;
 800741a:	7dfb      	ldrb	r3, [r7, #23]
}
 800741c:	4618      	mov	r0, r3
 800741e:	3718      	adds	r7, #24
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}

08007424 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007424:	b580      	push	{r7, lr}
 8007426:	b084      	sub	sp, #16
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
 800742c:	460b      	mov	r3, r1
 800742e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007436:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	32b0      	adds	r2, #176	@ 0xb0
 8007442:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d101      	bne.n	800744e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800744a:	2303      	movs	r3, #3
 800744c:	e065      	b.n	800751a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	32b0      	adds	r2, #176	@ 0xb0
 8007458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800745c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800745e:	78fb      	ldrb	r3, [r7, #3]
 8007460:	f003 020f 	and.w	r2, r3, #15
 8007464:	6879      	ldr	r1, [r7, #4]
 8007466:	4613      	mov	r3, r2
 8007468:	009b      	lsls	r3, r3, #2
 800746a:	4413      	add	r3, r2
 800746c:	009b      	lsls	r3, r3, #2
 800746e:	440b      	add	r3, r1
 8007470:	3314      	adds	r3, #20
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d02f      	beq.n	80074d8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007478:	78fb      	ldrb	r3, [r7, #3]
 800747a:	f003 020f 	and.w	r2, r3, #15
 800747e:	6879      	ldr	r1, [r7, #4]
 8007480:	4613      	mov	r3, r2
 8007482:	009b      	lsls	r3, r3, #2
 8007484:	4413      	add	r3, r2
 8007486:	009b      	lsls	r3, r3, #2
 8007488:	440b      	add	r3, r1
 800748a:	3314      	adds	r3, #20
 800748c:	681a      	ldr	r2, [r3, #0]
 800748e:	78fb      	ldrb	r3, [r7, #3]
 8007490:	f003 010f 	and.w	r1, r3, #15
 8007494:	68f8      	ldr	r0, [r7, #12]
 8007496:	460b      	mov	r3, r1
 8007498:	00db      	lsls	r3, r3, #3
 800749a:	440b      	add	r3, r1
 800749c:	009b      	lsls	r3, r3, #2
 800749e:	4403      	add	r3, r0
 80074a0:	331c      	adds	r3, #28
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	fbb2 f1f3 	udiv	r1, r2, r3
 80074a8:	fb01 f303 	mul.w	r3, r1, r3
 80074ac:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d112      	bne.n	80074d8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80074b2:	78fb      	ldrb	r3, [r7, #3]
 80074b4:	f003 020f 	and.w	r2, r3, #15
 80074b8:	6879      	ldr	r1, [r7, #4]
 80074ba:	4613      	mov	r3, r2
 80074bc:	009b      	lsls	r3, r3, #2
 80074be:	4413      	add	r3, r2
 80074c0:	009b      	lsls	r3, r3, #2
 80074c2:	440b      	add	r3, r1
 80074c4:	3314      	adds	r3, #20
 80074c6:	2200      	movs	r2, #0
 80074c8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80074ca:	78f9      	ldrb	r1, [r7, #3]
 80074cc:	2300      	movs	r3, #0
 80074ce:	2200      	movs	r2, #0
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f002 fa16 	bl	8009902 <USBD_LL_Transmit>
 80074d6:	e01f      	b.n	8007518 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	2200      	movs	r2, #0
 80074dc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80074e6:	687a      	ldr	r2, [r7, #4]
 80074e8:	33b0      	adds	r3, #176	@ 0xb0
 80074ea:	009b      	lsls	r3, r3, #2
 80074ec:	4413      	add	r3, r2
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	691b      	ldr	r3, [r3, #16]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d010      	beq.n	8007518 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80074fc:	687a      	ldr	r2, [r7, #4]
 80074fe:	33b0      	adds	r3, #176	@ 0xb0
 8007500:	009b      	lsls	r3, r3, #2
 8007502:	4413      	add	r3, r2
 8007504:	685b      	ldr	r3, [r3, #4]
 8007506:	691b      	ldr	r3, [r3, #16]
 8007508:	68ba      	ldr	r2, [r7, #8]
 800750a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800750e:	68ba      	ldr	r2, [r7, #8]
 8007510:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007514:	78fa      	ldrb	r2, [r7, #3]
 8007516:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007518:	2300      	movs	r3, #0
}
 800751a:	4618      	mov	r0, r3
 800751c:	3710      	adds	r7, #16
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}

08007522 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007522:	b580      	push	{r7, lr}
 8007524:	b084      	sub	sp, #16
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
 800752a:	460b      	mov	r3, r1
 800752c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	32b0      	adds	r2, #176	@ 0xb0
 8007538:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800753c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	32b0      	adds	r2, #176	@ 0xb0
 8007548:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800754c:	2b00      	cmp	r3, #0
 800754e:	d101      	bne.n	8007554 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007550:	2303      	movs	r3, #3
 8007552:	e01a      	b.n	800758a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007554:	78fb      	ldrb	r3, [r7, #3]
 8007556:	4619      	mov	r1, r3
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f002 fa14 	bl	8009986 <USBD_LL_GetRxDataSize>
 800755e:	4602      	mov	r2, r0
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800756c:	687a      	ldr	r2, [r7, #4]
 800756e:	33b0      	adds	r3, #176	@ 0xb0
 8007570:	009b      	lsls	r3, r3, #2
 8007572:	4413      	add	r3, r2
 8007574:	685b      	ldr	r3, [r3, #4]
 8007576:	68db      	ldr	r3, [r3, #12]
 8007578:	68fa      	ldr	r2, [r7, #12]
 800757a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800757e:	68fa      	ldr	r2, [r7, #12]
 8007580:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007584:	4611      	mov	r1, r2
 8007586:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007588:	2300      	movs	r3, #0
}
 800758a:	4618      	mov	r0, r3
 800758c:	3710      	adds	r7, #16
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}

08007592 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007592:	b580      	push	{r7, lr}
 8007594:	b084      	sub	sp, #16
 8007596:	af00      	add	r7, sp, #0
 8007598:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	32b0      	adds	r2, #176	@ 0xb0
 80075a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075a8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d101      	bne.n	80075b4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80075b0:	2303      	movs	r3, #3
 80075b2:	e024      	b.n	80075fe <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80075ba:	687a      	ldr	r2, [r7, #4]
 80075bc:	33b0      	adds	r3, #176	@ 0xb0
 80075be:	009b      	lsls	r3, r3, #2
 80075c0:	4413      	add	r3, r2
 80075c2:	685b      	ldr	r3, [r3, #4]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d019      	beq.n	80075fc <USBD_CDC_EP0_RxReady+0x6a>
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80075ce:	2bff      	cmp	r3, #255	@ 0xff
 80075d0:	d014      	beq.n	80075fc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80075d8:	687a      	ldr	r2, [r7, #4]
 80075da:	33b0      	adds	r3, #176	@ 0xb0
 80075dc:	009b      	lsls	r3, r3, #2
 80075de:	4413      	add	r3, r2
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	689b      	ldr	r3, [r3, #8]
 80075e4:	68fa      	ldr	r2, [r7, #12]
 80075e6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80075ea:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80075ec:	68fa      	ldr	r2, [r7, #12]
 80075ee:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80075f2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	22ff      	movs	r2, #255	@ 0xff
 80075f8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 80075fc:	2300      	movs	r3, #0
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3710      	adds	r7, #16
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}
	...

08007608 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b086      	sub	sp, #24
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007610:	2182      	movs	r1, #130	@ 0x82
 8007612:	4818      	ldr	r0, [pc, #96]	@ (8007674 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007614:	f000 fd22 	bl	800805c <USBD_GetEpDesc>
 8007618:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800761a:	2101      	movs	r1, #1
 800761c:	4815      	ldr	r0, [pc, #84]	@ (8007674 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800761e:	f000 fd1d 	bl	800805c <USBD_GetEpDesc>
 8007622:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007624:	2181      	movs	r1, #129	@ 0x81
 8007626:	4813      	ldr	r0, [pc, #76]	@ (8007674 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007628:	f000 fd18 	bl	800805c <USBD_GetEpDesc>
 800762c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	2b00      	cmp	r3, #0
 8007632:	d002      	beq.n	800763a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	2210      	movs	r2, #16
 8007638:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800763a:	693b      	ldr	r3, [r7, #16]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d006      	beq.n	800764e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007640:	693b      	ldr	r3, [r7, #16]
 8007642:	2200      	movs	r2, #0
 8007644:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007648:	711a      	strb	r2, [r3, #4]
 800764a:	2200      	movs	r2, #0
 800764c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d006      	beq.n	8007662 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	2200      	movs	r2, #0
 8007658:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800765c:	711a      	strb	r2, [r3, #4]
 800765e:	2200      	movs	r2, #0
 8007660:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	2243      	movs	r2, #67	@ 0x43
 8007666:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007668:	4b02      	ldr	r3, [pc, #8]	@ (8007674 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800766a:	4618      	mov	r0, r3
 800766c:	3718      	adds	r7, #24
 800766e:	46bd      	mov	sp, r7
 8007670:	bd80      	pop	{r7, pc}
 8007672:	bf00      	nop
 8007674:	20000064 	.word	0x20000064

08007678 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b086      	sub	sp, #24
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007680:	2182      	movs	r1, #130	@ 0x82
 8007682:	4818      	ldr	r0, [pc, #96]	@ (80076e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007684:	f000 fcea 	bl	800805c <USBD_GetEpDesc>
 8007688:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800768a:	2101      	movs	r1, #1
 800768c:	4815      	ldr	r0, [pc, #84]	@ (80076e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800768e:	f000 fce5 	bl	800805c <USBD_GetEpDesc>
 8007692:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007694:	2181      	movs	r1, #129	@ 0x81
 8007696:	4813      	ldr	r0, [pc, #76]	@ (80076e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007698:	f000 fce0 	bl	800805c <USBD_GetEpDesc>
 800769c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800769e:	697b      	ldr	r3, [r7, #20]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d002      	beq.n	80076aa <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80076a4:	697b      	ldr	r3, [r7, #20]
 80076a6:	2210      	movs	r2, #16
 80076a8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80076aa:	693b      	ldr	r3, [r7, #16]
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d006      	beq.n	80076be <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80076b0:	693b      	ldr	r3, [r7, #16]
 80076b2:	2200      	movs	r2, #0
 80076b4:	711a      	strb	r2, [r3, #4]
 80076b6:	2200      	movs	r2, #0
 80076b8:	f042 0202 	orr.w	r2, r2, #2
 80076bc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d006      	beq.n	80076d2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	2200      	movs	r2, #0
 80076c8:	711a      	strb	r2, [r3, #4]
 80076ca:	2200      	movs	r2, #0
 80076cc:	f042 0202 	orr.w	r2, r2, #2
 80076d0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2243      	movs	r2, #67	@ 0x43
 80076d6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80076d8:	4b02      	ldr	r3, [pc, #8]	@ (80076e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80076da:	4618      	mov	r0, r3
 80076dc:	3718      	adds	r7, #24
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}
 80076e2:	bf00      	nop
 80076e4:	20000064 	.word	0x20000064

080076e8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b086      	sub	sp, #24
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80076f0:	2182      	movs	r1, #130	@ 0x82
 80076f2:	4818      	ldr	r0, [pc, #96]	@ (8007754 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80076f4:	f000 fcb2 	bl	800805c <USBD_GetEpDesc>
 80076f8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80076fa:	2101      	movs	r1, #1
 80076fc:	4815      	ldr	r0, [pc, #84]	@ (8007754 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 80076fe:	f000 fcad 	bl	800805c <USBD_GetEpDesc>
 8007702:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007704:	2181      	movs	r1, #129	@ 0x81
 8007706:	4813      	ldr	r0, [pc, #76]	@ (8007754 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007708:	f000 fca8 	bl	800805c <USBD_GetEpDesc>
 800770c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800770e:	697b      	ldr	r3, [r7, #20]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d002      	beq.n	800771a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	2210      	movs	r2, #16
 8007718:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d006      	beq.n	800772e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007720:	693b      	ldr	r3, [r7, #16]
 8007722:	2200      	movs	r2, #0
 8007724:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007728:	711a      	strb	r2, [r3, #4]
 800772a:	2200      	movs	r2, #0
 800772c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d006      	beq.n	8007742 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	2200      	movs	r2, #0
 8007738:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800773c:	711a      	strb	r2, [r3, #4]
 800773e:	2200      	movs	r2, #0
 8007740:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2243      	movs	r2, #67	@ 0x43
 8007746:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007748:	4b02      	ldr	r3, [pc, #8]	@ (8007754 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800774a:	4618      	mov	r0, r3
 800774c:	3718      	adds	r7, #24
 800774e:	46bd      	mov	sp, r7
 8007750:	bd80      	pop	{r7, pc}
 8007752:	bf00      	nop
 8007754:	20000064 	.word	0x20000064

08007758 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007758:	b480      	push	{r7}
 800775a:	b083      	sub	sp, #12
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	220a      	movs	r2, #10
 8007764:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007766:	4b03      	ldr	r3, [pc, #12]	@ (8007774 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007768:	4618      	mov	r0, r3
 800776a:	370c      	adds	r7, #12
 800776c:	46bd      	mov	sp, r7
 800776e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007772:	4770      	bx	lr
 8007774:	20000020 	.word	0x20000020

08007778 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007778:	b480      	push	{r7}
 800777a:	b083      	sub	sp, #12
 800777c:	af00      	add	r7, sp, #0
 800777e:	6078      	str	r0, [r7, #4]
 8007780:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	2b00      	cmp	r3, #0
 8007786:	d101      	bne.n	800778c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007788:	2303      	movs	r3, #3
 800778a:	e009      	b.n	80077a0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007792:	687a      	ldr	r2, [r7, #4]
 8007794:	33b0      	adds	r3, #176	@ 0xb0
 8007796:	009b      	lsls	r3, r3, #2
 8007798:	4413      	add	r3, r2
 800779a:	683a      	ldr	r2, [r7, #0]
 800779c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800779e:	2300      	movs	r3, #0
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	370c      	adds	r7, #12
 80077a4:	46bd      	mov	sp, r7
 80077a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077aa:	4770      	bx	lr

080077ac <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b087      	sub	sp, #28
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	60b9      	str	r1, [r7, #8]
 80077b6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	32b0      	adds	r2, #176	@ 0xb0
 80077c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80077c6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80077c8:	697b      	ldr	r3, [r7, #20]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d101      	bne.n	80077d2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80077ce:	2303      	movs	r3, #3
 80077d0:	e008      	b.n	80077e4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	68ba      	ldr	r2, [r7, #8]
 80077d6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	687a      	ldr	r2, [r7, #4]
 80077de:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80077e2:	2300      	movs	r3, #0
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	371c      	adds	r7, #28
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr

080077f0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b085      	sub	sp, #20
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	32b0      	adds	r2, #176	@ 0xb0
 8007804:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007808:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d101      	bne.n	8007814 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007810:	2303      	movs	r3, #3
 8007812:	e004      	b.n	800781e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	683a      	ldr	r2, [r7, #0]
 8007818:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800781c:	2300      	movs	r3, #0
}
 800781e:	4618      	mov	r0, r3
 8007820:	3714      	adds	r7, #20
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr
	...

0800782c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b084      	sub	sp, #16
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	32b0      	adds	r2, #176	@ 0xb0
 800783e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007842:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	32b0      	adds	r2, #176	@ 0xb0
 800784e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d101      	bne.n	800785a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007856:	2303      	movs	r3, #3
 8007858:	e018      	b.n	800788c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	7c1b      	ldrb	r3, [r3, #16]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d10a      	bne.n	8007878 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007862:	4b0c      	ldr	r3, [pc, #48]	@ (8007894 <USBD_CDC_ReceivePacket+0x68>)
 8007864:	7819      	ldrb	r1, [r3, #0]
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800786c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007870:	6878      	ldr	r0, [r7, #4]
 8007872:	f002 f867 	bl	8009944 <USBD_LL_PrepareReceive>
 8007876:	e008      	b.n	800788a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007878:	4b06      	ldr	r3, [pc, #24]	@ (8007894 <USBD_CDC_ReceivePacket+0x68>)
 800787a:	7819      	ldrb	r1, [r3, #0]
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007882:	2340      	movs	r3, #64	@ 0x40
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	f002 f85d 	bl	8009944 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800788a:	2300      	movs	r3, #0
}
 800788c:	4618      	mov	r0, r3
 800788e:	3710      	adds	r7, #16
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}
 8007894:	200000a8 	.word	0x200000a8

08007898 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007898:	b580      	push	{r7, lr}
 800789a:	b086      	sub	sp, #24
 800789c:	af00      	add	r7, sp, #0
 800789e:	60f8      	str	r0, [r7, #12]
 80078a0:	60b9      	str	r1, [r7, #8]
 80078a2:	4613      	mov	r3, r2
 80078a4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d101      	bne.n	80078b0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80078ac:	2303      	movs	r3, #3
 80078ae:	e01f      	b.n	80078f0 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	2200      	movs	r2, #0
 80078b4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2200      	movs	r2, #0
 80078bc:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2200      	movs	r2, #0
 80078c4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80078c8:	68bb      	ldr	r3, [r7, #8]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d003      	beq.n	80078d6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	68ba      	ldr	r2, [r7, #8]
 80078d2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2201      	movs	r2, #1
 80078da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80078de:	68fb      	ldr	r3, [r7, #12]
 80078e0:	79fa      	ldrb	r2, [r7, #7]
 80078e2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80078e4:	68f8      	ldr	r0, [r7, #12]
 80078e6:	f001 fed3 	bl	8009690 <USBD_LL_Init>
 80078ea:	4603      	mov	r3, r0
 80078ec:	75fb      	strb	r3, [r7, #23]

  return ret;
 80078ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3718      	adds	r7, #24
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}

080078f8 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b084      	sub	sp, #16
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
 8007900:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007902:	2300      	movs	r3, #0
 8007904:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007906:	683b      	ldr	r3, [r7, #0]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d101      	bne.n	8007910 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800790c:	2303      	movs	r3, #3
 800790e:	e025      	b.n	800795c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	683a      	ldr	r2, [r7, #0]
 8007914:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	32ae      	adds	r2, #174	@ 0xae
 8007922:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007928:	2b00      	cmp	r3, #0
 800792a:	d00f      	beq.n	800794c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	32ae      	adds	r2, #174	@ 0xae
 8007936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800793a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800793c:	f107 020e 	add.w	r2, r7, #14
 8007940:	4610      	mov	r0, r2
 8007942:	4798      	blx	r3
 8007944:	4602      	mov	r2, r0
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007952:	1c5a      	adds	r2, r3, #1
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800795a:	2300      	movs	r3, #0
}
 800795c:	4618      	mov	r0, r3
 800795e:	3710      	adds	r7, #16
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}

08007964 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007964:	b580      	push	{r7, lr}
 8007966:	b082      	sub	sp, #8
 8007968:	af00      	add	r7, sp, #0
 800796a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800796c:	6878      	ldr	r0, [r7, #4]
 800796e:	f001 fedf 	bl	8009730 <USBD_LL_Start>
 8007972:	4603      	mov	r3, r0
}
 8007974:	4618      	mov	r0, r3
 8007976:	3708      	adds	r7, #8
 8007978:	46bd      	mov	sp, r7
 800797a:	bd80      	pop	{r7, pc}

0800797c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007984:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007986:	4618      	mov	r0, r3
 8007988:	370c      	adds	r7, #12
 800798a:	46bd      	mov	sp, r7
 800798c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007990:	4770      	bx	lr

08007992 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007992:	b580      	push	{r7, lr}
 8007994:	b084      	sub	sp, #16
 8007996:	af00      	add	r7, sp, #0
 8007998:	6078      	str	r0, [r7, #4]
 800799a:	460b      	mov	r3, r1
 800799c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800799e:	2300      	movs	r3, #0
 80079a0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d009      	beq.n	80079c0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	78fa      	ldrb	r2, [r7, #3]
 80079b6:	4611      	mov	r1, r2
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	4798      	blx	r3
 80079bc:	4603      	mov	r3, r0
 80079be:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80079c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80079c2:	4618      	mov	r0, r3
 80079c4:	3710      	adds	r7, #16
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bd80      	pop	{r7, pc}

080079ca <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80079ca:	b580      	push	{r7, lr}
 80079cc:	b084      	sub	sp, #16
 80079ce:	af00      	add	r7, sp, #0
 80079d0:	6078      	str	r0, [r7, #4]
 80079d2:	460b      	mov	r3, r1
 80079d4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80079d6:	2300      	movs	r3, #0
 80079d8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	78fa      	ldrb	r2, [r7, #3]
 80079e4:	4611      	mov	r1, r2
 80079e6:	6878      	ldr	r0, [r7, #4]
 80079e8:	4798      	blx	r3
 80079ea:	4603      	mov	r3, r0
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d001      	beq.n	80079f4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80079f0:	2303      	movs	r3, #3
 80079f2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80079f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80079f6:	4618      	mov	r0, r3
 80079f8:	3710      	adds	r7, #16
 80079fa:	46bd      	mov	sp, r7
 80079fc:	bd80      	pop	{r7, pc}

080079fe <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80079fe:	b580      	push	{r7, lr}
 8007a00:	b084      	sub	sp, #16
 8007a02:	af00      	add	r7, sp, #0
 8007a04:	6078      	str	r0, [r7, #4]
 8007a06:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007a0e:	6839      	ldr	r1, [r7, #0]
 8007a10:	4618      	mov	r0, r3
 8007a12:	f001 f94c 	bl	8008cae <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2201      	movs	r2, #1
 8007a1a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007a24:	461a      	mov	r2, r3
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007a32:	f003 031f 	and.w	r3, r3, #31
 8007a36:	2b02      	cmp	r3, #2
 8007a38:	d01a      	beq.n	8007a70 <USBD_LL_SetupStage+0x72>
 8007a3a:	2b02      	cmp	r3, #2
 8007a3c:	d822      	bhi.n	8007a84 <USBD_LL_SetupStage+0x86>
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d002      	beq.n	8007a48 <USBD_LL_SetupStage+0x4a>
 8007a42:	2b01      	cmp	r3, #1
 8007a44:	d00a      	beq.n	8007a5c <USBD_LL_SetupStage+0x5e>
 8007a46:	e01d      	b.n	8007a84 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007a4e:	4619      	mov	r1, r3
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f000 fb77 	bl	8008144 <USBD_StdDevReq>
 8007a56:	4603      	mov	r3, r0
 8007a58:	73fb      	strb	r3, [r7, #15]
      break;
 8007a5a:	e020      	b.n	8007a9e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007a62:	4619      	mov	r1, r3
 8007a64:	6878      	ldr	r0, [r7, #4]
 8007a66:	f000 fbdf 	bl	8008228 <USBD_StdItfReq>
 8007a6a:	4603      	mov	r3, r0
 8007a6c:	73fb      	strb	r3, [r7, #15]
      break;
 8007a6e:	e016      	b.n	8007a9e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007a76:	4619      	mov	r1, r3
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f000 fc41 	bl	8008300 <USBD_StdEPReq>
 8007a7e:	4603      	mov	r3, r0
 8007a80:	73fb      	strb	r3, [r7, #15]
      break;
 8007a82:	e00c      	b.n	8007a9e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007a8a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007a8e:	b2db      	uxtb	r3, r3
 8007a90:	4619      	mov	r1, r3
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f001 feac 	bl	80097f0 <USBD_LL_StallEP>
 8007a98:	4603      	mov	r3, r0
 8007a9a:	73fb      	strb	r3, [r7, #15]
      break;
 8007a9c:	bf00      	nop
  }

  return ret;
 8007a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3710      	adds	r7, #16
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	bd80      	pop	{r7, pc}

08007aa8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b086      	sub	sp, #24
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	60f8      	str	r0, [r7, #12]
 8007ab0:	460b      	mov	r3, r1
 8007ab2:	607a      	str	r2, [r7, #4]
 8007ab4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007aba:	7afb      	ldrb	r3, [r7, #11]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	d177      	bne.n	8007bb0 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007ac6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007ace:	2b03      	cmp	r3, #3
 8007ad0:	f040 80a1 	bne.w	8007c16 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8007ad4:	693b      	ldr	r3, [r7, #16]
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	693a      	ldr	r2, [r7, #16]
 8007ada:	8992      	ldrh	r2, [r2, #12]
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d91c      	bls.n	8007b1a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	685b      	ldr	r3, [r3, #4]
 8007ae4:	693a      	ldr	r2, [r7, #16]
 8007ae6:	8992      	ldrh	r2, [r2, #12]
 8007ae8:	1a9a      	subs	r2, r3, r2
 8007aea:	693b      	ldr	r3, [r7, #16]
 8007aec:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007aee:	693b      	ldr	r3, [r7, #16]
 8007af0:	691b      	ldr	r3, [r3, #16]
 8007af2:	693a      	ldr	r2, [r7, #16]
 8007af4:	8992      	ldrh	r2, [r2, #12]
 8007af6:	441a      	add	r2, r3
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8007afc:	693b      	ldr	r3, [r7, #16]
 8007afe:	6919      	ldr	r1, [r3, #16]
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	899b      	ldrh	r3, [r3, #12]
 8007b04:	461a      	mov	r2, r3
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	685b      	ldr	r3, [r3, #4]
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	bf38      	it	cc
 8007b0e:	4613      	movcc	r3, r2
 8007b10:	461a      	mov	r2, r3
 8007b12:	68f8      	ldr	r0, [r7, #12]
 8007b14:	f001 f9d2 	bl	8008ebc <USBD_CtlContinueRx>
 8007b18:	e07d      	b.n	8007c16 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007b20:	f003 031f 	and.w	r3, r3, #31
 8007b24:	2b02      	cmp	r3, #2
 8007b26:	d014      	beq.n	8007b52 <USBD_LL_DataOutStage+0xaa>
 8007b28:	2b02      	cmp	r3, #2
 8007b2a:	d81d      	bhi.n	8007b68 <USBD_LL_DataOutStage+0xc0>
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d002      	beq.n	8007b36 <USBD_LL_DataOutStage+0x8e>
 8007b30:	2b01      	cmp	r3, #1
 8007b32:	d003      	beq.n	8007b3c <USBD_LL_DataOutStage+0x94>
 8007b34:	e018      	b.n	8007b68 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007b36:	2300      	movs	r3, #0
 8007b38:	75bb      	strb	r3, [r7, #22]
            break;
 8007b3a:	e018      	b.n	8007b6e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007b42:	b2db      	uxtb	r3, r3
 8007b44:	4619      	mov	r1, r3
 8007b46:	68f8      	ldr	r0, [r7, #12]
 8007b48:	f000 fa6e 	bl	8008028 <USBD_CoreFindIF>
 8007b4c:	4603      	mov	r3, r0
 8007b4e:	75bb      	strb	r3, [r7, #22]
            break;
 8007b50:	e00d      	b.n	8007b6e <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007b58:	b2db      	uxtb	r3, r3
 8007b5a:	4619      	mov	r1, r3
 8007b5c:	68f8      	ldr	r0, [r7, #12]
 8007b5e:	f000 fa70 	bl	8008042 <USBD_CoreFindEP>
 8007b62:	4603      	mov	r3, r0
 8007b64:	75bb      	strb	r3, [r7, #22]
            break;
 8007b66:	e002      	b.n	8007b6e <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	75bb      	strb	r3, [r7, #22]
            break;
 8007b6c:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007b6e:	7dbb      	ldrb	r3, [r7, #22]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d119      	bne.n	8007ba8 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	2b03      	cmp	r3, #3
 8007b7e:	d113      	bne.n	8007ba8 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007b80:	7dba      	ldrb	r2, [r7, #22]
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	32ae      	adds	r2, #174	@ 0xae
 8007b86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b8a:	691b      	ldr	r3, [r3, #16]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d00b      	beq.n	8007ba8 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007b90:	7dba      	ldrb	r2, [r7, #22]
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007b98:	7dba      	ldrb	r2, [r7, #22]
 8007b9a:	68fb      	ldr	r3, [r7, #12]
 8007b9c:	32ae      	adds	r2, #174	@ 0xae
 8007b9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ba2:	691b      	ldr	r3, [r3, #16]
 8007ba4:	68f8      	ldr	r0, [r7, #12]
 8007ba6:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007ba8:	68f8      	ldr	r0, [r7, #12]
 8007baa:	f001 f998 	bl	8008ede <USBD_CtlSendStatus>
 8007bae:	e032      	b.n	8007c16 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007bb0:	7afb      	ldrb	r3, [r7, #11]
 8007bb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007bb6:	b2db      	uxtb	r3, r3
 8007bb8:	4619      	mov	r1, r3
 8007bba:	68f8      	ldr	r0, [r7, #12]
 8007bbc:	f000 fa41 	bl	8008042 <USBD_CoreFindEP>
 8007bc0:	4603      	mov	r3, r0
 8007bc2:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007bc4:	7dbb      	ldrb	r3, [r7, #22]
 8007bc6:	2bff      	cmp	r3, #255	@ 0xff
 8007bc8:	d025      	beq.n	8007c16 <USBD_LL_DataOutStage+0x16e>
 8007bca:	7dbb      	ldrb	r3, [r7, #22]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d122      	bne.n	8007c16 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007bd6:	b2db      	uxtb	r3, r3
 8007bd8:	2b03      	cmp	r3, #3
 8007bda:	d117      	bne.n	8007c0c <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007bdc:	7dba      	ldrb	r2, [r7, #22]
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	32ae      	adds	r2, #174	@ 0xae
 8007be2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007be6:	699b      	ldr	r3, [r3, #24]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d00f      	beq.n	8007c0c <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8007bec:	7dba      	ldrb	r2, [r7, #22]
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007bf4:	7dba      	ldrb	r2, [r7, #22]
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	32ae      	adds	r2, #174	@ 0xae
 8007bfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007bfe:	699b      	ldr	r3, [r3, #24]
 8007c00:	7afa      	ldrb	r2, [r7, #11]
 8007c02:	4611      	mov	r1, r2
 8007c04:	68f8      	ldr	r0, [r7, #12]
 8007c06:	4798      	blx	r3
 8007c08:	4603      	mov	r3, r0
 8007c0a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007c0c:	7dfb      	ldrb	r3, [r7, #23]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d001      	beq.n	8007c16 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8007c12:	7dfb      	ldrb	r3, [r7, #23]
 8007c14:	e000      	b.n	8007c18 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8007c16:	2300      	movs	r3, #0
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3718      	adds	r7, #24
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}

08007c20 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b086      	sub	sp, #24
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	60f8      	str	r0, [r7, #12]
 8007c28:	460b      	mov	r3, r1
 8007c2a:	607a      	str	r2, [r7, #4]
 8007c2c:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007c2e:	7afb      	ldrb	r3, [r7, #11]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d178      	bne.n	8007d26 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	3314      	adds	r3, #20
 8007c38:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007c40:	2b02      	cmp	r3, #2
 8007c42:	d163      	bne.n	8007d0c <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	685b      	ldr	r3, [r3, #4]
 8007c48:	693a      	ldr	r2, [r7, #16]
 8007c4a:	8992      	ldrh	r2, [r2, #12]
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d91c      	bls.n	8007c8a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007c50:	693b      	ldr	r3, [r7, #16]
 8007c52:	685b      	ldr	r3, [r3, #4]
 8007c54:	693a      	ldr	r2, [r7, #16]
 8007c56:	8992      	ldrh	r2, [r2, #12]
 8007c58:	1a9a      	subs	r2, r3, r2
 8007c5a:	693b      	ldr	r3, [r7, #16]
 8007c5c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007c5e:	693b      	ldr	r3, [r7, #16]
 8007c60:	691b      	ldr	r3, [r3, #16]
 8007c62:	693a      	ldr	r2, [r7, #16]
 8007c64:	8992      	ldrh	r2, [r2, #12]
 8007c66:	441a      	add	r2, r3
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007c6c:	693b      	ldr	r3, [r7, #16]
 8007c6e:	6919      	ldr	r1, [r3, #16]
 8007c70:	693b      	ldr	r3, [r7, #16]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	461a      	mov	r2, r3
 8007c76:	68f8      	ldr	r0, [r7, #12]
 8007c78:	f001 f8ee 	bl	8008e58 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	2200      	movs	r2, #0
 8007c80:	2100      	movs	r1, #0
 8007c82:	68f8      	ldr	r0, [r7, #12]
 8007c84:	f001 fe5e 	bl	8009944 <USBD_LL_PrepareReceive>
 8007c88:	e040      	b.n	8007d0c <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007c8a:	693b      	ldr	r3, [r7, #16]
 8007c8c:	899b      	ldrh	r3, [r3, #12]
 8007c8e:	461a      	mov	r2, r3
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	685b      	ldr	r3, [r3, #4]
 8007c94:	429a      	cmp	r2, r3
 8007c96:	d11c      	bne.n	8007cd2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	693a      	ldr	r2, [r7, #16]
 8007c9e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007ca0:	4293      	cmp	r3, r2
 8007ca2:	d316      	bcc.n	8007cd2 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8007ca4:	693b      	ldr	r3, [r7, #16]
 8007ca6:	681a      	ldr	r2, [r3, #0]
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007cae:	429a      	cmp	r2, r3
 8007cb0:	d20f      	bcs.n	8007cd2 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	2100      	movs	r1, #0
 8007cb6:	68f8      	ldr	r0, [r7, #12]
 8007cb8:	f001 f8ce 	bl	8008e58 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	2100      	movs	r1, #0
 8007cca:	68f8      	ldr	r0, [r7, #12]
 8007ccc:	f001 fe3a 	bl	8009944 <USBD_LL_PrepareReceive>
 8007cd0:	e01c      	b.n	8007d0c <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007cd8:	b2db      	uxtb	r3, r3
 8007cda:	2b03      	cmp	r3, #3
 8007cdc:	d10f      	bne.n	8007cfe <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ce4:	68db      	ldr	r3, [r3, #12]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d009      	beq.n	8007cfe <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	2200      	movs	r2, #0
 8007cee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007cf8:	68db      	ldr	r3, [r3, #12]
 8007cfa:	68f8      	ldr	r0, [r7, #12]
 8007cfc:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007cfe:	2180      	movs	r1, #128	@ 0x80
 8007d00:	68f8      	ldr	r0, [r7, #12]
 8007d02:	f001 fd75 	bl	80097f0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007d06:	68f8      	ldr	r0, [r7, #12]
 8007d08:	f001 f8fc 	bl	8008f04 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d03a      	beq.n	8007d8c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8007d16:	68f8      	ldr	r0, [r7, #12]
 8007d18:	f7ff fe30 	bl	800797c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2200      	movs	r2, #0
 8007d20:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007d24:	e032      	b.n	8007d8c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007d26:	7afb      	ldrb	r3, [r7, #11]
 8007d28:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007d2c:	b2db      	uxtb	r3, r3
 8007d2e:	4619      	mov	r1, r3
 8007d30:	68f8      	ldr	r0, [r7, #12]
 8007d32:	f000 f986 	bl	8008042 <USBD_CoreFindEP>
 8007d36:	4603      	mov	r3, r0
 8007d38:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007d3a:	7dfb      	ldrb	r3, [r7, #23]
 8007d3c:	2bff      	cmp	r3, #255	@ 0xff
 8007d3e:	d025      	beq.n	8007d8c <USBD_LL_DataInStage+0x16c>
 8007d40:	7dfb      	ldrb	r3, [r7, #23]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d122      	bne.n	8007d8c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007d4c:	b2db      	uxtb	r3, r3
 8007d4e:	2b03      	cmp	r3, #3
 8007d50:	d11c      	bne.n	8007d8c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007d52:	7dfa      	ldrb	r2, [r7, #23]
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	32ae      	adds	r2, #174	@ 0xae
 8007d58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d5c:	695b      	ldr	r3, [r3, #20]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d014      	beq.n	8007d8c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8007d62:	7dfa      	ldrb	r2, [r7, #23]
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007d6a:	7dfa      	ldrb	r2, [r7, #23]
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	32ae      	adds	r2, #174	@ 0xae
 8007d70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007d74:	695b      	ldr	r3, [r3, #20]
 8007d76:	7afa      	ldrb	r2, [r7, #11]
 8007d78:	4611      	mov	r1, r2
 8007d7a:	68f8      	ldr	r0, [r7, #12]
 8007d7c:	4798      	blx	r3
 8007d7e:	4603      	mov	r3, r0
 8007d80:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007d82:	7dbb      	ldrb	r3, [r7, #22]
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d001      	beq.n	8007d8c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007d88:	7dbb      	ldrb	r3, [r7, #22]
 8007d8a:	e000      	b.n	8007d8e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007d8c:	2300      	movs	r3, #0
}
 8007d8e:	4618      	mov	r0, r3
 8007d90:	3718      	adds	r7, #24
 8007d92:	46bd      	mov	sp, r7
 8007d94:	bd80      	pop	{r7, pc}

08007d96 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007d96:	b580      	push	{r7, lr}
 8007d98:	b084      	sub	sp, #16
 8007d9a:	af00      	add	r7, sp, #0
 8007d9c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007d9e:	2300      	movs	r3, #0
 8007da0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2201      	movs	r2, #1
 8007da6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2200      	movs	r2, #0
 8007dae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2200      	movs	r2, #0
 8007db6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2200      	movs	r2, #0
 8007dc4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d014      	beq.n	8007dfc <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dd8:	685b      	ldr	r3, [r3, #4]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d00e      	beq.n	8007dfc <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	687a      	ldr	r2, [r7, #4]
 8007de8:	6852      	ldr	r2, [r2, #4]
 8007dea:	b2d2      	uxtb	r2, r2
 8007dec:	4611      	mov	r1, r2
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	4798      	blx	r3
 8007df2:	4603      	mov	r3, r0
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d001      	beq.n	8007dfc <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007df8:	2303      	movs	r3, #3
 8007dfa:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007dfc:	2340      	movs	r3, #64	@ 0x40
 8007dfe:	2200      	movs	r2, #0
 8007e00:	2100      	movs	r1, #0
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f001 fcaf 	bl	8009766 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2240      	movs	r2, #64	@ 0x40
 8007e14:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007e18:	2340      	movs	r3, #64	@ 0x40
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	2180      	movs	r1, #128	@ 0x80
 8007e1e:	6878      	ldr	r0, [r7, #4]
 8007e20:	f001 fca1 	bl	8009766 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2201      	movs	r2, #1
 8007e28:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2240      	movs	r2, #64	@ 0x40
 8007e30:	841a      	strh	r2, [r3, #32]

  return ret;
 8007e32:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e34:	4618      	mov	r0, r3
 8007e36:	3710      	adds	r7, #16
 8007e38:	46bd      	mov	sp, r7
 8007e3a:	bd80      	pop	{r7, pc}

08007e3c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007e3c:	b480      	push	{r7}
 8007e3e:	b083      	sub	sp, #12
 8007e40:	af00      	add	r7, sp, #0
 8007e42:	6078      	str	r0, [r7, #4]
 8007e44:	460b      	mov	r3, r1
 8007e46:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	78fa      	ldrb	r2, [r7, #3]
 8007e4c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007e4e:	2300      	movs	r3, #0
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	370c      	adds	r7, #12
 8007e54:	46bd      	mov	sp, r7
 8007e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5a:	4770      	bx	lr

08007e5c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b083      	sub	sp, #12
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	2b04      	cmp	r3, #4
 8007e6e:	d006      	beq.n	8007e7e <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e76:	b2da      	uxtb	r2, r3
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2204      	movs	r2, #4
 8007e82:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007e86:	2300      	movs	r3, #0
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	370c      	adds	r7, #12
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e92:	4770      	bx	lr

08007e94 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007e94:	b480      	push	{r7}
 8007e96:	b083      	sub	sp, #12
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ea2:	b2db      	uxtb	r3, r3
 8007ea4:	2b04      	cmp	r3, #4
 8007ea6:	d106      	bne.n	8007eb6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007eae:	b2da      	uxtb	r2, r3
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007eb6:	2300      	movs	r3, #0
}
 8007eb8:	4618      	mov	r0, r3
 8007eba:	370c      	adds	r7, #12
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec2:	4770      	bx	lr

08007ec4 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007ec4:	b580      	push	{r7, lr}
 8007ec6:	b082      	sub	sp, #8
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ed2:	b2db      	uxtb	r3, r3
 8007ed4:	2b03      	cmp	r3, #3
 8007ed6:	d110      	bne.n	8007efa <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d00b      	beq.n	8007efa <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ee8:	69db      	ldr	r3, [r3, #28]
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d005      	beq.n	8007efa <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ef4:	69db      	ldr	r3, [r3, #28]
 8007ef6:	6878      	ldr	r0, [r7, #4]
 8007ef8:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007efa:	2300      	movs	r3, #0
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3708      	adds	r7, #8
 8007f00:	46bd      	mov	sp, r7
 8007f02:	bd80      	pop	{r7, pc}

08007f04 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b082      	sub	sp, #8
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	6078      	str	r0, [r7, #4]
 8007f0c:	460b      	mov	r3, r1
 8007f0e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	32ae      	adds	r2, #174	@ 0xae
 8007f1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d101      	bne.n	8007f26 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8007f22:	2303      	movs	r3, #3
 8007f24:	e01c      	b.n	8007f60 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f2c:	b2db      	uxtb	r3, r3
 8007f2e:	2b03      	cmp	r3, #3
 8007f30:	d115      	bne.n	8007f5e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	32ae      	adds	r2, #174	@ 0xae
 8007f3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d00b      	beq.n	8007f5e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	32ae      	adds	r2, #174	@ 0xae
 8007f50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f54:	6a1b      	ldr	r3, [r3, #32]
 8007f56:	78fa      	ldrb	r2, [r7, #3]
 8007f58:	4611      	mov	r1, r2
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007f5e:	2300      	movs	r3, #0
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3708      	adds	r7, #8
 8007f64:	46bd      	mov	sp, r7
 8007f66:	bd80      	pop	{r7, pc}

08007f68 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007f68:	b580      	push	{r7, lr}
 8007f6a:	b082      	sub	sp, #8
 8007f6c:	af00      	add	r7, sp, #0
 8007f6e:	6078      	str	r0, [r7, #4]
 8007f70:	460b      	mov	r3, r1
 8007f72:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	32ae      	adds	r2, #174	@ 0xae
 8007f7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d101      	bne.n	8007f8a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8007f86:	2303      	movs	r3, #3
 8007f88:	e01c      	b.n	8007fc4 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f90:	b2db      	uxtb	r3, r3
 8007f92:	2b03      	cmp	r3, #3
 8007f94:	d115      	bne.n	8007fc2 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	32ae      	adds	r2, #174	@ 0xae
 8007fa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d00b      	beq.n	8007fc2 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	32ae      	adds	r2, #174	@ 0xae
 8007fb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fba:	78fa      	ldrb	r2, [r7, #3]
 8007fbc:	4611      	mov	r1, r2
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007fc2:	2300      	movs	r3, #0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	3708      	adds	r7, #8
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}

08007fcc <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8007fcc:	b480      	push	{r7}
 8007fce:	b083      	sub	sp, #12
 8007fd0:	af00      	add	r7, sp, #0
 8007fd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007fd4:	2300      	movs	r3, #0
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	370c      	adds	r7, #12
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe0:	4770      	bx	lr

08007fe2 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8007fe2:	b580      	push	{r7, lr}
 8007fe4:	b084      	sub	sp, #16
 8007fe6:	af00      	add	r7, sp, #0
 8007fe8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8007fea:	2300      	movs	r3, #0
 8007fec:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	2201      	movs	r2, #1
 8007ff2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d00e      	beq.n	800801e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008006:	685b      	ldr	r3, [r3, #4]
 8008008:	687a      	ldr	r2, [r7, #4]
 800800a:	6852      	ldr	r2, [r2, #4]
 800800c:	b2d2      	uxtb	r2, r2
 800800e:	4611      	mov	r1, r2
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	4798      	blx	r3
 8008014:	4603      	mov	r3, r0
 8008016:	2b00      	cmp	r3, #0
 8008018:	d001      	beq.n	800801e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800801a:	2303      	movs	r3, #3
 800801c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800801e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008020:	4618      	mov	r0, r3
 8008022:	3710      	adds	r7, #16
 8008024:	46bd      	mov	sp, r7
 8008026:	bd80      	pop	{r7, pc}

08008028 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008028:	b480      	push	{r7}
 800802a:	b083      	sub	sp, #12
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
 8008030:	460b      	mov	r3, r1
 8008032:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008034:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008036:	4618      	mov	r0, r3
 8008038:	370c      	adds	r7, #12
 800803a:	46bd      	mov	sp, r7
 800803c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008040:	4770      	bx	lr

08008042 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008042:	b480      	push	{r7}
 8008044:	b083      	sub	sp, #12
 8008046:	af00      	add	r7, sp, #0
 8008048:	6078      	str	r0, [r7, #4]
 800804a:	460b      	mov	r3, r1
 800804c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800804e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008050:	4618      	mov	r0, r3
 8008052:	370c      	adds	r7, #12
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr

0800805c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800805c:	b580      	push	{r7, lr}
 800805e:	b086      	sub	sp, #24
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	460b      	mov	r3, r1
 8008066:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008070:	2300      	movs	r3, #0
 8008072:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	885b      	ldrh	r3, [r3, #2]
 8008078:	b29b      	uxth	r3, r3
 800807a:	68fa      	ldr	r2, [r7, #12]
 800807c:	7812      	ldrb	r2, [r2, #0]
 800807e:	4293      	cmp	r3, r2
 8008080:	d91f      	bls.n	80080c2 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	781b      	ldrb	r3, [r3, #0]
 8008086:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008088:	e013      	b.n	80080b2 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800808a:	f107 030a 	add.w	r3, r7, #10
 800808e:	4619      	mov	r1, r3
 8008090:	6978      	ldr	r0, [r7, #20]
 8008092:	f000 f81b 	bl	80080cc <USBD_GetNextDesc>
 8008096:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008098:	697b      	ldr	r3, [r7, #20]
 800809a:	785b      	ldrb	r3, [r3, #1]
 800809c:	2b05      	cmp	r3, #5
 800809e:	d108      	bne.n	80080b2 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 80080a0:	697b      	ldr	r3, [r7, #20]
 80080a2:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	789b      	ldrb	r3, [r3, #2]
 80080a8:	78fa      	ldrb	r2, [r7, #3]
 80080aa:	429a      	cmp	r2, r3
 80080ac:	d008      	beq.n	80080c0 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80080ae:	2300      	movs	r3, #0
 80080b0:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	885b      	ldrh	r3, [r3, #2]
 80080b6:	b29a      	uxth	r2, r3
 80080b8:	897b      	ldrh	r3, [r7, #10]
 80080ba:	429a      	cmp	r2, r3
 80080bc:	d8e5      	bhi.n	800808a <USBD_GetEpDesc+0x2e>
 80080be:	e000      	b.n	80080c2 <USBD_GetEpDesc+0x66>
          break;
 80080c0:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80080c2:	693b      	ldr	r3, [r7, #16]
}
 80080c4:	4618      	mov	r0, r3
 80080c6:	3718      	adds	r7, #24
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}

080080cc <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80080cc:	b480      	push	{r7}
 80080ce:	b085      	sub	sp, #20
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
 80080d4:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	881b      	ldrh	r3, [r3, #0]
 80080de:	68fa      	ldr	r2, [r7, #12]
 80080e0:	7812      	ldrb	r2, [r2, #0]
 80080e2:	4413      	add	r3, r2
 80080e4:	b29a      	uxth	r2, r3
 80080e6:	683b      	ldr	r3, [r7, #0]
 80080e8:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	781b      	ldrb	r3, [r3, #0]
 80080ee:	461a      	mov	r2, r3
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	4413      	add	r3, r2
 80080f4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80080f6:	68fb      	ldr	r3, [r7, #12]
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3714      	adds	r7, #20
 80080fc:	46bd      	mov	sp, r7
 80080fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008102:	4770      	bx	lr

08008104 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008104:	b480      	push	{r7}
 8008106:	b087      	sub	sp, #28
 8008108:	af00      	add	r7, sp, #0
 800810a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008110:	697b      	ldr	r3, [r7, #20]
 8008112:	781b      	ldrb	r3, [r3, #0]
 8008114:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008116:	697b      	ldr	r3, [r7, #20]
 8008118:	3301      	adds	r3, #1
 800811a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	781b      	ldrb	r3, [r3, #0]
 8008120:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008122:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008126:	021b      	lsls	r3, r3, #8
 8008128:	b21a      	sxth	r2, r3
 800812a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800812e:	4313      	orrs	r3, r2
 8008130:	b21b      	sxth	r3, r3
 8008132:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008134:	89fb      	ldrh	r3, [r7, #14]
}
 8008136:	4618      	mov	r0, r3
 8008138:	371c      	adds	r7, #28
 800813a:	46bd      	mov	sp, r7
 800813c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008140:	4770      	bx	lr
	...

08008144 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b084      	sub	sp, #16
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
 800814c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800814e:	2300      	movs	r3, #0
 8008150:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	781b      	ldrb	r3, [r3, #0]
 8008156:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800815a:	2b40      	cmp	r3, #64	@ 0x40
 800815c:	d005      	beq.n	800816a <USBD_StdDevReq+0x26>
 800815e:	2b40      	cmp	r3, #64	@ 0x40
 8008160:	d857      	bhi.n	8008212 <USBD_StdDevReq+0xce>
 8008162:	2b00      	cmp	r3, #0
 8008164:	d00f      	beq.n	8008186 <USBD_StdDevReq+0x42>
 8008166:	2b20      	cmp	r3, #32
 8008168:	d153      	bne.n	8008212 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	32ae      	adds	r2, #174	@ 0xae
 8008174:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008178:	689b      	ldr	r3, [r3, #8]
 800817a:	6839      	ldr	r1, [r7, #0]
 800817c:	6878      	ldr	r0, [r7, #4]
 800817e:	4798      	blx	r3
 8008180:	4603      	mov	r3, r0
 8008182:	73fb      	strb	r3, [r7, #15]
      break;
 8008184:	e04a      	b.n	800821c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	785b      	ldrb	r3, [r3, #1]
 800818a:	2b09      	cmp	r3, #9
 800818c:	d83b      	bhi.n	8008206 <USBD_StdDevReq+0xc2>
 800818e:	a201      	add	r2, pc, #4	@ (adr r2, 8008194 <USBD_StdDevReq+0x50>)
 8008190:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008194:	080081e9 	.word	0x080081e9
 8008198:	080081fd 	.word	0x080081fd
 800819c:	08008207 	.word	0x08008207
 80081a0:	080081f3 	.word	0x080081f3
 80081a4:	08008207 	.word	0x08008207
 80081a8:	080081c7 	.word	0x080081c7
 80081ac:	080081bd 	.word	0x080081bd
 80081b0:	08008207 	.word	0x08008207
 80081b4:	080081df 	.word	0x080081df
 80081b8:	080081d1 	.word	0x080081d1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80081bc:	6839      	ldr	r1, [r7, #0]
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f000 fa3e 	bl	8008640 <USBD_GetDescriptor>
          break;
 80081c4:	e024      	b.n	8008210 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80081c6:	6839      	ldr	r1, [r7, #0]
 80081c8:	6878      	ldr	r0, [r7, #4]
 80081ca:	f000 fbcd 	bl	8008968 <USBD_SetAddress>
          break;
 80081ce:	e01f      	b.n	8008210 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80081d0:	6839      	ldr	r1, [r7, #0]
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 fc0c 	bl	80089f0 <USBD_SetConfig>
 80081d8:	4603      	mov	r3, r0
 80081da:	73fb      	strb	r3, [r7, #15]
          break;
 80081dc:	e018      	b.n	8008210 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80081de:	6839      	ldr	r1, [r7, #0]
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f000 fcaf 	bl	8008b44 <USBD_GetConfig>
          break;
 80081e6:	e013      	b.n	8008210 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80081e8:	6839      	ldr	r1, [r7, #0]
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f000 fce0 	bl	8008bb0 <USBD_GetStatus>
          break;
 80081f0:	e00e      	b.n	8008210 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80081f2:	6839      	ldr	r1, [r7, #0]
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f000 fd0f 	bl	8008c18 <USBD_SetFeature>
          break;
 80081fa:	e009      	b.n	8008210 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80081fc:	6839      	ldr	r1, [r7, #0]
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f000 fd33 	bl	8008c6a <USBD_ClrFeature>
          break;
 8008204:	e004      	b.n	8008210 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8008206:	6839      	ldr	r1, [r7, #0]
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f000 fd8a 	bl	8008d22 <USBD_CtlError>
          break;
 800820e:	bf00      	nop
      }
      break;
 8008210:	e004      	b.n	800821c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8008212:	6839      	ldr	r1, [r7, #0]
 8008214:	6878      	ldr	r0, [r7, #4]
 8008216:	f000 fd84 	bl	8008d22 <USBD_CtlError>
      break;
 800821a:	bf00      	nop
  }

  return ret;
 800821c:	7bfb      	ldrb	r3, [r7, #15]
}
 800821e:	4618      	mov	r0, r3
 8008220:	3710      	adds	r7, #16
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}
 8008226:	bf00      	nop

08008228 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b084      	sub	sp, #16
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
 8008230:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008232:	2300      	movs	r3, #0
 8008234:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	781b      	ldrb	r3, [r3, #0]
 800823a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800823e:	2b40      	cmp	r3, #64	@ 0x40
 8008240:	d005      	beq.n	800824e <USBD_StdItfReq+0x26>
 8008242:	2b40      	cmp	r3, #64	@ 0x40
 8008244:	d852      	bhi.n	80082ec <USBD_StdItfReq+0xc4>
 8008246:	2b00      	cmp	r3, #0
 8008248:	d001      	beq.n	800824e <USBD_StdItfReq+0x26>
 800824a:	2b20      	cmp	r3, #32
 800824c:	d14e      	bne.n	80082ec <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008254:	b2db      	uxtb	r3, r3
 8008256:	3b01      	subs	r3, #1
 8008258:	2b02      	cmp	r3, #2
 800825a:	d840      	bhi.n	80082de <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800825c:	683b      	ldr	r3, [r7, #0]
 800825e:	889b      	ldrh	r3, [r3, #4]
 8008260:	b2db      	uxtb	r3, r3
 8008262:	2b01      	cmp	r3, #1
 8008264:	d836      	bhi.n	80082d4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	889b      	ldrh	r3, [r3, #4]
 800826a:	b2db      	uxtb	r3, r3
 800826c:	4619      	mov	r1, r3
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f7ff feda 	bl	8008028 <USBD_CoreFindIF>
 8008274:	4603      	mov	r3, r0
 8008276:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008278:	7bbb      	ldrb	r3, [r7, #14]
 800827a:	2bff      	cmp	r3, #255	@ 0xff
 800827c:	d01d      	beq.n	80082ba <USBD_StdItfReq+0x92>
 800827e:	7bbb      	ldrb	r3, [r7, #14]
 8008280:	2b00      	cmp	r3, #0
 8008282:	d11a      	bne.n	80082ba <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8008284:	7bba      	ldrb	r2, [r7, #14]
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	32ae      	adds	r2, #174	@ 0xae
 800828a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800828e:	689b      	ldr	r3, [r3, #8]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d00f      	beq.n	80082b4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8008294:	7bba      	ldrb	r2, [r7, #14]
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800829c:	7bba      	ldrb	r2, [r7, #14]
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	32ae      	adds	r2, #174	@ 0xae
 80082a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082a6:	689b      	ldr	r3, [r3, #8]
 80082a8:	6839      	ldr	r1, [r7, #0]
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	4798      	blx	r3
 80082ae:	4603      	mov	r3, r0
 80082b0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80082b2:	e004      	b.n	80082be <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80082b4:	2303      	movs	r3, #3
 80082b6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80082b8:	e001      	b.n	80082be <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80082ba:	2303      	movs	r3, #3
 80082bc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80082be:	683b      	ldr	r3, [r7, #0]
 80082c0:	88db      	ldrh	r3, [r3, #6]
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d110      	bne.n	80082e8 <USBD_StdItfReq+0xc0>
 80082c6:	7bfb      	ldrb	r3, [r7, #15]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d10d      	bne.n	80082e8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80082cc:	6878      	ldr	r0, [r7, #4]
 80082ce:	f000 fe06 	bl	8008ede <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80082d2:	e009      	b.n	80082e8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80082d4:	6839      	ldr	r1, [r7, #0]
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 fd23 	bl	8008d22 <USBD_CtlError>
          break;
 80082dc:	e004      	b.n	80082e8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80082de:	6839      	ldr	r1, [r7, #0]
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f000 fd1e 	bl	8008d22 <USBD_CtlError>
          break;
 80082e6:	e000      	b.n	80082ea <USBD_StdItfReq+0xc2>
          break;
 80082e8:	bf00      	nop
      }
      break;
 80082ea:	e004      	b.n	80082f6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80082ec:	6839      	ldr	r1, [r7, #0]
 80082ee:	6878      	ldr	r0, [r7, #4]
 80082f0:	f000 fd17 	bl	8008d22 <USBD_CtlError>
      break;
 80082f4:	bf00      	nop
  }

  return ret;
 80082f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3710      	adds	r7, #16
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}

08008300 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b084      	sub	sp, #16
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
 8008308:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800830a:	2300      	movs	r3, #0
 800830c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800830e:	683b      	ldr	r3, [r7, #0]
 8008310:	889b      	ldrh	r3, [r3, #4]
 8008312:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	781b      	ldrb	r3, [r3, #0]
 8008318:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800831c:	2b40      	cmp	r3, #64	@ 0x40
 800831e:	d007      	beq.n	8008330 <USBD_StdEPReq+0x30>
 8008320:	2b40      	cmp	r3, #64	@ 0x40
 8008322:	f200 8181 	bhi.w	8008628 <USBD_StdEPReq+0x328>
 8008326:	2b00      	cmp	r3, #0
 8008328:	d02a      	beq.n	8008380 <USBD_StdEPReq+0x80>
 800832a:	2b20      	cmp	r3, #32
 800832c:	f040 817c 	bne.w	8008628 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008330:	7bbb      	ldrb	r3, [r7, #14]
 8008332:	4619      	mov	r1, r3
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f7ff fe84 	bl	8008042 <USBD_CoreFindEP>
 800833a:	4603      	mov	r3, r0
 800833c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800833e:	7b7b      	ldrb	r3, [r7, #13]
 8008340:	2bff      	cmp	r3, #255	@ 0xff
 8008342:	f000 8176 	beq.w	8008632 <USBD_StdEPReq+0x332>
 8008346:	7b7b      	ldrb	r3, [r7, #13]
 8008348:	2b00      	cmp	r3, #0
 800834a:	f040 8172 	bne.w	8008632 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800834e:	7b7a      	ldrb	r2, [r7, #13]
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8008356:	7b7a      	ldrb	r2, [r7, #13]
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	32ae      	adds	r2, #174	@ 0xae
 800835c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008360:	689b      	ldr	r3, [r3, #8]
 8008362:	2b00      	cmp	r3, #0
 8008364:	f000 8165 	beq.w	8008632 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008368:	7b7a      	ldrb	r2, [r7, #13]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	32ae      	adds	r2, #174	@ 0xae
 800836e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	6839      	ldr	r1, [r7, #0]
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	4798      	blx	r3
 800837a:	4603      	mov	r3, r0
 800837c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800837e:	e158      	b.n	8008632 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	785b      	ldrb	r3, [r3, #1]
 8008384:	2b03      	cmp	r3, #3
 8008386:	d008      	beq.n	800839a <USBD_StdEPReq+0x9a>
 8008388:	2b03      	cmp	r3, #3
 800838a:	f300 8147 	bgt.w	800861c <USBD_StdEPReq+0x31c>
 800838e:	2b00      	cmp	r3, #0
 8008390:	f000 809b 	beq.w	80084ca <USBD_StdEPReq+0x1ca>
 8008394:	2b01      	cmp	r3, #1
 8008396:	d03c      	beq.n	8008412 <USBD_StdEPReq+0x112>
 8008398:	e140      	b.n	800861c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80083a0:	b2db      	uxtb	r3, r3
 80083a2:	2b02      	cmp	r3, #2
 80083a4:	d002      	beq.n	80083ac <USBD_StdEPReq+0xac>
 80083a6:	2b03      	cmp	r3, #3
 80083a8:	d016      	beq.n	80083d8 <USBD_StdEPReq+0xd8>
 80083aa:	e02c      	b.n	8008406 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80083ac:	7bbb      	ldrb	r3, [r7, #14]
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d00d      	beq.n	80083ce <USBD_StdEPReq+0xce>
 80083b2:	7bbb      	ldrb	r3, [r7, #14]
 80083b4:	2b80      	cmp	r3, #128	@ 0x80
 80083b6:	d00a      	beq.n	80083ce <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80083b8:	7bbb      	ldrb	r3, [r7, #14]
 80083ba:	4619      	mov	r1, r3
 80083bc:	6878      	ldr	r0, [r7, #4]
 80083be:	f001 fa17 	bl	80097f0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80083c2:	2180      	movs	r1, #128	@ 0x80
 80083c4:	6878      	ldr	r0, [r7, #4]
 80083c6:	f001 fa13 	bl	80097f0 <USBD_LL_StallEP>
 80083ca:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80083cc:	e020      	b.n	8008410 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80083ce:	6839      	ldr	r1, [r7, #0]
 80083d0:	6878      	ldr	r0, [r7, #4]
 80083d2:	f000 fca6 	bl	8008d22 <USBD_CtlError>
              break;
 80083d6:	e01b      	b.n	8008410 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80083d8:	683b      	ldr	r3, [r7, #0]
 80083da:	885b      	ldrh	r3, [r3, #2]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d10e      	bne.n	80083fe <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80083e0:	7bbb      	ldrb	r3, [r7, #14]
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d00b      	beq.n	80083fe <USBD_StdEPReq+0xfe>
 80083e6:	7bbb      	ldrb	r3, [r7, #14]
 80083e8:	2b80      	cmp	r3, #128	@ 0x80
 80083ea:	d008      	beq.n	80083fe <USBD_StdEPReq+0xfe>
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	88db      	ldrh	r3, [r3, #6]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d104      	bne.n	80083fe <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80083f4:	7bbb      	ldrb	r3, [r7, #14]
 80083f6:	4619      	mov	r1, r3
 80083f8:	6878      	ldr	r0, [r7, #4]
 80083fa:	f001 f9f9 	bl	80097f0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80083fe:	6878      	ldr	r0, [r7, #4]
 8008400:	f000 fd6d 	bl	8008ede <USBD_CtlSendStatus>

              break;
 8008404:	e004      	b.n	8008410 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8008406:	6839      	ldr	r1, [r7, #0]
 8008408:	6878      	ldr	r0, [r7, #4]
 800840a:	f000 fc8a 	bl	8008d22 <USBD_CtlError>
              break;
 800840e:	bf00      	nop
          }
          break;
 8008410:	e109      	b.n	8008626 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008418:	b2db      	uxtb	r3, r3
 800841a:	2b02      	cmp	r3, #2
 800841c:	d002      	beq.n	8008424 <USBD_StdEPReq+0x124>
 800841e:	2b03      	cmp	r3, #3
 8008420:	d016      	beq.n	8008450 <USBD_StdEPReq+0x150>
 8008422:	e04b      	b.n	80084bc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008424:	7bbb      	ldrb	r3, [r7, #14]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d00d      	beq.n	8008446 <USBD_StdEPReq+0x146>
 800842a:	7bbb      	ldrb	r3, [r7, #14]
 800842c:	2b80      	cmp	r3, #128	@ 0x80
 800842e:	d00a      	beq.n	8008446 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008430:	7bbb      	ldrb	r3, [r7, #14]
 8008432:	4619      	mov	r1, r3
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f001 f9db 	bl	80097f0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800843a:	2180      	movs	r1, #128	@ 0x80
 800843c:	6878      	ldr	r0, [r7, #4]
 800843e:	f001 f9d7 	bl	80097f0 <USBD_LL_StallEP>
 8008442:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008444:	e040      	b.n	80084c8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8008446:	6839      	ldr	r1, [r7, #0]
 8008448:	6878      	ldr	r0, [r7, #4]
 800844a:	f000 fc6a 	bl	8008d22 <USBD_CtlError>
              break;
 800844e:	e03b      	b.n	80084c8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008450:	683b      	ldr	r3, [r7, #0]
 8008452:	885b      	ldrh	r3, [r3, #2]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d136      	bne.n	80084c6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008458:	7bbb      	ldrb	r3, [r7, #14]
 800845a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800845e:	2b00      	cmp	r3, #0
 8008460:	d004      	beq.n	800846c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8008462:	7bbb      	ldrb	r3, [r7, #14]
 8008464:	4619      	mov	r1, r3
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f001 f9e1 	bl	800982e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800846c:	6878      	ldr	r0, [r7, #4]
 800846e:	f000 fd36 	bl	8008ede <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8008472:	7bbb      	ldrb	r3, [r7, #14]
 8008474:	4619      	mov	r1, r3
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f7ff fde3 	bl	8008042 <USBD_CoreFindEP>
 800847c:	4603      	mov	r3, r0
 800847e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008480:	7b7b      	ldrb	r3, [r7, #13]
 8008482:	2bff      	cmp	r3, #255	@ 0xff
 8008484:	d01f      	beq.n	80084c6 <USBD_StdEPReq+0x1c6>
 8008486:	7b7b      	ldrb	r3, [r7, #13]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d11c      	bne.n	80084c6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800848c:	7b7a      	ldrb	r2, [r7, #13]
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8008494:	7b7a      	ldrb	r2, [r7, #13]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	32ae      	adds	r2, #174	@ 0xae
 800849a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800849e:	689b      	ldr	r3, [r3, #8]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d010      	beq.n	80084c6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80084a4:	7b7a      	ldrb	r2, [r7, #13]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	32ae      	adds	r2, #174	@ 0xae
 80084aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084ae:	689b      	ldr	r3, [r3, #8]
 80084b0:	6839      	ldr	r1, [r7, #0]
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	4798      	blx	r3
 80084b6:	4603      	mov	r3, r0
 80084b8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80084ba:	e004      	b.n	80084c6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80084bc:	6839      	ldr	r1, [r7, #0]
 80084be:	6878      	ldr	r0, [r7, #4]
 80084c0:	f000 fc2f 	bl	8008d22 <USBD_CtlError>
              break;
 80084c4:	e000      	b.n	80084c8 <USBD_StdEPReq+0x1c8>
              break;
 80084c6:	bf00      	nop
          }
          break;
 80084c8:	e0ad      	b.n	8008626 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	2b02      	cmp	r3, #2
 80084d4:	d002      	beq.n	80084dc <USBD_StdEPReq+0x1dc>
 80084d6:	2b03      	cmp	r3, #3
 80084d8:	d033      	beq.n	8008542 <USBD_StdEPReq+0x242>
 80084da:	e099      	b.n	8008610 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80084dc:	7bbb      	ldrb	r3, [r7, #14]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d007      	beq.n	80084f2 <USBD_StdEPReq+0x1f2>
 80084e2:	7bbb      	ldrb	r3, [r7, #14]
 80084e4:	2b80      	cmp	r3, #128	@ 0x80
 80084e6:	d004      	beq.n	80084f2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80084e8:	6839      	ldr	r1, [r7, #0]
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 fc19 	bl	8008d22 <USBD_CtlError>
                break;
 80084f0:	e093      	b.n	800861a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80084f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	da0b      	bge.n	8008512 <USBD_StdEPReq+0x212>
 80084fa:	7bbb      	ldrb	r3, [r7, #14]
 80084fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008500:	4613      	mov	r3, r2
 8008502:	009b      	lsls	r3, r3, #2
 8008504:	4413      	add	r3, r2
 8008506:	009b      	lsls	r3, r3, #2
 8008508:	3310      	adds	r3, #16
 800850a:	687a      	ldr	r2, [r7, #4]
 800850c:	4413      	add	r3, r2
 800850e:	3304      	adds	r3, #4
 8008510:	e00b      	b.n	800852a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008512:	7bbb      	ldrb	r3, [r7, #14]
 8008514:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008518:	4613      	mov	r3, r2
 800851a:	009b      	lsls	r3, r3, #2
 800851c:	4413      	add	r3, r2
 800851e:	009b      	lsls	r3, r3, #2
 8008520:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008524:	687a      	ldr	r2, [r7, #4]
 8008526:	4413      	add	r3, r2
 8008528:	3304      	adds	r3, #4
 800852a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800852c:	68bb      	ldr	r3, [r7, #8]
 800852e:	2200      	movs	r2, #0
 8008530:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	330e      	adds	r3, #14
 8008536:	2202      	movs	r2, #2
 8008538:	4619      	mov	r1, r3
 800853a:	6878      	ldr	r0, [r7, #4]
 800853c:	f000 fc6e 	bl	8008e1c <USBD_CtlSendData>
              break;
 8008540:	e06b      	b.n	800861a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008542:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008546:	2b00      	cmp	r3, #0
 8008548:	da11      	bge.n	800856e <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800854a:	7bbb      	ldrb	r3, [r7, #14]
 800854c:	f003 020f 	and.w	r2, r3, #15
 8008550:	6879      	ldr	r1, [r7, #4]
 8008552:	4613      	mov	r3, r2
 8008554:	009b      	lsls	r3, r3, #2
 8008556:	4413      	add	r3, r2
 8008558:	009b      	lsls	r3, r3, #2
 800855a:	440b      	add	r3, r1
 800855c:	3323      	adds	r3, #35	@ 0x23
 800855e:	781b      	ldrb	r3, [r3, #0]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d117      	bne.n	8008594 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8008564:	6839      	ldr	r1, [r7, #0]
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f000 fbdb 	bl	8008d22 <USBD_CtlError>
                  break;
 800856c:	e055      	b.n	800861a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800856e:	7bbb      	ldrb	r3, [r7, #14]
 8008570:	f003 020f 	and.w	r2, r3, #15
 8008574:	6879      	ldr	r1, [r7, #4]
 8008576:	4613      	mov	r3, r2
 8008578:	009b      	lsls	r3, r3, #2
 800857a:	4413      	add	r3, r2
 800857c:	009b      	lsls	r3, r3, #2
 800857e:	440b      	add	r3, r1
 8008580:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8008584:	781b      	ldrb	r3, [r3, #0]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d104      	bne.n	8008594 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800858a:	6839      	ldr	r1, [r7, #0]
 800858c:	6878      	ldr	r0, [r7, #4]
 800858e:	f000 fbc8 	bl	8008d22 <USBD_CtlError>
                  break;
 8008592:	e042      	b.n	800861a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008594:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008598:	2b00      	cmp	r3, #0
 800859a:	da0b      	bge.n	80085b4 <USBD_StdEPReq+0x2b4>
 800859c:	7bbb      	ldrb	r3, [r7, #14]
 800859e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80085a2:	4613      	mov	r3, r2
 80085a4:	009b      	lsls	r3, r3, #2
 80085a6:	4413      	add	r3, r2
 80085a8:	009b      	lsls	r3, r3, #2
 80085aa:	3310      	adds	r3, #16
 80085ac:	687a      	ldr	r2, [r7, #4]
 80085ae:	4413      	add	r3, r2
 80085b0:	3304      	adds	r3, #4
 80085b2:	e00b      	b.n	80085cc <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80085b4:	7bbb      	ldrb	r3, [r7, #14]
 80085b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80085ba:	4613      	mov	r3, r2
 80085bc:	009b      	lsls	r3, r3, #2
 80085be:	4413      	add	r3, r2
 80085c0:	009b      	lsls	r3, r3, #2
 80085c2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80085c6:	687a      	ldr	r2, [r7, #4]
 80085c8:	4413      	add	r3, r2
 80085ca:	3304      	adds	r3, #4
 80085cc:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80085ce:	7bbb      	ldrb	r3, [r7, #14]
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d002      	beq.n	80085da <USBD_StdEPReq+0x2da>
 80085d4:	7bbb      	ldrb	r3, [r7, #14]
 80085d6:	2b80      	cmp	r3, #128	@ 0x80
 80085d8:	d103      	bne.n	80085e2 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 80085da:	68bb      	ldr	r3, [r7, #8]
 80085dc:	2200      	movs	r2, #0
 80085de:	739a      	strb	r2, [r3, #14]
 80085e0:	e00e      	b.n	8008600 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80085e2:	7bbb      	ldrb	r3, [r7, #14]
 80085e4:	4619      	mov	r1, r3
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f001 f940 	bl	800986c <USBD_LL_IsStallEP>
 80085ec:	4603      	mov	r3, r0
 80085ee:	2b00      	cmp	r3, #0
 80085f0:	d003      	beq.n	80085fa <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 80085f2:	68bb      	ldr	r3, [r7, #8]
 80085f4:	2201      	movs	r2, #1
 80085f6:	739a      	strb	r2, [r3, #14]
 80085f8:	e002      	b.n	8008600 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80085fa:	68bb      	ldr	r3, [r7, #8]
 80085fc:	2200      	movs	r2, #0
 80085fe:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8008600:	68bb      	ldr	r3, [r7, #8]
 8008602:	330e      	adds	r3, #14
 8008604:	2202      	movs	r2, #2
 8008606:	4619      	mov	r1, r3
 8008608:	6878      	ldr	r0, [r7, #4]
 800860a:	f000 fc07 	bl	8008e1c <USBD_CtlSendData>
              break;
 800860e:	e004      	b.n	800861a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8008610:	6839      	ldr	r1, [r7, #0]
 8008612:	6878      	ldr	r0, [r7, #4]
 8008614:	f000 fb85 	bl	8008d22 <USBD_CtlError>
              break;
 8008618:	bf00      	nop
          }
          break;
 800861a:	e004      	b.n	8008626 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800861c:	6839      	ldr	r1, [r7, #0]
 800861e:	6878      	ldr	r0, [r7, #4]
 8008620:	f000 fb7f 	bl	8008d22 <USBD_CtlError>
          break;
 8008624:	bf00      	nop
      }
      break;
 8008626:	e005      	b.n	8008634 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8008628:	6839      	ldr	r1, [r7, #0]
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f000 fb79 	bl	8008d22 <USBD_CtlError>
      break;
 8008630:	e000      	b.n	8008634 <USBD_StdEPReq+0x334>
      break;
 8008632:	bf00      	nop
  }

  return ret;
 8008634:	7bfb      	ldrb	r3, [r7, #15]
}
 8008636:	4618      	mov	r0, r3
 8008638:	3710      	adds	r7, #16
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}
	...

08008640 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008640:	b580      	push	{r7, lr}
 8008642:	b084      	sub	sp, #16
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
 8008648:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800864a:	2300      	movs	r3, #0
 800864c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800864e:	2300      	movs	r3, #0
 8008650:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008652:	2300      	movs	r3, #0
 8008654:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8008656:	683b      	ldr	r3, [r7, #0]
 8008658:	885b      	ldrh	r3, [r3, #2]
 800865a:	0a1b      	lsrs	r3, r3, #8
 800865c:	b29b      	uxth	r3, r3
 800865e:	3b01      	subs	r3, #1
 8008660:	2b0e      	cmp	r3, #14
 8008662:	f200 8152 	bhi.w	800890a <USBD_GetDescriptor+0x2ca>
 8008666:	a201      	add	r2, pc, #4	@ (adr r2, 800866c <USBD_GetDescriptor+0x2c>)
 8008668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800866c:	080086dd 	.word	0x080086dd
 8008670:	080086f5 	.word	0x080086f5
 8008674:	08008735 	.word	0x08008735
 8008678:	0800890b 	.word	0x0800890b
 800867c:	0800890b 	.word	0x0800890b
 8008680:	080088ab 	.word	0x080088ab
 8008684:	080088d7 	.word	0x080088d7
 8008688:	0800890b 	.word	0x0800890b
 800868c:	0800890b 	.word	0x0800890b
 8008690:	0800890b 	.word	0x0800890b
 8008694:	0800890b 	.word	0x0800890b
 8008698:	0800890b 	.word	0x0800890b
 800869c:	0800890b 	.word	0x0800890b
 80086a0:	0800890b 	.word	0x0800890b
 80086a4:	080086a9 	.word	0x080086a9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086ae:	69db      	ldr	r3, [r3, #28]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d00b      	beq.n	80086cc <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086ba:	69db      	ldr	r3, [r3, #28]
 80086bc:	687a      	ldr	r2, [r7, #4]
 80086be:	7c12      	ldrb	r2, [r2, #16]
 80086c0:	f107 0108 	add.w	r1, r7, #8
 80086c4:	4610      	mov	r0, r2
 80086c6:	4798      	blx	r3
 80086c8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80086ca:	e126      	b.n	800891a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80086cc:	6839      	ldr	r1, [r7, #0]
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f000 fb27 	bl	8008d22 <USBD_CtlError>
        err++;
 80086d4:	7afb      	ldrb	r3, [r7, #11]
 80086d6:	3301      	adds	r3, #1
 80086d8:	72fb      	strb	r3, [r7, #11]
      break;
 80086da:	e11e      	b.n	800891a <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	687a      	ldr	r2, [r7, #4]
 80086e6:	7c12      	ldrb	r2, [r2, #16]
 80086e8:	f107 0108 	add.w	r1, r7, #8
 80086ec:	4610      	mov	r0, r2
 80086ee:	4798      	blx	r3
 80086f0:	60f8      	str	r0, [r7, #12]
      break;
 80086f2:	e112      	b.n	800891a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	7c1b      	ldrb	r3, [r3, #16]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d10d      	bne.n	8008718 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008704:	f107 0208 	add.w	r2, r7, #8
 8008708:	4610      	mov	r0, r2
 800870a:	4798      	blx	r3
 800870c:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	3301      	adds	r3, #1
 8008712:	2202      	movs	r2, #2
 8008714:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8008716:	e100      	b.n	800891a <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800871e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008720:	f107 0208 	add.w	r2, r7, #8
 8008724:	4610      	mov	r0, r2
 8008726:	4798      	blx	r3
 8008728:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	3301      	adds	r3, #1
 800872e:	2202      	movs	r2, #2
 8008730:	701a      	strb	r2, [r3, #0]
      break;
 8008732:	e0f2      	b.n	800891a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	885b      	ldrh	r3, [r3, #2]
 8008738:	b2db      	uxtb	r3, r3
 800873a:	2b05      	cmp	r3, #5
 800873c:	f200 80ac 	bhi.w	8008898 <USBD_GetDescriptor+0x258>
 8008740:	a201      	add	r2, pc, #4	@ (adr r2, 8008748 <USBD_GetDescriptor+0x108>)
 8008742:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008746:	bf00      	nop
 8008748:	08008761 	.word	0x08008761
 800874c:	08008795 	.word	0x08008795
 8008750:	080087c9 	.word	0x080087c9
 8008754:	080087fd 	.word	0x080087fd
 8008758:	08008831 	.word	0x08008831
 800875c:	08008865 	.word	0x08008865
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d00b      	beq.n	8008784 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008772:	685b      	ldr	r3, [r3, #4]
 8008774:	687a      	ldr	r2, [r7, #4]
 8008776:	7c12      	ldrb	r2, [r2, #16]
 8008778:	f107 0108 	add.w	r1, r7, #8
 800877c:	4610      	mov	r0, r2
 800877e:	4798      	blx	r3
 8008780:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008782:	e091      	b.n	80088a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008784:	6839      	ldr	r1, [r7, #0]
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f000 facb 	bl	8008d22 <USBD_CtlError>
            err++;
 800878c:	7afb      	ldrb	r3, [r7, #11]
 800878e:	3301      	adds	r3, #1
 8008790:	72fb      	strb	r3, [r7, #11]
          break;
 8008792:	e089      	b.n	80088a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800879a:	689b      	ldr	r3, [r3, #8]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d00b      	beq.n	80087b8 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80087a6:	689b      	ldr	r3, [r3, #8]
 80087a8:	687a      	ldr	r2, [r7, #4]
 80087aa:	7c12      	ldrb	r2, [r2, #16]
 80087ac:	f107 0108 	add.w	r1, r7, #8
 80087b0:	4610      	mov	r0, r2
 80087b2:	4798      	blx	r3
 80087b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80087b6:	e077      	b.n	80088a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80087b8:	6839      	ldr	r1, [r7, #0]
 80087ba:	6878      	ldr	r0, [r7, #4]
 80087bc:	f000 fab1 	bl	8008d22 <USBD_CtlError>
            err++;
 80087c0:	7afb      	ldrb	r3, [r7, #11]
 80087c2:	3301      	adds	r3, #1
 80087c4:	72fb      	strb	r3, [r7, #11]
          break;
 80087c6:	e06f      	b.n	80088a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80087ce:	68db      	ldr	r3, [r3, #12]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d00b      	beq.n	80087ec <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80087da:	68db      	ldr	r3, [r3, #12]
 80087dc:	687a      	ldr	r2, [r7, #4]
 80087de:	7c12      	ldrb	r2, [r2, #16]
 80087e0:	f107 0108 	add.w	r1, r7, #8
 80087e4:	4610      	mov	r0, r2
 80087e6:	4798      	blx	r3
 80087e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80087ea:	e05d      	b.n	80088a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80087ec:	6839      	ldr	r1, [r7, #0]
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	f000 fa97 	bl	8008d22 <USBD_CtlError>
            err++;
 80087f4:	7afb      	ldrb	r3, [r7, #11]
 80087f6:	3301      	adds	r3, #1
 80087f8:	72fb      	strb	r3, [r7, #11]
          break;
 80087fa:	e055      	b.n	80088a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008802:	691b      	ldr	r3, [r3, #16]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d00b      	beq.n	8008820 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800880e:	691b      	ldr	r3, [r3, #16]
 8008810:	687a      	ldr	r2, [r7, #4]
 8008812:	7c12      	ldrb	r2, [r2, #16]
 8008814:	f107 0108 	add.w	r1, r7, #8
 8008818:	4610      	mov	r0, r2
 800881a:	4798      	blx	r3
 800881c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800881e:	e043      	b.n	80088a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008820:	6839      	ldr	r1, [r7, #0]
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f000 fa7d 	bl	8008d22 <USBD_CtlError>
            err++;
 8008828:	7afb      	ldrb	r3, [r7, #11]
 800882a:	3301      	adds	r3, #1
 800882c:	72fb      	strb	r3, [r7, #11]
          break;
 800882e:	e03b      	b.n	80088a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008836:	695b      	ldr	r3, [r3, #20]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d00b      	beq.n	8008854 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008842:	695b      	ldr	r3, [r3, #20]
 8008844:	687a      	ldr	r2, [r7, #4]
 8008846:	7c12      	ldrb	r2, [r2, #16]
 8008848:	f107 0108 	add.w	r1, r7, #8
 800884c:	4610      	mov	r0, r2
 800884e:	4798      	blx	r3
 8008850:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008852:	e029      	b.n	80088a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008854:	6839      	ldr	r1, [r7, #0]
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f000 fa63 	bl	8008d22 <USBD_CtlError>
            err++;
 800885c:	7afb      	ldrb	r3, [r7, #11]
 800885e:	3301      	adds	r3, #1
 8008860:	72fb      	strb	r3, [r7, #11]
          break;
 8008862:	e021      	b.n	80088a8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800886a:	699b      	ldr	r3, [r3, #24]
 800886c:	2b00      	cmp	r3, #0
 800886e:	d00b      	beq.n	8008888 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008876:	699b      	ldr	r3, [r3, #24]
 8008878:	687a      	ldr	r2, [r7, #4]
 800887a:	7c12      	ldrb	r2, [r2, #16]
 800887c:	f107 0108 	add.w	r1, r7, #8
 8008880:	4610      	mov	r0, r2
 8008882:	4798      	blx	r3
 8008884:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008886:	e00f      	b.n	80088a8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008888:	6839      	ldr	r1, [r7, #0]
 800888a:	6878      	ldr	r0, [r7, #4]
 800888c:	f000 fa49 	bl	8008d22 <USBD_CtlError>
            err++;
 8008890:	7afb      	ldrb	r3, [r7, #11]
 8008892:	3301      	adds	r3, #1
 8008894:	72fb      	strb	r3, [r7, #11]
          break;
 8008896:	e007      	b.n	80088a8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8008898:	6839      	ldr	r1, [r7, #0]
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	f000 fa41 	bl	8008d22 <USBD_CtlError>
          err++;
 80088a0:	7afb      	ldrb	r3, [r7, #11]
 80088a2:	3301      	adds	r3, #1
 80088a4:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80088a6:	bf00      	nop
      }
      break;
 80088a8:	e037      	b.n	800891a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	7c1b      	ldrb	r3, [r3, #16]
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d109      	bne.n	80088c6 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80088b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088ba:	f107 0208 	add.w	r2, r7, #8
 80088be:	4610      	mov	r0, r2
 80088c0:	4798      	blx	r3
 80088c2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80088c4:	e029      	b.n	800891a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80088c6:	6839      	ldr	r1, [r7, #0]
 80088c8:	6878      	ldr	r0, [r7, #4]
 80088ca:	f000 fa2a 	bl	8008d22 <USBD_CtlError>
        err++;
 80088ce:	7afb      	ldrb	r3, [r7, #11]
 80088d0:	3301      	adds	r3, #1
 80088d2:	72fb      	strb	r3, [r7, #11]
      break;
 80088d4:	e021      	b.n	800891a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	7c1b      	ldrb	r3, [r3, #16]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d10d      	bne.n	80088fa <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80088e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088e6:	f107 0208 	add.w	r2, r7, #8
 80088ea:	4610      	mov	r0, r2
 80088ec:	4798      	blx	r3
 80088ee:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	3301      	adds	r3, #1
 80088f4:	2207      	movs	r2, #7
 80088f6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80088f8:	e00f      	b.n	800891a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80088fa:	6839      	ldr	r1, [r7, #0]
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f000 fa10 	bl	8008d22 <USBD_CtlError>
        err++;
 8008902:	7afb      	ldrb	r3, [r7, #11]
 8008904:	3301      	adds	r3, #1
 8008906:	72fb      	strb	r3, [r7, #11]
      break;
 8008908:	e007      	b.n	800891a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800890a:	6839      	ldr	r1, [r7, #0]
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f000 fa08 	bl	8008d22 <USBD_CtlError>
      err++;
 8008912:	7afb      	ldrb	r3, [r7, #11]
 8008914:	3301      	adds	r3, #1
 8008916:	72fb      	strb	r3, [r7, #11]
      break;
 8008918:	bf00      	nop
  }

  if (err != 0U)
 800891a:	7afb      	ldrb	r3, [r7, #11]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d11e      	bne.n	800895e <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8008920:	683b      	ldr	r3, [r7, #0]
 8008922:	88db      	ldrh	r3, [r3, #6]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d016      	beq.n	8008956 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008928:	893b      	ldrh	r3, [r7, #8]
 800892a:	2b00      	cmp	r3, #0
 800892c:	d00e      	beq.n	800894c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	88da      	ldrh	r2, [r3, #6]
 8008932:	893b      	ldrh	r3, [r7, #8]
 8008934:	4293      	cmp	r3, r2
 8008936:	bf28      	it	cs
 8008938:	4613      	movcs	r3, r2
 800893a:	b29b      	uxth	r3, r3
 800893c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800893e:	893b      	ldrh	r3, [r7, #8]
 8008940:	461a      	mov	r2, r3
 8008942:	68f9      	ldr	r1, [r7, #12]
 8008944:	6878      	ldr	r0, [r7, #4]
 8008946:	f000 fa69 	bl	8008e1c <USBD_CtlSendData>
 800894a:	e009      	b.n	8008960 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800894c:	6839      	ldr	r1, [r7, #0]
 800894e:	6878      	ldr	r0, [r7, #4]
 8008950:	f000 f9e7 	bl	8008d22 <USBD_CtlError>
 8008954:	e004      	b.n	8008960 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	f000 fac1 	bl	8008ede <USBD_CtlSendStatus>
 800895c:	e000      	b.n	8008960 <USBD_GetDescriptor+0x320>
    return;
 800895e:	bf00      	nop
  }
}
 8008960:	3710      	adds	r7, #16
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}
 8008966:	bf00      	nop

08008968 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b084      	sub	sp, #16
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
 8008970:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	889b      	ldrh	r3, [r3, #4]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d131      	bne.n	80089de <USBD_SetAddress+0x76>
 800897a:	683b      	ldr	r3, [r7, #0]
 800897c:	88db      	ldrh	r3, [r3, #6]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d12d      	bne.n	80089de <USBD_SetAddress+0x76>
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	885b      	ldrh	r3, [r3, #2]
 8008986:	2b7f      	cmp	r3, #127	@ 0x7f
 8008988:	d829      	bhi.n	80089de <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800898a:	683b      	ldr	r3, [r7, #0]
 800898c:	885b      	ldrh	r3, [r3, #2]
 800898e:	b2db      	uxtb	r3, r3
 8008990:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008994:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800899c:	b2db      	uxtb	r3, r3
 800899e:	2b03      	cmp	r3, #3
 80089a0:	d104      	bne.n	80089ac <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80089a2:	6839      	ldr	r1, [r7, #0]
 80089a4:	6878      	ldr	r0, [r7, #4]
 80089a6:	f000 f9bc 	bl	8008d22 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089aa:	e01d      	b.n	80089e8 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	7bfa      	ldrb	r2, [r7, #15]
 80089b0:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80089b4:	7bfb      	ldrb	r3, [r7, #15]
 80089b6:	4619      	mov	r1, r3
 80089b8:	6878      	ldr	r0, [r7, #4]
 80089ba:	f000 ff83 	bl	80098c4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80089be:	6878      	ldr	r0, [r7, #4]
 80089c0:	f000 fa8d 	bl	8008ede <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80089c4:	7bfb      	ldrb	r3, [r7, #15]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d004      	beq.n	80089d4 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	2202      	movs	r2, #2
 80089ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089d2:	e009      	b.n	80089e8 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2201      	movs	r2, #1
 80089d8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089dc:	e004      	b.n	80089e8 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80089de:	6839      	ldr	r1, [r7, #0]
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	f000 f99e 	bl	8008d22 <USBD_CtlError>
  }
}
 80089e6:	bf00      	nop
 80089e8:	bf00      	nop
 80089ea:	3710      	adds	r7, #16
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd80      	pop	{r7, pc}

080089f0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b084      	sub	sp, #16
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
 80089f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80089fa:	2300      	movs	r3, #0
 80089fc:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80089fe:	683b      	ldr	r3, [r7, #0]
 8008a00:	885b      	ldrh	r3, [r3, #2]
 8008a02:	b2da      	uxtb	r2, r3
 8008a04:	4b4e      	ldr	r3, [pc, #312]	@ (8008b40 <USBD_SetConfig+0x150>)
 8008a06:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008a08:	4b4d      	ldr	r3, [pc, #308]	@ (8008b40 <USBD_SetConfig+0x150>)
 8008a0a:	781b      	ldrb	r3, [r3, #0]
 8008a0c:	2b01      	cmp	r3, #1
 8008a0e:	d905      	bls.n	8008a1c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008a10:	6839      	ldr	r1, [r7, #0]
 8008a12:	6878      	ldr	r0, [r7, #4]
 8008a14:	f000 f985 	bl	8008d22 <USBD_CtlError>
    return USBD_FAIL;
 8008a18:	2303      	movs	r3, #3
 8008a1a:	e08c      	b.n	8008b36 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a22:	b2db      	uxtb	r3, r3
 8008a24:	2b02      	cmp	r3, #2
 8008a26:	d002      	beq.n	8008a2e <USBD_SetConfig+0x3e>
 8008a28:	2b03      	cmp	r3, #3
 8008a2a:	d029      	beq.n	8008a80 <USBD_SetConfig+0x90>
 8008a2c:	e075      	b.n	8008b1a <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008a2e:	4b44      	ldr	r3, [pc, #272]	@ (8008b40 <USBD_SetConfig+0x150>)
 8008a30:	781b      	ldrb	r3, [r3, #0]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d020      	beq.n	8008a78 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008a36:	4b42      	ldr	r3, [pc, #264]	@ (8008b40 <USBD_SetConfig+0x150>)
 8008a38:	781b      	ldrb	r3, [r3, #0]
 8008a3a:	461a      	mov	r2, r3
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008a40:	4b3f      	ldr	r3, [pc, #252]	@ (8008b40 <USBD_SetConfig+0x150>)
 8008a42:	781b      	ldrb	r3, [r3, #0]
 8008a44:	4619      	mov	r1, r3
 8008a46:	6878      	ldr	r0, [r7, #4]
 8008a48:	f7fe ffa3 	bl	8007992 <USBD_SetClassConfig>
 8008a4c:	4603      	mov	r3, r0
 8008a4e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008a50:	7bfb      	ldrb	r3, [r7, #15]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d008      	beq.n	8008a68 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008a56:	6839      	ldr	r1, [r7, #0]
 8008a58:	6878      	ldr	r0, [r7, #4]
 8008a5a:	f000 f962 	bl	8008d22 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2202      	movs	r2, #2
 8008a62:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008a66:	e065      	b.n	8008b34 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f000 fa38 	bl	8008ede <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2203      	movs	r2, #3
 8008a72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008a76:	e05d      	b.n	8008b34 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008a78:	6878      	ldr	r0, [r7, #4]
 8008a7a:	f000 fa30 	bl	8008ede <USBD_CtlSendStatus>
      break;
 8008a7e:	e059      	b.n	8008b34 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008a80:	4b2f      	ldr	r3, [pc, #188]	@ (8008b40 <USBD_SetConfig+0x150>)
 8008a82:	781b      	ldrb	r3, [r3, #0]
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d112      	bne.n	8008aae <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2202      	movs	r2, #2
 8008a8c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008a90:	4b2b      	ldr	r3, [pc, #172]	@ (8008b40 <USBD_SetConfig+0x150>)
 8008a92:	781b      	ldrb	r3, [r3, #0]
 8008a94:	461a      	mov	r2, r3
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008a9a:	4b29      	ldr	r3, [pc, #164]	@ (8008b40 <USBD_SetConfig+0x150>)
 8008a9c:	781b      	ldrb	r3, [r3, #0]
 8008a9e:	4619      	mov	r1, r3
 8008aa0:	6878      	ldr	r0, [r7, #4]
 8008aa2:	f7fe ff92 	bl	80079ca <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f000 fa19 	bl	8008ede <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008aac:	e042      	b.n	8008b34 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008aae:	4b24      	ldr	r3, [pc, #144]	@ (8008b40 <USBD_SetConfig+0x150>)
 8008ab0:	781b      	ldrb	r3, [r3, #0]
 8008ab2:	461a      	mov	r2, r3
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	685b      	ldr	r3, [r3, #4]
 8008ab8:	429a      	cmp	r2, r3
 8008aba:	d02a      	beq.n	8008b12 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	685b      	ldr	r3, [r3, #4]
 8008ac0:	b2db      	uxtb	r3, r3
 8008ac2:	4619      	mov	r1, r3
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f7fe ff80 	bl	80079ca <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008aca:	4b1d      	ldr	r3, [pc, #116]	@ (8008b40 <USBD_SetConfig+0x150>)
 8008acc:	781b      	ldrb	r3, [r3, #0]
 8008ace:	461a      	mov	r2, r3
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008ad4:	4b1a      	ldr	r3, [pc, #104]	@ (8008b40 <USBD_SetConfig+0x150>)
 8008ad6:	781b      	ldrb	r3, [r3, #0]
 8008ad8:	4619      	mov	r1, r3
 8008ada:	6878      	ldr	r0, [r7, #4]
 8008adc:	f7fe ff59 	bl	8007992 <USBD_SetClassConfig>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008ae4:	7bfb      	ldrb	r3, [r7, #15]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d00f      	beq.n	8008b0a <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008aea:	6839      	ldr	r1, [r7, #0]
 8008aec:	6878      	ldr	r0, [r7, #4]
 8008aee:	f000 f918 	bl	8008d22 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	685b      	ldr	r3, [r3, #4]
 8008af6:	b2db      	uxtb	r3, r3
 8008af8:	4619      	mov	r1, r3
 8008afa:	6878      	ldr	r0, [r7, #4]
 8008afc:	f7fe ff65 	bl	80079ca <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2202      	movs	r2, #2
 8008b04:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008b08:	e014      	b.n	8008b34 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f000 f9e7 	bl	8008ede <USBD_CtlSendStatus>
      break;
 8008b10:	e010      	b.n	8008b34 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008b12:	6878      	ldr	r0, [r7, #4]
 8008b14:	f000 f9e3 	bl	8008ede <USBD_CtlSendStatus>
      break;
 8008b18:	e00c      	b.n	8008b34 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008b1a:	6839      	ldr	r1, [r7, #0]
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f000 f900 	bl	8008d22 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008b22:	4b07      	ldr	r3, [pc, #28]	@ (8008b40 <USBD_SetConfig+0x150>)
 8008b24:	781b      	ldrb	r3, [r3, #0]
 8008b26:	4619      	mov	r1, r3
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f7fe ff4e 	bl	80079ca <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008b2e:	2303      	movs	r3, #3
 8008b30:	73fb      	strb	r3, [r7, #15]
      break;
 8008b32:	bf00      	nop
  }

  return ret;
 8008b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	3710      	adds	r7, #16
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	bd80      	pop	{r7, pc}
 8008b3e:	bf00      	nop
 8008b40:	20000318 	.word	0x20000318

08008b44 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b082      	sub	sp, #8
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
 8008b4c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	88db      	ldrh	r3, [r3, #6]
 8008b52:	2b01      	cmp	r3, #1
 8008b54:	d004      	beq.n	8008b60 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008b56:	6839      	ldr	r1, [r7, #0]
 8008b58:	6878      	ldr	r0, [r7, #4]
 8008b5a:	f000 f8e2 	bl	8008d22 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008b5e:	e023      	b.n	8008ba8 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b66:	b2db      	uxtb	r3, r3
 8008b68:	2b02      	cmp	r3, #2
 8008b6a:	dc02      	bgt.n	8008b72 <USBD_GetConfig+0x2e>
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	dc03      	bgt.n	8008b78 <USBD_GetConfig+0x34>
 8008b70:	e015      	b.n	8008b9e <USBD_GetConfig+0x5a>
 8008b72:	2b03      	cmp	r3, #3
 8008b74:	d00b      	beq.n	8008b8e <USBD_GetConfig+0x4a>
 8008b76:	e012      	b.n	8008b9e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	3308      	adds	r3, #8
 8008b82:	2201      	movs	r2, #1
 8008b84:	4619      	mov	r1, r3
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f000 f948 	bl	8008e1c <USBD_CtlSendData>
        break;
 8008b8c:	e00c      	b.n	8008ba8 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	3304      	adds	r3, #4
 8008b92:	2201      	movs	r2, #1
 8008b94:	4619      	mov	r1, r3
 8008b96:	6878      	ldr	r0, [r7, #4]
 8008b98:	f000 f940 	bl	8008e1c <USBD_CtlSendData>
        break;
 8008b9c:	e004      	b.n	8008ba8 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008b9e:	6839      	ldr	r1, [r7, #0]
 8008ba0:	6878      	ldr	r0, [r7, #4]
 8008ba2:	f000 f8be 	bl	8008d22 <USBD_CtlError>
        break;
 8008ba6:	bf00      	nop
}
 8008ba8:	bf00      	nop
 8008baa:	3708      	adds	r7, #8
 8008bac:	46bd      	mov	sp, r7
 8008bae:	bd80      	pop	{r7, pc}

08008bb0 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008bb0:	b580      	push	{r7, lr}
 8008bb2:	b082      	sub	sp, #8
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
 8008bb8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008bc0:	b2db      	uxtb	r3, r3
 8008bc2:	3b01      	subs	r3, #1
 8008bc4:	2b02      	cmp	r3, #2
 8008bc6:	d81e      	bhi.n	8008c06 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008bc8:	683b      	ldr	r3, [r7, #0]
 8008bca:	88db      	ldrh	r3, [r3, #6]
 8008bcc:	2b02      	cmp	r3, #2
 8008bce:	d004      	beq.n	8008bda <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008bd0:	6839      	ldr	r1, [r7, #0]
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f000 f8a5 	bl	8008d22 <USBD_CtlError>
        break;
 8008bd8:	e01a      	b.n	8008c10 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2201      	movs	r2, #1
 8008bde:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d005      	beq.n	8008bf6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	68db      	ldr	r3, [r3, #12]
 8008bee:	f043 0202 	orr.w	r2, r3, #2
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	330c      	adds	r3, #12
 8008bfa:	2202      	movs	r2, #2
 8008bfc:	4619      	mov	r1, r3
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f000 f90c 	bl	8008e1c <USBD_CtlSendData>
      break;
 8008c04:	e004      	b.n	8008c10 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008c06:	6839      	ldr	r1, [r7, #0]
 8008c08:	6878      	ldr	r0, [r7, #4]
 8008c0a:	f000 f88a 	bl	8008d22 <USBD_CtlError>
      break;
 8008c0e:	bf00      	nop
  }
}
 8008c10:	bf00      	nop
 8008c12:	3708      	adds	r7, #8
 8008c14:	46bd      	mov	sp, r7
 8008c16:	bd80      	pop	{r7, pc}

08008c18 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b082      	sub	sp, #8
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
 8008c20:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	885b      	ldrh	r3, [r3, #2]
 8008c26:	2b01      	cmp	r3, #1
 8008c28:	d107      	bne.n	8008c3a <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	f000 f953 	bl	8008ede <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008c38:	e013      	b.n	8008c62 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	885b      	ldrh	r3, [r3, #2]
 8008c3e:	2b02      	cmp	r3, #2
 8008c40:	d10b      	bne.n	8008c5a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	889b      	ldrh	r3, [r3, #4]
 8008c46:	0a1b      	lsrs	r3, r3, #8
 8008c48:	b29b      	uxth	r3, r3
 8008c4a:	b2da      	uxtb	r2, r3
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f000 f943 	bl	8008ede <USBD_CtlSendStatus>
}
 8008c58:	e003      	b.n	8008c62 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008c5a:	6839      	ldr	r1, [r7, #0]
 8008c5c:	6878      	ldr	r0, [r7, #4]
 8008c5e:	f000 f860 	bl	8008d22 <USBD_CtlError>
}
 8008c62:	bf00      	nop
 8008c64:	3708      	adds	r7, #8
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}

08008c6a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c6a:	b580      	push	{r7, lr}
 8008c6c:	b082      	sub	sp, #8
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	6078      	str	r0, [r7, #4]
 8008c72:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c7a:	b2db      	uxtb	r3, r3
 8008c7c:	3b01      	subs	r3, #1
 8008c7e:	2b02      	cmp	r3, #2
 8008c80:	d80b      	bhi.n	8008c9a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008c82:	683b      	ldr	r3, [r7, #0]
 8008c84:	885b      	ldrh	r3, [r3, #2]
 8008c86:	2b01      	cmp	r3, #1
 8008c88:	d10c      	bne.n	8008ca4 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	f000 f923 	bl	8008ede <USBD_CtlSendStatus>
      }
      break;
 8008c98:	e004      	b.n	8008ca4 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008c9a:	6839      	ldr	r1, [r7, #0]
 8008c9c:	6878      	ldr	r0, [r7, #4]
 8008c9e:	f000 f840 	bl	8008d22 <USBD_CtlError>
      break;
 8008ca2:	e000      	b.n	8008ca6 <USBD_ClrFeature+0x3c>
      break;
 8008ca4:	bf00      	nop
  }
}
 8008ca6:	bf00      	nop
 8008ca8:	3708      	adds	r7, #8
 8008caa:	46bd      	mov	sp, r7
 8008cac:	bd80      	pop	{r7, pc}

08008cae <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008cae:	b580      	push	{r7, lr}
 8008cb0:	b084      	sub	sp, #16
 8008cb2:	af00      	add	r7, sp, #0
 8008cb4:	6078      	str	r0, [r7, #4]
 8008cb6:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	781a      	ldrb	r2, [r3, #0]
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	3301      	adds	r3, #1
 8008cc8:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	781a      	ldrb	r2, [r3, #0]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	3301      	adds	r3, #1
 8008cd6:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008cd8:	68f8      	ldr	r0, [r7, #12]
 8008cda:	f7ff fa13 	bl	8008104 <SWAPBYTE>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	461a      	mov	r2, r3
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	3301      	adds	r3, #1
 8008cea:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	3301      	adds	r3, #1
 8008cf0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008cf2:	68f8      	ldr	r0, [r7, #12]
 8008cf4:	f7ff fa06 	bl	8008104 <SWAPBYTE>
 8008cf8:	4603      	mov	r3, r0
 8008cfa:	461a      	mov	r2, r3
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	3301      	adds	r3, #1
 8008d04:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	3301      	adds	r3, #1
 8008d0a:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008d0c:	68f8      	ldr	r0, [r7, #12]
 8008d0e:	f7ff f9f9 	bl	8008104 <SWAPBYTE>
 8008d12:	4603      	mov	r3, r0
 8008d14:	461a      	mov	r2, r3
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	80da      	strh	r2, [r3, #6]
}
 8008d1a:	bf00      	nop
 8008d1c:	3710      	adds	r7, #16
 8008d1e:	46bd      	mov	sp, r7
 8008d20:	bd80      	pop	{r7, pc}

08008d22 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d22:	b580      	push	{r7, lr}
 8008d24:	b082      	sub	sp, #8
 8008d26:	af00      	add	r7, sp, #0
 8008d28:	6078      	str	r0, [r7, #4]
 8008d2a:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008d2c:	2180      	movs	r1, #128	@ 0x80
 8008d2e:	6878      	ldr	r0, [r7, #4]
 8008d30:	f000 fd5e 	bl	80097f0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008d34:	2100      	movs	r1, #0
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f000 fd5a 	bl	80097f0 <USBD_LL_StallEP>
}
 8008d3c:	bf00      	nop
 8008d3e:	3708      	adds	r7, #8
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bd80      	pop	{r7, pc}

08008d44 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008d44:	b580      	push	{r7, lr}
 8008d46:	b086      	sub	sp, #24
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	60f8      	str	r0, [r7, #12]
 8008d4c:	60b9      	str	r1, [r7, #8]
 8008d4e:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008d50:	2300      	movs	r3, #0
 8008d52:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008d54:	68fb      	ldr	r3, [r7, #12]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d042      	beq.n	8008de0 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008d5e:	6938      	ldr	r0, [r7, #16]
 8008d60:	f000 f842 	bl	8008de8 <USBD_GetLen>
 8008d64:	4603      	mov	r3, r0
 8008d66:	3301      	adds	r3, #1
 8008d68:	005b      	lsls	r3, r3, #1
 8008d6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008d6e:	d808      	bhi.n	8008d82 <USBD_GetString+0x3e>
 8008d70:	6938      	ldr	r0, [r7, #16]
 8008d72:	f000 f839 	bl	8008de8 <USBD_GetLen>
 8008d76:	4603      	mov	r3, r0
 8008d78:	3301      	adds	r3, #1
 8008d7a:	b29b      	uxth	r3, r3
 8008d7c:	005b      	lsls	r3, r3, #1
 8008d7e:	b29a      	uxth	r2, r3
 8008d80:	e001      	b.n	8008d86 <USBD_GetString+0x42>
 8008d82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008d8a:	7dfb      	ldrb	r3, [r7, #23]
 8008d8c:	68ba      	ldr	r2, [r7, #8]
 8008d8e:	4413      	add	r3, r2
 8008d90:	687a      	ldr	r2, [r7, #4]
 8008d92:	7812      	ldrb	r2, [r2, #0]
 8008d94:	701a      	strb	r2, [r3, #0]
  idx++;
 8008d96:	7dfb      	ldrb	r3, [r7, #23]
 8008d98:	3301      	adds	r3, #1
 8008d9a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008d9c:	7dfb      	ldrb	r3, [r7, #23]
 8008d9e:	68ba      	ldr	r2, [r7, #8]
 8008da0:	4413      	add	r3, r2
 8008da2:	2203      	movs	r2, #3
 8008da4:	701a      	strb	r2, [r3, #0]
  idx++;
 8008da6:	7dfb      	ldrb	r3, [r7, #23]
 8008da8:	3301      	adds	r3, #1
 8008daa:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008dac:	e013      	b.n	8008dd6 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008dae:	7dfb      	ldrb	r3, [r7, #23]
 8008db0:	68ba      	ldr	r2, [r7, #8]
 8008db2:	4413      	add	r3, r2
 8008db4:	693a      	ldr	r2, [r7, #16]
 8008db6:	7812      	ldrb	r2, [r2, #0]
 8008db8:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008dba:	693b      	ldr	r3, [r7, #16]
 8008dbc:	3301      	adds	r3, #1
 8008dbe:	613b      	str	r3, [r7, #16]
    idx++;
 8008dc0:	7dfb      	ldrb	r3, [r7, #23]
 8008dc2:	3301      	adds	r3, #1
 8008dc4:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008dc6:	7dfb      	ldrb	r3, [r7, #23]
 8008dc8:	68ba      	ldr	r2, [r7, #8]
 8008dca:	4413      	add	r3, r2
 8008dcc:	2200      	movs	r2, #0
 8008dce:	701a      	strb	r2, [r3, #0]
    idx++;
 8008dd0:	7dfb      	ldrb	r3, [r7, #23]
 8008dd2:	3301      	adds	r3, #1
 8008dd4:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008dd6:	693b      	ldr	r3, [r7, #16]
 8008dd8:	781b      	ldrb	r3, [r3, #0]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d1e7      	bne.n	8008dae <USBD_GetString+0x6a>
 8008dde:	e000      	b.n	8008de2 <USBD_GetString+0x9e>
    return;
 8008de0:	bf00      	nop
  }
}
 8008de2:	3718      	adds	r7, #24
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}

08008de8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008de8:	b480      	push	{r7}
 8008dea:	b085      	sub	sp, #20
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008df0:	2300      	movs	r3, #0
 8008df2:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008df8:	e005      	b.n	8008e06 <USBD_GetLen+0x1e>
  {
    len++;
 8008dfa:	7bfb      	ldrb	r3, [r7, #15]
 8008dfc:	3301      	adds	r3, #1
 8008dfe:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	3301      	adds	r3, #1
 8008e04:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008e06:	68bb      	ldr	r3, [r7, #8]
 8008e08:	781b      	ldrb	r3, [r3, #0]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d1f5      	bne.n	8008dfa <USBD_GetLen+0x12>
  }

  return len;
 8008e0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e10:	4618      	mov	r0, r3
 8008e12:	3714      	adds	r7, #20
 8008e14:	46bd      	mov	sp, r7
 8008e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e1a:	4770      	bx	lr

08008e1c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b084      	sub	sp, #16
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	60f8      	str	r0, [r7, #12]
 8008e24:	60b9      	str	r1, [r7, #8]
 8008e26:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	2202      	movs	r2, #2
 8008e2c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	687a      	ldr	r2, [r7, #4]
 8008e34:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	68ba      	ldr	r2, [r7, #8]
 8008e3a:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	687a      	ldr	r2, [r7, #4]
 8008e40:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	68ba      	ldr	r2, [r7, #8]
 8008e46:	2100      	movs	r1, #0
 8008e48:	68f8      	ldr	r0, [r7, #12]
 8008e4a:	f000 fd5a 	bl	8009902 <USBD_LL_Transmit>

  return USBD_OK;
 8008e4e:	2300      	movs	r3, #0
}
 8008e50:	4618      	mov	r0, r3
 8008e52:	3710      	adds	r7, #16
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bd80      	pop	{r7, pc}

08008e58 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b084      	sub	sp, #16
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	60f8      	str	r0, [r7, #12]
 8008e60:	60b9      	str	r1, [r7, #8]
 8008e62:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	68ba      	ldr	r2, [r7, #8]
 8008e68:	2100      	movs	r1, #0
 8008e6a:	68f8      	ldr	r0, [r7, #12]
 8008e6c:	f000 fd49 	bl	8009902 <USBD_LL_Transmit>

  return USBD_OK;
 8008e70:	2300      	movs	r3, #0
}
 8008e72:	4618      	mov	r0, r3
 8008e74:	3710      	adds	r7, #16
 8008e76:	46bd      	mov	sp, r7
 8008e78:	bd80      	pop	{r7, pc}

08008e7a <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008e7a:	b580      	push	{r7, lr}
 8008e7c:	b084      	sub	sp, #16
 8008e7e:	af00      	add	r7, sp, #0
 8008e80:	60f8      	str	r0, [r7, #12]
 8008e82:	60b9      	str	r1, [r7, #8]
 8008e84:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	2203      	movs	r2, #3
 8008e8a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	687a      	ldr	r2, [r7, #4]
 8008e92:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	68ba      	ldr	r2, [r7, #8]
 8008e9a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	687a      	ldr	r2, [r7, #4]
 8008ea2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	68ba      	ldr	r2, [r7, #8]
 8008eaa:	2100      	movs	r1, #0
 8008eac:	68f8      	ldr	r0, [r7, #12]
 8008eae:	f000 fd49 	bl	8009944 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008eb2:	2300      	movs	r3, #0
}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	3710      	adds	r7, #16
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	bd80      	pop	{r7, pc}

08008ebc <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b084      	sub	sp, #16
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	60f8      	str	r0, [r7, #12]
 8008ec4:	60b9      	str	r1, [r7, #8]
 8008ec6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	68ba      	ldr	r2, [r7, #8]
 8008ecc:	2100      	movs	r1, #0
 8008ece:	68f8      	ldr	r0, [r7, #12]
 8008ed0:	f000 fd38 	bl	8009944 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008ed4:	2300      	movs	r3, #0
}
 8008ed6:	4618      	mov	r0, r3
 8008ed8:	3710      	adds	r7, #16
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bd80      	pop	{r7, pc}

08008ede <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008ede:	b580      	push	{r7, lr}
 8008ee0:	b082      	sub	sp, #8
 8008ee2:	af00      	add	r7, sp, #0
 8008ee4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	2204      	movs	r2, #4
 8008eea:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008eee:	2300      	movs	r3, #0
 8008ef0:	2200      	movs	r2, #0
 8008ef2:	2100      	movs	r1, #0
 8008ef4:	6878      	ldr	r0, [r7, #4]
 8008ef6:	f000 fd04 	bl	8009902 <USBD_LL_Transmit>

  return USBD_OK;
 8008efa:	2300      	movs	r3, #0
}
 8008efc:	4618      	mov	r0, r3
 8008efe:	3708      	adds	r7, #8
 8008f00:	46bd      	mov	sp, r7
 8008f02:	bd80      	pop	{r7, pc}

08008f04 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008f04:	b580      	push	{r7, lr}
 8008f06:	b082      	sub	sp, #8
 8008f08:	af00      	add	r7, sp, #0
 8008f0a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	2205      	movs	r2, #5
 8008f10:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f14:	2300      	movs	r3, #0
 8008f16:	2200      	movs	r2, #0
 8008f18:	2100      	movs	r1, #0
 8008f1a:	6878      	ldr	r0, [r7, #4]
 8008f1c:	f000 fd12 	bl	8009944 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008f20:	2300      	movs	r3, #0
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3708      	adds	r7, #8
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}
	...

08008f2c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	b087      	sub	sp, #28
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	60f8      	str	r0, [r7, #12]
 8008f34:	60b9      	str	r1, [r7, #8]
 8008f36:	4613      	mov	r3, r2
 8008f38:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8008f42:	4b1f      	ldr	r3, [pc, #124]	@ (8008fc0 <FATFS_LinkDriverEx+0x94>)
 8008f44:	7a5b      	ldrb	r3, [r3, #9]
 8008f46:	b2db      	uxtb	r3, r3
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d131      	bne.n	8008fb0 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008f4c:	4b1c      	ldr	r3, [pc, #112]	@ (8008fc0 <FATFS_LinkDriverEx+0x94>)
 8008f4e:	7a5b      	ldrb	r3, [r3, #9]
 8008f50:	b2db      	uxtb	r3, r3
 8008f52:	461a      	mov	r2, r3
 8008f54:	4b1a      	ldr	r3, [pc, #104]	@ (8008fc0 <FATFS_LinkDriverEx+0x94>)
 8008f56:	2100      	movs	r1, #0
 8008f58:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008f5a:	4b19      	ldr	r3, [pc, #100]	@ (8008fc0 <FATFS_LinkDriverEx+0x94>)
 8008f5c:	7a5b      	ldrb	r3, [r3, #9]
 8008f5e:	b2db      	uxtb	r3, r3
 8008f60:	4a17      	ldr	r2, [pc, #92]	@ (8008fc0 <FATFS_LinkDriverEx+0x94>)
 8008f62:	009b      	lsls	r3, r3, #2
 8008f64:	4413      	add	r3, r2
 8008f66:	68fa      	ldr	r2, [r7, #12]
 8008f68:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8008f6a:	4b15      	ldr	r3, [pc, #84]	@ (8008fc0 <FATFS_LinkDriverEx+0x94>)
 8008f6c:	7a5b      	ldrb	r3, [r3, #9]
 8008f6e:	b2db      	uxtb	r3, r3
 8008f70:	461a      	mov	r2, r3
 8008f72:	4b13      	ldr	r3, [pc, #76]	@ (8008fc0 <FATFS_LinkDriverEx+0x94>)
 8008f74:	4413      	add	r3, r2
 8008f76:	79fa      	ldrb	r2, [r7, #7]
 8008f78:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008f7a:	4b11      	ldr	r3, [pc, #68]	@ (8008fc0 <FATFS_LinkDriverEx+0x94>)
 8008f7c:	7a5b      	ldrb	r3, [r3, #9]
 8008f7e:	b2db      	uxtb	r3, r3
 8008f80:	1c5a      	adds	r2, r3, #1
 8008f82:	b2d1      	uxtb	r1, r2
 8008f84:	4a0e      	ldr	r2, [pc, #56]	@ (8008fc0 <FATFS_LinkDriverEx+0x94>)
 8008f86:	7251      	strb	r1, [r2, #9]
 8008f88:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8008f8a:	7dbb      	ldrb	r3, [r7, #22]
 8008f8c:	3330      	adds	r3, #48	@ 0x30
 8008f8e:	b2da      	uxtb	r2, r3
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	3301      	adds	r3, #1
 8008f98:	223a      	movs	r2, #58	@ 0x3a
 8008f9a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8008f9c:	68bb      	ldr	r3, [r7, #8]
 8008f9e:	3302      	adds	r3, #2
 8008fa0:	222f      	movs	r2, #47	@ 0x2f
 8008fa2:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	3303      	adds	r3, #3
 8008fa8:	2200      	movs	r2, #0
 8008faa:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8008fac:	2300      	movs	r3, #0
 8008fae:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8008fb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	371c      	adds	r7, #28
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbc:	4770      	bx	lr
 8008fbe:	bf00      	nop
 8008fc0:	2000031c 	.word	0x2000031c

08008fc4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008fc4:	b580      	push	{r7, lr}
 8008fc6:	b082      	sub	sp, #8
 8008fc8:	af00      	add	r7, sp, #0
 8008fca:	6078      	str	r0, [r7, #4]
 8008fcc:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8008fce:	2200      	movs	r2, #0
 8008fd0:	6839      	ldr	r1, [r7, #0]
 8008fd2:	6878      	ldr	r0, [r7, #4]
 8008fd4:	f7ff ffaa 	bl	8008f2c <FATFS_LinkDriverEx>
 8008fd8:	4603      	mov	r3, r0
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	3708      	adds	r7, #8
 8008fde:	46bd      	mov	sp, r7
 8008fe0:	bd80      	pop	{r7, pc}
	...

08008fe4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008fe8:	2200      	movs	r2, #0
 8008fea:	4912      	ldr	r1, [pc, #72]	@ (8009034 <MX_USB_DEVICE_Init+0x50>)
 8008fec:	4812      	ldr	r0, [pc, #72]	@ (8009038 <MX_USB_DEVICE_Init+0x54>)
 8008fee:	f7fe fc53 	bl	8007898 <USBD_Init>
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d001      	beq.n	8008ffc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008ff8:	f7f7 ff3a 	bl	8000e70 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008ffc:	490f      	ldr	r1, [pc, #60]	@ (800903c <MX_USB_DEVICE_Init+0x58>)
 8008ffe:	480e      	ldr	r0, [pc, #56]	@ (8009038 <MX_USB_DEVICE_Init+0x54>)
 8009000:	f7fe fc7a 	bl	80078f8 <USBD_RegisterClass>
 8009004:	4603      	mov	r3, r0
 8009006:	2b00      	cmp	r3, #0
 8009008:	d001      	beq.n	800900e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800900a:	f7f7 ff31 	bl	8000e70 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800900e:	490c      	ldr	r1, [pc, #48]	@ (8009040 <MX_USB_DEVICE_Init+0x5c>)
 8009010:	4809      	ldr	r0, [pc, #36]	@ (8009038 <MX_USB_DEVICE_Init+0x54>)
 8009012:	f7fe fbb1 	bl	8007778 <USBD_CDC_RegisterInterface>
 8009016:	4603      	mov	r3, r0
 8009018:	2b00      	cmp	r3, #0
 800901a:	d001      	beq.n	8009020 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800901c:	f7f7 ff28 	bl	8000e70 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009020:	4805      	ldr	r0, [pc, #20]	@ (8009038 <MX_USB_DEVICE_Init+0x54>)
 8009022:	f7fe fc9f 	bl	8007964 <USBD_Start>
 8009026:	4603      	mov	r3, r0
 8009028:	2b00      	cmp	r3, #0
 800902a:	d001      	beq.n	8009030 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800902c:	f7f7 ff20 	bl	8000e70 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009030:	bf00      	nop
 8009032:	bd80      	pop	{r7, pc}
 8009034:	200000c0 	.word	0x200000c0
 8009038:	20000328 	.word	0x20000328
 800903c:	2000002c 	.word	0x2000002c
 8009040:	200000ac 	.word	0x200000ac

08009044 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009048:	2200      	movs	r2, #0
 800904a:	4905      	ldr	r1, [pc, #20]	@ (8009060 <CDC_Init_FS+0x1c>)
 800904c:	4805      	ldr	r0, [pc, #20]	@ (8009064 <CDC_Init_FS+0x20>)
 800904e:	f7fe fbad 	bl	80077ac <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009052:	4905      	ldr	r1, [pc, #20]	@ (8009068 <CDC_Init_FS+0x24>)
 8009054:	4803      	ldr	r0, [pc, #12]	@ (8009064 <CDC_Init_FS+0x20>)
 8009056:	f7fe fbcb 	bl	80077f0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800905a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800905c:	4618      	mov	r0, r3
 800905e:	bd80      	pop	{r7, pc}
 8009060:	20000e04 	.word	0x20000e04
 8009064:	20000328 	.word	0x20000328
 8009068:	20000604 	.word	0x20000604

0800906c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800906c:	b480      	push	{r7}
 800906e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009070:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009072:	4618      	mov	r0, r3
 8009074:	46bd      	mov	sp, r7
 8009076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907a:	4770      	bx	lr

0800907c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800907c:	b480      	push	{r7}
 800907e:	b083      	sub	sp, #12
 8009080:	af00      	add	r7, sp, #0
 8009082:	4603      	mov	r3, r0
 8009084:	6039      	str	r1, [r7, #0]
 8009086:	71fb      	strb	r3, [r7, #7]
 8009088:	4613      	mov	r3, r2
 800908a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800908c:	79fb      	ldrb	r3, [r7, #7]
 800908e:	2b23      	cmp	r3, #35	@ 0x23
 8009090:	d84a      	bhi.n	8009128 <CDC_Control_FS+0xac>
 8009092:	a201      	add	r2, pc, #4	@ (adr r2, 8009098 <CDC_Control_FS+0x1c>)
 8009094:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009098:	08009129 	.word	0x08009129
 800909c:	08009129 	.word	0x08009129
 80090a0:	08009129 	.word	0x08009129
 80090a4:	08009129 	.word	0x08009129
 80090a8:	08009129 	.word	0x08009129
 80090ac:	08009129 	.word	0x08009129
 80090b0:	08009129 	.word	0x08009129
 80090b4:	08009129 	.word	0x08009129
 80090b8:	08009129 	.word	0x08009129
 80090bc:	08009129 	.word	0x08009129
 80090c0:	08009129 	.word	0x08009129
 80090c4:	08009129 	.word	0x08009129
 80090c8:	08009129 	.word	0x08009129
 80090cc:	08009129 	.word	0x08009129
 80090d0:	08009129 	.word	0x08009129
 80090d4:	08009129 	.word	0x08009129
 80090d8:	08009129 	.word	0x08009129
 80090dc:	08009129 	.word	0x08009129
 80090e0:	08009129 	.word	0x08009129
 80090e4:	08009129 	.word	0x08009129
 80090e8:	08009129 	.word	0x08009129
 80090ec:	08009129 	.word	0x08009129
 80090f0:	08009129 	.word	0x08009129
 80090f4:	08009129 	.word	0x08009129
 80090f8:	08009129 	.word	0x08009129
 80090fc:	08009129 	.word	0x08009129
 8009100:	08009129 	.word	0x08009129
 8009104:	08009129 	.word	0x08009129
 8009108:	08009129 	.word	0x08009129
 800910c:	08009129 	.word	0x08009129
 8009110:	08009129 	.word	0x08009129
 8009114:	08009129 	.word	0x08009129
 8009118:	08009129 	.word	0x08009129
 800911c:	08009129 	.word	0x08009129
 8009120:	08009129 	.word	0x08009129
 8009124:	08009129 	.word	0x08009129
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009128:	bf00      	nop
  }

  return (USBD_OK);
 800912a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800912c:	4618      	mov	r0, r3
 800912e:	370c      	adds	r7, #12
 8009130:	46bd      	mov	sp, r7
 8009132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009136:	4770      	bx	lr

08009138 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b082      	sub	sp, #8
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
 8009140:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009142:	6879      	ldr	r1, [r7, #4]
 8009144:	4805      	ldr	r0, [pc, #20]	@ (800915c <CDC_Receive_FS+0x24>)
 8009146:	f7fe fb53 	bl	80077f0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800914a:	4804      	ldr	r0, [pc, #16]	@ (800915c <CDC_Receive_FS+0x24>)
 800914c:	f7fe fb6e 	bl	800782c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009150:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8009152:	4618      	mov	r0, r3
 8009154:	3708      	adds	r7, #8
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}
 800915a:	bf00      	nop
 800915c:	20000328 	.word	0x20000328

08009160 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009160:	b480      	push	{r7}
 8009162:	b087      	sub	sp, #28
 8009164:	af00      	add	r7, sp, #0
 8009166:	60f8      	str	r0, [r7, #12]
 8009168:	60b9      	str	r1, [r7, #8]
 800916a:	4613      	mov	r3, r2
 800916c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800916e:	2300      	movs	r3, #0
 8009170:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8009172:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009176:	4618      	mov	r0, r3
 8009178:	371c      	adds	r7, #28
 800917a:	46bd      	mov	sp, r7
 800917c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009180:	4770      	bx	lr
	...

08009184 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009184:	b480      	push	{r7}
 8009186:	b083      	sub	sp, #12
 8009188:	af00      	add	r7, sp, #0
 800918a:	4603      	mov	r3, r0
 800918c:	6039      	str	r1, [r7, #0]
 800918e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	2212      	movs	r2, #18
 8009194:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8009196:	4b03      	ldr	r3, [pc, #12]	@ (80091a4 <USBD_FS_DeviceDescriptor+0x20>)
}
 8009198:	4618      	mov	r0, r3
 800919a:	370c      	adds	r7, #12
 800919c:	46bd      	mov	sp, r7
 800919e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a2:	4770      	bx	lr
 80091a4:	200000e0 	.word	0x200000e0

080091a8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091a8:	b480      	push	{r7}
 80091aa:	b083      	sub	sp, #12
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	4603      	mov	r3, r0
 80091b0:	6039      	str	r1, [r7, #0]
 80091b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80091b4:	683b      	ldr	r3, [r7, #0]
 80091b6:	2204      	movs	r2, #4
 80091b8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80091ba:	4b03      	ldr	r3, [pc, #12]	@ (80091c8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80091bc:	4618      	mov	r0, r3
 80091be:	370c      	adds	r7, #12
 80091c0:	46bd      	mov	sp, r7
 80091c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c6:	4770      	bx	lr
 80091c8:	20000100 	.word	0x20000100

080091cc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b082      	sub	sp, #8
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	4603      	mov	r3, r0
 80091d4:	6039      	str	r1, [r7, #0]
 80091d6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80091d8:	79fb      	ldrb	r3, [r7, #7]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d105      	bne.n	80091ea <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80091de:	683a      	ldr	r2, [r7, #0]
 80091e0:	4907      	ldr	r1, [pc, #28]	@ (8009200 <USBD_FS_ProductStrDescriptor+0x34>)
 80091e2:	4808      	ldr	r0, [pc, #32]	@ (8009204 <USBD_FS_ProductStrDescriptor+0x38>)
 80091e4:	f7ff fdae 	bl	8008d44 <USBD_GetString>
 80091e8:	e004      	b.n	80091f4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80091ea:	683a      	ldr	r2, [r7, #0]
 80091ec:	4904      	ldr	r1, [pc, #16]	@ (8009200 <USBD_FS_ProductStrDescriptor+0x34>)
 80091ee:	4805      	ldr	r0, [pc, #20]	@ (8009204 <USBD_FS_ProductStrDescriptor+0x38>)
 80091f0:	f7ff fda8 	bl	8008d44 <USBD_GetString>
  }
  return USBD_StrDesc;
 80091f4:	4b02      	ldr	r3, [pc, #8]	@ (8009200 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80091f6:	4618      	mov	r0, r3
 80091f8:	3708      	adds	r7, #8
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}
 80091fe:	bf00      	nop
 8009200:	20001604 	.word	0x20001604
 8009204:	08009d5c 	.word	0x08009d5c

08009208 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009208:	b580      	push	{r7, lr}
 800920a:	b082      	sub	sp, #8
 800920c:	af00      	add	r7, sp, #0
 800920e:	4603      	mov	r3, r0
 8009210:	6039      	str	r1, [r7, #0]
 8009212:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009214:	683a      	ldr	r2, [r7, #0]
 8009216:	4904      	ldr	r1, [pc, #16]	@ (8009228 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009218:	4804      	ldr	r0, [pc, #16]	@ (800922c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800921a:	f7ff fd93 	bl	8008d44 <USBD_GetString>
  return USBD_StrDesc;
 800921e:	4b02      	ldr	r3, [pc, #8]	@ (8009228 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009220:	4618      	mov	r0, r3
 8009222:	3708      	adds	r7, #8
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}
 8009228:	20001604 	.word	0x20001604
 800922c:	08009d74 	.word	0x08009d74

08009230 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009230:	b580      	push	{r7, lr}
 8009232:	b082      	sub	sp, #8
 8009234:	af00      	add	r7, sp, #0
 8009236:	4603      	mov	r3, r0
 8009238:	6039      	str	r1, [r7, #0]
 800923a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	221a      	movs	r2, #26
 8009240:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009242:	f000 f855 	bl	80092f0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009246:	4b02      	ldr	r3, [pc, #8]	@ (8009250 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009248:	4618      	mov	r0, r3
 800924a:	3708      	adds	r7, #8
 800924c:	46bd      	mov	sp, r7
 800924e:	bd80      	pop	{r7, pc}
 8009250:	20000104 	.word	0x20000104

08009254 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009254:	b580      	push	{r7, lr}
 8009256:	b082      	sub	sp, #8
 8009258:	af00      	add	r7, sp, #0
 800925a:	4603      	mov	r3, r0
 800925c:	6039      	str	r1, [r7, #0]
 800925e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009260:	79fb      	ldrb	r3, [r7, #7]
 8009262:	2b00      	cmp	r3, #0
 8009264:	d105      	bne.n	8009272 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009266:	683a      	ldr	r2, [r7, #0]
 8009268:	4907      	ldr	r1, [pc, #28]	@ (8009288 <USBD_FS_ConfigStrDescriptor+0x34>)
 800926a:	4808      	ldr	r0, [pc, #32]	@ (800928c <USBD_FS_ConfigStrDescriptor+0x38>)
 800926c:	f7ff fd6a 	bl	8008d44 <USBD_GetString>
 8009270:	e004      	b.n	800927c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009272:	683a      	ldr	r2, [r7, #0]
 8009274:	4904      	ldr	r1, [pc, #16]	@ (8009288 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009276:	4805      	ldr	r0, [pc, #20]	@ (800928c <USBD_FS_ConfigStrDescriptor+0x38>)
 8009278:	f7ff fd64 	bl	8008d44 <USBD_GetString>
  }
  return USBD_StrDesc;
 800927c:	4b02      	ldr	r3, [pc, #8]	@ (8009288 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800927e:	4618      	mov	r0, r3
 8009280:	3708      	adds	r7, #8
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}
 8009286:	bf00      	nop
 8009288:	20001604 	.word	0x20001604
 800928c:	08009d88 	.word	0x08009d88

08009290 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b082      	sub	sp, #8
 8009294:	af00      	add	r7, sp, #0
 8009296:	4603      	mov	r3, r0
 8009298:	6039      	str	r1, [r7, #0]
 800929a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800929c:	79fb      	ldrb	r3, [r7, #7]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d105      	bne.n	80092ae <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80092a2:	683a      	ldr	r2, [r7, #0]
 80092a4:	4907      	ldr	r1, [pc, #28]	@ (80092c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80092a6:	4808      	ldr	r0, [pc, #32]	@ (80092c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80092a8:	f7ff fd4c 	bl	8008d44 <USBD_GetString>
 80092ac:	e004      	b.n	80092b8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80092ae:	683a      	ldr	r2, [r7, #0]
 80092b0:	4904      	ldr	r1, [pc, #16]	@ (80092c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80092b2:	4805      	ldr	r0, [pc, #20]	@ (80092c8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80092b4:	f7ff fd46 	bl	8008d44 <USBD_GetString>
  }
  return USBD_StrDesc;
 80092b8:	4b02      	ldr	r3, [pc, #8]	@ (80092c4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80092ba:	4618      	mov	r0, r3
 80092bc:	3708      	adds	r7, #8
 80092be:	46bd      	mov	sp, r7
 80092c0:	bd80      	pop	{r7, pc}
 80092c2:	bf00      	nop
 80092c4:	20001604 	.word	0x20001604
 80092c8:	08009d94 	.word	0x08009d94

080092cc <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092cc:	b480      	push	{r7}
 80092ce:	b083      	sub	sp, #12
 80092d0:	af00      	add	r7, sp, #0
 80092d2:	4603      	mov	r3, r0
 80092d4:	6039      	str	r1, [r7, #0]
 80092d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	220c      	movs	r2, #12
 80092dc:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80092de:	4b03      	ldr	r3, [pc, #12]	@ (80092ec <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80092e0:	4618      	mov	r0, r3
 80092e2:	370c      	adds	r7, #12
 80092e4:	46bd      	mov	sp, r7
 80092e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ea:	4770      	bx	lr
 80092ec:	200000f4 	.word	0x200000f4

080092f0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b084      	sub	sp, #16
 80092f4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80092f6:	4b0f      	ldr	r3, [pc, #60]	@ (8009334 <Get_SerialNum+0x44>)
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80092fc:	4b0e      	ldr	r3, [pc, #56]	@ (8009338 <Get_SerialNum+0x48>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009302:	4b0e      	ldr	r3, [pc, #56]	@ (800933c <Get_SerialNum+0x4c>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009308:	68fa      	ldr	r2, [r7, #12]
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	4413      	add	r3, r2
 800930e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d009      	beq.n	800932a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009316:	2208      	movs	r2, #8
 8009318:	4909      	ldr	r1, [pc, #36]	@ (8009340 <Get_SerialNum+0x50>)
 800931a:	68f8      	ldr	r0, [r7, #12]
 800931c:	f000 f814 	bl	8009348 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009320:	2204      	movs	r2, #4
 8009322:	4908      	ldr	r1, [pc, #32]	@ (8009344 <Get_SerialNum+0x54>)
 8009324:	68b8      	ldr	r0, [r7, #8]
 8009326:	f000 f80f 	bl	8009348 <IntToUnicode>
  }
}
 800932a:	bf00      	nop
 800932c:	3710      	adds	r7, #16
 800932e:	46bd      	mov	sp, r7
 8009330:	bd80      	pop	{r7, pc}
 8009332:	bf00      	nop
 8009334:	1ff07a10 	.word	0x1ff07a10
 8009338:	1ff07a14 	.word	0x1ff07a14
 800933c:	1ff07a18 	.word	0x1ff07a18
 8009340:	20000106 	.word	0x20000106
 8009344:	20000116 	.word	0x20000116

08009348 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009348:	b480      	push	{r7}
 800934a:	b087      	sub	sp, #28
 800934c:	af00      	add	r7, sp, #0
 800934e:	60f8      	str	r0, [r7, #12]
 8009350:	60b9      	str	r1, [r7, #8]
 8009352:	4613      	mov	r3, r2
 8009354:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009356:	2300      	movs	r3, #0
 8009358:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800935a:	2300      	movs	r3, #0
 800935c:	75fb      	strb	r3, [r7, #23]
 800935e:	e027      	b.n	80093b0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	0f1b      	lsrs	r3, r3, #28
 8009364:	2b09      	cmp	r3, #9
 8009366:	d80b      	bhi.n	8009380 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	0f1b      	lsrs	r3, r3, #28
 800936c:	b2da      	uxtb	r2, r3
 800936e:	7dfb      	ldrb	r3, [r7, #23]
 8009370:	005b      	lsls	r3, r3, #1
 8009372:	4619      	mov	r1, r3
 8009374:	68bb      	ldr	r3, [r7, #8]
 8009376:	440b      	add	r3, r1
 8009378:	3230      	adds	r2, #48	@ 0x30
 800937a:	b2d2      	uxtb	r2, r2
 800937c:	701a      	strb	r2, [r3, #0]
 800937e:	e00a      	b.n	8009396 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	0f1b      	lsrs	r3, r3, #28
 8009384:	b2da      	uxtb	r2, r3
 8009386:	7dfb      	ldrb	r3, [r7, #23]
 8009388:	005b      	lsls	r3, r3, #1
 800938a:	4619      	mov	r1, r3
 800938c:	68bb      	ldr	r3, [r7, #8]
 800938e:	440b      	add	r3, r1
 8009390:	3237      	adds	r2, #55	@ 0x37
 8009392:	b2d2      	uxtb	r2, r2
 8009394:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	011b      	lsls	r3, r3, #4
 800939a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800939c:	7dfb      	ldrb	r3, [r7, #23]
 800939e:	005b      	lsls	r3, r3, #1
 80093a0:	3301      	adds	r3, #1
 80093a2:	68ba      	ldr	r2, [r7, #8]
 80093a4:	4413      	add	r3, r2
 80093a6:	2200      	movs	r2, #0
 80093a8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80093aa:	7dfb      	ldrb	r3, [r7, #23]
 80093ac:	3301      	adds	r3, #1
 80093ae:	75fb      	strb	r3, [r7, #23]
 80093b0:	7dfa      	ldrb	r2, [r7, #23]
 80093b2:	79fb      	ldrb	r3, [r7, #7]
 80093b4:	429a      	cmp	r2, r3
 80093b6:	d3d3      	bcc.n	8009360 <IntToUnicode+0x18>
  }
}
 80093b8:	bf00      	nop
 80093ba:	bf00      	nop
 80093bc:	371c      	adds	r7, #28
 80093be:	46bd      	mov	sp, r7
 80093c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c4:	4770      	bx	lr
	...

080093c8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80093c8:	b580      	push	{r7, lr}
 80093ca:	b0aa      	sub	sp, #168	@ 0xa8
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80093d0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80093d4:	2200      	movs	r2, #0
 80093d6:	601a      	str	r2, [r3, #0]
 80093d8:	605a      	str	r2, [r3, #4]
 80093da:	609a      	str	r2, [r3, #8]
 80093dc:	60da      	str	r2, [r3, #12]
 80093de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80093e0:	f107 0314 	add.w	r3, r7, #20
 80093e4:	2280      	movs	r2, #128	@ 0x80
 80093e6:	2100      	movs	r1, #0
 80093e8:	4618      	mov	r0, r3
 80093ea:	f000 fc1d 	bl	8009c28 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80093f6:	d151      	bne.n	800949c <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80093f8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80093fc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80093fe:	2300      	movs	r3, #0
 8009400:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8009404:	f107 0314 	add.w	r3, r7, #20
 8009408:	4618      	mov	r0, r3
 800940a:	f7fa fa43 	bl	8003894 <HAL_RCCEx_PeriphCLKConfig>
 800940e:	4603      	mov	r3, r0
 8009410:	2b00      	cmp	r3, #0
 8009412:	d001      	beq.n	8009418 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8009414:	f7f7 fd2c 	bl	8000e70 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009418:	4b22      	ldr	r3, [pc, #136]	@ (80094a4 <HAL_PCD_MspInit+0xdc>)
 800941a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800941c:	4a21      	ldr	r2, [pc, #132]	@ (80094a4 <HAL_PCD_MspInit+0xdc>)
 800941e:	f043 0301 	orr.w	r3, r3, #1
 8009422:	6313      	str	r3, [r2, #48]	@ 0x30
 8009424:	4b1f      	ldr	r3, [pc, #124]	@ (80094a4 <HAL_PCD_MspInit+0xdc>)
 8009426:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009428:	f003 0301 	and.w	r3, r3, #1
 800942c:	613b      	str	r3, [r7, #16]
 800942e:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009430:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8009434:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009438:	2302      	movs	r3, #2
 800943a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800943e:	2300      	movs	r3, #0
 8009440:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009444:	2303      	movs	r3, #3
 8009446:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800944a:	230a      	movs	r3, #10
 800944c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009450:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8009454:	4619      	mov	r1, r3
 8009456:	4814      	ldr	r0, [pc, #80]	@ (80094a8 <HAL_PCD_MspInit+0xe0>)
 8009458:	f7f8 f8c2 	bl	80015e0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800945c:	4b11      	ldr	r3, [pc, #68]	@ (80094a4 <HAL_PCD_MspInit+0xdc>)
 800945e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009460:	4a10      	ldr	r2, [pc, #64]	@ (80094a4 <HAL_PCD_MspInit+0xdc>)
 8009462:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009466:	6353      	str	r3, [r2, #52]	@ 0x34
 8009468:	4b0e      	ldr	r3, [pc, #56]	@ (80094a4 <HAL_PCD_MspInit+0xdc>)
 800946a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800946c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009470:	60fb      	str	r3, [r7, #12]
 8009472:	68fb      	ldr	r3, [r7, #12]
 8009474:	4b0b      	ldr	r3, [pc, #44]	@ (80094a4 <HAL_PCD_MspInit+0xdc>)
 8009476:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009478:	4a0a      	ldr	r2, [pc, #40]	@ (80094a4 <HAL_PCD_MspInit+0xdc>)
 800947a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800947e:	6453      	str	r3, [r2, #68]	@ 0x44
 8009480:	4b08      	ldr	r3, [pc, #32]	@ (80094a4 <HAL_PCD_MspInit+0xdc>)
 8009482:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009484:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009488:	60bb      	str	r3, [r7, #8]
 800948a:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800948c:	2200      	movs	r2, #0
 800948e:	2100      	movs	r1, #0
 8009490:	2043      	movs	r0, #67	@ 0x43
 8009492:	f7f8 f86e 	bl	8001572 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009496:	2043      	movs	r0, #67	@ 0x43
 8009498:	f7f8 f887 	bl	80015aa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800949c:	bf00      	nop
 800949e:	37a8      	adds	r7, #168	@ 0xa8
 80094a0:	46bd      	mov	sp, r7
 80094a2:	bd80      	pop	{r7, pc}
 80094a4:	40023800 	.word	0x40023800
 80094a8:	40020000 	.word	0x40020000

080094ac <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b082      	sub	sp, #8
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80094c0:	4619      	mov	r1, r3
 80094c2:	4610      	mov	r0, r2
 80094c4:	f7fe fa9b 	bl	80079fe <USBD_LL_SetupStage>
}
 80094c8:	bf00      	nop
 80094ca:	3708      	adds	r7, #8
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}

080094d0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b082      	sub	sp, #8
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
 80094d8:	460b      	mov	r3, r1
 80094da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 80094e2:	78fa      	ldrb	r2, [r7, #3]
 80094e4:	6879      	ldr	r1, [r7, #4]
 80094e6:	4613      	mov	r3, r2
 80094e8:	00db      	lsls	r3, r3, #3
 80094ea:	4413      	add	r3, r2
 80094ec:	009b      	lsls	r3, r3, #2
 80094ee:	440b      	add	r3, r1
 80094f0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80094f4:	681a      	ldr	r2, [r3, #0]
 80094f6:	78fb      	ldrb	r3, [r7, #3]
 80094f8:	4619      	mov	r1, r3
 80094fa:	f7fe fad5 	bl	8007aa8 <USBD_LL_DataOutStage>
}
 80094fe:	bf00      	nop
 8009500:	3708      	adds	r7, #8
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}

08009506 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009506:	b580      	push	{r7, lr}
 8009508:	b082      	sub	sp, #8
 800950a:	af00      	add	r7, sp, #0
 800950c:	6078      	str	r0, [r7, #4]
 800950e:	460b      	mov	r3, r1
 8009510:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 8009518:	78fa      	ldrb	r2, [r7, #3]
 800951a:	6879      	ldr	r1, [r7, #4]
 800951c:	4613      	mov	r3, r2
 800951e:	00db      	lsls	r3, r3, #3
 8009520:	4413      	add	r3, r2
 8009522:	009b      	lsls	r3, r3, #2
 8009524:	440b      	add	r3, r1
 8009526:	3320      	adds	r3, #32
 8009528:	681a      	ldr	r2, [r3, #0]
 800952a:	78fb      	ldrb	r3, [r7, #3]
 800952c:	4619      	mov	r1, r3
 800952e:	f7fe fb77 	bl	8007c20 <USBD_LL_DataInStage>
}
 8009532:	bf00      	nop
 8009534:	3708      	adds	r7, #8
 8009536:	46bd      	mov	sp, r7
 8009538:	bd80      	pop	{r7, pc}

0800953a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800953a:	b580      	push	{r7, lr}
 800953c:	b082      	sub	sp, #8
 800953e:	af00      	add	r7, sp, #0
 8009540:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009548:	4618      	mov	r0, r3
 800954a:	f7fe fcbb 	bl	8007ec4 <USBD_LL_SOF>
}
 800954e:	bf00      	nop
 8009550:	3708      	adds	r7, #8
 8009552:	46bd      	mov	sp, r7
 8009554:	bd80      	pop	{r7, pc}

08009556 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009556:	b580      	push	{r7, lr}
 8009558:	b084      	sub	sp, #16
 800955a:	af00      	add	r7, sp, #0
 800955c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800955e:	2301      	movs	r3, #1
 8009560:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	79db      	ldrb	r3, [r3, #7]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d102      	bne.n	8009570 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800956a:	2300      	movs	r3, #0
 800956c:	73fb      	strb	r3, [r7, #15]
 800956e:	e008      	b.n	8009582 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	79db      	ldrb	r3, [r3, #7]
 8009574:	2b02      	cmp	r3, #2
 8009576:	d102      	bne.n	800957e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009578:	2301      	movs	r3, #1
 800957a:	73fb      	strb	r3, [r7, #15]
 800957c:	e001      	b.n	8009582 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800957e:	f7f7 fc77 	bl	8000e70 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009588:	7bfa      	ldrb	r2, [r7, #15]
 800958a:	4611      	mov	r1, r2
 800958c:	4618      	mov	r0, r3
 800958e:	f7fe fc55 	bl	8007e3c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009598:	4618      	mov	r0, r3
 800959a:	f7fe fbfc 	bl	8007d96 <USBD_LL_Reset>
}
 800959e:	bf00      	nop
 80095a0:	3710      	adds	r7, #16
 80095a2:	46bd      	mov	sp, r7
 80095a4:	bd80      	pop	{r7, pc}
	...

080095a8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b082      	sub	sp, #8
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80095b6:	4618      	mov	r0, r3
 80095b8:	f7fe fc50 	bl	8007e5c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	687a      	ldr	r2, [r7, #4]
 80095c8:	6812      	ldr	r2, [r2, #0]
 80095ca:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80095ce:	f043 0301 	orr.w	r3, r3, #1
 80095d2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	7adb      	ldrb	r3, [r3, #11]
 80095d8:	2b00      	cmp	r3, #0
 80095da:	d005      	beq.n	80095e8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80095dc:	4b04      	ldr	r3, [pc, #16]	@ (80095f0 <HAL_PCD_SuspendCallback+0x48>)
 80095de:	691b      	ldr	r3, [r3, #16]
 80095e0:	4a03      	ldr	r2, [pc, #12]	@ (80095f0 <HAL_PCD_SuspendCallback+0x48>)
 80095e2:	f043 0306 	orr.w	r3, r3, #6
 80095e6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80095e8:	bf00      	nop
 80095ea:	3708      	adds	r7, #8
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bd80      	pop	{r7, pc}
 80095f0:	e000ed00 	.word	0xe000ed00

080095f4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b082      	sub	sp, #8
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009602:	4618      	mov	r0, r3
 8009604:	f7fe fc46 	bl	8007e94 <USBD_LL_Resume>
}
 8009608:	bf00      	nop
 800960a:	3708      	adds	r7, #8
 800960c:	46bd      	mov	sp, r7
 800960e:	bd80      	pop	{r7, pc}

08009610 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b082      	sub	sp, #8
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
 8009618:	460b      	mov	r3, r1
 800961a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009622:	78fa      	ldrb	r2, [r7, #3]
 8009624:	4611      	mov	r1, r2
 8009626:	4618      	mov	r0, r3
 8009628:	f7fe fc9e 	bl	8007f68 <USBD_LL_IsoOUTIncomplete>
}
 800962c:	bf00      	nop
 800962e:	3708      	adds	r7, #8
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}

08009634 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009634:	b580      	push	{r7, lr}
 8009636:	b082      	sub	sp, #8
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
 800963c:	460b      	mov	r3, r1
 800963e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009646:	78fa      	ldrb	r2, [r7, #3]
 8009648:	4611      	mov	r1, r2
 800964a:	4618      	mov	r0, r3
 800964c:	f7fe fc5a 	bl	8007f04 <USBD_LL_IsoINIncomplete>
}
 8009650:	bf00      	nop
 8009652:	3708      	adds	r7, #8
 8009654:	46bd      	mov	sp, r7
 8009656:	bd80      	pop	{r7, pc}

08009658 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009658:	b580      	push	{r7, lr}
 800965a:	b082      	sub	sp, #8
 800965c:	af00      	add	r7, sp, #0
 800965e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009666:	4618      	mov	r0, r3
 8009668:	f7fe fcb0 	bl	8007fcc <USBD_LL_DevConnected>
}
 800966c:	bf00      	nop
 800966e:	3708      	adds	r7, #8
 8009670:	46bd      	mov	sp, r7
 8009672:	bd80      	pop	{r7, pc}

08009674 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b082      	sub	sp, #8
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009682:	4618      	mov	r0, r3
 8009684:	f7fe fcad 	bl	8007fe2 <USBD_LL_DevDisconnected>
}
 8009688:	bf00      	nop
 800968a:	3708      	adds	r7, #8
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}

08009690 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b082      	sub	sp, #8
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	781b      	ldrb	r3, [r3, #0]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d13f      	bne.n	8009720 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80096a0:	4a22      	ldr	r2, [pc, #136]	@ (800972c <USBD_LL_Init+0x9c>)
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	4a20      	ldr	r2, [pc, #128]	@ (800972c <USBD_LL_Init+0x9c>)
 80096ac:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80096b0:	4b1e      	ldr	r3, [pc, #120]	@ (800972c <USBD_LL_Init+0x9c>)
 80096b2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80096b6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80096b8:	4b1c      	ldr	r3, [pc, #112]	@ (800972c <USBD_LL_Init+0x9c>)
 80096ba:	2206      	movs	r2, #6
 80096bc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80096be:	4b1b      	ldr	r3, [pc, #108]	@ (800972c <USBD_LL_Init+0x9c>)
 80096c0:	2202      	movs	r2, #2
 80096c2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80096c4:	4b19      	ldr	r3, [pc, #100]	@ (800972c <USBD_LL_Init+0x9c>)
 80096c6:	2200      	movs	r2, #0
 80096c8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80096ca:	4b18      	ldr	r3, [pc, #96]	@ (800972c <USBD_LL_Init+0x9c>)
 80096cc:	2202      	movs	r2, #2
 80096ce:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80096d0:	4b16      	ldr	r3, [pc, #88]	@ (800972c <USBD_LL_Init+0x9c>)
 80096d2:	2200      	movs	r2, #0
 80096d4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80096d6:	4b15      	ldr	r3, [pc, #84]	@ (800972c <USBD_LL_Init+0x9c>)
 80096d8:	2200      	movs	r2, #0
 80096da:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80096dc:	4b13      	ldr	r3, [pc, #76]	@ (800972c <USBD_LL_Init+0x9c>)
 80096de:	2200      	movs	r2, #0
 80096e0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80096e2:	4b12      	ldr	r3, [pc, #72]	@ (800972c <USBD_LL_Init+0x9c>)
 80096e4:	2200      	movs	r2, #0
 80096e6:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80096e8:	4b10      	ldr	r3, [pc, #64]	@ (800972c <USBD_LL_Init+0x9c>)
 80096ea:	2200      	movs	r2, #0
 80096ec:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80096ee:	4b0f      	ldr	r3, [pc, #60]	@ (800972c <USBD_LL_Init+0x9c>)
 80096f0:	2200      	movs	r2, #0
 80096f2:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80096f4:	480d      	ldr	r0, [pc, #52]	@ (800972c <USBD_LL_Init+0x9c>)
 80096f6:	f7f8 f941 	bl	800197c <HAL_PCD_Init>
 80096fa:	4603      	mov	r3, r0
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d001      	beq.n	8009704 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 8009700:	f7f7 fbb6 	bl	8000e70 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8009704:	2180      	movs	r1, #128	@ 0x80
 8009706:	4809      	ldr	r0, [pc, #36]	@ (800972c <USBD_LL_Init+0x9c>)
 8009708:	f7f9 fb8f 	bl	8002e2a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800970c:	2240      	movs	r2, #64	@ 0x40
 800970e:	2100      	movs	r1, #0
 8009710:	4806      	ldr	r0, [pc, #24]	@ (800972c <USBD_LL_Init+0x9c>)
 8009712:	f7f9 fb43 	bl	8002d9c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8009716:	2280      	movs	r2, #128	@ 0x80
 8009718:	2101      	movs	r1, #1
 800971a:	4804      	ldr	r0, [pc, #16]	@ (800972c <USBD_LL_Init+0x9c>)
 800971c:	f7f9 fb3e 	bl	8002d9c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8009720:	2300      	movs	r3, #0
}
 8009722:	4618      	mov	r0, r3
 8009724:	3708      	adds	r7, #8
 8009726:	46bd      	mov	sp, r7
 8009728:	bd80      	pop	{r7, pc}
 800972a:	bf00      	nop
 800972c:	20001804 	.word	0x20001804

08009730 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8009730:	b580      	push	{r7, lr}
 8009732:	b084      	sub	sp, #16
 8009734:	af00      	add	r7, sp, #0
 8009736:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009738:	2300      	movs	r3, #0
 800973a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800973c:	2300      	movs	r3, #0
 800973e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009746:	4618      	mov	r0, r3
 8009748:	f7f8 fa2e 	bl	8001ba8 <HAL_PCD_Start>
 800974c:	4603      	mov	r3, r0
 800974e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009750:	7bfb      	ldrb	r3, [r7, #15]
 8009752:	4618      	mov	r0, r3
 8009754:	f000 f97e 	bl	8009a54 <USBD_Get_USB_Status>
 8009758:	4603      	mov	r3, r0
 800975a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800975c:	7bbb      	ldrb	r3, [r7, #14]
}
 800975e:	4618      	mov	r0, r3
 8009760:	3710      	adds	r7, #16
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}

08009766 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009766:	b580      	push	{r7, lr}
 8009768:	b084      	sub	sp, #16
 800976a:	af00      	add	r7, sp, #0
 800976c:	6078      	str	r0, [r7, #4]
 800976e:	4608      	mov	r0, r1
 8009770:	4611      	mov	r1, r2
 8009772:	461a      	mov	r2, r3
 8009774:	4603      	mov	r3, r0
 8009776:	70fb      	strb	r3, [r7, #3]
 8009778:	460b      	mov	r3, r1
 800977a:	70bb      	strb	r3, [r7, #2]
 800977c:	4613      	mov	r3, r2
 800977e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009780:	2300      	movs	r3, #0
 8009782:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009784:	2300      	movs	r3, #0
 8009786:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800978e:	78bb      	ldrb	r3, [r7, #2]
 8009790:	883a      	ldrh	r2, [r7, #0]
 8009792:	78f9      	ldrb	r1, [r7, #3]
 8009794:	f7f8 ff1c 	bl	80025d0 <HAL_PCD_EP_Open>
 8009798:	4603      	mov	r3, r0
 800979a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800979c:	7bfb      	ldrb	r3, [r7, #15]
 800979e:	4618      	mov	r0, r3
 80097a0:	f000 f958 	bl	8009a54 <USBD_Get_USB_Status>
 80097a4:	4603      	mov	r3, r0
 80097a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80097aa:	4618      	mov	r0, r3
 80097ac:	3710      	adds	r7, #16
 80097ae:	46bd      	mov	sp, r7
 80097b0:	bd80      	pop	{r7, pc}

080097b2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097b2:	b580      	push	{r7, lr}
 80097b4:	b084      	sub	sp, #16
 80097b6:	af00      	add	r7, sp, #0
 80097b8:	6078      	str	r0, [r7, #4]
 80097ba:	460b      	mov	r3, r1
 80097bc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097be:	2300      	movs	r3, #0
 80097c0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80097c2:	2300      	movs	r3, #0
 80097c4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80097cc:	78fa      	ldrb	r2, [r7, #3]
 80097ce:	4611      	mov	r1, r2
 80097d0:	4618      	mov	r0, r3
 80097d2:	f7f8 ff67 	bl	80026a4 <HAL_PCD_EP_Close>
 80097d6:	4603      	mov	r3, r0
 80097d8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80097da:	7bfb      	ldrb	r3, [r7, #15]
 80097dc:	4618      	mov	r0, r3
 80097de:	f000 f939 	bl	8009a54 <USBD_Get_USB_Status>
 80097e2:	4603      	mov	r3, r0
 80097e4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80097e6:	7bbb      	ldrb	r3, [r7, #14]
}
 80097e8:	4618      	mov	r0, r3
 80097ea:	3710      	adds	r7, #16
 80097ec:	46bd      	mov	sp, r7
 80097ee:	bd80      	pop	{r7, pc}

080097f0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b084      	sub	sp, #16
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
 80097f8:	460b      	mov	r3, r1
 80097fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80097fc:	2300      	movs	r3, #0
 80097fe:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009800:	2300      	movs	r3, #0
 8009802:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800980a:	78fa      	ldrb	r2, [r7, #3]
 800980c:	4611      	mov	r1, r2
 800980e:	4618      	mov	r0, r3
 8009810:	f7f9 f81f 	bl	8002852 <HAL_PCD_EP_SetStall>
 8009814:	4603      	mov	r3, r0
 8009816:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009818:	7bfb      	ldrb	r3, [r7, #15]
 800981a:	4618      	mov	r0, r3
 800981c:	f000 f91a 	bl	8009a54 <USBD_Get_USB_Status>
 8009820:	4603      	mov	r3, r0
 8009822:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009824:	7bbb      	ldrb	r3, [r7, #14]
}
 8009826:	4618      	mov	r0, r3
 8009828:	3710      	adds	r7, #16
 800982a:	46bd      	mov	sp, r7
 800982c:	bd80      	pop	{r7, pc}

0800982e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800982e:	b580      	push	{r7, lr}
 8009830:	b084      	sub	sp, #16
 8009832:	af00      	add	r7, sp, #0
 8009834:	6078      	str	r0, [r7, #4]
 8009836:	460b      	mov	r3, r1
 8009838:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800983a:	2300      	movs	r3, #0
 800983c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800983e:	2300      	movs	r3, #0
 8009840:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009848:	78fa      	ldrb	r2, [r7, #3]
 800984a:	4611      	mov	r1, r2
 800984c:	4618      	mov	r0, r3
 800984e:	f7f9 f863 	bl	8002918 <HAL_PCD_EP_ClrStall>
 8009852:	4603      	mov	r3, r0
 8009854:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009856:	7bfb      	ldrb	r3, [r7, #15]
 8009858:	4618      	mov	r0, r3
 800985a:	f000 f8fb 	bl	8009a54 <USBD_Get_USB_Status>
 800985e:	4603      	mov	r3, r0
 8009860:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009862:	7bbb      	ldrb	r3, [r7, #14]
}
 8009864:	4618      	mov	r0, r3
 8009866:	3710      	adds	r7, #16
 8009868:	46bd      	mov	sp, r7
 800986a:	bd80      	pop	{r7, pc}

0800986c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800986c:	b480      	push	{r7}
 800986e:	b085      	sub	sp, #20
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
 8009874:	460b      	mov	r3, r1
 8009876:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800987e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009880:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009884:	2b00      	cmp	r3, #0
 8009886:	da0b      	bge.n	80098a0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009888:	78fb      	ldrb	r3, [r7, #3]
 800988a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800988e:	68f9      	ldr	r1, [r7, #12]
 8009890:	4613      	mov	r3, r2
 8009892:	00db      	lsls	r3, r3, #3
 8009894:	4413      	add	r3, r2
 8009896:	009b      	lsls	r3, r3, #2
 8009898:	440b      	add	r3, r1
 800989a:	3316      	adds	r3, #22
 800989c:	781b      	ldrb	r3, [r3, #0]
 800989e:	e00b      	b.n	80098b8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80098a0:	78fb      	ldrb	r3, [r7, #3]
 80098a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80098a6:	68f9      	ldr	r1, [r7, #12]
 80098a8:	4613      	mov	r3, r2
 80098aa:	00db      	lsls	r3, r3, #3
 80098ac:	4413      	add	r3, r2
 80098ae:	009b      	lsls	r3, r3, #2
 80098b0:	440b      	add	r3, r1
 80098b2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80098b6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	3714      	adds	r7, #20
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr

080098c4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80098c4:	b580      	push	{r7, lr}
 80098c6:	b084      	sub	sp, #16
 80098c8:	af00      	add	r7, sp, #0
 80098ca:	6078      	str	r0, [r7, #4]
 80098cc:	460b      	mov	r3, r1
 80098ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098d0:	2300      	movs	r3, #0
 80098d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098d4:	2300      	movs	r3, #0
 80098d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80098de:	78fa      	ldrb	r2, [r7, #3]
 80098e0:	4611      	mov	r1, r2
 80098e2:	4618      	mov	r0, r3
 80098e4:	f7f8 fe50 	bl	8002588 <HAL_PCD_SetAddress>
 80098e8:	4603      	mov	r3, r0
 80098ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098ec:	7bfb      	ldrb	r3, [r7, #15]
 80098ee:	4618      	mov	r0, r3
 80098f0:	f000 f8b0 	bl	8009a54 <USBD_Get_USB_Status>
 80098f4:	4603      	mov	r3, r0
 80098f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098f8:	7bbb      	ldrb	r3, [r7, #14]
}
 80098fa:	4618      	mov	r0, r3
 80098fc:	3710      	adds	r7, #16
 80098fe:	46bd      	mov	sp, r7
 8009900:	bd80      	pop	{r7, pc}

08009902 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009902:	b580      	push	{r7, lr}
 8009904:	b086      	sub	sp, #24
 8009906:	af00      	add	r7, sp, #0
 8009908:	60f8      	str	r0, [r7, #12]
 800990a:	607a      	str	r2, [r7, #4]
 800990c:	603b      	str	r3, [r7, #0]
 800990e:	460b      	mov	r3, r1
 8009910:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009912:	2300      	movs	r3, #0
 8009914:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009916:	2300      	movs	r3, #0
 8009918:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009920:	7af9      	ldrb	r1, [r7, #11]
 8009922:	683b      	ldr	r3, [r7, #0]
 8009924:	687a      	ldr	r2, [r7, #4]
 8009926:	f7f8 ff5a 	bl	80027de <HAL_PCD_EP_Transmit>
 800992a:	4603      	mov	r3, r0
 800992c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800992e:	7dfb      	ldrb	r3, [r7, #23]
 8009930:	4618      	mov	r0, r3
 8009932:	f000 f88f 	bl	8009a54 <USBD_Get_USB_Status>
 8009936:	4603      	mov	r3, r0
 8009938:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800993a:	7dbb      	ldrb	r3, [r7, #22]
}
 800993c:	4618      	mov	r0, r3
 800993e:	3718      	adds	r7, #24
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}

08009944 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b086      	sub	sp, #24
 8009948:	af00      	add	r7, sp, #0
 800994a:	60f8      	str	r0, [r7, #12]
 800994c:	607a      	str	r2, [r7, #4]
 800994e:	603b      	str	r3, [r7, #0]
 8009950:	460b      	mov	r3, r1
 8009952:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009954:	2300      	movs	r3, #0
 8009956:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009958:	2300      	movs	r3, #0
 800995a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009962:	7af9      	ldrb	r1, [r7, #11]
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	687a      	ldr	r2, [r7, #4]
 8009968:	f7f8 fee6 	bl	8002738 <HAL_PCD_EP_Receive>
 800996c:	4603      	mov	r3, r0
 800996e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009970:	7dfb      	ldrb	r3, [r7, #23]
 8009972:	4618      	mov	r0, r3
 8009974:	f000 f86e 	bl	8009a54 <USBD_Get_USB_Status>
 8009978:	4603      	mov	r3, r0
 800997a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800997c:	7dbb      	ldrb	r3, [r7, #22]
}
 800997e:	4618      	mov	r0, r3
 8009980:	3718      	adds	r7, #24
 8009982:	46bd      	mov	sp, r7
 8009984:	bd80      	pop	{r7, pc}

08009986 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009986:	b580      	push	{r7, lr}
 8009988:	b082      	sub	sp, #8
 800998a:	af00      	add	r7, sp, #0
 800998c:	6078      	str	r0, [r7, #4]
 800998e:	460b      	mov	r3, r1
 8009990:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009998:	78fa      	ldrb	r2, [r7, #3]
 800999a:	4611      	mov	r1, r2
 800999c:	4618      	mov	r0, r3
 800999e:	f7f8 ff06 	bl	80027ae <HAL_PCD_EP_GetRxCount>
 80099a2:	4603      	mov	r3, r0
}
 80099a4:	4618      	mov	r0, r3
 80099a6:	3708      	adds	r7, #8
 80099a8:	46bd      	mov	sp, r7
 80099aa:	bd80      	pop	{r7, pc}

080099ac <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	b082      	sub	sp, #8
 80099b0:	af00      	add	r7, sp, #0
 80099b2:	6078      	str	r0, [r7, #4]
 80099b4:	460b      	mov	r3, r1
 80099b6:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80099b8:	78fb      	ldrb	r3, [r7, #3]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d002      	beq.n	80099c4 <HAL_PCDEx_LPM_Callback+0x18>
 80099be:	2b01      	cmp	r3, #1
 80099c0:	d01f      	beq.n	8009a02 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 80099c2:	e03b      	b.n	8009a3c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	7adb      	ldrb	r3, [r3, #11]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d007      	beq.n	80099dc <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80099cc:	f000 f83c 	bl	8009a48 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80099d0:	4b1c      	ldr	r3, [pc, #112]	@ (8009a44 <HAL_PCDEx_LPM_Callback+0x98>)
 80099d2:	691b      	ldr	r3, [r3, #16]
 80099d4:	4a1b      	ldr	r2, [pc, #108]	@ (8009a44 <HAL_PCDEx_LPM_Callback+0x98>)
 80099d6:	f023 0306 	bic.w	r3, r3, #6
 80099da:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	687a      	ldr	r2, [r7, #4]
 80099e8:	6812      	ldr	r2, [r2, #0]
 80099ea:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80099ee:	f023 0301 	bic.w	r3, r3, #1
 80099f2:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 80099fa:	4618      	mov	r0, r3
 80099fc:	f7fe fa4a 	bl	8007e94 <USBD_LL_Resume>
    break;
 8009a00:	e01c      	b.n	8009a3c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	687a      	ldr	r2, [r7, #4]
 8009a0e:	6812      	ldr	r2, [r2, #0]
 8009a10:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009a14:	f043 0301 	orr.w	r3, r3, #1
 8009a18:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009a20:	4618      	mov	r0, r3
 8009a22:	f7fe fa1b 	bl	8007e5c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	7adb      	ldrb	r3, [r3, #11]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d005      	beq.n	8009a3a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8009a2e:	4b05      	ldr	r3, [pc, #20]	@ (8009a44 <HAL_PCDEx_LPM_Callback+0x98>)
 8009a30:	691b      	ldr	r3, [r3, #16]
 8009a32:	4a04      	ldr	r2, [pc, #16]	@ (8009a44 <HAL_PCDEx_LPM_Callback+0x98>)
 8009a34:	f043 0306 	orr.w	r3, r3, #6
 8009a38:	6113      	str	r3, [r2, #16]
    break;
 8009a3a:	bf00      	nop
}
 8009a3c:	bf00      	nop
 8009a3e:	3708      	adds	r7, #8
 8009a40:	46bd      	mov	sp, r7
 8009a42:	bd80      	pop	{r7, pc}
 8009a44:	e000ed00 	.word	0xe000ed00

08009a48 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8009a48:	b580      	push	{r7, lr}
 8009a4a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8009a4c:	f7f6 ff8c 	bl	8000968 <SystemClock_Config>
}
 8009a50:	bf00      	nop
 8009a52:	bd80      	pop	{r7, pc}

08009a54 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009a54:	b480      	push	{r7}
 8009a56:	b085      	sub	sp, #20
 8009a58:	af00      	add	r7, sp, #0
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a5e:	2300      	movs	r3, #0
 8009a60:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009a62:	79fb      	ldrb	r3, [r7, #7]
 8009a64:	2b03      	cmp	r3, #3
 8009a66:	d817      	bhi.n	8009a98 <USBD_Get_USB_Status+0x44>
 8009a68:	a201      	add	r2, pc, #4	@ (adr r2, 8009a70 <USBD_Get_USB_Status+0x1c>)
 8009a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a6e:	bf00      	nop
 8009a70:	08009a81 	.word	0x08009a81
 8009a74:	08009a87 	.word	0x08009a87
 8009a78:	08009a8d 	.word	0x08009a8d
 8009a7c:	08009a93 	.word	0x08009a93
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009a80:	2300      	movs	r3, #0
 8009a82:	73fb      	strb	r3, [r7, #15]
    break;
 8009a84:	e00b      	b.n	8009a9e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009a86:	2303      	movs	r3, #3
 8009a88:	73fb      	strb	r3, [r7, #15]
    break;
 8009a8a:	e008      	b.n	8009a9e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009a8c:	2301      	movs	r3, #1
 8009a8e:	73fb      	strb	r3, [r7, #15]
    break;
 8009a90:	e005      	b.n	8009a9e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009a92:	2303      	movs	r3, #3
 8009a94:	73fb      	strb	r3, [r7, #15]
    break;
 8009a96:	e002      	b.n	8009a9e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009a98:	2303      	movs	r3, #3
 8009a9a:	73fb      	strb	r3, [r7, #15]
    break;
 8009a9c:	bf00      	nop
  }
  return usb_status;
 8009a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	3714      	adds	r7, #20
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aaa:	4770      	bx	lr

08009aac <malloc>:
 8009aac:	4b02      	ldr	r3, [pc, #8]	@ (8009ab8 <malloc+0xc>)
 8009aae:	4601      	mov	r1, r0
 8009ab0:	6818      	ldr	r0, [r3, #0]
 8009ab2:	f000 b82d 	b.w	8009b10 <_malloc_r>
 8009ab6:	bf00      	nop
 8009ab8:	20000120 	.word	0x20000120

08009abc <free>:
 8009abc:	4b02      	ldr	r3, [pc, #8]	@ (8009ac8 <free+0xc>)
 8009abe:	4601      	mov	r1, r0
 8009ac0:	6818      	ldr	r0, [r3, #0]
 8009ac2:	f000 b8f5 	b.w	8009cb0 <_free_r>
 8009ac6:	bf00      	nop
 8009ac8:	20000120 	.word	0x20000120

08009acc <sbrk_aligned>:
 8009acc:	b570      	push	{r4, r5, r6, lr}
 8009ace:	4e0f      	ldr	r6, [pc, #60]	@ (8009b0c <sbrk_aligned+0x40>)
 8009ad0:	460c      	mov	r4, r1
 8009ad2:	6831      	ldr	r1, [r6, #0]
 8009ad4:	4605      	mov	r5, r0
 8009ad6:	b911      	cbnz	r1, 8009ade <sbrk_aligned+0x12>
 8009ad8:	f000 f8ae 	bl	8009c38 <_sbrk_r>
 8009adc:	6030      	str	r0, [r6, #0]
 8009ade:	4621      	mov	r1, r4
 8009ae0:	4628      	mov	r0, r5
 8009ae2:	f000 f8a9 	bl	8009c38 <_sbrk_r>
 8009ae6:	1c43      	adds	r3, r0, #1
 8009ae8:	d103      	bne.n	8009af2 <sbrk_aligned+0x26>
 8009aea:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8009aee:	4620      	mov	r0, r4
 8009af0:	bd70      	pop	{r4, r5, r6, pc}
 8009af2:	1cc4      	adds	r4, r0, #3
 8009af4:	f024 0403 	bic.w	r4, r4, #3
 8009af8:	42a0      	cmp	r0, r4
 8009afa:	d0f8      	beq.n	8009aee <sbrk_aligned+0x22>
 8009afc:	1a21      	subs	r1, r4, r0
 8009afe:	4628      	mov	r0, r5
 8009b00:	f000 f89a 	bl	8009c38 <_sbrk_r>
 8009b04:	3001      	adds	r0, #1
 8009b06:	d1f2      	bne.n	8009aee <sbrk_aligned+0x22>
 8009b08:	e7ef      	b.n	8009aea <sbrk_aligned+0x1e>
 8009b0a:	bf00      	nop
 8009b0c:	20001ce4 	.word	0x20001ce4

08009b10 <_malloc_r>:
 8009b10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b14:	1ccd      	adds	r5, r1, #3
 8009b16:	f025 0503 	bic.w	r5, r5, #3
 8009b1a:	3508      	adds	r5, #8
 8009b1c:	2d0c      	cmp	r5, #12
 8009b1e:	bf38      	it	cc
 8009b20:	250c      	movcc	r5, #12
 8009b22:	2d00      	cmp	r5, #0
 8009b24:	4606      	mov	r6, r0
 8009b26:	db01      	blt.n	8009b2c <_malloc_r+0x1c>
 8009b28:	42a9      	cmp	r1, r5
 8009b2a:	d904      	bls.n	8009b36 <_malloc_r+0x26>
 8009b2c:	230c      	movs	r3, #12
 8009b2e:	6033      	str	r3, [r6, #0]
 8009b30:	2000      	movs	r0, #0
 8009b32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b36:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009c0c <_malloc_r+0xfc>
 8009b3a:	f000 f869 	bl	8009c10 <__malloc_lock>
 8009b3e:	f8d8 3000 	ldr.w	r3, [r8]
 8009b42:	461c      	mov	r4, r3
 8009b44:	bb44      	cbnz	r4, 8009b98 <_malloc_r+0x88>
 8009b46:	4629      	mov	r1, r5
 8009b48:	4630      	mov	r0, r6
 8009b4a:	f7ff ffbf 	bl	8009acc <sbrk_aligned>
 8009b4e:	1c43      	adds	r3, r0, #1
 8009b50:	4604      	mov	r4, r0
 8009b52:	d158      	bne.n	8009c06 <_malloc_r+0xf6>
 8009b54:	f8d8 4000 	ldr.w	r4, [r8]
 8009b58:	4627      	mov	r7, r4
 8009b5a:	2f00      	cmp	r7, #0
 8009b5c:	d143      	bne.n	8009be6 <_malloc_r+0xd6>
 8009b5e:	2c00      	cmp	r4, #0
 8009b60:	d04b      	beq.n	8009bfa <_malloc_r+0xea>
 8009b62:	6823      	ldr	r3, [r4, #0]
 8009b64:	4639      	mov	r1, r7
 8009b66:	4630      	mov	r0, r6
 8009b68:	eb04 0903 	add.w	r9, r4, r3
 8009b6c:	f000 f864 	bl	8009c38 <_sbrk_r>
 8009b70:	4581      	cmp	r9, r0
 8009b72:	d142      	bne.n	8009bfa <_malloc_r+0xea>
 8009b74:	6821      	ldr	r1, [r4, #0]
 8009b76:	1a6d      	subs	r5, r5, r1
 8009b78:	4629      	mov	r1, r5
 8009b7a:	4630      	mov	r0, r6
 8009b7c:	f7ff ffa6 	bl	8009acc <sbrk_aligned>
 8009b80:	3001      	adds	r0, #1
 8009b82:	d03a      	beq.n	8009bfa <_malloc_r+0xea>
 8009b84:	6823      	ldr	r3, [r4, #0]
 8009b86:	442b      	add	r3, r5
 8009b88:	6023      	str	r3, [r4, #0]
 8009b8a:	f8d8 3000 	ldr.w	r3, [r8]
 8009b8e:	685a      	ldr	r2, [r3, #4]
 8009b90:	bb62      	cbnz	r2, 8009bec <_malloc_r+0xdc>
 8009b92:	f8c8 7000 	str.w	r7, [r8]
 8009b96:	e00f      	b.n	8009bb8 <_malloc_r+0xa8>
 8009b98:	6822      	ldr	r2, [r4, #0]
 8009b9a:	1b52      	subs	r2, r2, r5
 8009b9c:	d420      	bmi.n	8009be0 <_malloc_r+0xd0>
 8009b9e:	2a0b      	cmp	r2, #11
 8009ba0:	d917      	bls.n	8009bd2 <_malloc_r+0xc2>
 8009ba2:	1961      	adds	r1, r4, r5
 8009ba4:	42a3      	cmp	r3, r4
 8009ba6:	6025      	str	r5, [r4, #0]
 8009ba8:	bf18      	it	ne
 8009baa:	6059      	strne	r1, [r3, #4]
 8009bac:	6863      	ldr	r3, [r4, #4]
 8009bae:	bf08      	it	eq
 8009bb0:	f8c8 1000 	streq.w	r1, [r8]
 8009bb4:	5162      	str	r2, [r4, r5]
 8009bb6:	604b      	str	r3, [r1, #4]
 8009bb8:	4630      	mov	r0, r6
 8009bba:	f000 f82f 	bl	8009c1c <__malloc_unlock>
 8009bbe:	f104 000b 	add.w	r0, r4, #11
 8009bc2:	1d23      	adds	r3, r4, #4
 8009bc4:	f020 0007 	bic.w	r0, r0, #7
 8009bc8:	1ac2      	subs	r2, r0, r3
 8009bca:	bf1c      	itt	ne
 8009bcc:	1a1b      	subne	r3, r3, r0
 8009bce:	50a3      	strne	r3, [r4, r2]
 8009bd0:	e7af      	b.n	8009b32 <_malloc_r+0x22>
 8009bd2:	6862      	ldr	r2, [r4, #4]
 8009bd4:	42a3      	cmp	r3, r4
 8009bd6:	bf0c      	ite	eq
 8009bd8:	f8c8 2000 	streq.w	r2, [r8]
 8009bdc:	605a      	strne	r2, [r3, #4]
 8009bde:	e7eb      	b.n	8009bb8 <_malloc_r+0xa8>
 8009be0:	4623      	mov	r3, r4
 8009be2:	6864      	ldr	r4, [r4, #4]
 8009be4:	e7ae      	b.n	8009b44 <_malloc_r+0x34>
 8009be6:	463c      	mov	r4, r7
 8009be8:	687f      	ldr	r7, [r7, #4]
 8009bea:	e7b6      	b.n	8009b5a <_malloc_r+0x4a>
 8009bec:	461a      	mov	r2, r3
 8009bee:	685b      	ldr	r3, [r3, #4]
 8009bf0:	42a3      	cmp	r3, r4
 8009bf2:	d1fb      	bne.n	8009bec <_malloc_r+0xdc>
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	6053      	str	r3, [r2, #4]
 8009bf8:	e7de      	b.n	8009bb8 <_malloc_r+0xa8>
 8009bfa:	230c      	movs	r3, #12
 8009bfc:	6033      	str	r3, [r6, #0]
 8009bfe:	4630      	mov	r0, r6
 8009c00:	f000 f80c 	bl	8009c1c <__malloc_unlock>
 8009c04:	e794      	b.n	8009b30 <_malloc_r+0x20>
 8009c06:	6005      	str	r5, [r0, #0]
 8009c08:	e7d6      	b.n	8009bb8 <_malloc_r+0xa8>
 8009c0a:	bf00      	nop
 8009c0c:	20001ce8 	.word	0x20001ce8

08009c10 <__malloc_lock>:
 8009c10:	4801      	ldr	r0, [pc, #4]	@ (8009c18 <__malloc_lock+0x8>)
 8009c12:	f000 b84b 	b.w	8009cac <__retarget_lock_acquire_recursive>
 8009c16:	bf00      	nop
 8009c18:	20001e24 	.word	0x20001e24

08009c1c <__malloc_unlock>:
 8009c1c:	4801      	ldr	r0, [pc, #4]	@ (8009c24 <__malloc_unlock+0x8>)
 8009c1e:	f000 b846 	b.w	8009cae <__retarget_lock_release_recursive>
 8009c22:	bf00      	nop
 8009c24:	20001e24 	.word	0x20001e24

08009c28 <memset>:
 8009c28:	4402      	add	r2, r0
 8009c2a:	4603      	mov	r3, r0
 8009c2c:	4293      	cmp	r3, r2
 8009c2e:	d100      	bne.n	8009c32 <memset+0xa>
 8009c30:	4770      	bx	lr
 8009c32:	f803 1b01 	strb.w	r1, [r3], #1
 8009c36:	e7f9      	b.n	8009c2c <memset+0x4>

08009c38 <_sbrk_r>:
 8009c38:	b538      	push	{r3, r4, r5, lr}
 8009c3a:	4d06      	ldr	r5, [pc, #24]	@ (8009c54 <_sbrk_r+0x1c>)
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	4604      	mov	r4, r0
 8009c40:	4608      	mov	r0, r1
 8009c42:	602b      	str	r3, [r5, #0]
 8009c44:	f7f7 fac8 	bl	80011d8 <_sbrk>
 8009c48:	1c43      	adds	r3, r0, #1
 8009c4a:	d102      	bne.n	8009c52 <_sbrk_r+0x1a>
 8009c4c:	682b      	ldr	r3, [r5, #0]
 8009c4e:	b103      	cbz	r3, 8009c52 <_sbrk_r+0x1a>
 8009c50:	6023      	str	r3, [r4, #0]
 8009c52:	bd38      	pop	{r3, r4, r5, pc}
 8009c54:	20001e28 	.word	0x20001e28

08009c58 <__errno>:
 8009c58:	4b01      	ldr	r3, [pc, #4]	@ (8009c60 <__errno+0x8>)
 8009c5a:	6818      	ldr	r0, [r3, #0]
 8009c5c:	4770      	bx	lr
 8009c5e:	bf00      	nop
 8009c60:	20000120 	.word	0x20000120

08009c64 <__libc_init_array>:
 8009c64:	b570      	push	{r4, r5, r6, lr}
 8009c66:	4d0d      	ldr	r5, [pc, #52]	@ (8009c9c <__libc_init_array+0x38>)
 8009c68:	4c0d      	ldr	r4, [pc, #52]	@ (8009ca0 <__libc_init_array+0x3c>)
 8009c6a:	1b64      	subs	r4, r4, r5
 8009c6c:	10a4      	asrs	r4, r4, #2
 8009c6e:	2600      	movs	r6, #0
 8009c70:	42a6      	cmp	r6, r4
 8009c72:	d109      	bne.n	8009c88 <__libc_init_array+0x24>
 8009c74:	4d0b      	ldr	r5, [pc, #44]	@ (8009ca4 <__libc_init_array+0x40>)
 8009c76:	4c0c      	ldr	r4, [pc, #48]	@ (8009ca8 <__libc_init_array+0x44>)
 8009c78:	f000 f864 	bl	8009d44 <_init>
 8009c7c:	1b64      	subs	r4, r4, r5
 8009c7e:	10a4      	asrs	r4, r4, #2
 8009c80:	2600      	movs	r6, #0
 8009c82:	42a6      	cmp	r6, r4
 8009c84:	d105      	bne.n	8009c92 <__libc_init_array+0x2e>
 8009c86:	bd70      	pop	{r4, r5, r6, pc}
 8009c88:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c8c:	4798      	blx	r3
 8009c8e:	3601      	adds	r6, #1
 8009c90:	e7ee      	b.n	8009c70 <__libc_init_array+0xc>
 8009c92:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c96:	4798      	blx	r3
 8009c98:	3601      	adds	r6, #1
 8009c9a:	e7f2      	b.n	8009c82 <__libc_init_array+0x1e>
 8009c9c:	08009dbc 	.word	0x08009dbc
 8009ca0:	08009dbc 	.word	0x08009dbc
 8009ca4:	08009dbc 	.word	0x08009dbc
 8009ca8:	08009dc0 	.word	0x08009dc0

08009cac <__retarget_lock_acquire_recursive>:
 8009cac:	4770      	bx	lr

08009cae <__retarget_lock_release_recursive>:
 8009cae:	4770      	bx	lr

08009cb0 <_free_r>:
 8009cb0:	b538      	push	{r3, r4, r5, lr}
 8009cb2:	4605      	mov	r5, r0
 8009cb4:	2900      	cmp	r1, #0
 8009cb6:	d041      	beq.n	8009d3c <_free_r+0x8c>
 8009cb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cbc:	1f0c      	subs	r4, r1, #4
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	bfb8      	it	lt
 8009cc2:	18e4      	addlt	r4, r4, r3
 8009cc4:	f7ff ffa4 	bl	8009c10 <__malloc_lock>
 8009cc8:	4a1d      	ldr	r2, [pc, #116]	@ (8009d40 <_free_r+0x90>)
 8009cca:	6813      	ldr	r3, [r2, #0]
 8009ccc:	b933      	cbnz	r3, 8009cdc <_free_r+0x2c>
 8009cce:	6063      	str	r3, [r4, #4]
 8009cd0:	6014      	str	r4, [r2, #0]
 8009cd2:	4628      	mov	r0, r5
 8009cd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009cd8:	f7ff bfa0 	b.w	8009c1c <__malloc_unlock>
 8009cdc:	42a3      	cmp	r3, r4
 8009cde:	d908      	bls.n	8009cf2 <_free_r+0x42>
 8009ce0:	6820      	ldr	r0, [r4, #0]
 8009ce2:	1821      	adds	r1, r4, r0
 8009ce4:	428b      	cmp	r3, r1
 8009ce6:	bf01      	itttt	eq
 8009ce8:	6819      	ldreq	r1, [r3, #0]
 8009cea:	685b      	ldreq	r3, [r3, #4]
 8009cec:	1809      	addeq	r1, r1, r0
 8009cee:	6021      	streq	r1, [r4, #0]
 8009cf0:	e7ed      	b.n	8009cce <_free_r+0x1e>
 8009cf2:	461a      	mov	r2, r3
 8009cf4:	685b      	ldr	r3, [r3, #4]
 8009cf6:	b10b      	cbz	r3, 8009cfc <_free_r+0x4c>
 8009cf8:	42a3      	cmp	r3, r4
 8009cfa:	d9fa      	bls.n	8009cf2 <_free_r+0x42>
 8009cfc:	6811      	ldr	r1, [r2, #0]
 8009cfe:	1850      	adds	r0, r2, r1
 8009d00:	42a0      	cmp	r0, r4
 8009d02:	d10b      	bne.n	8009d1c <_free_r+0x6c>
 8009d04:	6820      	ldr	r0, [r4, #0]
 8009d06:	4401      	add	r1, r0
 8009d08:	1850      	adds	r0, r2, r1
 8009d0a:	4283      	cmp	r3, r0
 8009d0c:	6011      	str	r1, [r2, #0]
 8009d0e:	d1e0      	bne.n	8009cd2 <_free_r+0x22>
 8009d10:	6818      	ldr	r0, [r3, #0]
 8009d12:	685b      	ldr	r3, [r3, #4]
 8009d14:	6053      	str	r3, [r2, #4]
 8009d16:	4408      	add	r0, r1
 8009d18:	6010      	str	r0, [r2, #0]
 8009d1a:	e7da      	b.n	8009cd2 <_free_r+0x22>
 8009d1c:	d902      	bls.n	8009d24 <_free_r+0x74>
 8009d1e:	230c      	movs	r3, #12
 8009d20:	602b      	str	r3, [r5, #0]
 8009d22:	e7d6      	b.n	8009cd2 <_free_r+0x22>
 8009d24:	6820      	ldr	r0, [r4, #0]
 8009d26:	1821      	adds	r1, r4, r0
 8009d28:	428b      	cmp	r3, r1
 8009d2a:	bf04      	itt	eq
 8009d2c:	6819      	ldreq	r1, [r3, #0]
 8009d2e:	685b      	ldreq	r3, [r3, #4]
 8009d30:	6063      	str	r3, [r4, #4]
 8009d32:	bf04      	itt	eq
 8009d34:	1809      	addeq	r1, r1, r0
 8009d36:	6021      	streq	r1, [r4, #0]
 8009d38:	6054      	str	r4, [r2, #4]
 8009d3a:	e7ca      	b.n	8009cd2 <_free_r+0x22>
 8009d3c:	bd38      	pop	{r3, r4, r5, pc}
 8009d3e:	bf00      	nop
 8009d40:	20001ce8 	.word	0x20001ce8

08009d44 <_init>:
 8009d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d46:	bf00      	nop
 8009d48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d4a:	bc08      	pop	{r3}
 8009d4c:	469e      	mov	lr, r3
 8009d4e:	4770      	bx	lr

08009d50 <_fini>:
 8009d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d52:	bf00      	nop
 8009d54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d56:	bc08      	pop	{r3}
 8009d58:	469e      	mov	lr, r3
 8009d5a:	4770      	bx	lr
