#-----------------------------------------------------------
# Vivado v2014.3.1 (64-bit)
# SW Build 1056140 on Thu Oct 30 16:30:39 MDT 2014
# IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014
# Start of session at: Wed Jul 13 12:36:59 2016
# Process ID: 8080
# Log file: /home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/LEDPLAY.vdi
# Journal file: /home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source LEDPLAY.tcl -notrace
Command: open_checkpoint LEDPLAY_placed.dcp
INFO: [Netlist 29-17] Analyzing 30887 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3.1
Loading clock regions from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /home/gerstein/Xlinix/Vivado/2014.3.1/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /home/gerstein/Xlinix/Vivado/2014.3.1/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'proc_clk/sysclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/.Xil/Vivado-8080-localhost/dcp/LEDPLAY.edf:8097848]
Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/.Xil/Vivado-8080-localhost/dcp/LEDPLAY_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 2851.172 ; gain = 927.348 ; free physical = 6228 ; free virtual = 7872
Finished Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/.Xil/Vivado-8080-localhost/dcp/LEDPLAY_early.xdc]
Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/.Xil/Vivado-8080-localhost/dcp/LEDPLAY.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.srcs/constrs_1/imports/new/LEDPLAY_try1.xdc:9]
Finished Parsing XDC File [/home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/.Xil/Vivado-8080-localhost/dcp/LEDPLAY.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3133.641 ; gain = 282.469 ; free physical = 5952 ; free virtual = 7596
Restored from archive | CPU: 38.780000 secs | Memory: 237.285835 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3133.641 ; gain = 282.469 ; free physical = 5952 ; free virtual = 7596
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 40 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 8 instances

INFO: [Project 1-484] Checkpoint was created with build 1056140
open_checkpoint: Time (s): cpu = 00:02:34 ; elapsed = 00:02:56 . Memory (MB): peak = 3133.641 ; gain = 2322.883 ; free physical = 6521 ; free virtual = 7600
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -74 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
WARNING: [Drc 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_n has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
WARNING: [Drc 23-20] Rule violation (PORTPROP-2) selectio_diff_term - The port clk_p has an invalid DIFF_TERM property value. For the target architecture, IOSTANDARD value DIFF_SSTL15 does not support on-chip input differential termination. The DIFF_TERM property value will be ignored.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1f899ff54

Time (s): cpu = 00:03:17 ; elapsed = 00:03:38 . Memory (MB): peak = 3675.773 ; gain = 73.906 ; free physical = 5978 ; free virtual = 7058

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1f899ff54

Time (s): cpu = 00:03:27 ; elapsed = 00:03:48 . Memory (MB): peak = 3675.777 ; gain = 73.910 ; free physical = 5969 ; free virtual = 7049

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f899ff54

Time (s): cpu = 00:03:28 ; elapsed = 00:03:50 . Memory (MB): peak = 3675.777 ; gain = 73.910 ; free physical = 5965 ; free virtual = 7044
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 149c07907

Time (s): cpu = 00:05:25 ; elapsed = 00:05:59 . Memory (MB): peak = 4133.805 ; gain = 531.938 ; free physical = 5519 ; free virtual = 6599
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0855| TNS=-1.86  | WHS=-0.414 | THS=-7.98e+03|

Phase 2 Router Initialization | Checksum: fb9ef9dd

Time (s): cpu = 00:06:02 ; elapsed = 00:06:39 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5455 ; free virtual = 6535

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: fc47cf2f

Time (s): cpu = 00:08:06 ; elapsed = 00:08:56 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5455 ; free virtual = 6535

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 9388
 Number of Nodes with overlaps = 630
 Number of Nodes with overlaps = 117
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 3
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X64Y129/IMUX_L16
Overlapping nets: 2
	UL1/zzz[51].UZ/O1
	UL1/zzz[39].UZ/Q[0]
2. INT_R_X33Y186/IMUX1
Overlapping nets: 2
	UL1/zzz[40].UZ/etabin2[1].PE/pe2_sel[0]
	UL1/zzz[40].UZ/etabin2[0].PE/O3
3. INT_R_X123Y128/EE4BEG2
Overlapping nets: 2
	UL1/zzz[48].UZ/etabin2[3].etabin1[5].jet/O1
	UL1/zzz[27].UZ/track_eta[3]

 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 2615ecfd8

Time (s): cpu = 00:11:12 ; elapsed = 00:12:21 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5494 ; free virtual = 6574
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.193 | TNS=-33.1  | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: ca9f5573

Time (s): cpu = 00:11:17 ; elapsed = 00:12:27 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5494 ; free virtual = 6574

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 125e96c7f

Time (s): cpu = 00:11:27 ; elapsed = 00:12:38 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5453 ; free virtual = 6533
Phase 4.1.2 GlobIterForTiming | Checksum: 1dacd6e93

Time (s): cpu = 00:11:36 ; elapsed = 00:12:49 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5454 ; free virtual = 6534
Phase 4.1 Global Iteration 0 | Checksum: 1dacd6e93

Time (s): cpu = 00:11:37 ; elapsed = 00:12:49 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5454 ; free virtual = 6533

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 563
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 946f3722

Time (s): cpu = 00:12:29 ; elapsed = 00:13:47 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5520 ; free virtual = 6600
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.173 | TNS=-12.5  | WHS=N/A    | THS=N/A    |


Phase 4.2.2 GlobIterForTiming

Phase 4.2.2.1 Update Timing
Phase 4.2.2.1 Update Timing | Checksum: 183e0854b

Time (s): cpu = 00:12:34 ; elapsed = 00:13:52 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5520 ; free virtual = 6600

Phase 4.2.2.2 Fast Budgeting
Phase 4.2.2.2 Fast Budgeting | Checksum: 15b445e9d

Time (s): cpu = 00:12:44 ; elapsed = 00:14:04 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5472 ; free virtual = 6551
Phase 4.2.2 GlobIterForTiming | Checksum: 1a6e05021

Time (s): cpu = 00:12:49 ; elapsed = 00:14:10 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5534 ; free virtual = 6614
Phase 4.2 Global Iteration 1 | Checksum: 1a6e05021

Time (s): cpu = 00:12:50 ; elapsed = 00:14:10 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5534 ; free virtual = 6614

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 248
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.3.1 Update Timing
Phase 4.3.1 Update Timing | Checksum: 138690a7b

Time (s): cpu = 00:13:41 ; elapsed = 00:15:08 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5533 ; free virtual = 6613
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.173 | TNS=-11.9  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 167a4f33b

Time (s): cpu = 00:13:44 ; elapsed = 00:15:10 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5532 ; free virtual = 6612
Phase 4 Rip-up And Reroute | Checksum: 167a4f33b

Time (s): cpu = 00:13:44 ; elapsed = 00:15:11 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5532 ; free virtual = 6612

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 1057f5b4e

Time (s): cpu = 00:13:59 ; elapsed = 00:15:27 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5532 ; free virtual = 6612
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.16  | TNS=-8.83  | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: 1fc15da86

Time (s): cpu = 00:14:02 ; elapsed = 00:15:30 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5532 ; free virtual = 6612

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: 1fc15da86

Time (s): cpu = 00:14:02 ; elapsed = 00:15:31 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5532 ; free virtual = 6612

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1817a136a

Time (s): cpu = 00:14:25 ; elapsed = 00:15:56 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5531 ; free virtual = 6611
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.16  | TNS=-8.83  | WHS=0.018  | THS=0      |

Phase 7 Post Hold Fix | Checksum: 12298b490

Time (s): cpu = 00:14:25 ; elapsed = 00:15:56 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5531 ; free virtual = 6611

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.0264 %
  Global Horizontal Routing Utilization  = 11.7333 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 88.2883%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X131Y103 -> INT_R_X131Y103
   INT_L_X118Y68 -> INT_L_X118Y68
   INT_L_X106Y60 -> INT_L_X106Y60
South Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X113Y204 -> INT_R_X113Y204
   INT_R_X135Y169 -> INT_R_X135Y169
   INT_R_X111Y167 -> INT_R_X111Y167
   INT_L_X138Y164 -> INT_L_X138Y164
   INT_L_X134Y161 -> INT_L_X134Y161
West Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X30Y148 -> INT_L_X30Y148
Phase 8 Route finalize | Checksum: 19f2b36df

Time (s): cpu = 00:14:27 ; elapsed = 00:15:58 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5531 ; free virtual = 6611

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 19f2b36df

Time (s): cpu = 00:14:27 ; elapsed = 00:15:59 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5531 ; free virtual = 6611

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1ddda03b0

Time (s): cpu = 00:14:44 ; elapsed = 00:16:17 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5520 ; free virtual = 6599

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.16  | TNS=-8.83  | WHS=0.018  | THS=0      |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 11 Post Router Timing | Checksum: 1ddda03b0

Time (s): cpu = 00:14:44 ; elapsed = 00:16:17 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5520 ; free virtual = 6599
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 00:14:44 ; elapsed = 00:16:17 . Memory (MB): peak = 4180.805 ; gain = 578.938 ; free physical = 5520 ; free virtual = 6599
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:15:15 ; elapsed = 00:16:51 . Memory (MB): peak = 4180.805 ; gain = 1047.164 ; free physical = 5520 ; free virtual = 6599
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 4180.809 ; gain = 0.000 ; free physical = 4866 ; free virtual = 6588
write_checkpoint: Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 4180.809 ; gain = 0.004 ; free physical = 5445 ; free virtual = 6593
INFO: [Coretcl 2-168] The results of DRC are in file /home/gerstein/Xlinix/Vivado/2014.3.1/Layer1_cluster_cascaded/Layer1_cluster_cascaded.runs/impl_1/LEDPLAY_drc_routed.rpt.
report_drc: Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 4203.477 ; gain = 22.668 ; free physical = 5359 ; free virtual = 6506
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary: Time (s): cpu = 00:01:58 ; elapsed = 00:02:11 . Memory (MB): peak = 4685.719 ; gain = 482.242 ; free physical = 4874 ; free virtual = 6022
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:56 ; elapsed = 00:01:03 . Memory (MB): peak = 4807.062 ; gain = 121.344 ; free physical = 4756 ; free virtual = 5904
INFO: [Common 17-206] Exiting Vivado at Wed Jul 13 13:02:01 2016...
