<h1 align="center">ðŸš€ RISC-V MYTH Workshop - VSD</h1>
<p align="center">
  <b>Microprocessor for You in Thirty Hours</b><br>
  <i>Hands-on Workshop on RISC-V CPU Design using TL-Verilog</i><br>
  <img src="https://img.shields.io/badge/Completed-100%25-brightgreen.svg" />
  <img src="https://img.shields.io/badge/Tool-MakerchipIDE-blueviolet.svg" />
  <img src="https://img.shields.io/badge/Language-TL--Verilog-blue.svg" />
</p>

---

## ðŸ§  What I Learned

Over **5 intensive days**, I explored and implemented key concepts in RISC-V microprocessor design. Here's what I mastered:

| Day | Topics Covered |
|-----|----------------|
| âœ… Day 1 | RISC-V Overview, Instruction Formats (R, I, S, B, U, J), Base Integer ISA |
| âœ… Day 2 | TL-Verilog Syntax & Makerchip IDE, Combinational Circuits |
| âœ… Day 3 | Sequential Logic, Program Counter, Instruction Fetch |
| âœ… Day 4 | Decoding Instructions, ALU Operations, Control Signals |
| âœ… Day 5 | Data Hazards, Forwarding, Pipelining & Final Integration |

---

## ðŸ”§ Project Highlights

ðŸ“Œ **Implemented a Fully Functional Pipelined RISC-V CPU**  
ðŸ“Œ **Used TL-Verilog for structured, modular hardware design**  
ðŸ“Œ **Simulated and tested in Makerchip IDE with real RISC-V programs**  
ðŸ“Œ **Handled control & data hazards with forwarding and stalling logic**  
ðŸ“Œ **Built Instruction Fetch, Decode, Execute, Memory, Write-Back stages**

---

## ðŸ“· Sneak Peek

> âœ¨ *Here you can include screenshots of Makerchip waveform outputs or code views*  
> ðŸ“¸ Just drag your screenshots here or use the following markdown:
```markdown
![Pipeline Screenshot](assets/pipeline_view.png)
