// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module log_generic_float_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        base_r,
        ap_return
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] base_r;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] log_inverse_lut_tabl_address0;
reg    log_inverse_lut_tabl_ce0;
wire   [5:0] log_inverse_lut_tabl_q0;
wire   [5:0] log0_lut_table_arra_address0;
reg    log0_lut_table_arra_ce0;
wire   [48:0] log0_lut_table_arra_q0;
wire   [3:0] log_lut_table_array_3_address0;
reg    log_lut_table_array_3_ce0;
wire   [44:0] log_lut_table_array_3_q0;
wire   [5:0] log_lut_table_array_address0;
reg    log_lut_table_array_ce0;
wire   [41:0] log_lut_table_array_q0;
wire   [5:0] log_lut_table_array_2_address0;
reg    log_lut_table_array_2_ce0;
wire   [36:0] log_lut_table_array_2_q0;
reg   [8:0] i_op_assign_reg_460;
reg   [8:0] i_op_assign_reg_460_pp0_iter3_reg;
reg   [8:0] i_op_assign_reg_460_pp0_iter4_reg;
reg   [6:0] r_exp_lcssa_reg_470;
wire   [7:0] loc_V_fu_946_p4;
reg   [7:0] loc_V_reg_2183;
wire   [22:0] loc_V_2_fu_956_p1;
reg   [22:0] loc_V_2_reg_2188;
wire   [0:0] tmp_fu_960_p2;
reg   [0:0] tmp_reg_2194;
reg   [0:0] tmp_reg_2194_pp0_iter1_reg;
reg   [0:0] tmp_reg_2194_pp0_iter2_reg;
reg   [0:0] tmp_reg_2194_pp0_iter3_reg;
reg   [0:0] tmp_reg_2194_pp0_iter4_reg;
reg   [0:0] tmp_reg_2194_pp0_iter5_reg;
reg   [0:0] tmp_reg_2194_pp0_iter6_reg;
reg   [0:0] tmp_reg_2194_pp0_iter7_reg;
wire   [0:0] tmp_s_fu_996_p2;
reg   [0:0] tmp_s_reg_2198;
reg   [0:0] tmp_s_reg_2198_pp0_iter1_reg;
reg   [0:0] tmp_s_reg_2198_pp0_iter2_reg;
reg   [0:0] tmp_s_reg_2198_pp0_iter3_reg;
reg   [0:0] tmp_s_reg_2198_pp0_iter4_reg;
reg   [0:0] tmp_s_reg_2198_pp0_iter5_reg;
reg   [0:0] tmp_s_reg_2198_pp0_iter6_reg;
wire   [0:0] brmerge_fu_1002_p2;
reg   [0:0] brmerge_reg_2203;
reg   [0:0] brmerge_reg_2203_pp0_iter1_reg;
reg   [0:0] brmerge_reg_2203_pp0_iter2_reg;
reg   [0:0] brmerge_reg_2203_pp0_iter3_reg;
reg   [0:0] brmerge_reg_2203_pp0_iter4_reg;
reg   [0:0] brmerge_reg_2203_pp0_iter5_reg;
reg   [0:0] brmerge_reg_2203_pp0_iter6_reg;
reg   [0:0] brmerge_reg_2203_pp0_iter7_reg;
reg   [0:0] tmp_49_reg_2207;
wire   [8:0] b_exp_fu_1035_p2;
wire   [24:0] p_Result_51_fu_1041_p4;
wire   [24:0] tmp_6_fu_1057_p1;
wire   [8:0] b_exp_1_fu_1061_p2;
reg   [5:0] b_frac_tilde_inverse_reg_2241;
reg   [48:0] log_sum_V_reg_2246;
reg   [48:0] log_sum_V_reg_2246_pp0_iter2_reg;
wire   [41:0] p_Val2_4_fu_1154_p2;
reg   [41:0] p_Val2_4_reg_2251;
wire   [39:0] p_Val2_5_fu_1168_p2;
reg   [39:0] p_Val2_5_reg_2256;
wire   [5:0] p_Val2_55_fu_1205_p4;
reg   [5:0] p_Val2_55_reg_2266;
reg   [36:0] p_Val2_48_reg_2271;
reg   [5:0] p_Val2_56_reg_2277;
reg   [30:0] tmp_12_reg_2283;
wire   [48:0] tmp1_fu_1321_p2;
reg   [48:0] tmp1_reg_2288;
reg   [48:0] tmp1_reg_2288_pp0_iter4_reg;
reg   [48:0] tmp1_reg_2288_pp0_iter5_reg;
reg   [31:0] tmp_13_reg_2303;
reg   [17:0] ssdm_int_V_write_ass_3_reg_2308;
wire   [49:0] p_Val2_1_fu_1420_p2;
reg   [49:0] p_Val2_1_reg_2313;
wire   [42:0] tmp2_fu_1434_p2;
reg   [42:0] tmp2_reg_2318;
reg   [32:0] tmp_3_reg_2323;
wire   [0:0] p_Val2_57_fu_1517_p3;
reg   [0:0] p_Val2_57_reg_2328;
reg   [0:0] p_Val2_57_reg_2328_pp0_iter7_reg;
wire   [57:0] p_Val2_20_fu_1531_p3;
reg   [57:0] p_Val2_20_reg_2333;
reg   [57:0] p_Val2_20_reg_2333_pp0_iter7_reg;
wire   [0:0] tmp_53_fu_1539_p3;
reg   [0:0] tmp_53_reg_2340;
wire   [0:0] tmp_54_fu_1547_p3;
reg   [0:0] tmp_54_reg_2344;
wire   [0:0] tmp_55_fu_1555_p3;
reg   [0:0] tmp_55_reg_2348;
wire   [0:0] tmp_56_fu_1563_p3;
reg   [0:0] tmp_56_reg_2352;
wire   [0:0] tmp_57_fu_1571_p3;
reg   [0:0] tmp_57_reg_2356;
wire   [0:0] tmp_58_fu_1579_p3;
reg   [0:0] tmp_58_reg_2360;
wire   [0:0] tmp_59_fu_1587_p3;
reg   [0:0] tmp_59_reg_2364;
wire   [0:0] tmp_60_fu_1595_p3;
reg   [0:0] tmp_60_reg_2368;
wire   [0:0] tmp_61_fu_1603_p3;
reg   [0:0] tmp_61_reg_2372;
wire   [0:0] tmp_62_fu_1611_p3;
reg   [0:0] tmp_62_reg_2376;
wire   [0:0] tmp_63_fu_1619_p3;
reg   [0:0] tmp_63_reg_2380;
wire   [0:0] tmp_64_fu_1627_p3;
reg   [0:0] tmp_64_reg_2384;
wire   [0:0] tmp_65_fu_1635_p3;
reg   [0:0] tmp_65_reg_2388;
wire   [0:0] tmp_66_fu_1643_p3;
reg   [0:0] tmp_66_reg_2392;
wire   [0:0] tmp_67_fu_1651_p3;
reg   [0:0] tmp_67_reg_2396;
wire   [0:0] tmp_68_fu_1659_p3;
reg   [0:0] tmp_68_reg_2400;
wire   [0:0] tmp_69_fu_1667_p3;
reg   [0:0] tmp_69_reg_2404;
wire   [0:0] tmp_70_fu_1675_p3;
reg   [0:0] tmp_70_reg_2408;
wire   [0:0] tmp_71_fu_1683_p3;
reg   [0:0] tmp_71_reg_2412;
wire   [0:0] tmp_72_fu_1691_p3;
reg   [0:0] tmp_72_reg_2416;
wire   [0:0] tmp_73_fu_1699_p3;
reg   [0:0] tmp_73_reg_2420;
wire   [0:0] tmp_74_fu_1707_p3;
reg   [0:0] tmp_74_reg_2424;
wire   [0:0] tmp_75_fu_1715_p3;
reg   [0:0] tmp_75_reg_2428;
wire   [0:0] tmp_76_fu_1723_p3;
reg   [0:0] tmp_76_reg_2432;
wire   [0:0] tmp_77_fu_1731_p3;
reg   [0:0] tmp_77_reg_2436;
wire   [0:0] tmp_78_fu_1739_p3;
reg   [0:0] tmp_78_reg_2440;
wire   [0:0] tmp_79_fu_1747_p3;
reg   [0:0] tmp_79_reg_2444;
wire   [0:0] tmp_80_fu_1755_p3;
reg   [0:0] tmp_80_reg_2448;
wire   [0:0] tmp_81_fu_1763_p3;
reg   [0:0] tmp_81_reg_2452;
wire   [0:0] tmp_82_fu_1771_p3;
reg   [0:0] tmp_82_reg_2456;
wire   [0:0] tmp_83_fu_1779_p3;
reg   [0:0] tmp_83_reg_2460;
wire   [0:0] tmp_84_fu_1787_p3;
reg   [0:0] tmp_84_reg_2464;
wire   [0:0] tmp_85_fu_1795_p3;
reg   [0:0] tmp_85_reg_2468;
wire   [0:0] tmp_86_fu_1803_p3;
reg   [0:0] tmp_86_reg_2472;
wire   [0:0] tmp_87_fu_1811_p3;
reg   [0:0] tmp_87_reg_2476;
wire   [0:0] tmp_88_fu_1819_p3;
reg   [0:0] tmp_88_reg_2480;
wire   [0:0] tmp_89_fu_1827_p3;
reg   [0:0] tmp_89_reg_2484;
wire   [0:0] tmp_90_fu_1835_p3;
reg   [0:0] tmp_90_reg_2488;
wire   [0:0] tmp_91_fu_1843_p3;
reg   [0:0] tmp_91_reg_2492;
wire   [0:0] tmp_92_fu_1851_p3;
reg   [0:0] tmp_92_reg_2496;
wire   [0:0] tmp_93_fu_1859_p3;
reg   [0:0] tmp_93_reg_2500;
wire   [0:0] tmp_94_fu_1867_p3;
reg   [0:0] tmp_94_reg_2504;
wire   [0:0] tmp_95_fu_1875_p3;
reg   [0:0] tmp_95_reg_2508;
wire   [0:0] tmp_96_fu_1883_p3;
reg   [0:0] tmp_96_reg_2512;
wire   [0:0] tmp_97_fu_1891_p3;
reg   [0:0] tmp_97_reg_2516;
wire   [0:0] tmp_98_fu_1899_p3;
reg   [0:0] tmp_98_reg_2520;
wire   [0:0] tmp_99_fu_1907_p3;
reg   [0:0] tmp_99_reg_2524;
wire   [0:0] tmp_100_fu_1915_p3;
reg   [0:0] tmp_100_reg_2528;
wire   [0:0] tmp_101_fu_1923_p3;
reg   [0:0] tmp_101_reg_2532;
wire   [0:0] tmp_102_fu_1931_p3;
reg   [0:0] tmp_102_reg_2536;
wire   [0:0] tmp_103_fu_1939_p3;
reg   [0:0] tmp_103_reg_2540;
wire   [0:0] tmp_104_fu_1947_p3;
reg   [0:0] tmp_104_reg_2544;
wire   [0:0] tmp_105_fu_1955_p3;
reg   [0:0] tmp_105_reg_2548;
wire   [0:0] tmp_106_fu_1963_p3;
reg   [0:0] tmp_106_reg_2552;
wire   [31:0] p_mux_cast_cast_fu_1971_p3;
wire   [0:0] tmp_27_fu_2003_p2;
reg   [0:0] tmp_27_reg_2561;
wire   [6:0] sh_assign_fu_2009_p2;
reg   [6:0] sh_assign_reg_2565;
reg    ap_block_pp0_stage0_subdone;
wire  signed [24:0] ap_phi_reg_pp0_iter0_tmp_22_reg_451;
reg  signed [24:0] ap_phi_reg_pp0_iter1_tmp_22_reg_451;
reg  signed [24:0] ap_phi_reg_pp0_iter2_tmp_22_reg_451;
wire   [8:0] ap_phi_reg_pp0_iter0_i_op_assign_reg_460;
reg   [8:0] ap_phi_reg_pp0_iter1_i_op_assign_reg_460;
reg   [8:0] ap_phi_reg_pp0_iter2_i_op_assign_reg_460;
reg   [6:0] ap_phi_mux_r_exp_lcssa_phi_fu_527_p110;
wire   [6:0] ap_phi_reg_pp0_iter0_r_exp_lcssa_reg_470;
reg   [6:0] ap_phi_reg_pp0_iter1_r_exp_lcssa_reg_470;
reg   [6:0] ap_phi_reg_pp0_iter2_r_exp_lcssa_reg_470;
reg   [6:0] ap_phi_reg_pp0_iter3_r_exp_lcssa_reg_470;
reg   [6:0] ap_phi_reg_pp0_iter4_r_exp_lcssa_reg_470;
reg   [6:0] ap_phi_reg_pp0_iter5_r_exp_lcssa_reg_470;
reg   [6:0] ap_phi_reg_pp0_iter6_r_exp_lcssa_reg_470;
reg   [6:0] ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470;
wire   [6:0] p_2_fu_1985_p3;
reg   [6:0] ap_phi_mux_r_exp1_phi_fu_751_p110;
wire   [6:0] ap_phi_reg_pp0_iter0_r_exp1_reg_694;
reg   [6:0] ap_phi_reg_pp0_iter1_r_exp1_reg_694;
reg   [6:0] ap_phi_reg_pp0_iter2_r_exp1_reg_694;
reg   [6:0] ap_phi_reg_pp0_iter3_r_exp1_reg_694;
reg   [6:0] ap_phi_reg_pp0_iter4_r_exp1_reg_694;
reg   [6:0] ap_phi_reg_pp0_iter5_r_exp1_reg_694;
reg   [6:0] ap_phi_reg_pp0_iter6_r_exp1_reg_694;
reg   [6:0] ap_phi_reg_pp0_iter7_r_exp1_reg_694;
wire   [6:0] p_3_fu_1994_p3;
reg   [31:0] ap_phi_mux_p_in_phi_fu_922_p8;
wire   [31:0] p_Result_52_fu_2162_p4;
reg   [31:0] ap_phi_reg_pp0_iter8_p_in_reg_917;
wire   [31:0] ap_phi_reg_pp0_iter0_p_in_reg_917;
reg   [31:0] ap_phi_reg_pp0_iter1_p_in_reg_917;
reg   [31:0] ap_phi_reg_pp0_iter2_p_in_reg_917;
reg   [31:0] ap_phi_reg_pp0_iter3_p_in_reg_917;
reg   [31:0] ap_phi_reg_pp0_iter4_p_in_reg_917;
reg   [31:0] ap_phi_reg_pp0_iter5_p_in_reg_917;
reg   [31:0] ap_phi_reg_pp0_iter6_p_in_reg_917;
reg   [31:0] ap_phi_reg_pp0_iter7_p_in_reg_917;
wire   [63:0] tmp_23_fu_1026_p1;
wire   [63:0] tmp_29_i_i_fu_1174_p1;
wire   [63:0] tmp_21_i_i_fu_1326_p1;
wire   [63:0] tmp_37_i_i_fu_1392_p1;
wire   [31:0] p_Val2_40_fu_934_p1;
wire   [0:0] tmp_i_fu_966_p2;
wire   [0:0] tmp_i_113_fu_972_p2;
wire   [0:0] tmp_i1_fu_984_p2;
wire   [0:0] tmp_279_i_fu_978_p2;
wire   [0:0] p_Result_s_fu_938_p3;
wire   [0:0] not_1_demorgan_fu_990_p2;
wire   [5:0] index0_V_fu_1016_p4;
wire   [8:0] tmp_i_cast_fu_1032_p1;
wire   [23:0] tmp_21_fu_1050_p3;
wire   [5:0] p_Val2_2_fu_1070_p1;
wire   [24:0] p_Val2_2_fu_1070_p2;
wire   [39:0] sf_fu_1106_p4;
wire   [0:0] tmp_51_fu_1098_p3;
wire   [40:0] tmp_8_fu_1116_p4;
wire   [40:0] tmp_9_fu_1126_p1;
wire   [20:0] tmp_50_fu_1094_p1;
wire   [39:0] tmp_24_i_i_fu_1138_p3;
wire   [40:0] p_Val2_13_fu_1130_p3;
wire   [41:0] tmp_25_i_i_fu_1150_p1;
wire   [41:0] tmp_24_i_i_cast_fu_1146_p1;
wire   [3:0] p_Val2_s_fu_1084_p4;
wire   [35:0] p_Val2_7_fu_1076_p3;
wire   [35:0] p_Val2_5_fu_1168_p0;
wire   [3:0] p_Val2_5_fu_1168_p1;
wire   [42:0] tmp_26_i_i_fu_1179_p1;
wire   [42:0] tmp_27_i_i_fu_1182_p1;
wire   [42:0] p_Val2_6_fu_1185_p2;
wire   [37:0] p_Val2_46_fu_1191_p4;
wire   [31:0] tmp_11_fu_1223_p4;
wire   [45:0] tmp_15_i_i_fu_1233_p3;
wire   [45:0] p_Val2_8_fu_1215_p3;
wire   [46:0] tmp_15_i_i_cast_fu_1241_p1;
wire   [46:0] tmp_16_i_i_fu_1245_p1;
wire   [37:0] p_Val2_11_fu_1263_p0;
wire   [5:0] p_Val2_11_fu_1263_p1;
wire   [46:0] p_Val2_10_fu_1249_p2;
wire   [43:0] p_Val2_11_fu_1263_p2;
wire   [44:0] tmp_19_i_i_fu_1273_p3;
wire   [47:0] tmp_17_i_i_fu_1269_p1;
wire   [47:0] tmp_19_i_i_cast_fu_1281_p1;
wire   [47:0] p_Val2_12_fu_1285_p2;
wire   [48:0] ssdm_int_V_write_ass_fu_1201_p1;
wire   [54:0] tmp_31_i_i_fu_1337_p3;
wire   [49:0] p_Val2_14_fu_1330_p3;
wire   [55:0] tmp_31_i_i_cast_fu_1344_p1;
wire   [55:0] tmp_32_i_i_fu_1348_p1;
wire   [36:0] p_Val2_16_fu_1364_p0;
wire   [5:0] p_Val2_16_fu_1364_p1;
wire   [55:0] p_Val2_15_fu_1352_p2;
wire   [42:0] p_Val2_16_fu_1364_p2;
wire   [48:0] tmp_35_i_i_fu_1374_p3;
wire   [56:0] tmp_33_i_i_fu_1370_p1;
wire   [56:0] tmp_35_i_i_cast_fu_1382_p1;
wire   [56:0] p_Val2_18_fu_1386_p2;
wire  signed [8:0] p_Val2_1_fu_1420_p1;
wire   [42:0] ssdm_int_V_write_ass_1_fu_1426_p1;
wire   [42:0] ssdm_int_V_write_ass_2_fu_1430_p1;
wire   [35:0] r_V_fu_2176_p2;
wire   [52:0] tmp_25_fu_1452_p3;
wire   [34:0] tmp_24_fu_1443_p4;
wire   [53:0] tmp_51_cast_fu_1459_p1;
wire   [53:0] tmp_52_cast_fu_1463_p1;
wire   [53:0] p_Val2_9_fu_1467_p2;
wire   [48:0] tmp2_cast_fu_1483_p1;
wire   [48:0] log_sum_V_1_fu_1486_p2;
wire  signed [48:0] tmp_31_cast_fu_1498_p1;
wire   [48:0] tmp3_fu_1501_p2;
wire  signed [57:0] tmp3_cast_fu_1507_p1;
wire   [57:0] tmp_26_fu_1491_p3;
wire   [57:0] p_Val2_17_fu_1511_p2;
wire   [57:0] p_Val2_s_114_fu_1525_p2;
wire   [0:0] tmp_107_fu_1978_p3;
wire   [0:0] tmp_108_fu_2015_p3;
wire   [72:0] p_Result_6_fu_2022_p3;
wire   [72:0] tmp_28_fu_2030_p1;
wire   [72:0] p_Val2_21_fu_2033_p2;
wire   [80:0] tmp_29_fu_2039_p3;
wire  signed [80:0] tmp_30_fu_2046_p1;
wire   [6:0] index_assign_fu_2056_p2;
wire   [80:0] p_Val2_22_fu_2050_p2;
wire   [31:0] index_assign_cast_fu_2062_p1;
wire   [0:0] tmp_109_fu_2066_p3;
wire   [6:0] r_exp_fu_2074_p2;
wire  signed [6:0] r_exp_0_s_fu_2080_p3;
wire  signed [7:0] tmp_31_fu_2088_p1;
wire   [6:0] Lo_assign_fu_2104_p2;
wire   [6:0] Hi_assign_fu_2098_p2;
wire   [0:0] tmp_110_fu_2110_p2;
reg   [80:0] tmp_111_fu_2116_p4;
wire   [6:0] tmp_112_fu_2126_p2;
wire   [6:0] tmp_114_fu_2140_p3;
wire   [80:0] tmp_113_fu_2132_p3;
wire   [80:0] tmp_115_fu_2148_p1;
wire   [80:0] tmp_116_fu_2152_p2;
wire   [7:0] out_exp_V_fu_2092_p2;
wire   [22:0] loc_V_3_fu_2158_p1;
wire   [17:0] r_V_fu_2176_p0;
wire   [35:0] OP1_V_2_cast_fu_1440_p1;
wire   [17:0] r_V_fu_2176_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to7;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [43:0] p_Val2_11_fu_1263_p00;
wire   [43:0] p_Val2_11_fu_1263_p10;
wire   [42:0] p_Val2_16_fu_1364_p00;
wire   [42:0] p_Val2_16_fu_1364_p10;
wire   [24:0] p_Val2_2_fu_1070_p10;
wire   [39:0] p_Val2_5_fu_1168_p00;
wire   [39:0] p_Val2_5_fu_1168_p10;
reg    ap_condition_71;
reg    ap_condition_179;
reg    ap_condition_545;
reg    ap_condition_539;
reg    ap_condition_571;
reg    ap_condition_579;
reg    ap_condition_586;
reg    ap_condition_594;
reg    ap_condition_603;
reg    ap_condition_613;
reg    ap_condition_624;
reg    ap_condition_636;
reg    ap_condition_649;
reg    ap_condition_663;
reg    ap_condition_678;
reg    ap_condition_694;
reg    ap_condition_711;
reg    ap_condition_729;
reg    ap_condition_748;
reg    ap_condition_768;
reg    ap_condition_789;
reg    ap_condition_811;
reg    ap_condition_834;
reg    ap_condition_858;
reg    ap_condition_883;
reg    ap_condition_909;
reg    ap_condition_936;
reg    ap_condition_964;
reg    ap_condition_993;
reg    ap_condition_1023;
reg    ap_condition_1054;
reg    ap_condition_1086;
reg    ap_condition_1119;
reg    ap_condition_1153;
reg    ap_condition_1188;
reg    ap_condition_1224;
reg    ap_condition_1261;
reg    ap_condition_1299;
reg    ap_condition_1338;
reg    ap_condition_1378;
reg    ap_condition_1419;
reg    ap_condition_1461;
reg    ap_condition_1504;
reg    ap_condition_1548;
reg    ap_condition_1593;
reg    ap_condition_1639;
reg    ap_condition_1686;
reg    ap_condition_1734;
reg    ap_condition_1783;
reg    ap_condition_1833;
reg    ap_condition_1884;
reg    ap_condition_1936;
reg    ap_condition_1989;
reg    ap_condition_2043;
reg    ap_condition_2098;
reg    ap_condition_2154;
reg    ap_condition_2211;
reg    ap_condition_2269;
reg    ap_condition_2422;
reg    ap_condition_2379;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
end

log_generic_floatjbC #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
log_inverse_lut_tabl_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_inverse_lut_tabl_address0),
    .ce0(log_inverse_lut_tabl_ce0),
    .q0(log_inverse_lut_tabl_q0)
);

log_generic_floatkbM #(
    .DataWidth( 49 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
log0_lut_table_arra_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log0_lut_table_arra_address0),
    .ce0(log0_lut_table_arra_ce0),
    .q0(log0_lut_table_arra_q0)
);

log_generic_floatlbW #(
    .DataWidth( 45 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
log_lut_table_array_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_lut_table_array_3_address0),
    .ce0(log_lut_table_array_3_ce0),
    .q0(log_lut_table_array_3_q0)
);

log_generic_floatmb6 #(
    .DataWidth( 42 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
log_lut_table_array_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_lut_table_array_address0),
    .ce0(log_lut_table_array_ce0),
    .q0(log_lut_table_array_q0)
);

log_generic_floatncg #(
    .DataWidth( 37 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
log_lut_table_array_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(log_lut_table_array_2_address0),
    .ce0(log_lut_table_array_2_ce0),
    .q0(log_lut_table_array_2_q0)
);

HoughLinesP_Core_ocq #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 36 ))
HoughLinesP_Core_ocq_U45(
    .din0(r_V_fu_2176_p0),
    .din1(r_V_fu_2176_p1),
    .dout(r_V_fu_2176_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_71)) begin
        if ((tmp_fu_960_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_in_reg_917 <= 32'd4286578688;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_in_reg_917 <= ap_phi_reg_pp0_iter0_p_in_reg_917;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_539)) begin
        if ((1'b1 == ap_condition_545)) begin
            ap_phi_reg_pp0_iter2_i_op_assign_reg_460 <= b_exp_fu_1035_p2;
        end else if ((1'b1 == ap_condition_179)) begin
            ap_phi_reg_pp0_iter2_i_op_assign_reg_460 <= b_exp_1_fu_1061_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_i_op_assign_reg_460 <= ap_phi_reg_pp0_iter1_i_op_assign_reg_460;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_539)) begin
        if ((1'b1 == ap_condition_545)) begin
            ap_phi_reg_pp0_iter2_tmp_22_reg_451 <= p_Result_51_fu_1041_p4;
        end else if ((1'b1 == ap_condition_179)) begin
            ap_phi_reg_pp0_iter2_tmp_22_reg_451 <= tmp_6_fu_1057_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_tmp_22_reg_451 <= ap_phi_reg_pp0_iter1_tmp_22_reg_451;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_2269)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd82;
        end else if ((1'b1 == ap_condition_2211)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd83;
        end else if ((1'b1 == ap_condition_2154)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd84;
        end else if ((1'b1 == ap_condition_2098)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd85;
        end else if ((1'b1 == ap_condition_2043)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd86;
        end else if ((1'b1 == ap_condition_1989)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd87;
        end else if ((1'b1 == ap_condition_1936)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd88;
        end else if ((1'b1 == ap_condition_1884)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd89;
        end else if ((1'b1 == ap_condition_1833)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd90;
        end else if ((1'b1 == ap_condition_1783)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd91;
        end else if ((1'b1 == ap_condition_1734)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd92;
        end else if ((1'b1 == ap_condition_1686)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd93;
        end else if ((1'b1 == ap_condition_1639)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd94;
        end else if ((1'b1 == ap_condition_1593)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd95;
        end else if ((1'b1 == ap_condition_1548)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd96;
        end else if ((1'b1 == ap_condition_1504)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd97;
        end else if ((1'b1 == ap_condition_1461)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd98;
        end else if ((1'b1 == ap_condition_1419)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd99;
        end else if ((1'b1 == ap_condition_1378)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd100;
        end else if ((1'b1 == ap_condition_1338)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd101;
        end else if ((1'b1 == ap_condition_1299)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd102;
        end else if ((1'b1 == ap_condition_1261)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd103;
        end else if ((1'b1 == ap_condition_1224)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd104;
        end else if ((1'b1 == ap_condition_1188)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd105;
        end else if ((1'b1 == ap_condition_1153)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd106;
        end else if ((1'b1 == ap_condition_1119)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd107;
        end else if ((1'b1 == ap_condition_1086)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd108;
        end else if ((1'b1 == ap_condition_1054)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd109;
        end else if ((1'b1 == ap_condition_1023)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd110;
        end else if ((1'b1 == ap_condition_993)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd111;
        end else if ((1'b1 == ap_condition_964)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd112;
        end else if ((1'b1 == ap_condition_936)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd113;
        end else if ((1'b1 == ap_condition_909)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd114;
        end else if ((1'b1 == ap_condition_883)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd115;
        end else if ((1'b1 == ap_condition_858)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd116;
        end else if ((1'b1 == ap_condition_834)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd117;
        end else if ((1'b1 == ap_condition_811)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd118;
        end else if ((1'b1 == ap_condition_789)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd119;
        end else if ((1'b1 == ap_condition_768)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd120;
        end else if ((1'b1 == ap_condition_748)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd121;
        end else if ((1'b1 == ap_condition_729)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd122;
        end else if ((1'b1 == ap_condition_711)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd123;
        end else if ((1'b1 == ap_condition_694)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd124;
        end else if ((1'b1 == ap_condition_678)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd125;
        end else if ((1'b1 == ap_condition_663)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd126;
        end else if ((1'b1 == ap_condition_649)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd127;
        end else if ((1'b1 == ap_condition_636)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd0;
        end else if ((1'b1 == ap_condition_624)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd1;
        end else if ((1'b1 == ap_condition_613)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd2;
        end else if ((1'b1 == ap_condition_603)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd3;
        end else if ((1'b1 == ap_condition_594)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd4;
        end else if ((1'b1 == ap_condition_586)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd5;
        end else if ((1'b1 == ap_condition_579)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd6;
        end else if ((1'b1 == ap_condition_571)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= 7'd7;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_r_exp1_reg_694 <= ap_phi_reg_pp0_iter6_r_exp1_reg_694;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if ((1'b1 == ap_condition_2269)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd82;
        end else if ((1'b1 == ap_condition_2211)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd83;
        end else if ((1'b1 == ap_condition_2154)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd84;
        end else if ((1'b1 == ap_condition_2098)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd85;
        end else if ((1'b1 == ap_condition_2043)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd86;
        end else if ((1'b1 == ap_condition_1989)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd87;
        end else if ((1'b1 == ap_condition_1936)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd88;
        end else if ((1'b1 == ap_condition_1884)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd89;
        end else if ((1'b1 == ap_condition_1833)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd90;
        end else if ((1'b1 == ap_condition_1783)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd91;
        end else if ((1'b1 == ap_condition_1734)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd92;
        end else if ((1'b1 == ap_condition_1686)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd93;
        end else if ((1'b1 == ap_condition_1639)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd94;
        end else if ((1'b1 == ap_condition_1593)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd95;
        end else if ((1'b1 == ap_condition_1548)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd96;
        end else if ((1'b1 == ap_condition_1504)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd97;
        end else if ((1'b1 == ap_condition_1461)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd98;
        end else if ((1'b1 == ap_condition_1419)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd99;
        end else if ((1'b1 == ap_condition_1378)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd100;
        end else if ((1'b1 == ap_condition_1338)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd101;
        end else if ((1'b1 == ap_condition_1299)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd102;
        end else if ((1'b1 == ap_condition_1261)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd103;
        end else if ((1'b1 == ap_condition_1224)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd104;
        end else if ((1'b1 == ap_condition_1188)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd105;
        end else if ((1'b1 == ap_condition_1153)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd106;
        end else if ((1'b1 == ap_condition_1119)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd107;
        end else if ((1'b1 == ap_condition_1086)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd108;
        end else if ((1'b1 == ap_condition_1054)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd109;
        end else if ((1'b1 == ap_condition_1023)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd110;
        end else if ((1'b1 == ap_condition_993)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd111;
        end else if ((1'b1 == ap_condition_964)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd112;
        end else if ((1'b1 == ap_condition_936)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd113;
        end else if ((1'b1 == ap_condition_909)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd114;
        end else if ((1'b1 == ap_condition_883)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd115;
        end else if ((1'b1 == ap_condition_858)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd116;
        end else if ((1'b1 == ap_condition_834)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd117;
        end else if ((1'b1 == ap_condition_811)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd118;
        end else if ((1'b1 == ap_condition_789)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd119;
        end else if ((1'b1 == ap_condition_768)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd120;
        end else if ((1'b1 == ap_condition_748)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd121;
        end else if ((1'b1 == ap_condition_729)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd122;
        end else if ((1'b1 == ap_condition_711)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd123;
        end else if ((1'b1 == ap_condition_694)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd124;
        end else if ((1'b1 == ap_condition_678)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd125;
        end else if ((1'b1 == ap_condition_663)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd126;
        end else if ((1'b1 == ap_condition_649)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd127;
        end else if ((1'b1 == ap_condition_636)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd0;
        end else if ((1'b1 == ap_condition_624)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd1;
        end else if ((1'b1 == ap_condition_613)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd2;
        end else if ((1'b1 == ap_condition_603)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd3;
        end else if ((1'b1 == ap_condition_594)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd4;
        end else if ((1'b1 == ap_condition_586)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd5;
        end else if ((1'b1 == ap_condition_579)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd6;
        end else if ((1'b1 == ap_condition_571)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= 7'd7;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470 <= ap_phi_reg_pp0_iter6_r_exp_lcssa_reg_470;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if ((1'b1 == ap_condition_2422)) begin
            ap_phi_reg_pp0_iter8_p_in_reg_917 <= 32'd0;
        end else if (((brmerge_reg_2203_pp0_iter6_reg == 1'd1) & (tmp_reg_2194_pp0_iter6_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter8_p_in_reg_917 <= p_mux_cast_cast_fu_1971_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter8_p_in_reg_917 <= ap_phi_reg_pp0_iter7_p_in_reg_917;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        if ((1'b1 == ap_condition_2379)) begin
            r_exp_lcssa_reg_470 <= p_2_fu_1985_p3;
        end else if ((1'b1 == 1'b1)) begin
            r_exp_lcssa_reg_470 <= ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_i_op_assign_reg_460 <= ap_phi_reg_pp0_iter0_i_op_assign_reg_460;
        ap_phi_reg_pp0_iter1_r_exp1_reg_694 <= ap_phi_reg_pp0_iter0_r_exp1_reg_694;
        ap_phi_reg_pp0_iter1_r_exp_lcssa_reg_470 <= ap_phi_reg_pp0_iter0_r_exp_lcssa_reg_470;
        ap_phi_reg_pp0_iter1_tmp_22_reg_451 <= ap_phi_reg_pp0_iter0_tmp_22_reg_451;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_p_in_reg_917 <= ap_phi_reg_pp0_iter1_p_in_reg_917;
        ap_phi_reg_pp0_iter2_r_exp1_reg_694 <= ap_phi_reg_pp0_iter1_r_exp1_reg_694;
        ap_phi_reg_pp0_iter2_r_exp_lcssa_reg_470 <= ap_phi_reg_pp0_iter1_r_exp_lcssa_reg_470;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_p_in_reg_917 <= ap_phi_reg_pp0_iter2_p_in_reg_917;
        ap_phi_reg_pp0_iter3_r_exp1_reg_694 <= ap_phi_reg_pp0_iter2_r_exp1_reg_694;
        ap_phi_reg_pp0_iter3_r_exp_lcssa_reg_470 <= ap_phi_reg_pp0_iter2_r_exp_lcssa_reg_470;
        i_op_assign_reg_460 <= ap_phi_reg_pp0_iter2_i_op_assign_reg_460;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_p_in_reg_917 <= ap_phi_reg_pp0_iter3_p_in_reg_917;
        ap_phi_reg_pp0_iter4_r_exp1_reg_694 <= ap_phi_reg_pp0_iter3_r_exp1_reg_694;
        ap_phi_reg_pp0_iter4_r_exp_lcssa_reg_470 <= ap_phi_reg_pp0_iter3_r_exp_lcssa_reg_470;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_p_in_reg_917 <= ap_phi_reg_pp0_iter4_p_in_reg_917;
        ap_phi_reg_pp0_iter5_r_exp1_reg_694 <= ap_phi_reg_pp0_iter4_r_exp1_reg_694;
        ap_phi_reg_pp0_iter5_r_exp_lcssa_reg_470 <= ap_phi_reg_pp0_iter4_r_exp_lcssa_reg_470;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_p_in_reg_917 <= ap_phi_reg_pp0_iter5_p_in_reg_917;
        ap_phi_reg_pp0_iter6_r_exp1_reg_694 <= ap_phi_reg_pp0_iter5_r_exp1_reg_694;
        ap_phi_reg_pp0_iter6_r_exp_lcssa_reg_470 <= ap_phi_reg_pp0_iter5_r_exp_lcssa_reg_470;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        ap_phi_reg_pp0_iter7_p_in_reg_917 <= ap_phi_reg_pp0_iter6_p_in_reg_917;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge_reg_2203 == 1'd0) & (tmp_reg_2194 == 1'd0))) begin
        b_frac_tilde_inverse_reg_2241 <= log_inverse_lut_tabl_q0;
        log_sum_V_reg_2246 <= log0_lut_table_arra_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_fu_960_p2 == 1'd0))) begin
        brmerge_reg_2203 <= brmerge_fu_1002_p2;
        tmp_s_reg_2198 <= tmp_s_fu_996_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        brmerge_reg_2203_pp0_iter1_reg <= brmerge_reg_2203;
        loc_V_2_reg_2188 <= loc_V_2_fu_956_p1;
        loc_V_reg_2183 <= {{p_Val2_40_fu_934_p1[30:23]}};
        tmp_reg_2194 <= tmp_fu_960_p2;
        tmp_reg_2194_pp0_iter1_reg <= tmp_reg_2194;
        tmp_s_reg_2198_pp0_iter1_reg <= tmp_s_reg_2198;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        brmerge_reg_2203_pp0_iter2_reg <= brmerge_reg_2203_pp0_iter1_reg;
        brmerge_reg_2203_pp0_iter3_reg <= brmerge_reg_2203_pp0_iter2_reg;
        brmerge_reg_2203_pp0_iter4_reg <= brmerge_reg_2203_pp0_iter3_reg;
        brmerge_reg_2203_pp0_iter5_reg <= brmerge_reg_2203_pp0_iter4_reg;
        brmerge_reg_2203_pp0_iter6_reg <= brmerge_reg_2203_pp0_iter5_reg;
        brmerge_reg_2203_pp0_iter7_reg <= brmerge_reg_2203_pp0_iter6_reg;
        i_op_assign_reg_460_pp0_iter3_reg <= i_op_assign_reg_460;
        i_op_assign_reg_460_pp0_iter4_reg <= i_op_assign_reg_460_pp0_iter3_reg;
        log_sum_V_reg_2246_pp0_iter2_reg <= log_sum_V_reg_2246;
        p_Val2_20_reg_2333_pp0_iter7_reg <= p_Val2_20_reg_2333;
        p_Val2_57_reg_2328_pp0_iter7_reg <= p_Val2_57_reg_2328;
        tmp1_reg_2288_pp0_iter4_reg <= tmp1_reg_2288;
        tmp1_reg_2288_pp0_iter5_reg <= tmp1_reg_2288_pp0_iter4_reg;
        tmp_reg_2194_pp0_iter2_reg <= tmp_reg_2194_pp0_iter1_reg;
        tmp_reg_2194_pp0_iter3_reg <= tmp_reg_2194_pp0_iter2_reg;
        tmp_reg_2194_pp0_iter4_reg <= tmp_reg_2194_pp0_iter3_reg;
        tmp_reg_2194_pp0_iter5_reg <= tmp_reg_2194_pp0_iter4_reg;
        tmp_reg_2194_pp0_iter6_reg <= tmp_reg_2194_pp0_iter5_reg;
        tmp_reg_2194_pp0_iter7_reg <= tmp_reg_2194_pp0_iter6_reg;
        tmp_s_reg_2198_pp0_iter2_reg <= tmp_s_reg_2198_pp0_iter1_reg;
        tmp_s_reg_2198_pp0_iter3_reg <= tmp_s_reg_2198_pp0_iter2_reg;
        tmp_s_reg_2198_pp0_iter4_reg <= tmp_s_reg_2198_pp0_iter3_reg;
        tmp_s_reg_2198_pp0_iter5_reg <= tmp_s_reg_2198_pp0_iter4_reg;
        tmp_s_reg_2198_pp0_iter6_reg <= tmp_s_reg_2198_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_reg_2203_pp0_iter4_reg == 1'd0) & (tmp_reg_2194_pp0_iter4_reg == 1'd0))) begin
        p_Val2_1_reg_2313 <= p_Val2_1_fu_1420_p2;
        tmp2_reg_2318 <= tmp2_fu_1434_p2;
        tmp_3_reg_2323 <= {{p_Val2_9_fu_1467_p2[53:21]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        p_Val2_20_reg_2333 <= p_Val2_20_fu_1531_p3;
        p_Val2_57_reg_2328 <= p_Val2_17_fu_1511_p2[32'd57];
        tmp_53_reg_2340 <= p_Val2_20_fu_1531_p3[32'd56];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_reg_2203_pp0_iter2_reg == 1'd0) & (tmp_reg_2194_pp0_iter2_reg == 1'd0))) begin
        p_Val2_48_reg_2271 <= {{p_Val2_12_fu_1285_p2[46:10]}};
        p_Val2_55_reg_2266 <= {{p_Val2_6_fu_1185_p2[40:35]}};
        p_Val2_56_reg_2277 <= {{p_Val2_12_fu_1285_p2[46:41]}};
        tmp1_reg_2288 <= tmp1_fu_1321_p2;
        tmp_12_reg_2283 <= {{p_Val2_12_fu_1285_p2[40:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_reg_2203_pp0_iter1_reg == 1'd0) & (tmp_reg_2194_pp0_iter1_reg == 1'd0))) begin
        p_Val2_4_reg_2251[41 : 10] <= p_Val2_4_fu_1154_p2[41 : 10];
        p_Val2_5_reg_2256 <= p_Val2_5_fu_1168_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_27_fu_2003_p2 == 1'd1) & (brmerge_reg_2203_pp0_iter6_reg == 1'd0) & (tmp_reg_2194_pp0_iter6_reg == 1'd0))) begin
        sh_assign_reg_2565 <= sh_assign_fu_2009_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_reg_2203_pp0_iter3_reg == 1'd0) & (tmp_reg_2194_pp0_iter3_reg == 1'd0))) begin
        ssdm_int_V_write_ass_3_reg_2308 <= {{p_Val2_18_fu_1386_p2[55:38]}};
        tmp_13_reg_2303 <= {{p_Val2_18_fu_1386_p2[55:24]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_99_fu_1907_p3 == 1'd0) & (tmp_98_fu_1899_p3 == 1'd0) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_100_reg_2528 <= p_Val2_20_fu_1531_p3[32'd9];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_100_fu_1915_p3 == 1'd0) & (tmp_99_fu_1907_p3 == 1'd0) & (tmp_98_fu_1899_p3 == 1'd0) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_101_reg_2532 <= p_Val2_20_fu_1531_p3[32'd8];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_101_fu_1923_p3 == 1'd0) & (tmp_100_fu_1915_p3 == 1'd0) & (tmp_99_fu_1907_p3 == 1'd0) & (tmp_98_fu_1899_p3 == 1'd0) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_102_reg_2536 <= p_Val2_20_fu_1531_p3[32'd7];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_102_fu_1931_p3 == 1'd0) & (tmp_101_fu_1923_p3 == 1'd0) & (tmp_100_fu_1915_p3 == 1'd0) & (tmp_99_fu_1907_p3 == 1'd0) & (tmp_98_fu_1899_p3 == 1'd0) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_103_reg_2540 <= p_Val2_20_fu_1531_p3[32'd6];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_103_fu_1939_p3 == 1'd0) & (tmp_102_fu_1931_p3 == 1'd0) & (tmp_101_fu_1923_p3 == 1'd0) & (tmp_100_fu_1915_p3 == 1'd0) & (tmp_99_fu_1907_p3 == 1'd0) & (tmp_98_fu_1899_p3 == 1'd0) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_104_reg_2544 <= p_Val2_20_fu_1531_p3[32'd5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_104_fu_1947_p3 == 1'd0) & (tmp_103_fu_1939_p3 == 1'd0) & (tmp_102_fu_1931_p3 == 1'd0) & (tmp_101_fu_1923_p3 == 1'd0) & (tmp_100_fu_1915_p3 == 1'd0) & (tmp_99_fu_1907_p3 == 1'd0) & (tmp_98_fu_1899_p3 == 1'd0) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_105_reg_2548 <= p_Val2_20_fu_1531_p3[32'd4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_105_fu_1955_p3 == 1'd0) & (tmp_104_fu_1947_p3 == 1'd0) & (tmp_103_fu_1939_p3 == 1'd0) & (tmp_102_fu_1931_p3 == 1'd0) & (tmp_101_fu_1923_p3 == 1'd0) & (tmp_100_fu_1915_p3 == 1'd0) & (tmp_99_fu_1907_p3 == 1'd0) & (tmp_98_fu_1899_p3 == 1'd0) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_106_reg_2552 <= p_Val2_20_fu_1531_p3[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (brmerge_reg_2203_pp0_iter6_reg == 1'd0) & (tmp_reg_2194_pp0_iter6_reg == 1'd0))) begin
        tmp_27_reg_2561 <= tmp_27_fu_2003_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (brmerge_fu_1002_p2 == 1'd0) & (tmp_fu_960_p2 == 1'd0))) begin
        tmp_49_reg_2207 <= p_Val2_40_fu_934_p1[32'd22];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_54_reg_2344 <= p_Val2_20_fu_1531_p3[32'd55];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_55_reg_2348 <= p_Val2_20_fu_1531_p3[32'd54];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_56_reg_2352 <= p_Val2_20_fu_1531_p3[32'd53];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_57_reg_2356 <= p_Val2_20_fu_1531_p3[32'd52];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_58_reg_2360 <= p_Val2_20_fu_1531_p3[32'd51];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_59_reg_2364 <= p_Val2_20_fu_1531_p3[32'd50];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_60_reg_2368 <= p_Val2_20_fu_1531_p3[32'd49];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_61_reg_2372 <= p_Val2_20_fu_1531_p3[32'd48];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_62_reg_2376 <= p_Val2_20_fu_1531_p3[32'd47];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_63_reg_2380 <= p_Val2_20_fu_1531_p3[32'd46];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_64_reg_2384 <= p_Val2_20_fu_1531_p3[32'd45];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_65_reg_2388 <= p_Val2_20_fu_1531_p3[32'd44];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_66_reg_2392 <= p_Val2_20_fu_1531_p3[32'd43];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_67_reg_2396 <= p_Val2_20_fu_1531_p3[32'd42];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_68_reg_2400 <= p_Val2_20_fu_1531_p3[32'd41];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_69_reg_2404 <= p_Val2_20_fu_1531_p3[32'd40];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_70_reg_2408 <= p_Val2_20_fu_1531_p3[32'd39];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_71_reg_2412 <= p_Val2_20_fu_1531_p3[32'd38];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_72_reg_2416 <= p_Val2_20_fu_1531_p3[32'd37];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_73_reg_2420 <= p_Val2_20_fu_1531_p3[32'd36];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_74_reg_2424 <= p_Val2_20_fu_1531_p3[32'd35];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_75_reg_2428 <= p_Val2_20_fu_1531_p3[32'd34];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_76_reg_2432 <= p_Val2_20_fu_1531_p3[32'd33];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_77_reg_2436 <= p_Val2_20_fu_1531_p3[32'd32];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_78_reg_2440 <= p_Val2_20_fu_1531_p3[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_79_reg_2444 <= p_Val2_20_fu_1531_p3[32'd30];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_80_reg_2448 <= p_Val2_20_fu_1531_p3[32'd29];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_81_reg_2452 <= p_Val2_20_fu_1531_p3[32'd28];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_82_reg_2456 <= p_Val2_20_fu_1531_p3[32'd27];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_83_reg_2460 <= p_Val2_20_fu_1531_p3[32'd26];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_84_reg_2464 <= p_Val2_20_fu_1531_p3[32'd25];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_85_reg_2468 <= p_Val2_20_fu_1531_p3[32'd24];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_86_reg_2472 <= p_Val2_20_fu_1531_p3[32'd23];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_87_reg_2476 <= p_Val2_20_fu_1531_p3[32'd22];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_88_reg_2480 <= p_Val2_20_fu_1531_p3[32'd21];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_89_reg_2484 <= p_Val2_20_fu_1531_p3[32'd20];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_90_reg_2488 <= p_Val2_20_fu_1531_p3[32'd19];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_91_reg_2492 <= p_Val2_20_fu_1531_p3[32'd18];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_92_reg_2496 <= p_Val2_20_fu_1531_p3[32'd17];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_93_reg_2500 <= p_Val2_20_fu_1531_p3[32'd16];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_94_reg_2504 <= p_Val2_20_fu_1531_p3[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_95_reg_2508 <= p_Val2_20_fu_1531_p3[32'd14];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_96_reg_2512 <= p_Val2_20_fu_1531_p3[32'd13];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_97_reg_2516 <= p_Val2_20_fu_1531_p3[32'd12];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_98_reg_2520 <= p_Val2_20_fu_1531_p3[32'd11];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_98_fu_1899_p3 == 1'd0) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0))) begin
        tmp_99_reg_2524 <= p_Val2_20_fu_1531_p3[32'd10];
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter8 == 1'b1) & (tmp_27_reg_2561 == 1'd1) & (brmerge_reg_2203_pp0_iter7_reg == 1'd0) & (tmp_reg_2194_pp0_iter7_reg == 1'd0))) begin
        ap_phi_mux_p_in_phi_fu_922_p8 = p_Result_52_fu_2162_p4;
    end else begin
        ap_phi_mux_p_in_phi_fu_922_p8 = ap_phi_reg_pp0_iter8_p_in_reg_917;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (tmp_106_reg_2552 == 1'd0) & (tmp_105_reg_2548 == 1'd0) & (tmp_104_reg_2544 == 1'd0) & (tmp_103_reg_2540 == 1'd0) & (tmp_102_reg_2536 == 1'd0) & (tmp_101_reg_2532 == 1'd0) & (tmp_100_reg_2528 == 1'd0) & (tmp_99_reg_2524 == 1'd0) & (tmp_98_reg_2520 == 1'd0) & (tmp_97_reg_2516 == 1'd0) & (tmp_96_reg_2512 == 1'd0) & (tmp_95_reg_2508 == 1'd0) & (tmp_94_reg_2504 == 1'd0) & (tmp_93_reg_2500 == 1'd0) & (tmp_92_reg_2496 == 1'd0) & (tmp_91_reg_2492 == 1'd0) & (tmp_90_reg_2488 == 1'd0) & (tmp_89_reg_2484 == 1'd0) & (tmp_88_reg_2480 == 1'd0) & (tmp_87_reg_2476 == 1'd0) & (tmp_86_reg_2472 == 1'd0) & (tmp_85_reg_2468 == 1'd0) & (tmp_84_reg_2464 == 1'd0) & (tmp_83_reg_2460 == 1'd0) & (tmp_82_reg_2456 == 1'd0) & (tmp_81_reg_2452 == 1'd0) & (tmp_80_reg_2448 == 1'd0) & (tmp_79_reg_2444 == 1'd0) & (tmp_78_reg_2440 == 1'd0) & (tmp_77_reg_2436 == 1'd0) & (tmp_76_reg_2432 == 1'd0) & (tmp_75_reg_2428 == 1'd0) & (tmp_74_reg_2424 == 1'd0) & (tmp_73_reg_2420 == 1'd0) & (tmp_72_reg_2416 == 1'd0) & (tmp_71_reg_2412 == 1'd0) & (tmp_70_reg_2408 == 1'd0) & (tmp_69_reg_2404 == 1'd0) & (tmp_68_reg_2400 == 1'd0) & (tmp_67_reg_2396 == 1'd0) & (tmp_66_reg_2392 == 1'd0) & (tmp_65_reg_2388 == 1'd0) & (tmp_64_reg_2384 == 1'd0) & (tmp_63_reg_2380 == 1'd0) & (tmp_62_reg_2376 == 1'd0) & (tmp_61_reg_2372 == 1'd0) & (tmp_60_reg_2368 == 1'd0) & (tmp_59_reg_2364 == 1'd0) & (tmp_58_reg_2360 == 1'd0) & (tmp_57_reg_2356 == 1'd0) & (tmp_56_reg_2352 == 1'd0) & (tmp_55_reg_2348 == 1'd0) & (tmp_54_reg_2344 == 1'd0) & (tmp_53_reg_2340 == 1'd0) & (brmerge_reg_2203_pp0_iter6_reg == 1'd0) & (tmp_reg_2194_pp0_iter6_reg == 1'd0))) begin
        ap_phi_mux_r_exp1_phi_fu_751_p110 = p_3_fu_1994_p3;
    end else begin
        ap_phi_mux_r_exp1_phi_fu_751_p110 = ap_phi_reg_pp0_iter7_r_exp1_reg_694;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter7 == 1'b1) & (tmp_106_reg_2552 == 1'd0) & (tmp_105_reg_2548 == 1'd0) & (tmp_104_reg_2544 == 1'd0) & (tmp_103_reg_2540 == 1'd0) & (tmp_102_reg_2536 == 1'd0) & (tmp_101_reg_2532 == 1'd0) & (tmp_100_reg_2528 == 1'd0) & (tmp_99_reg_2524 == 1'd0) & (tmp_98_reg_2520 == 1'd0) & (tmp_97_reg_2516 == 1'd0) & (tmp_96_reg_2512 == 1'd0) & (tmp_95_reg_2508 == 1'd0) & (tmp_94_reg_2504 == 1'd0) & (tmp_93_reg_2500 == 1'd0) & (tmp_92_reg_2496 == 1'd0) & (tmp_91_reg_2492 == 1'd0) & (tmp_90_reg_2488 == 1'd0) & (tmp_89_reg_2484 == 1'd0) & (tmp_88_reg_2480 == 1'd0) & (tmp_87_reg_2476 == 1'd0) & (tmp_86_reg_2472 == 1'd0) & (tmp_85_reg_2468 == 1'd0) & (tmp_84_reg_2464 == 1'd0) & (tmp_83_reg_2460 == 1'd0) & (tmp_82_reg_2456 == 1'd0) & (tmp_81_reg_2452 == 1'd0) & (tmp_80_reg_2448 == 1'd0) & (tmp_79_reg_2444 == 1'd0) & (tmp_78_reg_2440 == 1'd0) & (tmp_77_reg_2436 == 1'd0) & (tmp_76_reg_2432 == 1'd0) & (tmp_75_reg_2428 == 1'd0) & (tmp_74_reg_2424 == 1'd0) & (tmp_73_reg_2420 == 1'd0) & (tmp_72_reg_2416 == 1'd0) & (tmp_71_reg_2412 == 1'd0) & (tmp_70_reg_2408 == 1'd0) & (tmp_69_reg_2404 == 1'd0) & (tmp_68_reg_2400 == 1'd0) & (tmp_67_reg_2396 == 1'd0) & (tmp_66_reg_2392 == 1'd0) & (tmp_65_reg_2388 == 1'd0) & (tmp_64_reg_2384 == 1'd0) & (tmp_63_reg_2380 == 1'd0) & (tmp_62_reg_2376 == 1'd0) & (tmp_61_reg_2372 == 1'd0) & (tmp_60_reg_2368 == 1'd0) & (tmp_59_reg_2364 == 1'd0) & (tmp_58_reg_2360 == 1'd0) & (tmp_57_reg_2356 == 1'd0) & (tmp_56_reg_2352 == 1'd0) & (tmp_55_reg_2348 == 1'd0) & (tmp_54_reg_2344 == 1'd0) & (tmp_53_reg_2340 == 1'd0) & (brmerge_reg_2203_pp0_iter6_reg == 1'd0) & (tmp_reg_2194_pp0_iter6_reg == 1'd0))) begin
        ap_phi_mux_r_exp_lcssa_phi_fu_527_p110 = p_2_fu_1985_p3;
    end else begin
        ap_phi_mux_r_exp_lcssa_phi_fu_527_p110 = ap_phi_reg_pp0_iter7_r_exp_lcssa_reg_470;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        log0_lut_table_arra_ce0 = 1'b1;
    end else begin
        log0_lut_table_arra_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        log_inverse_lut_tabl_ce0 = 1'b1;
    end else begin
        log_inverse_lut_tabl_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        log_lut_table_array_2_ce0 = 1'b1;
    end else begin
        log_lut_table_array_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        log_lut_table_array_3_ce0 = 1'b1;
    end else begin
        log_lut_table_array_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        log_lut_table_array_ce0 = 1'b1;
    end else begin
        log_lut_table_array_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_assign_fu_2098_p2 = ($signed(7'd71) + $signed(r_exp_0_s_fu_2080_p3));

assign Lo_assign_fu_2104_p2 = ($signed(7'd49) + $signed(r_exp_0_s_fu_2080_p3));

assign OP1_V_2_cast_fu_1440_p1 = ssdm_int_V_write_ass_3_reg_2308;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_start == 1'b1));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1023 = ((tmp_78_fu_1739_p3 == 1'd1) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1054 = ((tmp_79_fu_1747_p3 == 1'd1) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1086 = ((tmp_80_fu_1755_p3 == 1'd1) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1119 = ((tmp_81_fu_1763_p3 == 1'd1) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1153 = ((tmp_82_fu_1771_p3 == 1'd1) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1188 = ((tmp_83_fu_1779_p3 == 1'd1) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1224 = ((tmp_84_fu_1787_p3 == 1'd1) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1261 = ((tmp_85_fu_1795_p3 == 1'd1) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1299 = ((tmp_86_fu_1803_p3 == 1'd1) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1338 = ((tmp_87_fu_1811_p3 == 1'd1) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1378 = ((tmp_88_fu_1819_p3 == 1'd1) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1419 = ((tmp_89_fu_1827_p3 == 1'd1) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1461 = ((tmp_90_fu_1835_p3 == 1'd1) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1504 = ((tmp_91_fu_1843_p3 == 1'd1) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1548 = ((tmp_92_fu_1851_p3 == 1'd1) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1593 = ((tmp_93_fu_1859_p3 == 1'd1) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1639 = ((tmp_94_fu_1867_p3 == 1'd1) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1686 = ((tmp_95_fu_1875_p3 == 1'd1) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1734 = ((tmp_96_fu_1883_p3 == 1'd1) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1783 = ((tmp_97_fu_1891_p3 == 1'd1) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_179 = ((tmp_49_reg_2207 == 1'd1) & (brmerge_reg_2203 == 1'd0) & (tmp_reg_2194 == 1'd0));
end

always @ (*) begin
    ap_condition_1833 = ((tmp_98_fu_1899_p3 == 1'd1) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1884 = ((tmp_99_fu_1907_p3 == 1'd1) & (tmp_98_fu_1899_p3 == 1'd0) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1936 = ((tmp_100_fu_1915_p3 == 1'd1) & (tmp_99_fu_1907_p3 == 1'd0) & (tmp_98_fu_1899_p3 == 1'd0) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1989 = ((tmp_101_fu_1923_p3 == 1'd1) & (tmp_100_fu_1915_p3 == 1'd0) & (tmp_99_fu_1907_p3 == 1'd0) & (tmp_98_fu_1899_p3 == 1'd0) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2043 = ((tmp_102_fu_1931_p3 == 1'd1) & (tmp_101_fu_1923_p3 == 1'd0) & (tmp_100_fu_1915_p3 == 1'd0) & (tmp_99_fu_1907_p3 == 1'd0) & (tmp_98_fu_1899_p3 == 1'd0) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2098 = ((tmp_103_fu_1939_p3 == 1'd1) & (tmp_102_fu_1931_p3 == 1'd0) & (tmp_101_fu_1923_p3 == 1'd0) & (tmp_100_fu_1915_p3 == 1'd0) & (tmp_99_fu_1907_p3 == 1'd0) & (tmp_98_fu_1899_p3 == 1'd0) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2154 = ((tmp_104_fu_1947_p3 == 1'd1) & (tmp_103_fu_1939_p3 == 1'd0) & (tmp_102_fu_1931_p3 == 1'd0) & (tmp_101_fu_1923_p3 == 1'd0) & (tmp_100_fu_1915_p3 == 1'd0) & (tmp_99_fu_1907_p3 == 1'd0) & (tmp_98_fu_1899_p3 == 1'd0) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2211 = ((tmp_105_fu_1955_p3 == 1'd1) & (tmp_104_fu_1947_p3 == 1'd0) & (tmp_103_fu_1939_p3 == 1'd0) & (tmp_102_fu_1931_p3 == 1'd0) & (tmp_101_fu_1923_p3 == 1'd0) & (tmp_100_fu_1915_p3 == 1'd0) & (tmp_99_fu_1907_p3 == 1'd0) & (tmp_98_fu_1899_p3 == 1'd0) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2269 = ((tmp_106_fu_1963_p3 == 1'd1) & (tmp_105_fu_1955_p3 == 1'd0) & (tmp_104_fu_1947_p3 == 1'd0) & (tmp_103_fu_1939_p3 == 1'd0) & (tmp_102_fu_1931_p3 == 1'd0) & (tmp_101_fu_1923_p3 == 1'd0) & (tmp_100_fu_1915_p3 == 1'd0) & (tmp_99_fu_1907_p3 == 1'd0) & (tmp_98_fu_1899_p3 == 1'd0) & (tmp_97_fu_1891_p3 == 1'd0) & (tmp_96_fu_1883_p3 == 1'd0) & (tmp_95_fu_1875_p3 == 1'd0) & (tmp_94_fu_1867_p3 == 1'd0) & (tmp_93_fu_1859_p3 == 1'd0) & (tmp_92_fu_1851_p3 == 1'd0) & (tmp_91_fu_1843_p3 == 1'd0) & (tmp_90_fu_1835_p3 == 1'd0) & (tmp_89_fu_1827_p3 == 1'd0) & (tmp_88_fu_1819_p3 == 1'd0) & (tmp_87_fu_1811_p3 == 1'd0) & (tmp_86_fu_1803_p3 == 1'd0) & (tmp_85_fu_1795_p3 == 1'd0) & (tmp_84_fu_1787_p3 == 1'd0) & (tmp_83_fu_1779_p3 == 1'd0) & (tmp_82_fu_1771_p3 == 1'd0) & (tmp_81_fu_1763_p3 == 1'd0) & (tmp_80_fu_1755_p3 == 1'd0) & (tmp_79_fu_1747_p3 == 1'd0) & (tmp_78_fu_1739_p3 == 1'd0) & (tmp_77_fu_1731_p3 == 1'd0) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2379 = ((tmp_106_reg_2552 == 1'd0) & (tmp_105_reg_2548 == 1'd0) & (tmp_104_reg_2544 == 1'd0) & (tmp_103_reg_2540 == 1'd0) & (tmp_102_reg_2536 == 1'd0) & (tmp_101_reg_2532 == 1'd0) & (tmp_100_reg_2528 == 1'd0) & (tmp_99_reg_2524 == 1'd0) & (tmp_98_reg_2520 == 1'd0) & (tmp_97_reg_2516 == 1'd0) & (tmp_96_reg_2512 == 1'd0) & (tmp_95_reg_2508 == 1'd0) & (tmp_94_reg_2504 == 1'd0) & (tmp_93_reg_2500 == 1'd0) & (tmp_92_reg_2496 == 1'd0) & (tmp_91_reg_2492 == 1'd0) & (tmp_90_reg_2488 == 1'd0) & (tmp_89_reg_2484 == 1'd0) & (tmp_88_reg_2480 == 1'd0) & (tmp_87_reg_2476 == 1'd0) & (tmp_86_reg_2472 == 1'd0) & (tmp_85_reg_2468 == 1'd0) & (tmp_84_reg_2464 == 1'd0) & (tmp_83_reg_2460 == 1'd0) & (tmp_82_reg_2456 == 1'd0) & (tmp_81_reg_2452 == 1'd0) & (tmp_80_reg_2448 == 1'd0) & (tmp_79_reg_2444 == 1'd0) & (tmp_78_reg_2440 == 1'd0) & (tmp_77_reg_2436 == 1'd0) & (tmp_76_reg_2432 == 1'd0) & (tmp_75_reg_2428 == 1'd0) & (tmp_74_reg_2424 == 1'd0) & (tmp_73_reg_2420 == 1'd0) & (tmp_72_reg_2416 == 1'd0) & (tmp_71_reg_2412 == 1'd0) & (tmp_70_reg_2408 == 1'd0) & (tmp_69_reg_2404 == 1'd0) & (tmp_68_reg_2400 == 1'd0) & (tmp_67_reg_2396 == 1'd0) & (tmp_66_reg_2392 == 1'd0) & (tmp_65_reg_2388 == 1'd0) & (tmp_64_reg_2384 == 1'd0) & (tmp_63_reg_2380 == 1'd0) & (tmp_62_reg_2376 == 1'd0) & (tmp_61_reg_2372 == 1'd0) & (tmp_60_reg_2368 == 1'd0) & (tmp_59_reg_2364 == 1'd0) & (tmp_58_reg_2360 == 1'd0) & (tmp_57_reg_2356 == 1'd0) & (tmp_56_reg_2352 == 1'd0) & (tmp_55_reg_2348 == 1'd0) & (tmp_54_reg_2344 == 1'd0) & (tmp_53_reg_2340 == 1'd0) & (brmerge_reg_2203_pp0_iter6_reg == 1'd0) & (tmp_reg_2194_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_2422 = ((tmp_27_fu_2003_p2 == 1'd0) & (brmerge_reg_2203_pp0_iter6_reg == 1'd0) & (tmp_reg_2194_pp0_iter6_reg == 1'd0));
end

always @ (*) begin
    ap_condition_539 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_545 = ((tmp_49_reg_2207 == 1'd0) & (brmerge_reg_2203 == 1'd0) & (tmp_reg_2194 == 1'd0));
end

always @ (*) begin
    ap_condition_571 = ((tmp_53_fu_1539_p3 == 1'd1) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_579 = ((tmp_54_fu_1547_p3 == 1'd1) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_586 = ((tmp_55_fu_1555_p3 == 1'd1) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_594 = ((tmp_56_fu_1563_p3 == 1'd1) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_603 = ((tmp_57_fu_1571_p3 == 1'd1) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_613 = ((tmp_58_fu_1579_p3 == 1'd1) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_624 = ((tmp_59_fu_1587_p3 == 1'd1) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_636 = ((tmp_60_fu_1595_p3 == 1'd1) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_649 = ((tmp_61_fu_1603_p3 == 1'd1) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_663 = ((tmp_62_fu_1611_p3 == 1'd1) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_678 = ((tmp_63_fu_1619_p3 == 1'd1) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_694 = ((tmp_64_fu_1627_p3 == 1'd1) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_71 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_711 = ((tmp_65_fu_1635_p3 == 1'd1) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_729 = ((tmp_66_fu_1643_p3 == 1'd1) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_748 = ((tmp_67_fu_1651_p3 == 1'd1) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_768 = ((tmp_68_fu_1659_p3 == 1'd1) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_789 = ((tmp_69_fu_1667_p3 == 1'd1) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_811 = ((tmp_70_fu_1675_p3 == 1'd1) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_834 = ((tmp_71_fu_1683_p3 == 1'd1) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_858 = ((tmp_72_fu_1691_p3 == 1'd1) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_883 = ((tmp_73_fu_1699_p3 == 1'd1) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_909 = ((tmp_74_fu_1707_p3 == 1'd1) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_936 = ((tmp_75_fu_1715_p3 == 1'd1) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_964 = ((tmp_76_fu_1723_p3 == 1'd1) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

always @ (*) begin
    ap_condition_993 = ((tmp_77_fu_1731_p3 == 1'd1) & (tmp_76_fu_1723_p3 == 1'd0) & (tmp_75_fu_1715_p3 == 1'd0) & (tmp_74_fu_1707_p3 == 1'd0) & (tmp_73_fu_1699_p3 == 1'd0) & (tmp_72_fu_1691_p3 == 1'd0) & (tmp_71_fu_1683_p3 == 1'd0) & (tmp_70_fu_1675_p3 == 1'd0) & (tmp_69_fu_1667_p3 == 1'd0) & (tmp_68_fu_1659_p3 == 1'd0) & (tmp_67_fu_1651_p3 == 1'd0) & (tmp_66_fu_1643_p3 == 1'd0) & (tmp_65_fu_1635_p3 == 1'd0) & (tmp_64_fu_1627_p3 == 1'd0) & (tmp_63_fu_1619_p3 == 1'd0) & (tmp_62_fu_1611_p3 == 1'd0) & (tmp_61_fu_1603_p3 == 1'd0) & (tmp_60_fu_1595_p3 == 1'd0) & (tmp_59_fu_1587_p3 == 1'd0) & (tmp_58_fu_1579_p3 == 1'd0) & (tmp_57_fu_1571_p3 == 1'd0) & (tmp_56_fu_1563_p3 == 1'd0) & (tmp_55_fu_1555_p3 == 1'd0) & (tmp_54_fu_1547_p3 == 1'd0) & (tmp_53_fu_1539_p3 == 1'd0) & (brmerge_reg_2203_pp0_iter5_reg == 1'd0) & (tmp_reg_2194_pp0_iter5_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_i_op_assign_reg_460 = 'bx;

assign ap_phi_reg_pp0_iter0_p_in_reg_917 = 'bx;

assign ap_phi_reg_pp0_iter0_r_exp1_reg_694 = 'bx;

assign ap_phi_reg_pp0_iter0_r_exp_lcssa_reg_470 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_22_reg_451 = 'bx;

assign ap_return = ap_phi_mux_p_in_phi_fu_922_p8;

assign b_exp_1_fu_1061_p2 = ($signed(tmp_i_cast_fu_1032_p1) + $signed(9'd386));

assign b_exp_fu_1035_p2 = ($signed(9'd385) + $signed(tmp_i_cast_fu_1032_p1));

assign brmerge_fu_1002_p2 = (tmp_s_fu_996_p2 | not_1_demorgan_fu_990_p2);

assign index0_V_fu_1016_p4 = {{p_Val2_40_fu_934_p1[22:17]}};

assign index_assign_cast_fu_2062_p1 = index_assign_fu_2056_p2;

assign index_assign_fu_2056_p2 = ($signed(7'd73) + $signed(r_exp_lcssa_reg_470));

assign loc_V_2_fu_956_p1 = p_Val2_40_fu_934_p1[22:0];

assign loc_V_3_fu_2158_p1 = tmp_116_fu_2152_p2[22:0];

assign loc_V_fu_946_p4 = {{p_Val2_40_fu_934_p1[30:23]}};

assign log0_lut_table_arra_address0 = tmp_23_fu_1026_p1;

assign log_inverse_lut_tabl_address0 = tmp_23_fu_1026_p1;

assign log_lut_table_array_2_address0 = tmp_37_i_i_fu_1392_p1;

assign log_lut_table_array_3_address0 = tmp_29_i_i_fu_1174_p1;

assign log_lut_table_array_address0 = tmp_21_i_i_fu_1326_p1;

assign log_sum_V_1_fu_1486_p2 = (tmp2_cast_fu_1483_p1 + tmp1_reg_2288_pp0_iter5_reg);

assign not_1_demorgan_fu_990_p2 = (tmp_i_fu_966_p2 & tmp_i1_fu_984_p2);

assign out_exp_V_fu_2092_p2 = ($signed(8'd127) + $signed(tmp_31_fu_2088_p1));

assign p_2_fu_1985_p3 = ((tmp_107_fu_1978_p3[0:0] === 1'b1) ? 7'd81 : 7'd80);

assign p_3_fu_1994_p3 = ((tmp_107_fu_1978_p3[0:0] === 1'b1) ? 7'd81 : 7'd0);

assign p_Result_51_fu_1041_p4 = {{{{1'd1}, {loc_V_2_reg_2188}}}, {1'd0}};

assign p_Result_52_fu_2162_p4 = {{{p_Val2_57_reg_2328_pp0_iter7_reg}, {out_exp_V_fu_2092_p2}}, {loc_V_3_fu_2158_p1}};

assign p_Result_6_fu_2022_p3 = {{tmp_108_fu_2015_p3}, {72'd2361183241434822606848}};

assign p_Result_s_fu_938_p3 = p_Val2_40_fu_934_p1[32'd31];

assign p_Val2_10_fu_1249_p2 = (tmp_15_i_i_cast_fu_1241_p1 + tmp_16_i_i_fu_1245_p1);

assign p_Val2_11_fu_1263_p0 = p_Val2_11_fu_1263_p00;

assign p_Val2_11_fu_1263_p00 = p_Val2_46_fu_1191_p4;

assign p_Val2_11_fu_1263_p1 = p_Val2_11_fu_1263_p10;

assign p_Val2_11_fu_1263_p10 = p_Val2_55_fu_1205_p4;

assign p_Val2_11_fu_1263_p2 = (p_Val2_11_fu_1263_p0 * p_Val2_11_fu_1263_p1);

assign p_Val2_12_fu_1285_p2 = (tmp_17_i_i_fu_1269_p1 - tmp_19_i_i_cast_fu_1281_p1);

assign p_Val2_13_fu_1130_p3 = ((tmp_51_fu_1098_p3[0:0] === 1'b1) ? tmp_8_fu_1116_p4 : tmp_9_fu_1126_p1);

assign p_Val2_14_fu_1330_p3 = {{13'd4096}, {p_Val2_48_reg_2271}};

assign p_Val2_15_fu_1352_p2 = (tmp_31_i_i_cast_fu_1344_p1 + tmp_32_i_i_fu_1348_p1);

assign p_Val2_16_fu_1364_p0 = p_Val2_16_fu_1364_p00;

assign p_Val2_16_fu_1364_p00 = p_Val2_48_reg_2271;

assign p_Val2_16_fu_1364_p1 = p_Val2_16_fu_1364_p10;

assign p_Val2_16_fu_1364_p10 = p_Val2_56_reg_2277;

assign p_Val2_16_fu_1364_p2 = (p_Val2_16_fu_1364_p0 * p_Val2_16_fu_1364_p1);

assign p_Val2_17_fu_1511_p2 = ($signed(tmp3_cast_fu_1507_p1) + $signed(tmp_26_fu_1491_p3));

assign p_Val2_18_fu_1386_p2 = (tmp_33_i_i_fu_1370_p1 - tmp_35_i_i_cast_fu_1382_p1);

assign p_Val2_1_fu_1420_p1 = i_op_assign_reg_460_pp0_iter4_reg;

assign p_Val2_1_fu_1420_p2 = ($signed({{1'b0}, {50'd1524246769571}}) * $signed(p_Val2_1_fu_1420_p1));

assign p_Val2_20_fu_1531_p3 = ((p_Val2_57_fu_1517_p3[0:0] === 1'b1) ? p_Val2_s_114_fu_1525_p2 : p_Val2_17_fu_1511_p2);

assign p_Val2_21_fu_2033_p2 = $signed(p_Result_6_fu_2022_p3) >>> tmp_28_fu_2030_p1;

assign p_Val2_22_fu_2050_p2 = ($signed(tmp_29_fu_2039_p3) + $signed(tmp_30_fu_2046_p1));

assign p_Val2_2_fu_1070_p1 = p_Val2_2_fu_1070_p10;

assign p_Val2_2_fu_1070_p10 = b_frac_tilde_inverse_reg_2241;

assign p_Val2_2_fu_1070_p2 = ($signed(ap_phi_reg_pp0_iter2_tmp_22_reg_451) * $signed({{1'b0}, {p_Val2_2_fu_1070_p1}}));

assign p_Val2_40_fu_934_p1 = base_r;

assign p_Val2_46_fu_1191_p4 = {{p_Val2_6_fu_1185_p2[40:3]}};

assign p_Val2_4_fu_1154_p2 = (tmp_25_i_i_fu_1150_p1 + tmp_24_i_i_cast_fu_1146_p1);

assign p_Val2_55_fu_1205_p4 = {{p_Val2_6_fu_1185_p2[40:35]}};

assign p_Val2_57_fu_1517_p3 = p_Val2_17_fu_1511_p2[32'd57];

assign p_Val2_5_fu_1168_p0 = p_Val2_5_fu_1168_p00;

assign p_Val2_5_fu_1168_p00 = p_Val2_7_fu_1076_p3;

assign p_Val2_5_fu_1168_p1 = p_Val2_5_fu_1168_p10;

assign p_Val2_5_fu_1168_p10 = p_Val2_s_fu_1084_p4;

assign p_Val2_5_fu_1168_p2 = (p_Val2_5_fu_1168_p0 * p_Val2_5_fu_1168_p1);

assign p_Val2_6_fu_1185_p2 = (tmp_26_i_i_fu_1179_p1 - tmp_27_i_i_fu_1182_p1);

assign p_Val2_7_fu_1076_p3 = {{p_Val2_2_fu_1070_p2}, {11'd0}};

assign p_Val2_8_fu_1215_p3 = {{8'd128}, {p_Val2_46_fu_1191_p4}};

assign p_Val2_9_fu_1467_p2 = (tmp_51_cast_fu_1459_p1 - tmp_52_cast_fu_1463_p1);

assign p_Val2_s_114_fu_1525_p2 = (58'd0 - p_Val2_17_fu_1511_p2);

assign p_Val2_s_fu_1084_p4 = {{p_Val2_2_fu_1070_p2[24:21]}};

assign p_mux_cast_cast_fu_1971_p3 = ((tmp_s_reg_2198_pp0_iter6_reg[0:0] === 1'b1) ? 32'd2147483647 : 32'd2139095040);

assign r_V_fu_2176_p0 = OP1_V_2_cast_fu_1440_p1;

assign r_V_fu_2176_p1 = OP1_V_2_cast_fu_1440_p1;

assign r_exp_0_s_fu_2080_p3 = ((tmp_109_fu_2066_p3[0:0] === 1'b1) ? r_exp_fu_2074_p2 : r_exp_lcssa_reg_470);

assign r_exp_fu_2074_p2 = (7'd1 + r_exp_lcssa_reg_470);

assign sf_fu_1106_p4 = {{{{5'd16}, {p_Val2_2_fu_1070_p2}}}, {10'd0}};

assign sh_assign_fu_2009_p2 = (7'd23 - ap_phi_mux_r_exp_lcssa_phi_fu_527_p110);

assign ssdm_int_V_write_ass_1_fu_1426_p1 = log_lut_table_array_q0;

assign ssdm_int_V_write_ass_2_fu_1430_p1 = log_lut_table_array_2_q0;

assign ssdm_int_V_write_ass_fu_1201_p1 = log_lut_table_array_3_q0;

assign tmp1_fu_1321_p2 = (log_sum_V_reg_2246_pp0_iter2_reg + ssdm_int_V_write_ass_fu_1201_p1);

assign tmp2_cast_fu_1483_p1 = tmp2_reg_2318;

assign tmp2_fu_1434_p2 = (ssdm_int_V_write_ass_1_fu_1426_p1 + ssdm_int_V_write_ass_2_fu_1430_p1);

assign tmp3_cast_fu_1507_p1 = $signed(tmp3_fu_1501_p2);

assign tmp3_fu_1501_p2 = ($signed(log_sum_V_1_fu_1486_p2) + $signed(tmp_31_cast_fu_1498_p1));

assign tmp_100_fu_1915_p3 = p_Val2_20_fu_1531_p3[32'd9];

assign tmp_101_fu_1923_p3 = p_Val2_20_fu_1531_p3[32'd8];

assign tmp_102_fu_1931_p3 = p_Val2_20_fu_1531_p3[32'd7];

assign tmp_103_fu_1939_p3 = p_Val2_20_fu_1531_p3[32'd6];

assign tmp_104_fu_1947_p3 = p_Val2_20_fu_1531_p3[32'd5];

assign tmp_105_fu_1955_p3 = p_Val2_20_fu_1531_p3[32'd4];

assign tmp_106_fu_1963_p3 = p_Val2_20_fu_1531_p3[32'd3];

assign tmp_107_fu_1978_p3 = p_Val2_20_reg_2333[32'd2];

assign tmp_108_fu_2015_p3 = p_Val2_20_reg_2333_pp0_iter7_reg[32'd57];

assign tmp_109_fu_2066_p3 = p_Val2_22_fu_2050_p2[index_assign_cast_fu_2062_p1];

assign tmp_110_fu_2110_p2 = ((Lo_assign_fu_2104_p2 > Hi_assign_fu_2098_p2) ? 1'b1 : 1'b0);

integer ap_tvar_int_0;

always @ (p_Val2_22_fu_2050_p2) begin
    for (ap_tvar_int_0 = 81 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 80 - 0) begin
            tmp_111_fu_2116_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_111_fu_2116_p4[ap_tvar_int_0] = p_Val2_22_fu_2050_p2[80 - ap_tvar_int_0];
        end
    end
end

assign tmp_112_fu_2126_p2 = ($signed(7'd31) - $signed(r_exp_0_s_fu_2080_p3));

assign tmp_113_fu_2132_p3 = ((tmp_110_fu_2110_p2[0:0] === 1'b1) ? tmp_111_fu_2116_p4 : p_Val2_22_fu_2050_p2);

assign tmp_114_fu_2140_p3 = ((tmp_110_fu_2110_p2[0:0] === 1'b1) ? tmp_112_fu_2126_p2 : Lo_assign_fu_2104_p2);

assign tmp_115_fu_2148_p1 = tmp_114_fu_2140_p3;

assign tmp_116_fu_2152_p2 = tmp_113_fu_2132_p3 >> tmp_115_fu_2148_p1;

assign tmp_11_fu_1223_p4 = {{p_Val2_6_fu_1185_p2[34:3]}};

assign tmp_15_i_i_cast_fu_1241_p1 = tmp_15_i_i_fu_1233_p3;

assign tmp_15_i_i_fu_1233_p3 = {{tmp_11_fu_1223_p4}, {14'd0}};

assign tmp_16_i_i_fu_1245_p1 = p_Val2_8_fu_1215_p3;

assign tmp_17_i_i_fu_1269_p1 = p_Val2_10_fu_1249_p2;

assign tmp_19_i_i_cast_fu_1281_p1 = tmp_19_i_i_fu_1273_p3;

assign tmp_19_i_i_fu_1273_p3 = {{p_Val2_11_fu_1263_p2}, {1'd0}};

assign tmp_21_fu_1050_p3 = {{1'd1}, {loc_V_2_reg_2188}};

assign tmp_21_i_i_fu_1326_p1 = p_Val2_55_reg_2266;

assign tmp_23_fu_1026_p1 = index0_V_fu_1016_p4;

assign tmp_24_fu_1443_p4 = {{r_V_fu_2176_p2[35:1]}};

assign tmp_24_i_i_cast_fu_1146_p1 = tmp_24_i_i_fu_1138_p3;

assign tmp_24_i_i_fu_1138_p3 = {{tmp_50_fu_1094_p1}, {19'd0}};

assign tmp_25_fu_1452_p3 = {{tmp_13_reg_2303}, {21'd0}};

assign tmp_25_i_i_fu_1150_p1 = p_Val2_13_fu_1130_p3;

assign tmp_26_fu_1491_p3 = {{p_Val2_1_reg_2313}, {8'd0}};

assign tmp_26_i_i_fu_1179_p1 = p_Val2_4_reg_2251;

assign tmp_279_i_fu_978_p2 = (tmp_i_fu_966_p2 & tmp_i_113_fu_972_p2);

assign tmp_27_fu_2003_p2 = ((ap_phi_mux_r_exp1_phi_fu_751_p110 == ap_phi_mux_r_exp_lcssa_phi_fu_527_p110) ? 1'b1 : 1'b0);

assign tmp_27_i_i_fu_1182_p1 = p_Val2_5_reg_2256;

assign tmp_28_fu_2030_p1 = sh_assign_reg_2565;

assign tmp_29_fu_2039_p3 = {{p_Val2_20_reg_2333_pp0_iter7_reg}, {23'd0}};

assign tmp_29_i_i_fu_1174_p1 = p_Val2_s_fu_1084_p4;

assign tmp_30_fu_2046_p1 = $signed(p_Val2_21_fu_2033_p2);

assign tmp_31_cast_fu_1498_p1 = $signed(tmp_3_reg_2323);

assign tmp_31_fu_2088_p1 = r_exp_0_s_fu_2080_p3;

assign tmp_31_i_i_cast_fu_1344_p1 = tmp_31_i_i_fu_1337_p3;

assign tmp_31_i_i_fu_1337_p3 = {{tmp_12_reg_2283}, {24'd0}};

assign tmp_32_i_i_fu_1348_p1 = p_Val2_14_fu_1330_p3;

assign tmp_33_i_i_fu_1370_p1 = p_Val2_15_fu_1352_p2;

assign tmp_35_i_i_cast_fu_1382_p1 = tmp_35_i_i_fu_1374_p3;

assign tmp_35_i_i_fu_1374_p3 = {{p_Val2_16_fu_1364_p2}, {6'd0}};

assign tmp_37_i_i_fu_1392_p1 = p_Val2_56_reg_2277;

assign tmp_50_fu_1094_p1 = p_Val2_2_fu_1070_p2[20:0];

assign tmp_51_cast_fu_1459_p1 = tmp_25_fu_1452_p3;

assign tmp_51_fu_1098_p3 = p_Val2_2_fu_1070_p2[32'd24];

assign tmp_52_cast_fu_1463_p1 = tmp_24_fu_1443_p4;

assign tmp_53_fu_1539_p3 = p_Val2_20_fu_1531_p3[32'd56];

assign tmp_54_fu_1547_p3 = p_Val2_20_fu_1531_p3[32'd55];

assign tmp_55_fu_1555_p3 = p_Val2_20_fu_1531_p3[32'd54];

assign tmp_56_fu_1563_p3 = p_Val2_20_fu_1531_p3[32'd53];

assign tmp_57_fu_1571_p3 = p_Val2_20_fu_1531_p3[32'd52];

assign tmp_58_fu_1579_p3 = p_Val2_20_fu_1531_p3[32'd51];

assign tmp_59_fu_1587_p3 = p_Val2_20_fu_1531_p3[32'd50];

assign tmp_60_fu_1595_p3 = p_Val2_20_fu_1531_p3[32'd49];

assign tmp_61_fu_1603_p3 = p_Val2_20_fu_1531_p3[32'd48];

assign tmp_62_fu_1611_p3 = p_Val2_20_fu_1531_p3[32'd47];

assign tmp_63_fu_1619_p3 = p_Val2_20_fu_1531_p3[32'd46];

assign tmp_64_fu_1627_p3 = p_Val2_20_fu_1531_p3[32'd45];

assign tmp_65_fu_1635_p3 = p_Val2_20_fu_1531_p3[32'd44];

assign tmp_66_fu_1643_p3 = p_Val2_20_fu_1531_p3[32'd43];

assign tmp_67_fu_1651_p3 = p_Val2_20_fu_1531_p3[32'd42];

assign tmp_68_fu_1659_p3 = p_Val2_20_fu_1531_p3[32'd41];

assign tmp_69_fu_1667_p3 = p_Val2_20_fu_1531_p3[32'd40];

assign tmp_6_fu_1057_p1 = tmp_21_fu_1050_p3;

assign tmp_70_fu_1675_p3 = p_Val2_20_fu_1531_p3[32'd39];

assign tmp_71_fu_1683_p3 = p_Val2_20_fu_1531_p3[32'd38];

assign tmp_72_fu_1691_p3 = p_Val2_20_fu_1531_p3[32'd37];

assign tmp_73_fu_1699_p3 = p_Val2_20_fu_1531_p3[32'd36];

assign tmp_74_fu_1707_p3 = p_Val2_20_fu_1531_p3[32'd35];

assign tmp_75_fu_1715_p3 = p_Val2_20_fu_1531_p3[32'd34];

assign tmp_76_fu_1723_p3 = p_Val2_20_fu_1531_p3[32'd33];

assign tmp_77_fu_1731_p3 = p_Val2_20_fu_1531_p3[32'd32];

assign tmp_78_fu_1739_p3 = p_Val2_20_fu_1531_p3[32'd31];

assign tmp_79_fu_1747_p3 = p_Val2_20_fu_1531_p3[32'd30];

assign tmp_80_fu_1755_p3 = p_Val2_20_fu_1531_p3[32'd29];

assign tmp_81_fu_1763_p3 = p_Val2_20_fu_1531_p3[32'd28];

assign tmp_82_fu_1771_p3 = p_Val2_20_fu_1531_p3[32'd27];

assign tmp_83_fu_1779_p3 = p_Val2_20_fu_1531_p3[32'd26];

assign tmp_84_fu_1787_p3 = p_Val2_20_fu_1531_p3[32'd25];

assign tmp_85_fu_1795_p3 = p_Val2_20_fu_1531_p3[32'd24];

assign tmp_86_fu_1803_p3 = p_Val2_20_fu_1531_p3[32'd23];

assign tmp_87_fu_1811_p3 = p_Val2_20_fu_1531_p3[32'd22];

assign tmp_88_fu_1819_p3 = p_Val2_20_fu_1531_p3[32'd21];

assign tmp_89_fu_1827_p3 = p_Val2_20_fu_1531_p3[32'd20];

assign tmp_8_fu_1116_p4 = {{{{5'd16}, {p_Val2_2_fu_1070_p2}}}, {11'd0}};

assign tmp_90_fu_1835_p3 = p_Val2_20_fu_1531_p3[32'd19];

assign tmp_91_fu_1843_p3 = p_Val2_20_fu_1531_p3[32'd18];

assign tmp_92_fu_1851_p3 = p_Val2_20_fu_1531_p3[32'd17];

assign tmp_93_fu_1859_p3 = p_Val2_20_fu_1531_p3[32'd16];

assign tmp_94_fu_1867_p3 = p_Val2_20_fu_1531_p3[32'd15];

assign tmp_95_fu_1875_p3 = p_Val2_20_fu_1531_p3[32'd14];

assign tmp_96_fu_1883_p3 = p_Val2_20_fu_1531_p3[32'd13];

assign tmp_97_fu_1891_p3 = p_Val2_20_fu_1531_p3[32'd12];

assign tmp_98_fu_1899_p3 = p_Val2_20_fu_1531_p3[32'd11];

assign tmp_99_fu_1907_p3 = p_Val2_20_fu_1531_p3[32'd10];

assign tmp_9_fu_1126_p1 = sf_fu_1106_p4;

assign tmp_fu_960_p2 = ((loc_V_fu_946_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_i1_fu_984_p2 = ((loc_V_2_fu_956_p1 == 23'd0) ? 1'b1 : 1'b0);

assign tmp_i_113_fu_972_p2 = ((loc_V_2_fu_956_p1 != 23'd0) ? 1'b1 : 1'b0);

assign tmp_i_cast_fu_1032_p1 = loc_V_reg_2183;

assign tmp_i_fu_966_p2 = ((loc_V_fu_946_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_s_fu_996_p2 = (tmp_279_i_fu_978_p2 | p_Result_s_fu_938_p3);

always @ (posedge ap_clk) begin
    p_Val2_4_reg_2251[9:0] <= 10'b0000000000;
end

endmodule //log_generic_float_s
