

================================================================
== Vitis HLS Report for 'MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5'
================================================================
* Date:           Sat Dec 10 20:38:38 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.66 ns|  4.007 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        3|    32771|  19.989 ns|  0.218 ms|    3|  32771|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_549_5  |        1|    32769|         5|          4|          4|  0 ~ 8192|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      84|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     208|    -|
|Register         |        -|     -|     122|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     122|     292|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |x_6_fu_280_p2                     |         +|   0|  0|  20|          13|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage3_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_condition_171                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_422                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_427                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op41_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op51_read_state3     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op58_read_state4     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op65_read_state5     |       and|   0|  0|   2|           1|           1|
    |cmp119_fu_290_p2                  |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln549_fu_274_p2              |      icmp|   0|  0|  12|          13|          13|
    |ap_block_state5_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |or_ln554_1_fu_317_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln554_2_fu_321_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln554_3_fu_325_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln554_fu_296_p2                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  84|          60|          49|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  26|          5|    1|          5|
    |ap_done_int                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_pix_val_V_78_phi_fu_228_p4      |  14|          3|    8|         24|
    |ap_phi_mux_pix_val_V_79_phi_fu_218_p4      |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter0_pix_val_V_24_reg_163  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_25_reg_153  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_36_reg_184  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter0_pix_val_V_37_reg_173  |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter1_pix_val_V_54_reg_205  |  14|          3|    8|         24|
    |ap_phi_reg_pp0_iter1_pix_val_V_55_reg_195  |  14|          3|    8|         24|
    |ap_sig_allocacmp_x                         |   9|          2|   13|         26|
    |bytePlanes_plane01_blk_n                   |   9|          2|    1|          2|
    |img_blk_n                                  |   9|          2|    1|          2|
    |pix_val_V_8_fu_84                          |   9|          2|    8|         16|
    |pix_val_V_9_fu_88                          |   9|          2|    8|         16|
    |x_1_fu_80                                  |   9|          2|   13|         26|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 208|         45|  113|        261|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   4|   0|    4|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_24_reg_163  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_25_reg_153  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_36_reg_184  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter0_pix_val_V_37_reg_173  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_54_reg_205  |   8|   0|    8|          0|
    |ap_phi_reg_pp0_iter1_pix_val_V_55_reg_195  |   8|   0|    8|          0|
    |cmp119_reg_425                             |   1|   0|    1|          0|
    |icmp_ln549_reg_421                         |   1|   0|    1|          0|
    |or_ln554_1_reg_451                         |   1|   0|    1|          0|
    |or_ln554_2_reg_455                         |   1|   0|    1|          0|
    |or_ln554_3_reg_459                         |   1|   0|    1|          0|
    |or_ln554_reg_432                           |   1|   0|    1|          0|
    |pix_val_V_24_reg_163                       |   8|   0|    8|          0|
    |pix_val_V_25_reg_153                       |   8|   0|    8|          0|
    |pix_val_V_36_reg_184                       |   8|   0|    8|          0|
    |pix_val_V_37_reg_173                       |   8|   0|    8|          0|
    |pix_val_V_8_fu_84                          |   8|   0|    8|          0|
    |pix_val_V_9_fu_88                          |   8|   0|    8|          0|
    |x_1_fu_80                                  |  13|   0|   13|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 122|   0|  122|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+-----------------------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  MultiPixStream2Bytes_Pipeline_VITIS_LOOP_549_5|  return value|
|img_dout                           |   in|   24|     ap_fifo|                                             img|       pointer|
|img_num_data_valid                 |   in|    2|     ap_fifo|                                             img|       pointer|
|img_fifo_cap                       |   in|    2|     ap_fifo|                                             img|       pointer|
|img_empty_n                        |   in|    1|     ap_fifo|                                             img|       pointer|
|img_read                           |  out|    1|     ap_fifo|                                             img|       pointer|
|pix_val_V_3                        |   in|    8|     ap_none|                                     pix_val_V_3|        scalar|
|pix_val_V_2                        |   in|    8|     ap_none|                                     pix_val_V_2|        scalar|
|trunc_ln534_1                      |   in|   13|     ap_none|                                   trunc_ln534_1|        scalar|
|bytePlanes_plane01_din             |  out|   64|     ap_fifo|                              bytePlanes_plane01|       pointer|
|bytePlanes_plane01_num_data_valid  |   in|   11|     ap_fifo|                              bytePlanes_plane01|       pointer|
|bytePlanes_plane01_fifo_cap        |   in|   11|     ap_fifo|                              bytePlanes_plane01|       pointer|
|bytePlanes_plane01_full_n          |   in|    1|     ap_fifo|                              bytePlanes_plane01|       pointer|
|bytePlanes_plane01_write           |  out|    1|     ap_fifo|                              bytePlanes_plane01|       pointer|
|icmp_ln539                         |   in|    1|     ap_none|                                      icmp_ln539|        scalar|
|cmp121_2                           |   in|    1|     ap_none|                                        cmp121_2|        scalar|
|cmp121_1                           |   in|    1|     ap_none|                                        cmp121_1|        scalar|
|sub118_cast106                     |   in|   13|     ap_none|                                  sub118_cast106|        scalar|
|cmp121                             |   in|    1|     ap_none|                                          cmp121|        scalar|
|pix_val_V_9_out                    |  out|    8|      ap_vld|                                 pix_val_V_9_out|       pointer|
|pix_val_V_9_out_ap_vld             |  out|    1|      ap_vld|                                 pix_val_V_9_out|       pointer|
|pix_val_V_8_out                    |  out|    8|      ap_vld|                                 pix_val_V_8_out|       pointer|
|pix_val_V_8_out_ap_vld             |  out|    1|      ap_vld|                                 pix_val_V_8_out|       pointer|
+-----------------------------------+-----+-----+------------+------------------------------------------------+--------------+

