{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2025-05-29 16:23:14.551307: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX_VNNI FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n",
      "2025-05-29 16:23:14.965825: I tensorflow/core/util/port.cc:104] oneDNN custom operations are on. You may see slightly different numerical results due to floating-point round-off errors from different computation orders. To turn them off, set the environment variable `TF_ENABLE_ONEDNN_OPTS=0`.\n",
      "2025-05-29 16:23:15.042899: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory\n",
      "2025-05-29 16:23:15.042922: I tensorflow/compiler/xla/stream_executor/cuda/cudart_stub.cc:29] Ignore above cudart dlerror if you do not have a GPU set up on your machine.\n",
      "2025-05-29 16:23:16.348803: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer.so.7'; dlerror: libnvinfer.so.7: cannot open shared object file: No such file or directory\n",
      "2025-05-29 16:23:16.348994: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libnvinfer_plugin.so.7'; dlerror: libnvinfer_plugin.so.7: cannot open shared object file: No such file or directory\n",
      "2025-05-29 16:23:16.349003: W tensorflow/compiler/tf2tensorrt/utils/py_utils.cc:38] TF-TRT Warning: Cannot dlopen some TensorRT libraries. If you would like to use Nvidia GPU with TensorRT, please make sure the missing libraries mentioned above are installed properly.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING: Failed to import handlers from core.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from convolution.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from pooling.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from recurrent.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from reshape.py: No module named 'torch'.\n",
      "WARNING: Failed to import handlers from merge.py: No module named 'torch'.\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/aelabd/RHEED/hls4ml/hls4ml/converters/__init__.py:29: UserWarning: WARNING: Pytorch converter is not enabled!\n",
      "  warnings.warn(\"WARNING: Pytorch converter is not enabled!\", stacklevel=1)\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "import copy\n",
    "from pathlib import Path\n",
    "import json\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "from tqdm import tqdm\n",
    "\n",
    "import tensorflow as tf\n",
    "from tensorflow.keras import layers\n",
    "from tensorflow.keras.models import Model, Sequential\n",
    "\n",
    "import hls4ml\n",
    "from hls4ml.converters.keras_to_hls import parse_default_keras_layer\n",
    "from hls4ml.model.attributes import ConfigurableAttribute, TypeAttribute\n",
    "from hls4ml.model.types import FixedPrecisionType, RoundingMode, SaturationMode\n",
    "from hls4ml.model.attributes import Attribute\n",
    "\n",
    "import h5py\n",
    "\n",
    "import qkeras\n",
    "from qkeras.estimate import print_qstats\n",
    "from qkeras.utils import model_quantize\n",
    "from qkeras.utils import quantized_model_dump\n",
    "from qkeras import QActivation, QDense, QConv2DBatchnorm\n",
    "\n",
    "# Source the Vivado path\n",
    "os.environ['PATH'] = os.environ['XILINX_VIVADO'] + '/bin:' + os.environ['PATH']\n",
    "\n",
    "np.random.seed(0)\n",
    "tf.random.set_seed(5)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Globals"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 1. Load Keras model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import tensorflow as tf\n",
    "from qkeras import QConv2DBatchnorm, QActivation, QDense\n",
    "\n",
    "def custom_weighted_mse_loss(I, J, n):\n",
    "    W = tf.pow(I, n)\n",
    "    squared_diffs = tf.pow(I - J, 2)\n",
    "    weighted_squared_diffs = W * squared_diffs\n",
    "\n",
    "    return tf.reduce_mean(weighted_squared_diffs)\n",
    "\n",
    "def build_model(input_shape, total_bits, integer_bits):\n",
    "    inputs = tf.keras.Input(shape=input_shape)\n",
    "    x = tf.keras.layers.Flatten()(inputs)\n",
    "    # x = QDense(\n",
    "    #     units=5,\n",
    "    #     kernel_quantizer=f\"quantized_bits({total_bits}, {integer_bits}, alpha=1)\",\n",
    "    #     bias_quantizer=f\"quantized_bits({total_bits}, {integer_bits}, alpha=1)\",\n",
    "    # )(x)\n",
    "    x = QDense(\n",
    "        5,\n",
    "        f\"quantized_bits({total_bits}, {integer_bits}, alpha=1)\"\n",
    "    )(x)\n",
    "    outputs = QActivation(f\"quantized_relu({total_bits}, {integer_bits})\")(x)\n",
    "\n",
    "    model = tf.keras.Model(inputs=inputs, outputs=outputs)\n",
    "    return model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "2025-05-29 16:23:21.899604: I tensorflow/compiler/xla/stream_executor/cuda/cuda_gpu_executor.cc:967] could not open file to read NUMA node: /sys/bus/pci/devices/0000:01:00.0/numa_node\n",
      "Your kernel may have been built without NUMA support.\n",
      "2025-05-29 16:23:21.899735: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudart.so.11.0'; dlerror: libcudart.so.11.0: cannot open shared object file: No such file or directory\n",
      "2025-05-29 16:23:21.899795: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcublas.so.11'; dlerror: libcublas.so.11: cannot open shared object file: No such file or directory\n",
      "2025-05-29 16:23:21.899832: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcublasLt.so.11'; dlerror: libcublasLt.so.11: cannot open shared object file: No such file or directory\n",
      "2025-05-29 16:23:21.899866: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcufft.so.10'; dlerror: libcufft.so.10: cannot open shared object file: No such file or directory\n",
      "2025-05-29 16:23:21.899900: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcurand.so.10'; dlerror: libcurand.so.10: cannot open shared object file: No such file or directory\n",
      "2025-05-29 16:23:21.899934: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcusolver.so.11'; dlerror: libcusolver.so.11: cannot open shared object file: No such file or directory\n",
      "2025-05-29 16:23:21.899968: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcusparse.so.11'; dlerror: libcusparse.so.11: cannot open shared object file: No such file or directory\n",
      "2025-05-29 16:23:21.900001: W tensorflow/compiler/xla/stream_executor/platform/default/dso_loader.cc:64] Could not load dynamic library 'libcudnn.so.8'; dlerror: libcudnn.so.8: cannot open shared object file: No such file or directory\n",
      "2025-05-29 16:23:21.900009: W tensorflow/core/common_runtime/gpu/gpu_device.cc:1934] Cannot dlopen some GPU libraries. Please make sure the missing libraries mentioned above are installed properly if you would like to use GPU. Follow the guide at https://www.tensorflow.org/install/gpu for how to download and setup the required libraries for your platform.\n",
      "Skipping registering GPU devices...\n",
      "2025-05-29 16:23:21.900756: I tensorflow/core/platform/cpu_feature_guard.cc:193] This TensorFlow binary is optimized with oneAPI Deep Neural Network Library (oneDNN) to use the following CPU instructions in performance-critical operations:  AVX2 AVX_VNNI FMA\n",
      "To enable them in other operations, rebuild TensorFlow with the appropriate compiler flags.\n"
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "WARNING:tensorflow:From /home/aelabd/miniconda3/envs/rheed_hls4ml_dev/lib/python3.10/site-packages/tensorflow/python/autograph/pyct/static_analysis/liveness.py:83: Analyzer.lamba_check (from tensorflow.python.autograph.pyct.static_analysis.liveness) is deprecated and will be removed after 2023-09-23.\n",
      "Instructions for updating:\n",
      "Lambda fuctions will be no more assumed to be used in the statement where they are used, or at least in the same block. https://github.com/tensorflow/tensorflow/issues/56089\n",
      "Model: \"model\"\n",
      "_________________________________________________________________\n",
      " Layer (type)                Output Shape              Param #   \n",
      "=================================================================\n",
      " input_1 (InputLayer)        [(None, 5, 5, 1)]         0         \n",
      "                                                                 \n",
      " flatten (Flatten)           (None, 25)                0         \n",
      "                                                                 \n",
      " q_dense (QDense)            (None, 5)                 130       \n",
      "                                                                 \n",
      " q_activation (QActivation)  (None, 5)                 0         \n",
      "                                                                 \n",
      "=================================================================\n",
      "Total params: 130\n",
      "Trainable params: 130\n",
      "Non-trainable params: 0\n",
      "_________________________________________________________________\n"
     ]
    }
   ],
   "source": [
    "FP_TOTAL = 8\n",
    "FP_INT = 2\n",
    "INPUT_SHAPE = (5, 5, 1)\n",
    "\n",
    "# Build the model\n",
    "model = build_model(INPUT_SHAPE, FP_TOTAL, FP_INT)\n",
    "\n",
    "# Compile the model\n",
    "model.compile(optimizer='adam', loss=custom_weighted_mse_loss, run_eagerly=True)\n",
    "\n",
    "# Display the model summary\n",
    "model.summary()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Layer Name: input_1\n",
      "Type: InputLayer\n",
      "--------------------------------------------------\n",
      "Layer Name: flatten\n",
      "Type: Flatten\n",
      "--------------------------------------------------\n",
      "Layer Name: q_dense\n",
      "Type: QDense\n",
      "  No Kernel Quantizer\n",
      "  No Bias Quantizer\n",
      "  Activation Quantizer: quantized_bits\n",
      "  Activation Config: {'bits': 8, 'integer': 2, 'symmetric': 0, 'alpha': 1, 'keep_negative': True, 'use_stochastic_rounding': False, 'qnoise_factor': 1.0}\n",
      "--------------------------------------------------\n",
      "Layer Name: q_activation\n",
      "Type: QActivation\n",
      "  Activation Quantizer: quantized_relu\n",
      "  Activation Config: {'bits': 8, 'integer': 2, 'use_sigmoid': 0, 'negative_slope': 0.0, 'use_stochastic_rounding': False, 'relu_upper_bound': None, 'qnoise_factor': 1.0}\n",
      "--------------------------------------------------\n"
     ]
    }
   ],
   "source": [
    "import qkeras as qk\n",
    "\n",
    "def print_quantization_info(model):\n",
    "    for layer in model.layers:\n",
    "        print(f\"Layer Name: {layer.name}\")\n",
    "        print(f\"Type: {layer.__class__.__name__}\")\n",
    "        \n",
    "        # Helper function to handle both quantizer objects and config dicts\n",
    "        def process_quantizer(quantizer, prefix=\"\"):\n",
    "            if quantizer:\n",
    "                if isinstance(quantizer, dict):\n",
    "                    # Handle dictionary config\n",
    "                    class_name = quantizer.get(\"class_name\", \"UnknownQuantizer\")\n",
    "                    config = quantizer.get(\"config\", {})\n",
    "                else:\n",
    "                    # Handle object with potential get_config()\n",
    "                    class_name = quantizer.__class__.__name__\n",
    "                    config = quantizer.get_config() if hasattr(quantizer, \"get_config\") else {}\n",
    "                \n",
    "                print(f\"  {prefix}Quantizer: {class_name}\")\n",
    "                print(f\"  {prefix}Config: {config}\")\n",
    "            else:\n",
    "                print(f\"  No {prefix}Quantizer\")\n",
    "\n",
    "        # Check for QKeras layers with kernel/bias quantizers\n",
    "        if isinstance(layer, (qk.QDense, qk.QConv2D, qk.QConv1D, \n",
    "                            qk.QConv2DTranspose, qk.QDepthwiseConv2D)):\n",
    "            # Kernel quantizer\n",
    "            process_quantizer(layer.kernel_quantizer, \"Kernel \")\n",
    "            \n",
    "            # Bias quantizer\n",
    "            process_quantizer(layer.bias_quantizer, \"Bias \")\n",
    "            \n",
    "            # Activation quantizer\n",
    "            activation = layer.activation\n",
    "            if activation:\n",
    "                if isinstance(activation, dict) or hasattr(activation, \"get_config\"):\n",
    "                    process_quantizer(activation, \"Activation \")\n",
    "                else:\n",
    "                    print(f\"  Activation: {activation} (Not Quantized)\")\n",
    "            else:\n",
    "                print(\"  No Activation\")\n",
    "\n",
    "        # Check for QActivation layers\n",
    "        elif isinstance(layer, qk.QActivation):\n",
    "            process_quantizer(layer.quantizer, \"Activation \")\n",
    "        \n",
    "        print(\"-\" * 50)\n",
    "\n",
    "print_quantization_info(model)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 2. Create hls4ml model\n",
    "\n",
    "For now, skip evaluation and creating benchmark results. JUST convert it. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 5, 5, 1]], output shape: [None, 5, 5, 1]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 5, 5, 1]], output shape: [None, 25]\n",
      "Layer name: q_dense, layer type: QDense, input shapes: [[None, 25]], output shape: [None, 5]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 5]], output shape: [None, 5]\n",
      "Interpreting Model\n",
      "Topology:\n",
      "Layer name: input_1, layer type: InputLayer, input shapes: [[None, 5, 5, 1]], output shape: [None, 5, 5, 1]\n",
      "Layer name: flatten, layer type: Reshape, input shapes: [[None, 5, 5, 1]], output shape: [None, 25]\n",
      "Layer name: q_dense, layer type: QDense, input shapes: [[None, 25]], output shape: [None, 5]\n",
      "Layer name: q_activation, layer type: Activation, input shapes: [[None, 5]], output shape: [None, 5]\n",
      "Creating HLS model\n",
      "WARNING: Changing pipeline style to \"dataflow\".\n",
      "WARNING: Invalid ReuseFactor=32 in layer \"q_dense\".Using ReuseFactor=25 instead. Valid ReuseFactor(s): 1,5,25,125.\n",
      "Writing HLS project\n",
      "Done\n",
      "\n",
      "rtl_models/small_dummy_model\n"
     ]
    }
   ],
   "source": [
    "# Generate the configuration from the Keras model\n",
    "REUSE_FACTOR = 32\n",
    "\n",
    "config = hls4ml.utils.config_from_keras_model(model, granularity='model', backend=\"Vivado\")\n",
    "config['Model']['Precision']['default'] = f\"ap_fixed<{FP_TOTAL},{FP_INT}>\"\n",
    "config['Model']['ReuseFactor'] = REUSE_FACTOR\n",
    "config['Model']['Strategy'] = 'Resource'\n",
    "\n",
    "# Attempt conversion on simplified model\n",
    "output_dir = f\"rtl_models/small_dummy_model\"\n",
    "hls_model = hls4ml.converters.convert_from_keras_model(\n",
    "    model, \n",
    "    hls_config=config, \n",
    "    output_dir=output_dir, \n",
    "    # backend=\"Vitis\",\n",
    "    backend=\"Vivado\",\n",
    "    part='xcku035-fbva676-2-e', \n",
    "    io_type=\"io_stream\"\n",
    ")\n",
    "\n",
    "hls_model.compile()\n",
    "\n",
    "print(\"\")\n",
    "print(hls_model.config.config['OutputDir'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([0.      , 1.890625, 1.96875 , 1.4375  , 0.71875 ])"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.predict(np.full((1, 5, 5), 7).astype(float))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'OutputDir': 'rtl_models/small_dummy_model',\n",
       " 'ProjectName': 'myproject',\n",
       " 'Backend': 'Vivado',\n",
       " 'Version': '1.0.0',\n",
       " 'Part': 'xcku035-fbva676-2-e',\n",
       " 'ClockPeriod': 5,\n",
       " 'ClockUncertainty': '12.5%',\n",
       " 'IOType': 'io_stream',\n",
       " 'HLSConfig': {'Model': {'Precision': {'default': 'ap_fixed<8,2>'},\n",
       "   'ReuseFactor': 32,\n",
       "   'Strategy': 'Resource',\n",
       "   'BramFactor': 1000000000,\n",
       "   'TraceOutput': False}},\n",
       " 'WriterConfig': {'Namespace': None,\n",
       "  'WriteWeightsTxt': True,\n",
       "  'WriteTar': False},\n",
       " 'KerasModel': <keras.engine.functional.Functional at 0x7f90480a64d0>,\n",
       " 'InputData': None,\n",
       " 'OutputPredictions': None,\n",
       " 'Stamp': 'Dc6AA1ac'}"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.config.config"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Generate RTL model"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing HLS project\n",
      "Done\n",
      "\n",
      "****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source /tools/Xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace\n",
      "INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'\n",
      "INFO: [HLS 200-10] For user 'aelabd' on host 'DESKTOP-Q0UCNGC.' (Linux_x86_64 version 5.15.133.1-microsoft-standard-WSL2) on Thu May 29 16:24:33 CEST 2025\n",
      "INFO: [HLS 200-10] On os Ubuntu 24.04 LTS\n",
      "INFO: [HLS 200-10] In directory '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model'\n",
      "Sourcing Tcl script 'build_prj.tcl'\n",
      "INFO: [HLS 200-10] Creating and opening project '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj'.\n",
      "INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project\n",
      "INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project\n",
      "INFO: [HLS 200-10] Creating and opening solution '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1'.\n",
      "INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.\n",
      "INFO: [XFORM 203-1161] The maximum of name length is set into 80.\n",
      "INFO: [HLS 200-10] Setting target device to 'xcku035-fbva676-2-e'\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.\n",
      "INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.\n",
      "***** C/RTL SYNTHESIS *****\n",
      "INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.\n",
      "INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... \n",
      "WARNING: [HLS 214-111] Streams will behave like static variables inside a dataflow region: firmware/myproject.cpp:31:27\n",
      "WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file firmware/myproject.cpp\n",
      "INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 814.527 ; gain = 126.000 ; free physical = 26042 ; free virtual = 36218\n",
      "INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 814.527 ; gain = 126.000 ; free physical = 26042 ; free virtual = 36218\n",
      "INFO: [HLS 200-10] Starting code transformations ...\n",
      "INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'void nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config3>(hls::stream<FORWARD_REFERENCE>&, hls::stream<FORWARD_REFERENCE>&, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:27) in function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator=(nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u> const&)' completely with a factor of 1.\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator=' (firmware/nnet_utils/nnet_types.h:29).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config3>' (firmware/nnet_utils/nnet_dense_stream.h:44).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_resource.h:56).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' into 'nnet::dense_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_dense_stream.h:21).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:54).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:52).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:51).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config3>' (firmware/nnet_utils/nnet_dense_stream.h:60).\n",
      "INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[].1' into 'nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator=' (firmware/nnet_utils/nnet_types.h:29).\n",
      "INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 814.527 ; gain = 126.000 ; free physical = 26025 ; free virtual = 36208\n",
      "INFO: [HLS 200-10] Checking synthesizability ...\n",
      "INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 814.527 ; gain = 126.000 ; free physical = 26017 ; free virtual = 36201\n",
      "INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 40-bit variable.\n",
      "INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 40-bit variable.\n",
      "INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:27:42).\n",
      "INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'nnet::dense_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' for pipelining.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_types.h:27) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config5>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config5>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config3>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:37) in function 'nnet::dense_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:52) in function 'nnet::dense_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 5.\n",
      "INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:77) in function 'nnet::dense_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 5.\n",
      "INFO: [XFORM 203-102] Partitioning array 'tmp.data.V.1' automatically.\n",
      "INFO: [XFORM 203-131] Reshaping array 'w3.V'  in dimension 1 with a block factor of 5.\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer3_out.V.data.V' (firmware/myproject.cpp:31) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:9) .\n",
      "INFO: [XFORM 203-102] Automatically partitioning streamed array 'input_1.V.data.V' (firmware/myproject.cpp:8) .\n",
      "INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.2' in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'b3.V'  in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_resource.h:33) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer3_out.V.data.V' (firmware/myproject.cpp:31) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:9) in dimension 1 completely.\n",
      "INFO: [XFORM 203-101] Partitioning array 'input_1.V.data.V' (firmware/myproject.cpp:8) in dimension 1 completely.\n",
      "INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 2 process function(s): \n",
      "\t 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config3>'\n",
      "\t 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config5>'.\n",
      "INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config5>'... converting 16 basic blocks.\n",
      "INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 814.527 ; gain = 126.000 ; free physical = 25984 ; free virtual = 36170\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, relu_config5>' to 'relu<array<ap_fixed,5u>,array<ap_fixed<8,2,5,3,0>,5u>,relu_config5>' (firmware/nnet_utils/nnet_activation_stream.h:29:1)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' to 'dense_wrapper<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config3>' (firmware/nnet_utils/nnet_dense_stream.h:13)\n",
      "WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config3>' to 'dense<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,5u>,config3>' (firmware/nnet_utils/nnet_dense_stream.h:29:39)\n",
      "INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:43) in function 'dense_wrapper<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config3>'.\n",
      "WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'ReuseLoop' in function 'dense_wrapper<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config3>'.\n",
      "INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 894.527 ; gain = 206.000 ; free physical = 25961 ; free virtual = 36149\n",
      "INFO: [HLS 200-10] Starting hardware synthesis ...\n",
      "INFO: [HLS 200-10] Synthesizing 'myproject' ...\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<8, 2, 5, 3, 0>, ap_fixed<8, 2, 5, 3, 0>, config3>' to 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,1u>,array<ap_fixed<8,2,5,3,0>,5u>,config3>' to 'dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s'.\n",
      "WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,5u>,array<ap_fixed<8,2,5,3,0>,5u>,relu_config5>' to 'relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s'.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 12.15 seconds; current allocated memory: 147.989 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 148.757 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 149.351 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 150.039 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-61] Pipelining function 'relu<array<ap_fixed,5u>,array<ap_fixed<8,2,5,3,0>,5u>,relu_config5>'.\n",
      "INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 150.194 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 150.402 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-42] -- Implementing module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [SCHED 204-11] Starting scheduling ...\n",
      "INFO: [SCHED 204-11] Finished scheduling.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.01 seconds; current allocated memory: 150.495 MB.\n",
      "INFO: [BIND 205-100] Starting micro-architecture generation ...\n",
      "INFO: [BIND 205-101] Performing variable lifetime analysis.\n",
      "INFO: [BIND 205-101] Exploring resource sharing.\n",
      "INFO: [BIND 205-101] Binding ...\n",
      "INFO: [BIND 205-100] Finished micro-architecture generation.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 150.724 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Generating core module 'myproject_mux_255_8_1_1': 1 instance(s).\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 151.835 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 155.683 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 158.178 MB.\n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [HLS 200-10] -- Generating RTL for module 'myproject' \n",
      "INFO: [HLS 200-10] ----------------------------------------------------------------\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_V_data_0_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_V_data_1_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_V_data_2_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_V_data_3_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer5_out_V_data_4_V' to 'axis' (register, both mode).\n",
      "INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.\n",
      "INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.\n",
      "INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 159.225 MB.\n",
      "INFO: [RTMG 210-279] Implementing memory 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V_rom' using distributed ROMs.\n",
      "INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0_U(start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0)' using Shift Registers.\n",
      "INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 902.531 ; gain = 214.004 ; free physical = 25924 ; free virtual = 36124\n",
      "INFO: [VHDL 208-304] Generating VHDL RTL for myproject.\n",
      "INFO: [VLOG 209-307] Generating Verilog RTL for myproject.\n",
      "***** C/RTL SYNTHESIS COMPLETED IN 0h0m12s *****\n",
      "***** VIVADO SYNTHESIS *****\n",
      "\n",
      "****** Vivado v2019.1 (64-bit)\n",
      "  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019\n",
      "  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019\n",
      "    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source vivado_synth.tcl\n",
      "# set tcldir [file dirname [info script]]\n",
      "# source [file join $tcldir project.tcl]\n",
      "## variable project_name\n",
      "## set project_name \"myproject\"\n",
      "## variable backend\n",
      "## set backend \"vivado\"\n",
      "## variable part\n",
      "## set part \"xcku035-fbva676-2-e\"\n",
      "## variable clock_period\n",
      "## set clock_period 5\n",
      "## variable clock_uncertainty\n",
      "## set clock_uncertainty 12.5%\n",
      "## variable version\n",
      "## set version \"1.0.0\"\n",
      "# add_files ${project_name}_prj/solution1/syn/vhdl\n",
      "# synth_design -top ${project_name} -part $part\n",
      "Command: synth_design -top myproject -part xcku035-fbva676-2-e\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xcku035'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku035'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 2513 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1558.762 ; gain = 146.715 ; free physical = 25008 ; free virtual = 35592\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:41]\n",
      "INFO: [Synth 8-3491] module 'dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:12' bound to instance 'dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_U0' of component 'dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:220]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:45]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:99]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:102]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:120]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:124]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:132]\n",
      "INFO: [Synth 8-3491] module 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s.vhd:12' bound to instance 'grp_dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_fu_304' of component 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:218]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s.vhd:53]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s.vhd:79]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s.vhd:82]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s.vhd:85]\n",
      "\tParameter DataWidth bound to: 39 - type: integer \n",
      "\tParameter AddressRange bound to: 25 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V.vhd:89' bound to instance 'w3_V_U' of component 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s.vhd:387]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V.vhd:102]\n",
      "\tParameter DataWidth bound to: 39 - type: integer \n",
      "\tParameter AddressRange bound to: 25 - type: integer \n",
      "\tParameter AddressWidth bound to: 5 - type: integer \n",
      "INFO: [Synth 8-3491] module 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V_rom' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V.vhd:9' bound to instance 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V_rom_U' of component 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V_rom' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V.vhd:114]\n",
      "INFO: [Synth 8-638] synthesizing module 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V_rom' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V.vhd:24]\n",
      "\tParameter DWIDTH bound to: 39 - type: integer \n",
      "\tParameter AWIDTH bound to: 5 - type: integer \n",
      "\tParameter MEM_SIZE bound to: 25 - type: integer \n",
      "INFO: [Synth 8-5534] Detected attribute (* rom_style = \"distributed\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V.vhd:28]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V_rom' (1#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V.vhd:24]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V' (2#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V.vhd:102]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-3491] module 'myproject_mux_255_8_1_1' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_mux_255_8_1_1.vhd:10' bound to instance 'myproject_mux_255_8_1_1_U1' of component 'myproject_mux_255_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s.vhd:399]\n",
      "INFO: [Synth 8-638] synthesizing module 'myproject_mux_255_8_1_1' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_mux_255_8_1_1.vhd:71]\n",
      "\tParameter ID bound to: 1 - type: integer \n",
      "\tParameter NUM_STAGE bound to: 1 - type: integer \n",
      "\tParameter din0_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din1_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din2_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din3_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din4_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din5_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din6_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din7_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din8_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din9_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din10_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din11_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din12_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din13_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din14_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din15_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din16_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din17_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din18_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din19_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din20_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din21_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din22_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din23_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din24_WIDTH bound to: 8 - type: integer \n",
      "\tParameter din25_WIDTH bound to: 5 - type: integer \n",
      "\tParameter dout_WIDTH bound to: 8 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject_mux_255_8_1_1' (3#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject_mux_255_8_1_1.vhd:71]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s' (4#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s.vhd:53]\n",
      "INFO: [Synth 8-256] done synthesizing module 'dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s' (5#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s.vhd:45]\n",
      "INFO: [Synth 8-3491] module 'relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s.vhd:12' bound to instance 'relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0' of component 'relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:251]\n",
      "INFO: [Synth 8-638] synthesizing module 'relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s.vhd:54]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s.vhd:70]\n",
      "INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = \"none\" *) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s.vhd:73]\n",
      "INFO: [Synth 8-256] done synthesizing module 'relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s' (6#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s.vhd:54]\n",
      "INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/fifo_w8_d1_A.vhd:47' bound to instance 'layer3_out_V_data_0_V_U' of component 'fifo_w8_d1_A' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:291]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/fifo_w8_d1_A.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: auto - type: string \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-3491] module 'fifo_w8_d1_A_shiftReg' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/fifo_w8_d1_A.vhd:10' bound to instance 'U_fifo_w8_d1_A_shiftReg' of component 'fifo_w8_d1_A_shiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/fifo_w8_d1_A.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_shiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/fifo_w8_d1_A.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 8 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 1 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_shiftReg' (7#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/fifo_w8_d1_A.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A' (8#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/fifo_w8_d1_A.vhd:66]\n",
      "INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/fifo_w8_d1_A.vhd:47' bound to instance 'layer3_out_V_data_1_V_U' of component 'fifo_w8_d1_A' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:304]\n",
      "INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/fifo_w8_d1_A.vhd:47' bound to instance 'layer3_out_V_data_2_V_U' of component 'fifo_w8_d1_A' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:317]\n",
      "INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/fifo_w8_d1_A.vhd:47' bound to instance 'layer3_out_V_data_3_V_U' of component 'fifo_w8_d1_A' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:330]\n",
      "INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/fifo_w8_d1_A.vhd:47' bound to instance 'layer3_out_V_data_4_V_U' of component 'fifo_w8_d1_A' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:343]\n",
      "INFO: [Synth 8-3491] module 'start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0.vhd:47' bound to instance 'start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0_U' of component 'start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:356]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0.vhd:66]\n",
      "\tParameter MEM_STYLE bound to: shiftreg - type: string \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-3491] module 'start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0_shiftReg' declared at '/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0.vhd:10' bound to instance 'U_start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0_shiftReg' of component 'start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0_shiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0.vhd:124]\n",
      "INFO: [Synth 8-638] synthesizing module 'start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0_shiftReg' [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0.vhd:23]\n",
      "\tParameter DATA_WIDTH bound to: 1 - type: integer \n",
      "\tParameter ADDR_WIDTH bound to: 1 - type: integer \n",
      "\tParameter DEPTH bound to: 2 - type: integer \n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0_shiftReg' (9#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0.vhd:23]\n",
      "INFO: [Synth 8-256] done synthesizing module 'start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0' (10#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0.vhd:66]\n",
      "INFO: [Synth 8-256] done synthesizing module 'myproject' (11#1) [/home/aelabd/RHEED/CoaxlinkQuadCxp12_1cam/rtl_models/small_dummy_model/myproject_prj/solution1/syn/vhdl/myproject.vhd:41]\n",
      "WARNING: [Synth 8-3331] design fifo_w8_d1_A_shiftReg has unconnected port a[0]\n",
      "WARNING: [Synth 8-3331] design dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V has unconnected port reset\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1613.512 ; gain = 201.465 ; free physical = 25002 ; free virtual = 35588\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1622.418 ; gain = 210.371 ; free physical = 25001 ; free virtual = 35587\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xcku035-fbva676-2-e\n",
      "INFO: [Synth 8-6742] Reading net delay rules and data\n",
      "INFO: [Device 21-403] Loading part xcku035-fbva676-2-e\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1639.328 ; gain = 227.281 ; free physical = 24999 ; free virtual = 35585\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  \"mem\". This will be implemented in logic\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1639.328 ; gain = 227.281 ; free physical = 24951 ; free virtual = 35545\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 10    \n",
      "\t   2 Input      5 Bit       Adders := 2     \n",
      "\t   2 Input      2 Bit       Adders := 6     \n",
      "+---Registers : \n",
      "\t               35 Bit    Registers := 1     \n",
      "\t                8 Bit    Registers := 132   \n",
      "\t                5 Bit    Registers := 3     \n",
      "\t                4 Bit    Registers := 1     \n",
      "\t                2 Bit    Registers := 13    \n",
      "\t                1 Bit    Registers := 37    \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 165   \n",
      "\t   2 Input      5 Bit        Muxes := 2     \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   3 Input      3 Bit        Muxes := 1     \n",
      "\t   5 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 10    \n",
      "\t   4 Input      2 Bit        Muxes := 5     \n",
      "\t   2 Input      1 Bit        Muxes := 41    \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V_rom \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t               35 Bit    Registers := 1     \n",
      "Module myproject_mux_255_8_1_1 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 24    \n",
      "Module dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      8 Bit       Adders := 10    \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 90    \n",
      "\t                5 Bit    Registers := 2     \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 135   \n",
      "\t   2 Input      5 Bit        Muxes := 2     \n",
      "\t   5 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 2     \n",
      "Module dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      5 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 27    \n",
      "\t                5 Bit    Registers := 1     \n",
      "\t                4 Bit    Registers := 1     \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 5     \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 1     \n",
      "\t   2 Input      4 Bit        Muxes := 1     \n",
      "\t   3 Input      3 Bit        Muxes := 1     \n",
      "\t   2 Input      2 Bit        Muxes := 2     \n",
      "\t   4 Input      2 Bit        Muxes := 1     \n",
      "\t   2 Input      1 Bit        Muxes := 8     \n",
      "Module relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 10    \n",
      "\t                2 Bit    Registers := 5     \n",
      "\t                1 Bit    Registers := 13    \n",
      "+---Muxes : \n",
      "\t   2 Input      8 Bit        Muxes := 5     \n",
      "\t   2 Input      2 Bit        Muxes := 8     \n",
      "\t   4 Input      2 Bit        Muxes := 4     \n",
      "\t   2 Input      1 Bit        Muxes := 12    \n",
      "Module fifo_w8_d1_A_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                8 Bit    Registers := 1     \n",
      "Module fifo_w8_d1_A \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "Module start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0_shiftReg \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "Module start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0 \n",
      "Detailed RTL Component Info : \n",
      "+---Adders : \n",
      "\t   2 Input      2 Bit       Adders := 1     \n",
      "+---Registers : \n",
      "\t                2 Bit    Registers := 1     \n",
      "\t                1 Bit    Registers := 2     \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 3     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 1700 (col length:120)\n",
      "BRAMs: 1080 (col length: RAMB18 120 RAMB36 60)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_U0/ap_done_reg_reg )\n",
      "INFO: [Synth 8-3333] propagating constant 1 across sequential element (\\relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0/ap_CS_fsm_reg[0] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0/ap_done_reg_reg )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0/res_V_data_4_V_1_payload_B_reg[7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0/res_V_data_4_V_1_payload_A_reg[7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0/res_V_data_3_V_1_payload_B_reg[7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0/res_V_data_3_V_1_payload_A_reg[7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0/res_V_data_2_V_1_payload_B_reg[7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0/res_V_data_2_V_1_payload_A_reg[7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0/res_V_data_1_V_1_payload_B_reg[7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0/res_V_data_1_V_1_payload_A_reg[7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0/res_V_data_0_V_1_payload_B_reg[7] )\n",
      "INFO: [Synth 8-3333] propagating constant 0 across sequential element (\\relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0/res_V_data_0_V_1_payload_A_reg[7] )\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2049.375 ; gain = 637.328 ; free physical = 24461 ; free virtual = 35104\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "ROM:\n",
      "+-----------------------------------------------------------------------+------------+---------------+----------------+\n",
      "|Module Name                                                            | RTL Object | Depth x Width | Implemented As | \n",
      "+-----------------------------------------------------------------------+------------+---------------+----------------+\n",
      "|dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V_rom | p_0_out    | 32x35         | LUT            | \n",
      "|dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s          | p_0_out    | 32x35         | LUT            | \n",
      "+-----------------------------------------------------------------------+------------+---------------+----------------+\n",
      "\n",
      "---------------------------------------------------------------------------------\n",
      "Finished ROM, RAM, DSP and Shift Register Reporting\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2049.375 ; gain = 637.328 ; free physical = 24459 ; free virtual = 35102\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2049.375 ; gain = 637.328 ; free physical = 24461 ; free virtual = 35105\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2049.375 ; gain = 637.328 ; free physical = 24457 ; free virtual = 35101\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2049.375 ; gain = 637.328 ; free physical = 24457 ; free virtual = 35101\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2049.375 ; gain = 637.328 ; free physical = 24457 ; free virtual = 35101\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2049.375 ; gain = 637.328 ; free physical = 24457 ; free virtual = 35101\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2049.375 ; gain = 637.328 ; free physical = 24457 ; free virtual = 35101\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2049.375 ; gain = 637.328 ; free physical = 24457 ; free virtual = 35101\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+-------+------+\n",
      "|      |Cell   |Count |\n",
      "+------+-------+------+\n",
      "|1     |BUFG   |     1|\n",
      "|2     |CARRY8 |    30|\n",
      "|3     |LUT1   |     8|\n",
      "|4     |LUT2   |    99|\n",
      "|5     |LUT3   |   112|\n",
      "|6     |LUT4   |   336|\n",
      "|7     |LUT5   |   143|\n",
      "|8     |LUT6   |   558|\n",
      "|9     |MUXF7  |    26|\n",
      "|10    |MUXF8  |    12|\n",
      "|11    |FDRE   |  1150|\n",
      "|12    |FDSE   |    19|\n",
      "|13    |IBUF   |    17|\n",
      "|14    |OBUF   |    49|\n",
      "+------+-------+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+\n",
      "|      |Instance                                                                         |Module                                                                       |Cells |\n",
      "+------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+\n",
      "|1     |top                                                                              |                                                                             |  2560|\n",
      "|2     |  dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_U0                 |dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s                |  2226|\n",
      "|3     |    grp_dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_fu_304     |dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s                |  1945|\n",
      "|4     |      w3_V_U                                                                     |dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V           |   434|\n",
      "|5     |        dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V_rom_U |dense_wrapper_ap_fixed_8_2_5_3_0_ap_fixed_8_2_5_3_0_config3_s_w3_V_rom       |   434|\n",
      "|6     |  layer3_out_V_data_0_V_U                                                        |fifo_w8_d1_A                                                                 |    16|\n",
      "|7     |    U_fifo_w8_d1_A_shiftReg                                                      |fifo_w8_d1_A_shiftReg_7                                                      |     8|\n",
      "|8     |  layer3_out_V_data_1_V_U                                                        |fifo_w8_d1_A_0                                                               |    16|\n",
      "|9     |    U_fifo_w8_d1_A_shiftReg                                                      |fifo_w8_d1_A_shiftReg_6                                                      |     8|\n",
      "|10    |  layer3_out_V_data_2_V_U                                                        |fifo_w8_d1_A_1                                                               |    16|\n",
      "|11    |    U_fifo_w8_d1_A_shiftReg                                                      |fifo_w8_d1_A_shiftReg_5                                                      |     8|\n",
      "|12    |  layer3_out_V_data_3_V_U                                                        |fifo_w8_d1_A_2                                                               |    18|\n",
      "|13    |    U_fifo_w8_d1_A_shiftReg                                                      |fifo_w8_d1_A_shiftReg_4                                                      |     9|\n",
      "|14    |  layer3_out_V_data_4_V_U                                                        |fifo_w8_d1_A_3                                                               |    16|\n",
      "|15    |    U_fifo_w8_d1_A_shiftReg                                                      |fifo_w8_d1_A_shiftReg                                                        |     8|\n",
      "|16    |  relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0             |relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s            |   175|\n",
      "|17    |  start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0_U |start_for_relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0 |    10|\n",
      "+------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2049.375 ; gain = 637.328 ; free physical = 24457 ; free virtual = 35101\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2049.375 ; gain = 637.328 ; free physical = 24459 ; free virtual = 35102\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 2049.383 ; gain = 637.328 ; free physical = 24459 ; free virtual = 35102\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2119.277 ; gain = 0.000 ; free physical = 24407 ; free virtual = 35062\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "  A total of 18 instances were transformed.\n",
      "  BUFG => BUFGCE: 1 instances\n",
      "  IBUF => IBUF (IBUFCTRL, INBUF): 17 instances\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "74 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2119.277 ; gain = 707.230 ; free physical = 24504 ; free virtual = 35159\n",
      "# report_utilization -file vivado_synth.rpt\n",
      "INFO: [Common 17-206] Exiting Vivado at Thu May 29 16:25:09 2025...\n",
      "***** VIVADO SYNTHESIS COMPLETED IN 0h0m23s *****\n",
      "INFO: [HLS 200-112] Total elapsed time: 36.46 seconds; peak allocated memory: 159.225 MB.\n",
      "INFO: [Common 17-206] Exiting vivado_hls at Thu May 29 16:25:09 2025...\n",
      "Cosim report not found.\n",
      "Timing report not found.\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "{'CSynthesisReport': {'TargetClockPeriod': '5.00',\n",
       "  'EstimatedClockPeriod': '4.219',\n",
       "  'BestLatency': '54',\n",
       "  'WorstLatency': '55',\n",
       "  'IntervalMin': '55',\n",
       "  'IntervalMax': '56',\n",
       "  'BRAM_18K': '0',\n",
       "  'DSP': '0',\n",
       "  'FF': '1136',\n",
       "  'LUT': '2168',\n",
       "  'URAM': '0',\n",
       "  'AvailableBRAM_18K': '1080',\n",
       "  'AvailableDSP': '1700',\n",
       "  'AvailableFF': '406256',\n",
       "  'AvailableLUT': '203128',\n",
       "  'AvailableURAM': '0'},\n",
       " 'VivadoSynthReport': {'LUT': '1108',\n",
       "  'FF': '1169',\n",
       "  'BRAM_18K': '0',\n",
       "  'DSP48E': '0'}}"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "hls_model.build(csim=False, synth=True, vsynth=True, cosim=False)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Found 1 solution(s) in rtl_models/small_dummy_model/myproject_prj.\n",
      "Reports for solution \"solution1\":\n",
      "\n",
      "C simulation report not found.\n",
      "SYNTHESIS REPORT:\n",
      "================================================================\n",
      "== Vivado HLS Report for 'myproject'\n",
      "================================================================\n",
      "* Date:           Thu May 29 16:24:45 2025\n",
      "\n",
      "* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)\n",
      "* Project:        myproject_prj\n",
      "* Solution:       solution1\n",
      "* Product family: kintexu\n",
      "* Target device:  xcku035-fbva676-2-e\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Performance Estimates\n",
      "================================================================\n",
      "+ Timing (ns): \n",
      "    * Summary: \n",
      "    +--------+-------+----------+------------+\n",
      "    |  Clock | Target| Estimated| Uncertainty|\n",
      "    +--------+-------+----------+------------+\n",
      "    |ap_clk  |   5.00|     4.219|        0.62|\n",
      "    +--------+-------+----------+------------+\n",
      "\n",
      "+ Latency (clock cycles): \n",
      "    * Summary: \n",
      "    +-----+-----+-----+-----+----------+\n",
      "    |  Latency  |  Interval | Pipeline |\n",
      "    | min | max | min | max |   Type   |\n",
      "    +-----+-----+-----+-----+----------+\n",
      "    |   54|   55|   55|   56| dataflow |\n",
      "    +-----+-----+-----+-----+----------+\n",
      "\n",
      "    + Detail: \n",
      "        * Instance: \n",
      "        +--------------------------------------------------------------------+-------------------------------------------------------------------+-----+-----+-----+-----+----------+\n",
      "        |                                                                    |                                                                   |  Latency  |  Interval | Pipeline |\n",
      "        |                              Instance                              |                               Module                              | min | max | min | max |   Type   |\n",
      "        +--------------------------------------------------------------------+-------------------------------------------------------------------+-----+-----+-----+-----+----------+\n",
      "        |dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_U0      |dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s      |   54|   55|   54|   55|   none   |\n",
      "        |relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0  |relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s  |    1|    1|    1|    1| function |\n",
      "        +--------------------------------------------------------------------+-------------------------------------------------------------------+-----+-----+-----+-----+----------+\n",
      "\n",
      "        * Loop: \n",
      "        N/A\n",
      "\n",
      "\n",
      "\n",
      "================================================================\n",
      "== Utilization Estimates\n",
      "================================================================\n",
      "* Summary: \n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|DSP              |        -|      -|       -|       -|    -|\n",
      "|Expression       |        -|      -|       0|       2|    -|\n",
      "|FIFO             |        0|      -|      25|     100|    -|\n",
      "|Instance         |        0|      0|    1111|    2066|    -|\n",
      "|Memory           |        -|      -|       -|       -|    -|\n",
      "|Multiplexer      |        -|      -|       -|       -|    -|\n",
      "|Register         |        -|      -|       -|       -|    -|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Total            |        0|      0|    1136|    2168|    0|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Available        |     1080|   1700|  406256|  203128|    0|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "|Utilization (%)  |        0|      0|   ~0   |       1|    0|\n",
      "+-----------------+---------+-------+--------+--------+-----+\n",
      "\n",
      "+ Detail: \n",
      "    * Instance: \n",
      "    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+------+-----+\n",
      "    |                              Instance                              |                               Module                              | BRAM_18K| DSP48E|  FF  |  LUT | URAM|\n",
      "    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+------+-----+\n",
      "    |dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_U0      |dense_array_ap_fixed_1u_array_ap_fixed_8_2_5_3_0_5u_config3_s      |        0|      0|  1008|  1680|    0|\n",
      "    |relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_U0  |relu_array_ap_fixed_5u_array_ap_fixed_8_2_5_3_0_5u_relu_config5_s  |        0|      0|   103|   386|    0|\n",
      "    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+------+-----+\n",
      "    |Total                                                               |                                                                   |        0|      0|  1111|  2066|    0|\n",
      "    +--------------------------------------------------------------------+-------------------------------------------------------------------+---------+-------+------+------+-----+\n",
      "\n",
      "Co-simulation report not found.\n"
     ]
    }
   ],
   "source": [
    "hls4ml.report.read_vivado_report(hls_model.config.config['OutputDir'])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "rheed_hls4ml_dev",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.15"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
