/* =============================================================================
 *   Copyright (c) Texas Instruments Incorporated 2014
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */

/**
 * \file   hw_pciectrl_ep_dbics.h
 *
 * \brief  Register-level header file for PCIECTRL_EP_DBICS [default]
 *
**/


#ifndef HW_PCIECTRL_EP_DBICS_H_
#define HW_PCIECTRL_EP_DBICS_H_

#ifdef __cplusplus
extern "C"
{
#endif

/****************************************************************************************************
* Component offset
****************************************************************************************************/
#define PCIECTRL_EP_DBICS_OFFSET                                    (0x0U)


/****************************************************************************************************
* Register Definitions
****************************************************************************************************/

#define PCIECTRL_EP_DBICS_DEVICE_VENDORID                           (0x0U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER                   (0x4U)
#define PCIECTRL_EP_DBICS_CLASSCODE_REVISIONID                      (0x8U)
#define PCIECTRL_EP_DBICS_BIST_HEAD_LAT_CACH                        (0xcU)
#define PCIECTRL_EP_DBICS_BAR0                                      (0x10U)
#define PCIECTRL_EP_DBICS_BAR1                                      (0x14U)
#define PCIECTRL_EP_DBICS_BAR2                                      (0x18U)
#define PCIECTRL_EP_DBICS_BAR3                                      (0x1cU)
#define PCIECTRL_EP_DBICS_BAR4                                      (0x20U)
#define PCIECTRL_EP_DBICS_BAR5                                      (0x24U)
#define PCIECTRL_EP_DBICS_CARDBUS_CIS_POINTER                       (0x28U)
#define PCIECTRL_EP_DBICS_SUBID_SUBVENDORID                         (0x2cU)
#define PCIECTRL_EP_DBICS_EXPANSION_ROM_BAR                         (0x30U)
#define PCIECTRL_EP_DBICS_CAPPTR                                    (0x34U)
#define PCIECTRL_EP_DBICS_INTERRUPT                                 (0x3cU)
#define PCIECTRL_EP_DBICS_PM_CAP                                    (0x40U)
#define PCIECTRL_EP_DBICS_PM_CSR                                    (0x44U)
#define PCIECTRL_EP_DBICS_MSI_CAP                                   (0x50U)
#define PCIECTRL_EP_DBICS_MSI_ADDR_L32                              (0x54U)
#define PCIECTRL_EP_DBICS_MSI_ADDR_U32                              (0x58U)
#define PCIECTRL_EP_DBICS_MSI_DATA                                  (0x5CU)
#define PCIECTRL_EP_DBICS_PCIE_CAP                                  (0x70U)
#define PCIECTRL_EP_DBICS_DEV_CAP                                   (0x74U)
#define PCIECTRL_EP_DBICS_DEV_CAS                                   (0x78U)
#define PCIECTRL_EP_DBICS_LNK_CAP                                   (0x7cU)
#define PCIECTRL_EP_DBICS_LNK_CAS                                   (0x80U)
#define PCIECTRL_EP_DBICS_DEV_CAP_2                                 (0x94U)
#define PCIECTRL_EP_DBICS_DEV_CAS_2                                 (0x98U)
#define PCIECTRL_EP_DBICS_LNK_CAP_2                                 (0x9cU)
#define PCIECTRL_EP_DBICS_LNK_CAS_2                                 (0xA0U)

/****************************************************************************************************
* Field Definition Macros
****************************************************************************************************/

#define PCIECTRL_EP_DBICS_DEVICE_VENDORID_SHIFT                                         (0U)
#define PCIECTRL_EP_DBICS_DEVICE_VENDORID_MASK                                          (0x0000ffffU)

#define PCIECTRL_EP_DBICS_DEVICE_VENDORID_DEVICEID_SHIFT                                (16U)
#define PCIECTRL_EP_DBICS_DEVICE_VENDORID_DEVICEID_MASK                                 (0xffff0000U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_IO_SPACE_EN_SHIFT                     (0U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_IO_SPACE_EN_MASK                      (0x00000001U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_MEM_SPACE_EN_SHIFT                    (1U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_MEM_SPACE_EN_MASK                     (0x00000002U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_BUSMASTER_EN_SHIFT                    (2U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_BUSMASTER_EN_MASK                     (0x00000004U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_SPEC_CYCLE_EN_SHIFT                   (3U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_SPEC_CYCLE_EN_MASK                    (0x00000008U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_MEMWR_INVA_SHIFT                      (4U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_MEMWR_INVA_MASK                       (0x00000010U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_VGA_SNOOP_SHIFT                       (5U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_VGA_SNOOP_MASK                        (0x00000020U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_PARITYERRRESP_SHIFT                   (6U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_PARITYERRRESP_MASK                    (0x00000040U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_IDSEL_CTRL_SHIFT                      (7U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_IDSEL_CTRL_MASK                       (0x00000080U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_SERR_EN_SHIFT                         (8U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_SERR_EN_MASK                          (0x00000100U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_FAST_BBEN_SHIFT                       (9U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_FAST_BBEN_MASK                        (0x00000200U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_INTX_ASSER_DIS_SHIFT                  (10U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_INTX_ASSER_DIS_MASK                   (0x00000400U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_INTX_SHIFT                            (19U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_INTX_MASK                             (0x00080000U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_CAP_LIST_SHIFT                        (20U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_CAP_LIST_MASK                         (0x00100000U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_C66MHZ_CAP_SHIFT                      (21U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_C66MHZ_CAP_MASK                       (0x00200000U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_RESERV3_SHIFT                         (22U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_RESERV3_MASK                          (0x00400000U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_FAST_B2B_SHIFT                        (23U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_FAST_B2B_MASK                         (0x00800000U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_MASTERDATA_PARERR_SHIFT               (24U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_MASTERDATA_PARERR_MASK                (0x01000000U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_DEVSEL_TIME_SHIFT                     (25U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_DEVSEL_TIME_MASK                      (0x06000000U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_SIGNAL_TRGTABORT_SHIFT                (27U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_SIGNAL_TRGTABORT_MASK                 (0x08000000U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_RCVD_TRGTABORT_SHIFT                  (28U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_RCVD_TRGTABORT_MASK                   (0x10000000U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_RCVD_MASTERABORT_SHIFT                (29U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_RCVD_MASTERABORT_MASK                 (0x20000000U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_SIGNAL_SYSERR_SHIFT                   (30U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_SIGNAL_SYSERR_MASK                    (0x40000000U)

#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_DETECT_PARERR_SHIFT                   (31U)
#define PCIECTRL_EP_DBICS_STATUS_COMMAND_REGISTER_DETECT_PARERR_MASK                    (0x80000000U)

#define PCIECTRL_EP_DBICS_CLASSCODE_REVISIONID_REVID_SHIFT                              (0U)
#define PCIECTRL_EP_DBICS_CLASSCODE_REVISIONID_REVID_MASK                               (0x000000ffU)

#define PCIECTRL_EP_DBICS_CLASSCODE_REVISIONID_PROG_IF_CODE_SHIFT                       (8U)
#define PCIECTRL_EP_DBICS_CLASSCODE_REVISIONID_PROG_IF_CODE_MASK                        (0x0000ff00U)

#define PCIECTRL_EP_DBICS_CLASSCODE_REVISIONID_SUBCLS_CD_SHIFT                          (16U)
#define PCIECTRL_EP_DBICS_CLASSCODE_REVISIONID_SUBCLS_CD_MASK                           (0x00ff0000U)

#define PCIECTRL_EP_DBICS_CLASSCODE_REVISIONID_BASE_CLS_CD_SHIFT                        (24U)
#define PCIECTRL_EP_DBICS_CLASSCODE_REVISIONID_BASE_CLS_CD_MASK                         (0xff000000U)

#define PCIECTRL_EP_DBICS_BIST_HEAD_LAT_CACH_LN_SZE_SHIFT                               (0U)
#define PCIECTRL_EP_DBICS_BIST_HEAD_LAT_CACH_LN_SZE_MASK                                (0x000000ffU)

#define PCIECTRL_EP_DBICS_BIST_HEAD_LAT_CACH_MSTR_TIM_SHIFT                             (8U)
#define PCIECTRL_EP_DBICS_BIST_HEAD_LAT_CACH_MSTR_TIM_MASK                              (0x0000ff00U)

#define PCIECTRL_EP_DBICS_BIST_HEAD_LAT_CACH_TYP_SHIFT                                  (16U)
#define PCIECTRL_EP_DBICS_BIST_HEAD_LAT_CACH_TYP_MASK                                   (0x007f0000U)
#define PCIECTRL_EP_DBICS_BIST_HEAD_LAT_CACH_TYP_TYPE0                                   (0U)
#define PCIECTRL_EP_DBICS_BIST_HEAD_LAT_CACH_TYP_TYPE1                                   (1U)

#define PCIECTRL_EP_DBICS_BIST_HEAD_LAT_CACH_MFD_SHIFT                                  (23U)
#define PCIECTRL_EP_DBICS_BIST_HEAD_LAT_CACH_MFD_MASK                                   (0x00800000U)

#define PCIECTRL_EP_DBICS_BIST_HEAD_LAT_CACH_SHIFT                                      (24U)
#define PCIECTRL_EP_DBICS_BIST_HEAD_LAT_CACH_MASK                                       (0xff000000U)

#define PCIECTRL_EP_DBICS_BAR0_SPACE_DECODER_SHIFT                                      (0U)
#define PCIECTRL_EP_DBICS_BAR0_SPACE_DECODER_MASK                                       (0x00000001U)
#define PCIECTRL_EP_DBICS_BAR0_SPACE_DECODER_MEM                                         (0U)
#define PCIECTRL_EP_DBICS_BAR0_SPACE_DECODER_IO                                          (1U)

#define PCIECTRL_EP_DBICS_BAR0_AS_SHIFT                                                 (1U)
#define PCIECTRL_EP_DBICS_BAR0_AS_MASK                                                  (0x00000006U)
#define PCIECTRL_EP_DBICS_BAR0_AS_32BIT                                                  (0U)
#define PCIECTRL_EP_DBICS_BAR0_AS_64BIT                                                  (2U)

#define PCIECTRL_EP_DBICS_BAR0_PREFETCHABLE_SHIFT                                       (3U)
#define PCIECTRL_EP_DBICS_BAR0_PREFETCHABLE_MASK                                        (0x00000008U)

#define PCIECTRL_EP_DBICS_BAR0_BASE_ADDR_RO_SHIFT                                       (4U)
#define PCIECTRL_EP_DBICS_BAR0_BASE_ADDR_RO_MASK                                        (0x000ffff0U)

#define PCIECTRL_EP_DBICS_BAR0_BASE_ADDR_RW_SHIFT                                       (20U)
#define PCIECTRL_EP_DBICS_BAR0_BASE_ADDR_RW_MASK                                        (0xfff00000U)

#define PCIECTRL_EP_DBICS_BAR1_AS_SHIFT                                                 (1U)
#define PCIECTRL_EP_DBICS_BAR1_AS_MASK                                                  (0x00000006U)
#define PCIECTRL_EP_DBICS_BAR1_AS_32BIT                                                  (0U)
#define PCIECTRL_EP_DBICS_BAR1_AS_64BIT                                                  (2U)

#define PCIECTRL_EP_DBICS_BAR1_PREFETCHABLE_SHIFT                                       (3U)
#define PCIECTRL_EP_DBICS_BAR1_PREFETCHABLE_MASK                                        (0x00000008U)

#define PCIECTRL_EP_DBICS_BAR1_BASE_ADDR_RO_SHIFT                                       (4U)
#define PCIECTRL_EP_DBICS_BAR1_BASE_ADDR_RO_MASK                                        (0x000ffff0U)

#define PCIECTRL_EP_DBICS_BAR1_BASE_ADDR_RW_SHIFT                                       (20U)
#define PCIECTRL_EP_DBICS_BAR1_BASE_ADDR_RW_MASK                                        (0xfff00000U)

#define PCIECTRL_EP_DBICS_BAR1_SPACE_DECODER_SHIFT                                      (0U)
#define PCIECTRL_EP_DBICS_BAR1_SPACE_DECODER_MASK                                       (0x00000001U)
#define PCIECTRL_EP_DBICS_BAR1_SPACE_DECODER_MEM                                         (0U)
#define PCIECTRL_EP_DBICS_BAR1_SPACE_DECODER_IO                                          (1U)

#define PCIECTRL_EP_DBICS_BAR2_AS_SHIFT                                                 (1U)
#define PCIECTRL_EP_DBICS_BAR2_AS_MASK                                                  (0x00000006U)
#define PCIECTRL_EP_DBICS_BAR2_AS_32BIT                                                  (0U)
#define PCIECTRL_EP_DBICS_BAR2_AS_64BIT                                                  (2U)

#define PCIECTRL_EP_DBICS_BAR2_PREFETCHABLE_SHIFT                                       (3U)
#define PCIECTRL_EP_DBICS_BAR2_PREFETCHABLE_MASK                                        (0x00000008U)

#define PCIECTRL_EP_DBICS_BAR2_BASE_ADDR_RW_SHIFT                                       (20U)
#define PCIECTRL_EP_DBICS_BAR2_BASE_ADDR_RW_MASK                                        (0xfff00000U)

#define PCIECTRL_EP_DBICS_BAR2_BASE_ADDR_RO_SHIFT                                       (4U)
#define PCIECTRL_EP_DBICS_BAR2_BASE_ADDR_RO_MASK                                        (0x000ffff0U)

#define PCIECTRL_EP_DBICS_BAR2_SPACE_DECODER_SHIFT                                      (0U)
#define PCIECTRL_EP_DBICS_BAR2_SPACE_DECODER_MASK                                       (0x00000001U)
#define PCIECTRL_EP_DBICS_BAR2_SPACE_DECODER_MEM                                         (0U)
#define PCIECTRL_EP_DBICS_BAR2_SPACE_DECODER_IO                                          (1U)

#define PCIECTRL_EP_DBICS_BAR3_AS_SHIFT                                                 (1U)
#define PCIECTRL_EP_DBICS_BAR3_AS_MASK                                                  (0x00000006U)
#define PCIECTRL_EP_DBICS_BAR3_AS_32BIT                                                  (0U)
#define PCIECTRL_EP_DBICS_BAR3_AS_64BIT                                                  (2U)

#define PCIECTRL_EP_DBICS_BAR3_PREFETCHABLE_SHIFT                                       (3U)
#define PCIECTRL_EP_DBICS_BAR3_PREFETCHABLE_MASK                                        (0x00000008U)

#define PCIECTRL_EP_DBICS_BAR3_BASE_ADDR_RO_SHIFT                                       (4U)
#define PCIECTRL_EP_DBICS_BAR3_BASE_ADDR_RO_MASK                                        (0x000ffff0U)

#define PCIECTRL_EP_DBICS_BAR3_BASE_ADDR_RW_SHIFT                                       (20U)
#define PCIECTRL_EP_DBICS_BAR3_BASE_ADDR_RW_MASK                                        (0xfff00000U)

#define PCIECTRL_EP_DBICS_BAR3_SPACE_DECODER_SHIFT                                      (0U)
#define PCIECTRL_EP_DBICS_BAR3_SPACE_DECODER_MASK                                       (0x00000001U)
#define PCIECTRL_EP_DBICS_BAR3_SPACE_DECODER_MEM                                         (0U)
#define PCIECTRL_EP_DBICS_BAR3_SPACE_DECODER_IO                                          (1U)

#define PCIECTRL_EP_DBICS_BAR4_AS_SHIFT                                                 (1U)
#define PCIECTRL_EP_DBICS_BAR4_AS_MASK                                                  (0x00000006U)
#define PCIECTRL_EP_DBICS_BAR4_AS_32BIT                                                  (0U)
#define PCIECTRL_EP_DBICS_BAR4_AS_64BIT                                                  (2U)

#define PCIECTRL_EP_DBICS_BAR4_PREFETCHABLE_SHIFT                                       (3U)
#define PCIECTRL_EP_DBICS_BAR4_PREFETCHABLE_MASK                                        (0x00000008U)

#define PCIECTRL_EP_DBICS_BAR4_BASE_ADDR_RW_SHIFT                                       (12U)
#define PCIECTRL_EP_DBICS_BAR4_BASE_ADDR_RW_MASK                                        (0xfffff000U)

#define PCIECTRL_EP_DBICS_BAR4_BASE_ADDR_RO_SHIFT                                       (4U)
#define PCIECTRL_EP_DBICS_BAR4_BASE_ADDR_RO_MASK                                        (0x00000ff0U)

#define PCIECTRL_EP_DBICS_BAR4_SPACE_DECODER_SHIFT                                      (0U)
#define PCIECTRL_EP_DBICS_BAR4_SPACE_DECODER_MASK                                       (0x00000001U)
#define PCIECTRL_EP_DBICS_BAR4_SPACE_DECODER_MEM                                         (0U)
#define PCIECTRL_EP_DBICS_BAR4_SPACE_DECODER_IO                                          (1U)

#define PCIECTRL_EP_DBICS_BAR5_AS_SHIFT                                                 (1U)
#define PCIECTRL_EP_DBICS_BAR5_AS_MASK                                                  (0x00000006U)
#define PCIECTRL_EP_DBICS_BAR5_AS_32BIT                                                  (0U)
#define PCIECTRL_EP_DBICS_BAR5_AS_64BIT                                                  (2U)

#define PCIECTRL_EP_DBICS_BAR5_PREFETCHABLE_SHIFT                                       (3U)
#define PCIECTRL_EP_DBICS_BAR5_PREFETCHABLE_MASK                                        (0x00000008U)

#define PCIECTRL_EP_DBICS_BAR5_BASE_ADDR_RO_SHIFT                                       (4U)
#define PCIECTRL_EP_DBICS_BAR5_BASE_ADDR_RO_MASK                                        (0x000ffff0U)

#define PCIECTRL_EP_DBICS_BAR5_BASE_ADDR_RW_SHIFT                                       (20U)
#define PCIECTRL_EP_DBICS_BAR5_BASE_ADDR_RW_MASK                                        (0xfff00000U)

#define PCIECTRL_EP_DBICS_BAR5_SPACE_DECODER_SHIFT                                      (0U)
#define PCIECTRL_EP_DBICS_BAR5_SPACE_DECODER_MASK                                       (0x00000001U)
#define PCIECTRL_EP_DBICS_BAR5_SPACE_DECODER_MEM                                         (0U)
#define PCIECTRL_EP_DBICS_BAR5_SPACE_DECODER_IO                                          (1U)

#define PCIECTRL_EP_DBICS_CARDBUS_CIS_POINTER_PTR_N_SHIFT                               (0U)
#define PCIECTRL_EP_DBICS_CARDBUS_CIS_POINTER_PTR_N_MASK                                (0xffffffffU)

#define PCIECTRL_EP_DBICS_SUBID_SUBVENDORID_SUBSYS_VENDOR_ID_N_SHIFT                    (0U)
#define PCIECTRL_EP_DBICS_SUBID_SUBVENDORID_SUBSYS_VENDOR_ID_N_MASK                     (0x0000ffffU)

#define PCIECTRL_EP_DBICS_SUBID_SUBVENDORID_SUBSYS_DEV_ID_N_SHIFT                       (16U)
#define PCIECTRL_EP_DBICS_SUBID_SUBVENDORID_SUBSYS_DEV_ID_N_MASK                        (0xffff0000U)

#define PCIECTRL_EP_DBICS_EXPANSION_ROM_BAR_EXROM_EN_SHIFT                              (0U)
#define PCIECTRL_EP_DBICS_EXPANSION_ROM_BAR_EXROM_EN_MASK                               (0x00000001U)

#define PCIECTRL_EP_DBICS_EXPANSION_ROM_BAR_EXROM_ADDRESS_RO_SHIFT                      (11U)
#define PCIECTRL_EP_DBICS_EXPANSION_ROM_BAR_EXROM_ADDRESS_RO_MASK                       (0x0000f800U)

#define PCIECTRL_EP_DBICS_EXPANSION_ROM_BAR_EXROM_ADDRESS_SHIFT                         (16U)
#define PCIECTRL_EP_DBICS_EXPANSION_ROM_BAR_EXROM_ADDRESS_MASK                          (0xffff0000U)

#define PCIECTRL_EP_DBICS_CAPPTR_CAPTR_SHIFT                                            (0U)
#define PCIECTRL_EP_DBICS_CAPPTR_CAPTR_MASK                                             (0x000000ffU)

#define PCIECTRL_EP_DBICS_INTERRUPT_INT_LIN_SHIFT                                       (0U)
#define PCIECTRL_EP_DBICS_INTERRUPT_INT_LIN_MASK                                        (0x000000ffU)

#define PCIECTRL_EP_DBICS_INTERRUPT_INT_PIN_SHIFT                                       (8U)
#define PCIECTRL_EP_DBICS_INTERRUPT_INT_PIN_MASK                                        (0x0000ff00U)

#define PCIECTRL_EP_DBICS_MSI_CAP_CAP_ID_SHIFT                                          (0U)
#define PCIECTRL_EP_DBICS_MSI_CAP_CAP_ID_MASK                                           (0x000000FFU)

#define PCIECTRL_EP_DBICS_MSI_CAP_MSI_NX_PTR_SHIFT                                      (8U)
#define PCIECTRL_EP_DBICS_MSI_CAP_MSI_NX_PTR_MASK                                       (0x0000FF00U)

#define PCIECTRL_EP_DBICS_MSI_CAP_MSI_EN_SHIFT                                          (16U)
#define PCIECTRL_EP_DBICS_MSI_CAP_MSI_EN_MASK                                           (0x00010000U)

#define PCIECTRL_EP_DBICS_MSI_CAP_MMC_SHIFT                                             (17U)
#define PCIECTRL_EP_DBICS_MSI_CAP_MMC_MASK                                              (0x000E0000U)

#define PCIECTRL_EP_DBICS_MSI_CAP_MME_SHIFT                                             (20U)
#define PCIECTRL_EP_DBICS_MSI_CAP_MME_MASK                                              (0x00700000U)

#define PCIECTRL_EP_DBICS_MSI_CAP_MSI_64_EN_SHIFT                                       (23U)
#define PCIECTRL_EP_DBICS_MSI_CAP_MSI_64_EN_MASK                                        (0x00800000U)

#define PCIECTRL_EP_DBICS_MSI_CAP_PVM_EN_SHIFT            		                        (24U)
#define PCIECTRL_EP_DBICS_MSI_CAP_PVM_64_EN_MASK                                        (0x01000000U)

#define PCIECTRL_EP_DBICS_MSI_DATA_DATA_SHIFT                                           (0U)
#define PCIECTRL_EP_DBICS_MSI_DATA_DATA_MASK                                            (0x0000FFFFU)

#define PCIECTRL_EP_DBICS_PCIE_CAP_ID_SHIFT                                             (0U)
#define PCIECTRL_EP_DBICS_PCIE_CAP_ID_MASK                                              (0x000000ffU)
#define PCIECTRL_EP_DBICS_PCIE_CAP_ID                                                    (16U)

#define PCIECTRL_EP_DBICS_PCIE_CAP_NX_PTR_SHIFT                                         (8U)
#define PCIECTRL_EP_DBICS_PCIE_CAP_NX_PTR_MASK                                          (0x0000ff00U)

#define PCIECTRL_EP_DBICS_PCIE_CAP_VER_SHIFT                                            (16U)
#define PCIECTRL_EP_DBICS_PCIE_CAP_VER_MASK                                             (0x000f0000U)

#define PCIECTRL_EP_DBICS_PCIE_CAP_DEV_TYPE_SHIFT                                       (20U)
#define PCIECTRL_EP_DBICS_PCIE_CAP_DEV_TYPE_MASK                                        (0x00f00000U)
#define PCIECTRL_EP_DBICS_PCIE_CAP_DEV_TYPE                                              (0U)
#define PCIECTRL_EP_DBICS_PCIE_CAP_DEV_TYPE_LEGEP                                        (1U)

#define PCIECTRL_EP_DBICS_PCIE_CAP_SLOT_SHIFT                                           (24U)
#define PCIECTRL_EP_DBICS_PCIE_CAP_SLOT_MASK                                            (0x01000000U)

#define PCIECTRL_EP_DBICS_PCIE_CAP_IM_NUM_SHIFT                                         (25U)
#define PCIECTRL_EP_DBICS_PCIE_CAP_IM_NUM_MASK                                          (0x3e000000U)

#define PCIECTRL_EP_DBICS_DEV_CAP_MAX_PAYLOAD_SIZE_SHIFT                                (0U)
#define PCIECTRL_EP_DBICS_DEV_CAP_MAX_PAYLOAD_SIZE_MASK                                 (0x00000007U)
#define PCIECTRL_EP_DBICS_DEV_CAP_MAX_PAYLOAD_SIZE_256_BYTE                              (1U)

#define PCIECTRL_EP_DBICS_DEV_CAP_PHANTOMFUNC_SHIFT                                     (3U)
#define PCIECTRL_EP_DBICS_DEV_CAP_PHANTOMFUNC_MASK                                      (0x00000018U)

#define PCIECTRL_EP_DBICS_DEV_CAP_EXTTAGFIELD_SUPPORT_SHIFT                             (5U)
#define PCIECTRL_EP_DBICS_DEV_CAP_EXTTAGFIELD_SUPPORT_MASK                              (0x00000020U)

#define PCIECTRL_EP_DBICS_DEV_CAP_DEFAULT_L0S_ACCPT_LATENCY_SHIFT                       (6U)
#define PCIECTRL_EP_DBICS_DEV_CAP_DEFAULT_L0S_ACCPT_LATENCY_MASK                        (0x000001c0U)

#define PCIECTRL_EP_DBICS_DEV_CAP_DEFAULT_L1_ACCPT_LATENCY_SHIFT                        (9U)
#define PCIECTRL_EP_DBICS_DEV_CAP_DEFAULT_L1_ACCPT_LATENCY_MASK                         (0x00000e00U)

#define PCIECTRL_EP_DBICS_DEV_CAP_UNDEFINED_SHIFT                                       (12U)
#define PCIECTRL_EP_DBICS_DEV_CAP_UNDEFINED_MASK                                        (0x00007000U)

#define PCIECTRL_EP_DBICS_DEV_CAP_ROLEBASED_ERRRPT_SHIFT                                (15U)
#define PCIECTRL_EP_DBICS_DEV_CAP_ROLEBASED_ERRRPT_MASK                                 (0x00008000U)

#define PCIECTRL_EP_DBICS_DEV_CAP_CAPT_SLOW_PWRLIMIT_VALUE_SHIFT                        (18U)
#define PCIECTRL_EP_DBICS_DEV_CAP_CAPT_SLOW_PWRLIMIT_VALUE_MASK                         (0x03fc0000U)

#define PCIECTRL_EP_DBICS_DEV_CAP_CAPT_SLOW_PWRLIMIT_SCALE_SHIFT                        (26U)
#define PCIECTRL_EP_DBICS_DEV_CAP_CAPT_SLOW_PWRLIMIT_SCALE_MASK                         (0x0c000000U)

#define PCIECTRL_EP_DBICS_DEV_CAP_FLR_EN_SHIFT                                          (28U)
#define PCIECTRL_EP_DBICS_DEV_CAP_FLR_EN_MASK                                           (0x10000000U)

#define PCIECTRL_EP_DBICS_DEV_CAS_COR_RE_SHIFT                                          (0U)
#define PCIECTRL_EP_DBICS_DEV_CAS_COR_RE_MASK                                           (0x00000001U)

#define PCIECTRL_EP_DBICS_DEV_CAS_NFT_RE_SHIFT                                          (1U)
#define PCIECTRL_EP_DBICS_DEV_CAS_NFT_RE_MASK                                           (0x00000002U)

#define PCIECTRL_EP_DBICS_DEV_CAS_FT_RE_SHIFT                                           (2U)
#define PCIECTRL_EP_DBICS_DEV_CAS_FT_RE_MASK                                            (0x00000004U)

#define PCIECTRL_EP_DBICS_DEV_CAS_UR_RE_SHIFT                                           (3U)
#define PCIECTRL_EP_DBICS_DEV_CAS_UR_RE_MASK                                            (0x00000008U)

#define PCIECTRL_EP_DBICS_DEV_CAS_EN_RO_SHIFT                                           (4U)
#define PCIECTRL_EP_DBICS_DEV_CAS_EN_RO_MASK                                            (0x00000010U)

#define PCIECTRL_EP_DBICS_DEV_CAS_MPS_SHIFT                                             (5U)
#define PCIECTRL_EP_DBICS_DEV_CAS_MPS_MASK                                              (0x000000e0U)

#define PCIECTRL_EP_DBICS_DEV_CAS_EXTAG_EN_SHIFT                                        (8U)
#define PCIECTRL_EP_DBICS_DEV_CAS_EXTAG_EN_MASK                                         (0x00000100U)

#define PCIECTRL_EP_DBICS_DEV_CAS_PHFUN_EN_SHIFT                                        (9U)
#define PCIECTRL_EP_DBICS_DEV_CAS_PHFUN_EN_MASK                                         (0x00000200U)

#define PCIECTRL_EP_DBICS_DEV_CAS_AUXPM_EN_SHIFT                                        (10U)
#define PCIECTRL_EP_DBICS_DEV_CAS_AUXPM_EN_MASK                                         (0x00000400U)
#define PCIECTRL_EP_DBICS_DEV_CAS_AUXPM_EN_DIS                                           (0U)
#define PCIECTRL_EP_DBICS_DEV_CAS_AUXPM_EN                                               (1U)

#define PCIECTRL_EP_DBICS_DEV_CAS_NOSNP_EN_SHIFT                                        (11U)
#define PCIECTRL_EP_DBICS_DEV_CAS_NOSNP_EN_MASK                                         (0x00000800U)

#define PCIECTRL_EP_DBICS_DEV_CAS_MRRS_SHIFT                                            (12U)
#define PCIECTRL_EP_DBICS_DEV_CAS_MRRS_MASK                                             (0x00007000U)

#define PCIECTRL_EP_DBICS_DEV_CAS_INIT_FLR_SHIFT                                        (15U)
#define PCIECTRL_EP_DBICS_DEV_CAS_INIT_FLR_MASK                                         (0x00008000U)

#define PCIECTRL_EP_DBICS_DEV_CAS_COR_DET_SHIFT                                         (16U)
#define PCIECTRL_EP_DBICS_DEV_CAS_COR_DET_MASK                                          (0x00010000U)

#define PCIECTRL_EP_DBICS_DEV_CAS_NFT_DET_SHIFT                                         (17U)
#define PCIECTRL_EP_DBICS_DEV_CAS_NFT_DET_MASK                                          (0x00020000U)

#define PCIECTRL_EP_DBICS_DEV_CAS_FT_DET_SHIFT                                          (18U)
#define PCIECTRL_EP_DBICS_DEV_CAS_FT_DET_MASK                                           (0x00040000U)

#define PCIECTRL_EP_DBICS_DEV_CAS_UR_DET_SHIFT                                          (19U)
#define PCIECTRL_EP_DBICS_DEV_CAS_UR_DET_MASK                                           (0x00080000U)

#define PCIECTRL_EP_DBICS_DEV_CAS_AUXP_DET_SHIFT                                        (20U)
#define PCIECTRL_EP_DBICS_DEV_CAS_AUXP_DET_MASK                                         (0x00100000U)

#define PCIECTRL_EP_DBICS_DEV_CAS_TRANS_PEND_SHIFT                                      (21U)
#define PCIECTRL_EP_DBICS_DEV_CAS_TRANS_PEND_MASK                                       (0x00200000U)

#define PCIECTRL_EP_DBICS_LNK_CAP_MAX_LINK_SPEEDS_SHIFT                                 (0U)
#define PCIECTRL_EP_DBICS_LNK_CAP_MAX_LINK_SPEEDS_MASK                                  (0x0000000fU)
#define PCIECTRL_EP_DBICS_LNK_CAP_MAX_LINK_SPEEDS_GEN1                                   (1U)
#define PCIECTRL_EP_DBICS_LNK_CAP_MAX_LINK_SPEEDS_GEN2                                   (2U)
#define PCIECTRL_EP_DBICS_LNK_CAP_MAX_LINK_SPEEDS_GEN3                                   (3U)

#define PCIECTRL_EP_DBICS_LNK_CAP_MAX_LINK_WIDTH_SHIFT                                  (4U)
#define PCIECTRL_EP_DBICS_LNK_CAP_MAX_LINK_WIDTH_MASK                                   (0x000003f0U)

#define PCIECTRL_EP_DBICS_LNK_CAP_AS_LINK_PM_SUPPORT_SHIFT                              (10U)
#define PCIECTRL_EP_DBICS_LNK_CAP_AS_LINK_PM_SUPPORT_MASK                               (0x00000c00U)

#define PCIECTRL_EP_DBICS_LNK_CAP_L0S_EXIT_LAT_SHIFT                                    (12U)
#define PCIECTRL_EP_DBICS_LNK_CAP_L0S_EXIT_LAT_MASK                                     (0x00007000U)

#define PCIECTRL_EP_DBICS_LNK_CAP_L1_EXIT_LAT_SHIFT                                     (15U)
#define PCIECTRL_EP_DBICS_LNK_CAP_L1_EXIT_LAT_MASK                                      (0x00038000U)

#define PCIECTRL_EP_DBICS_LNK_CAP_CLK_PWR_MGMT_SHIFT                                    (18U)
#define PCIECTRL_EP_DBICS_LNK_CAP_CLK_PWR_MGMT_MASK                                     (0x00040000U)

#define PCIECTRL_EP_DBICS_LNK_CAP_UNSUP_SHIFT                                           (19U)
#define PCIECTRL_EP_DBICS_LNK_CAP_UNSUP_MASK                                            (0x00080000U)

#define PCIECTRL_EP_DBICS_LNK_CAP_DLL_ACTRPT_SHIFT                                      (20U)
#define PCIECTRL_EP_DBICS_LNK_CAP_DLL_ACTRPT_MASK                                       (0x00100000U)

#define PCIECTRL_EP_DBICS_LNK_CAP_BW_NOT_SHIFT                                          (21U)
#define PCIECTRL_EP_DBICS_LNK_CAP_BW_NOT_MASK                                           (0x00200000U)

#define PCIECTRL_EP_DBICS_LNK_CAP_ASPM_OPT_COMP_SHIFT                                   (22U)
#define PCIECTRL_EP_DBICS_LNK_CAP_ASPM_OPT_COMP_MASK                                    (0x00400000U)

#define PCIECTRL_EP_DBICS_LNK_CAP_PORT_NUM_SHIFT                                        (24U)
#define PCIECTRL_EP_DBICS_LNK_CAP_PORT_NUM_MASK                                         (0xff000000U)

#define PCIECTRL_EP_DBICS_LNK_CAS_ASPM_CTRL_SHIFT                                       (0U)
#define PCIECTRL_EP_DBICS_LNK_CAS_ASPM_CTRL_MASK                                        (0x00000003U)
#define PCIECTRL_EP_DBICS_LNK_CAS_ASPM_CTRL_DISABLED                                     (0U)
#define PCIECTRL_EP_DBICS_LNK_CAS_ASPM_CTRL_L0S_ENABLED                                  (1U)
#define PCIECTRL_EP_DBICS_LNK_CAS_ASPM_CTRL_L1_ENABLED                                   (2U)
#define PCIECTRL_EP_DBICS_LNK_CAS_ASPM_CTRL_L0S_AND_L1_ENABLED                           (3U)

#define PCIECTRL_EP_DBICS_LNK_CAS_RCB_SHIFT                                             (3U)
#define PCIECTRL_EP_DBICS_LNK_CAS_RCB_MASK                                              (0x00000008U)
#define PCIECTRL_EP_DBICS_LNK_CAS_RCB_64_BYTE                                            (0U)
#define PCIECTRL_EP_DBICS_LNK_CAS_RCB_128_BYTE                                           (1U)

#define PCIECTRL_EP_DBICS_LNK_CAS_LINK_DIS_SHIFT                                        (4U)
#define PCIECTRL_EP_DBICS_LNK_CAS_LINK_DIS_MASK                                         (0x00000010U)

#define PCIECTRL_EP_DBICS_LNK_CAS_RETRAIN_LINK_SHIFT                                    (5U)
#define PCIECTRL_EP_DBICS_LNK_CAS_RETRAIN_LINK_MASK                                     (0x00000020U)

#define PCIECTRL_EP_DBICS_LNK_CAS_COM_CLK_CFG_SHIFT                                     (6U)
#define PCIECTRL_EP_DBICS_LNK_CAS_COM_CLK_CFG_MASK                                      (0x00000040U)
#define PCIECTRL_EP_DBICS_LNK_CAS_COM_CLK_CFG_ASYNC                                      (0U)
#define PCIECTRL_EP_DBICS_LNK_CAS_COM_CLK_CFG_COMMON                                     (1U)

#define PCIECTRL_EP_DBICS_LNK_CAS_EXT_SYN_SHIFT                                         (7U)
#define PCIECTRL_EP_DBICS_LNK_CAS_EXT_SYN_MASK                                          (0x00000080U)

#define PCIECTRL_EP_DBICS_LNK_CAS_EN_CPM_SHIFT                                          (8U)
#define PCIECTRL_EP_DBICS_LNK_CAS_EN_CPM_MASK                                           (0x00000100U)

#define PCIECTRL_EP_DBICS_LNK_CAS_HAWD_SHIFT                                            (9U)
#define PCIECTRL_EP_DBICS_LNK_CAS_HAWD_MASK                                             (0x00000200U)

#define PCIECTRL_EP_DBICS_LNK_CAS_LBMIE_SHIFT                                           (10U)
#define PCIECTRL_EP_DBICS_LNK_CAS_LBMIE_MASK                                            (0x00000400U)

#define PCIECTRL_EP_DBICS_LNK_CAS_LABIE_SHIFT                                           (11U)
#define PCIECTRL_EP_DBICS_LNK_CAS_LABIE_MASK                                            (0x00000800U)

#define PCIECTRL_EP_DBICS_LNK_CAS_LINK_SPEED_SHIFT                                      (16U)
#define PCIECTRL_EP_DBICS_LNK_CAS_LINK_SPEED_MASK                                       (0x000f0000U)

#define PCIECTRL_EP_DBICS_LNK_CAS_NEG_LW_SHIFT                                          (20U)
#define PCIECTRL_EP_DBICS_LNK_CAS_NEG_LW_MASK                                           (0x03f00000U)

#define PCIECTRL_EP_DBICS_LNK_CAS_UNDEF_SHIFT                                           (26U)
#define PCIECTRL_EP_DBICS_LNK_CAS_UNDEF_MASK                                            (0x04000000U)

#define PCIECTRL_EP_DBICS_LNK_CAS_LINK_TRAIN_SHIFT                                      (27U)
#define PCIECTRL_EP_DBICS_LNK_CAS_LINK_TRAIN_MASK                                       (0x08000000U)

#define PCIECTRL_EP_DBICS_LNK_CAS_SLOT_CLK_CONFIG_SHIFT                                 (28U)
#define PCIECTRL_EP_DBICS_LNK_CAS_SLOT_CLK_CONFIG_MASK                                  (0x10000000U)

#define PCIECTRL_EP_DBICS_LNK_CAS_DLL_ACT_SHIFT                                         (29U)
#define PCIECTRL_EP_DBICS_LNK_CAS_DLL_ACT_MASK                                          (0x20000000U)

#define PCIECTRL_EP_DBICS_LNK_CAS_LBW_STATUS_SHIFT                                      (30U)
#define PCIECTRL_EP_DBICS_LNK_CAS_LBW_STATUS_MASK                                       (0x40000000U)

#define PCIECTRL_EP_DBICS_LNK_CAS_LAB_STATUS_SHIFT                                      (31U)
#define PCIECTRL_EP_DBICS_LNK_CAS_LAB_STATUS_MASK                                       (0x80000000U)

#define PCIECTRL_EP_DBICS_DEV_CAP_2_CPL_TIMEOUT_RNG_SUPPORTED_SHIFT                     (0U)
#define PCIECTRL_EP_DBICS_DEV_CAP_2_CPL_TIMEOUT_RNG_SUPPORTED_MASK                      (0x0000000fU)

#define PCIECTRL_EP_DBICS_DEV_CAP_2_CPL_TIMEOUT_DIS_SUPPORTED_SHIFT                     (4U)
#define PCIECTRL_EP_DBICS_DEV_CAP_2_CPL_TIMEOUT_DIS_SUPPORTED_MASK                      (0x00000010U)

#define PCIECTRL_EP_DBICS_DEV_CAP_2_ARI_FWD_SP_SHIFT                                    (5U)
#define PCIECTRL_EP_DBICS_DEV_CAP_2_ARI_FWD_SP_MASK                                     (0x00000020U)

#define PCIECTRL_EP_DBICS_DEV_CAP_2_AOR_SP_SHIFT                                        (6U)
#define PCIECTRL_EP_DBICS_DEV_CAP_2_AOR_SP_MASK                                         (0x00000040U)

#define PCIECTRL_EP_DBICS_DEV_CAP_2_AOC32_SP_SHIFT                                      (7U)
#define PCIECTRL_EP_DBICS_DEV_CAP_2_AOC32_SP_MASK                                       (0x00000080U)

#define PCIECTRL_EP_DBICS_DEV_CAP_2_AOC64_SP_SHIFT                                      (8U)
#define PCIECTRL_EP_DBICS_DEV_CAP_2_AOC64_SP_MASK                                       (0x00000100U)

#define PCIECTRL_EP_DBICS_DEV_CAP_2_CASC128_SP_SHIFT                                    (9U)
#define PCIECTRL_EP_DBICS_DEV_CAP_2_CASC128_SP_MASK                                     (0x00000200U)

#define PCIECTRL_EP_DBICS_DEV_CAP_2_NOROPR_SHIFT                                        (10U)
#define PCIECTRL_EP_DBICS_DEV_CAP_2_NOROPR_MASK                                         (0x00000400U)

#define PCIECTRL_EP_DBICS_DEV_CAP_2_TPHC_SP_SHIFT                                       (12U)
#define PCIECTRL_EP_DBICS_DEV_CAP_2_TPHC_SP_MASK                                        (0x00003000U)

#define PCIECTRL_EP_DBICS_DEV_CAS_2_CPL_TIMEOUT_VALUE_SHIFT                             (0U)
#define PCIECTRL_EP_DBICS_DEV_CAS_2_CPL_TIMEOUT_VALUE_MASK                              (0x0000000fU)

#define PCIECTRL_EP_DBICS_DEV_CAS_2_CPL_TIMEOUT_DIS_SHIFT                               (4U)
#define PCIECTRL_EP_DBICS_DEV_CAS_2_CPL_TIMEOUT_DIS_MASK                                (0x00000010U)

#define PCIECTRL_EP_DBICS_DEV_CAS_2_ARI_FWD_SP_SHIFT                                    (5U)
#define PCIECTRL_EP_DBICS_DEV_CAS_2_ARI_FWD_SP_MASK                                     (0x00000020U)

#define PCIECTRL_EP_DBICS_DEV_CAS_2_AOP_REQ_EN_SHIFT                                    (6U)
#define PCIECTRL_EP_DBICS_DEV_CAS_2_AOP_REQ_EN_MASK                                     (0x00000040U)

#define PCIECTRL_EP_DBICS_DEV_CAS_2_AOP_EG_BLK_SHIFT                                    (7U)
#define PCIECTRL_EP_DBICS_DEV_CAS_2_AOP_EG_BLK_MASK                                     (0x00000080U)

#define PCIECTRL_EP_DBICS_DEV_CAS_2_IDO_REQ_EN_SHIFT                                    (8U)
#define PCIECTRL_EP_DBICS_DEV_CAS_2_IDO_REQ_EN_MASK                                     (0x00000100U)

#define PCIECTRL_EP_DBICS_DEV_CAS_2_IDO_CPL_EN_SHIFT                                    (9U)
#define PCIECTRL_EP_DBICS_DEV_CAS_2_IDO_CPL_EN_MASK                                     (0x00000200U)

#define PCIECTRL_EP_DBICS_DEV_CAS_2_LTR_EN_SHIFT                                        (10U)
#define PCIECTRL_EP_DBICS_DEV_CAS_2_LTR_EN_MASK                                         (0x00000400U)

#define PCIECTRL_EP_DBICS_DEV_CAS_2_OBFF_EN_SHIFT                                       (13U)
#define PCIECTRL_EP_DBICS_DEV_CAS_2_OBFF_EN_MASK                                        (0x00006000U)

#define PCIECTRL_EP_DBICS_LNK_CAP_2_SP_LS_VEC_SHIFT                                     (1U)
#define PCIECTRL_EP_DBICS_LNK_CAP_2_SP_LS_VEC_MASK                                      (0x000000feU)

#define PCIECTRL_EP_DBICS_LNK_CAP_2_CROSSLINK_SP_SHIFT                                  (8U)
#define PCIECTRL_EP_DBICS_LNK_CAP_2_CROSSLINK_SP_MASK                                   (0x00000100U)

#define PCIECTRL_EP_DBICS_LNK_CAS_2_TRGT_LINK_SPEED_SHIFT                               (0U)
#define PCIECTRL_EP_DBICS_LNK_CAS_2_TRGT_LINK_SPEED_MASK                                (0x0000000fU)
#define PCIECTRL_EP_DBICS_LNK_CAS_2_TRGT_LINK_SPEED_GEN1                                 (1U)
#define PCIECTRL_EP_DBICS_LNK_CAS_2_TRGT_LINK_SPEED_GEN2                                 (2U)
#define PCIECTRL_EP_DBICS_LNK_CAS_2_TRGT_LINK_SPEED_GEN3                                 (3U)

#define PCIECTRL_EP_DBICS_LNK_CAS_2_ENTR_COMPL_SHIFT                                    (4U)
#define PCIECTRL_EP_DBICS_LNK_CAS_2_ENTR_COMPL_MASK                                     (0x00000010U)

#define PCIECTRL_EP_DBICS_LNK_CAS_2_HW_AUTO_SP_DIS_SHIFT                                (5U)
#define PCIECTRL_EP_DBICS_LNK_CAS_2_HW_AUTO_SP_DIS_MASK                                 (0x00000020U)

#define PCIECTRL_EP_DBICS_LNK_CAS_2_SEL_DEEMP_SHIFT                                     (6U)
#define PCIECTRL_EP_DBICS_LNK_CAS_2_SEL_DEEMP_MASK                                      (0x00000040U)

#define PCIECTRL_EP_DBICS_LNK_CAS_2_TX_MARGIN_SHIFT                                     (7U)
#define PCIECTRL_EP_DBICS_LNK_CAS_2_TX_MARGIN_MASK                                      (0x00000380U)

#define PCIECTRL_EP_DBICS_LNK_CAS_2_ENT_MOD_COMPL_SHIFT                                 (10U)
#define PCIECTRL_EP_DBICS_LNK_CAS_2_ENT_MOD_COMPL_MASK                                  (0x00000400U)

#define PCIECTRL_EP_DBICS_LNK_CAS_2_COMPL_SOS_SHIFT                                     (11U)
#define PCIECTRL_EP_DBICS_LNK_CAS_2_COMPL_SOS_MASK                                      (0x00000800U)

#define PCIECTRL_EP_DBICS_LNK_CAS_2_COMPL_PRST_DEEPH_SHIFT                              (12U)
#define PCIECTRL_EP_DBICS_LNK_CAS_2_COMPL_PRST_DEEPH_MASK                               (0x0000f000U)

#define PCIECTRL_EP_DBICS_LNK_CAS_2_DEEMPH_LEVEL_SHIFT                                  (16U)
#define PCIECTRL_EP_DBICS_LNK_CAS_2_DEEMPH_LEVEL_MASK                                   (0x00010000U)

#define PCIECTRL_EP_DBICS_LNK_CAS_2_EQ_COMPLETE_SHIFT                                   (17U)
#define PCIECTRL_EP_DBICS_LNK_CAS_2_EQ_COMPLETE_MASK                                    (0x00020000U)

#define PCIECTRL_EP_DBICS_LNK_CAS_2_EQ_PH1_SHIFT                                        (18U)
#define PCIECTRL_EP_DBICS_LNK_CAS_2_EQ_PH1_MASK                                         (0x00040000U)

#define PCIECTRL_EP_DBICS_LNK_CAS_2_EQ_PH2_SHIFT                                        (19U)
#define PCIECTRL_EP_DBICS_LNK_CAS_2_EQ_PH2_MASK                                         (0x00080000U)

#define PCIECTRL_EP_DBICS_LNK_CAS_2_EQ_PH3_SHIFT                                        (20U)
#define PCIECTRL_EP_DBICS_LNK_CAS_2_EQ_PH3_MASK                                         (0x00100000U)

#define PCIECTRL_EP_DBICS_LNK_CAS_2_LINK_EQ_REQ_SHIFT                                   (21U)
#define PCIECTRL_EP_DBICS_LNK_CAS_2_LINK_EQ_REQ_MASK                                    (0x00200000U)

#ifdef __cplusplus
}
#endif
#endif  /* HW_PCIECTRL_EP_DBICS_H_ */
