# projectAris

ğŸ•¹ï¸ a RV32I cpu simulator implemented in Verilog 

## checkpoints

- [x] **week 6** åˆ›å»ºä»“åº“

- [x] **week 8** å®Œæˆ[ç”µè·¯è®¾è®¡](docs/assets/cpu_design_draft.png)

- [x] **week 10** å®Œæˆ Instruction Fetch éƒ¨åˆ†ä»£ç ï¼ˆsee [here](https://github.com/Yang-Chincheng/projectAris/tree/84fca7828e6d293057636ffb09641892f8041e0b/riscv/src)ï¼‰ï¼Œå°è¯•ä»¿çœŸè¿è¡Œ

- [x] **week 12** å„ä¸ª CPU æ¨¡å—æ–‡ä»¶åŸºæœ¬å®Œæˆï¼Œå®Œæˆ `cpu.v` è¿çº¿ï¼ˆsee code [here](https://github.com/Yang-Chincheng/projectAris/tree/fcf80fa9b4958a8108bab669fdbcd8a8f2720a13/riscv/src)ï¼‰

- [x] **week 14** Simulation é€šè¿‡ `gcd`

- [x] **week 16** Simulation é€šè¿‡é™¤ `tak`ï¼Œ`heart`ï¼Œ`pi` ä¹‹å¤–çš„æ‰€æœ‰æ ·ä¾‹ (see code [here](https://github.com/Yang-Chincheng/projectAris/tree/eeaf6cded8560fa22d4d251d6e03b88c6a2ca6ca/riscv/src))

- [ ] **week 18** FPGA é€šè¿‡æ‰€æœ‰æ ·ä¾‹


