[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of RK3588 production of ROCKCHIP from the text:RK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       1  \n \n \n \n \nRockchip  \nRK3588  \nDatasheet  \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n \n  \n \n \nRevision 0.1 \nJuly. 2021  \n \n \n  \nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       2 Revision History  \nDate  Revision  Description  \n2021-7-27 0.1 Initial  Release  for special reference  \nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       3 Table of Content  \nTable of Content  ................................ ................................ ................................ ...... 3 \nFigure Index  ................................ ................................ ................................ ...........  4 \nTable Index  ................................ ................................ ................................ .............  5 \nWarranty Disclaimer  ................................ ................................ ................................ . 6 \nChapter 1 Intr oduction  ................................ ................................ .....................  7 \n1.1 Overview  ................................ ................................ ...............................  7 \n1.2 Features  ................................ ................................ ................................  7 \n1.3 Block Diagram  ................................ ................................ ......................  16 \nChapter 2 Packag e Information ................................ ................................ .........  18 \n2.1 Order Information  ................................ ................................ .................  18 \n2.2 Top Marking  ................................ ................................ .........................  18 \n2.3 Package Dimension  ................................ ................................ ...............  18 \n2.4 Pin Number List  ................................ ................................ ....................  21 \nChapter 3 Elec trical Specification  ................................ ................................ ...... 29 \n3.1 Absolute Ratings  ................................ ................................ ...................  29 \n3.2 Recommended Operating Condition  ................................ .........................  30 \n3.3 DC Characteristics  ................................ ................................ .................  32 \n3.4 Electr ical Characteristics for General IO  ................................ ....................  32 \n3.5 Electrical Characteristics for PLL  ................................ ..............................  33 \n3.6 Electrical Characteristics for PCIe2/SATA Interface  ................................ ..... 33 \n3.7 Electrical Characteristics for MIPI CDPHY interface  ................................ ..... 34 \n3.8 Electrical Characteristics for MIPI CSI DPHY interface  ................................ . 34 \n3.9 Electrical Characteristics for SARADC  ................................ .......................  34 \n3.10 Electrical Characteristics for TSADC  ................................ ........................  34 \nChapter 4 Thermal Management  ................................ ................................ ....... 35 \n4.1 Overview  ................................ ................................ .............................  35 \n4.2 Package Thermal Characteristics  ................................ .............................  35 \nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       4 Figure Index  \nFig.1-1 Block Diagram  ................................ ................................ .........................  17 \nFig.2-1 Package definition  ................................ ................................ ....................  18 \nFig.2-2 Package Top View  ................................ ................................ ....................  18 \nFig.2-3 Package Bottom View  ................................ ................................ ...............  19 \nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       5 Table Index  \nTable 2 -1 Pin Number Order Information  ................................ ................................  21 \nTable 3 -1 Absolute ratings ................................ ................................ ....................  29 \nTable 3 -2 Recommended operating condition  ................................ ..........................  30 \nTable 3 -3 DC Characteristics  ................................ ................................ .................  32 \nTable 3 -4 Electrical Characteristics for Digital General IO  ................................ ..........  32 \nTable 3 -5 Electrical Characteristics for INT PLL  ................................ ........................  33 \nTable 3 -6 Electrical Characteristics for FRAC PLL  ................................ ......................  33 \nTable 3 -7 Electrical Characteristics for DDR PLL  ................................ .......................  33 \nTable 3 -8 Electrical Characteristics for PCIe2/SATA Interface  ................................ ..... 33 \nTable 3 -9 Electrical Characteristics for MIPI CDPHY interface  ................................ ..... 34 \nTable 3 -11 Electrical Characteristics for SARADC  ................................ .....................  34 \nTable 4 -1 Thermal Resistance Characteristics  ................................ ..........................  35 \n \nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       6 Warranty Disclaimer  \nRockchip Electronics Co.,  Ltd make s no warranty, representation or guarantee (expressed, implied, statutory, or otherwise) \nby or with respect to anything in this document, and shall not be liable for any implied warranties of non -infringement, \nmerchantab ility or fitness for a particular purpose or for any indirect, special or consequential damages.  \n \nInformation furnished is believed to be accurate and reliable. However, Rockchip Electronics Co., Ltd assumes no \nresponsibility for the consequenc es of use of such information or for any infringement of patents or other rights of third \nparties that may result from its use.  \n \nRockchip Electronics Co.,  Ltd’s products are not designed, intended, or authorized for us ing as components in systems \nintended f or surgical implant into the body, or other applications intended to support or sustain life, or for any other \napplication in which the failure of the Rockchip Electronics Co.,  Ltd’s product could create a situation where personal injury or \ndeath may occur , should buyer purchase or use Rockchip Electronics Co.,  Ltd’s products for any such unintended or \nunauthorized ap plication, buyer s shall indemnify and hold Rockchip Electronics Co.,  Ltd and its officers, employees, \nsubsidiaries, affiliates, and distributo rs harmless against all claims, costs, damages, expenses, and reasonable attorney fees  \narising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such uninten ded \nor unauthorized use, even if such claim alleges that Rockchip Electronics Co.,  Ltd was negligent regarding the design or \nmanufacture of the part.  \n \nCopyright and Patent Right  \nInformation in this document is provided solely to enable system and software implementers to use Rockchip Electronics Co ., \nLtd ’s products. The re are no express ed or implied copyright licenses granted hereunder to design or fabricate any integrated \ncircuits or integrated circuits based on the information in this document.  \n \nRockchip Electronics Co.,  Ltd does not convey any license under its patent rights nor the \nrights of others.  \nAll copyright and patent rights referenced in this document belong to their respective owners \nand shall be subject to corresponding  copyright and patent licensing requiremen ts. \n \nTrademarks  \nRockchip and RockchipTM logo and the name of Rockchip Electronics Co.,  Ltd’s products are trademarks of Rockchip \nElectronics Co.,  Ltd. and are exclusively owned by Rockchip Electronics Co.,  Ltd. References to other companies and their \nproducts use trademarks owned by the respective companies and are for reference purpose only.  \n \nConfidentiality  \nThe information contained herein (including any attachments) is confidential. The recipient hereby acknowledges the \nconfidentiality of this document , and except for the specific purpose, this document shall not be disclosed to any third party . \n  \nReverse engineering or disassembly is prohibited.  \n \nROCKCHIP ELECTRONICS CO.,  LTD. RESERVES THE RIGHT TO MAKE CHANGES IN ITS PRODUCTS OR PRODUCT \nSPECIFICATIONS WITH THE INTENT TO IMPROVE FUNCTION OR DESIGN AT ANY TIME AND WITHOUT NOTICE \nAND IS NOT REQUIRED TO UNDATE THIS DOCUMENTATION TO REFLECT SUCH CHANGES.  \n \nCopyright © 202 1 Rock chip Electronics Co., Ltd.  \nAll rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or \nby any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior wri tten consent of Rockchip \nElectronics Co.,  Ltd.  \n \n \n  \nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       7 Chapter 1  Introduction  \n1.1 Overview  \nRK3588 is a low power, high performance processor for ARM-based PC and Edge Computing \ndevice, personal mobile internet device and other digital multimedia applications, and \nintegrates quad-core Cortex -A76 and quad -core Cortex -A55 with separately  NEON  \ncoprocessor.  \n \nMany embedded powerful hardware engines provide optimized performance for high -end \napplication. RK3588 supports H.265 and VP9 decoder by 8K@ 60fps, H.264 decoder by \n8K@3 0fps, and AV1 decoder by 4K@60fps, also support H.264 and H.265 encoder by \n8K@30fps, hig h-quality JPEG encoder/decoder , special ized image preprocessor and \npostprocessor.  \n \nEmbedded 3D GPU makes RK3588 co mpletely compatible with OpenGL ES 1.1, 2.0, and 3.2, \nOpenCL up to 2.2 and Vulkan1. 2. Special 2D hardware engine with MMU will maximize \ndisplay  performance  and provide very smoothly operation . \n \nRK3588 introduces a new generation totally hardware -based maximum 48 -Megapixel ISP \n(image signal processor). It implements a lot of algorithm accelerators, such as HDR, 3A, \nLSC, 3DNR, 2DNR, sharpening, deh aze, fisheye correction, gamma correction and so on.  \n \nThe build -in NPU supports INT4/INT8/INT16/FP16 hybrid operation and computing power is \nup to 6TOPs. In addition, with its strong compatibility, network models based on a series of \nframeworks such as Ten sorFlow/MXNet/PyTorch/Caffe can be easily converted.  \n \nRK3588 has high -performance quad  channel external memory interface  \n(LPDDR4/LPDDR4X/ LPDDR 5) capable of sustaining demanding memory bandwidths, also \nprovides a complete set of peripheral interface to supp ort very flexible applications . \n1.2 Features  \nThe features listed below which may or may not be present in actual product, may be \nsubject to the third party licensing requirements. Please contact Rockchip for actual product \nfeature configurations and licensing requirements.  \n \n1.2.1  Microprocessor  \n\uf06c Quad-core ARM Cortex -A76 MPCore processor and quad -core ARM Cortex -A55 MPCore \nprocessor , both are high -performance, low -power  and cached application processor  \n\uf06c Two CPU clusters, Big cluster with quad -core Cortex -A76 is optimized for high -\nperformance and Little cluster  with quad -core Cortex -A55 is optimized for low power  \n\uf06c DSU (DynamIQ Shared Unit) comprises the L3 memory system, control logic, and \nexternal interfaces to support a DynamIQ cluster  \n\uf06c Full implementation of t he ARM architecture v8 -A instruction set, ARM Neon Advanced \nSIMD (single instruction, multiple data) support for accelerating media and signal \nprocessing  \n\uf06c ARMv8 Cryptography Extensions  \n\uf06c Trustzone technology support  \n\uf06c Integrated 64KB L1 instruction cache, 64KB L1 data cache and 512KB L2 cache  for \neach Cortex -A76 \n\uf06c Integrated 32KB L1 instruction cache, 32KB L1 data cache and 128KB L2 cache  for \neach Cortex -A55 \n\uf06c Big cluster and little cluster share 3MB L3 cache  \n\uf06c Eight separate power domain s for CPU core system  to suppo rt internal power switch \nand externally turn on/off based on different application scenario  \n\uf06e PD_CPU _0: 1st Cortex -A55 + Neon + FPU + L1/L2 I/D Cache of little cluster  \nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       8 \uf06e PD_CPU _1: 2nd Cortex -A55 + Neon + FPU + L1/L2 I/D Cache of little cluster  \n\uf06e PD_CPU _2: 3rd Cortex-A55 + Neon + FPU + L1/L2 I/D Cache of little cluster  \n\uf06e PD_CPU _3: 4th Cortex -A55 + Neon + FPU + L1/L2 I/D Cache of little cluster  \n\uf06e PD_CPU _4: 1st Cortex -A76 + Neon + FPU + L1/L2 I/D Cache of big cluster  \n\uf06e PD_CPU_5 : 2nd Cortex -A76 + Neon + FPU + L1/L2 I/D Cac he of big cluster  \n\uf06e PD_CPU _6: 3rd Cortex -A76 + Neon + FPU + L1/L2 I/D Cache of big cluster  \n\uf06e PD_CPU _7: 4th Cortex -A76 + Neon + FPU + L1/L2 I/D Cache of big cluster  \n\uf06c Three isolated voltage domains to support DVFS, one for big core A76_0 and A76_1, \none for big core A76_2 and A76_3, the other for DSU and little cluster  \n \n1.2.2  Memory Organization  \n\uf06c Internal on -chip memory  \n\uf06e BootRom  \n\uf075 Size: 32KB  \n\uf075 Support system boot from the following device:  \n\uf0d8 SPI interface  \n\uf0d8 eMMC interface  \n\uf0d8 SD/MMC interface  \n\uf075 Support system code download by the following interface:  \n\uf0d8 USB OTG interface  \n\uf06e Share Memory in the voltage domain of VD_LOGIC , totally 1MByte  \n\uf06e PMU SRAM in VD_PMU for low power application, totally 64KByte  \n\uf06c External off -chip memory  \n\uf06e Dynamic Memory Interface  \n\uf075 Compatible wit h JEDEC standards  LPDDR4/LPDDR4X/LPDDR5  \n\uf075 Support four channels, each channel 16bits data widths  \n\uf075 Support up to 2 ranks (chip selects) for each channel  \n\uf075 Totally up to 32GB address space  \n\uf075 Low power modes, such as power -down and self -refresh for SDRAM  \n\uf06e eMMC Interface \n\uf075 Fully compliant with JEDEC e MMC 5.1 and eMMC 5.0 specification  \n\uf075 Backward compliant with eMMC 4.51 and earlier versions specification.  \n\uf075 Support HS400, HS200, DDR50 and legacy operating modes  \n\uf075 Support three data bus width: 1bit, 4bits or 8bits  \n\uf06e SD/MMC Interface  \n\uf075 Compatible with SD3.0, MMC ver4. 51 \n\uf075 Data bus width is 4bits \n\uf06e Flexible Serial Flash I nterface (FSPI)  \n\uf075 Support transfer data from/to serial  flash device  \n\uf075 Support 1bit, 2bits or 4bits data bus width  \n\uf075 Support 2 chips select  \n \n1.2.3  System Component  \n\uf06c MCU \n\uf06e Three Corte x-M0 MCUs inside RK3588  \n\uf06e MCU in VD_PMU integrate 16KB Cache and 16KB TCM  \n\uf06e MCU in VD_NPU integrate 16KB Cache and 64KB TCM  \n\uf06e MCU in PD_CENTER integrate 32KB TCM  \n\uf06e Integrated Programmable Interrupt Controller , all IRQ lines connected to GIC \nfor CPU also connect to MCU in VD_PMU(PMU_M0) and PD_CENTER(DDR_M0)  \n\uf06e Integrated Debug Controller  with JTAG interface  \n\uf06c CRU (clock & reset unit)  \n\uf06e Support total 18 PLLs to generate all clocks   \n\uf06e One oscillator with 24MHz clock  input \n\uf06e Support clock gating control for individual components  \n\uf06e Support global soft -reset control for whole chip, also individual soft -reset for each \ncomponent  \nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       9 \uf06c PMU(power management unit)  \n\uf06e Multiple  configurable work modes to save power by different frequency or \nautomatic clock gating control or power domain on/off control  \n\uf06e Lots of wakeup sources in different mode  \n\uf06e Support 10 separate voltage domains  \n\uf06e Support 4 5 separate power domains, which can be power up/down by software \nbased on different application scenes  \n\uf06c Timer  \n\uf06e Support 12 secure timers  with 64bits counter and interrupt -based operation  \n\uf06e Support 18 non -secure timers  with 64bits counter and interrupt -based operation  \n\uf06e Support two operation modes: free -running and user -defined count  for each timer  \n\uf06e Support timer work state checkable  \n\uf06c PWM \n\uf06e Support 16  on-chip PWMs (PWM0~PWM 15) with interrupt -based operation  \n\uf06e Programmable pre -scaled operation to bus clock and then further scale d \n\uf06e Embedded 32 -bit timer/counter facility  \n\uf06e Support capture mode  \n\uf06e Support continuous mode or one -shot mode  \n\uf06e Provides reference mode  and output various duty -cycle waveform  \n\uf06e Optimized for IR ap plication for PWM3 , PWM7, PWM11, PWM15  \n\uf06c Watchdog  \n\uf06e 32-bit watchdog counter  \n\uf06e Counter counts down from a preset value to 0 to indicate the occurrence of a \ntimeout  \n\uf06e WDT can perform two  types of operations when timeout occurs:  \n\uf075 Generate a system reset  \n\uf075 First generate an interrupt and if this is not cleared by the service routine by \nthe time a second timeout occurs then generate a system reset  \n\uf06e Totally five  Watchdog for CPU and MCU  \n\uf06c Interrupt  Controller  \n\uf06e Support 12 PPI interrupt source and 480 SPI interrupt sources input from different \ncomponents inside RK3588  \n\uf06e Support 16 software -triggered interrupts  \n\uf06e Input interrupt level is fixed, high -level sensitive for SPI and low -level sensitive for  \nPPI \n\uf06e Support different interrupt priority for each interrupt source, and they are always \nsoftware -programmable  \n\uf06c DMAC  \n\uf06e Micro -code programming based DMA  \n\uf06e Linked list DMA function is supported to complete scatter -gather transfer  \n\uf06e Support data transfer types including  memory -to-memory, memory -to-peripheral s, \nperipheral s-to-memory  \n\uf06e Totally three embedded DMA controllers for peripheral system  \n\uf06e Each DMAC features:  \n\uf075 Support 8 channels  \n\uf075 32 hardware request from peripherals  \n\uf075 2 interrupt output  \n\uf075 Support TrustZone  technology and pro grammable secure state for each DMA \nchannel  \n\uf06c Secure  System  \n\uf06e Embedded two c ipher engine  \n\uf075 Support Link List Item (LLI) DMA transfer  \n\uf075 Support SHA-1, SHA -256/224, SHA -512/384, MD5, SM3 with hardware padding  \n\uf075 Support  HMAC of  SHA-1, SHA -256, SHA -512, MD5, SM3 with hardware padding  \n\uf075 Support AES -128, AES -192, AES -256 encrypt & decrypt cipher   \n\uf075 Support AES ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC -MAC/CMAC \nmode  \nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       10 \uf075 Support SM4 ECB/CBC/OFB/CFB/CTR/CTS/XTS/CCM/GCM/CBC -MAC/CMAC \nmode  \n\uf075 Support DES & TDES  cipher , with ECB/CBC/OFB/CFB  mode  \n\uf075 Support up to 4096 bits PKA mathematical operations  for RSA/ECC/SM2  \n\uf075 Support generating random numbers  \n\uf06e Support keyladder to guarantee key secure  \n\uf06e Support data scrambling for all DDR types  \n\uf06e Support  secure OTP \n\uf06e Support secure  debug  \n\uf06e Support secure DFT test  \n\uf06e Support secure OS  \n\uf06e Except CPU, the other masters in the SoC can also support security and non -\nsecurity mode by software -programmable  \n\uf06e Some slave components in SoC can only be addressed by security master and the \nother slave components can be addressed by sec urity master or non -security \nmaster by software -programmable  \n\uf06e System  SRAM(share memory ), part of space is addressed only in security mode  \n\uf06e External DDR space can be divided into 16 parts, each part can be software -\nprogrammable to be enabled by each master  \n\uf06c Mailbox \n\uf06e Three Mail box in SoC to service CPU and MCU communication  \n\uf06e Support four mailbox elements  per mailbox , each element includes  one data word, \none command word register and one flag bit that can represent one interrupt  \n\uf06e Provide 32 lock registers for softwa re to use to indicate whether mailbox is \noccupied  \n\uf06c Decompression  \n\uf06e Support for decompressing GZIP files  \n\uf06e Support for decompressing LZ4 files, including the General Structure of LZ4 Frame \nformat and the Legacy Frame format.  \n\uf06e Support for decompressing data in D EFLATE  format  \n\uf06e Support for decompressing data in ZLIB format  \n\uf06e Support Hash32 check in LZ4 decompression process  \n\uf06e Support the limit  size function of the decompressed data to prevent the memory \nfrom being maliciously destroyed during the decompression process  \n \n1.2.4  Video CODEC  \n\uf06c Video Decoder  \n\uf06e Real-time video decoder of MPEG -1, MPEG -2, MPEG -4, H.263, H.264, H.265, VC-1, \nVP9, VP8, MVC, AV1  \n\uf06e MMU Embedded  \n\uf06e Multi-channel decoder in parallel for less resolution  \n\uf06e H.264  AVC/MVC Main10 L6.0  : 8K@3 0fps (7680x4320)② \n\uf06e VP9 Profile0/2 L6.1             : 8K@60fps ( 7680x4320 ) \n\uf06e H.265 HEVC /MVC Main10 L6.1  : 8K@60fps ( 7680x4320)  \n\uf06e AVS2 Profile0/2 L10.2.6        : 8K @60fps ( 7680x4320)  \n\uf06e AV1 Ma in Profile 8/10bit L5.3   : 4K@6 0fps (3840x2160)  \n\uf06e MPEG -2 up to MP        : 1080p@60fps (1920x1088)  \n\uf06e MPEG -1 up to MP        : 1080p@60fps (1920x1088)  \n\uf06e VC-1 up to AP level 3       : 1080p@60fps (1920x1088)  \n\uf06e VP8  version2                   : 1080p@60fps (1920x1088)  \n\uf06c Video Encoder  \n\uf06e Real-time H.265/ H.264 video encod ing \n\uf06e Support up to 8K@30fps  \n\uf06e Multi-channel encoder in parallel for less resolution  \n \n1.2.5  JPEG CODEC  \n\uf06c JPEG Encoder  \nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       11 \uf06e Baseline (DCT sequential)  \n\uf06e Encoder size is from 96x96 to 8192x8192(67 Mpixels)  \n\uf06e Up to 90 million pixels per second  \n\uf06c JPEG Decoder  \n\uf06e Decoder size is from 48x48 to 65536x65536  \n\uf06e Support YUV400/YUV411/YUV420/YUV422 /YUV440/YUV444  \n\uf06e Support up to 1080P@ 280fps, and 560 million pixels per second  \n\uf06e Support MJPEG  \n \n1.2.6  Neural Process Unit  \n\uf06c Neural network acceleration engine with processing performance up to 6 TOPS  \n\uf06c Include triple NPU core, and support triple core co -work, dual core co-work, and work \nindependently  \n\uf06c Support  integer 4, integer 8, integer 16, float 16, Bfloat 16 and tf32  operation  \n\uf06c Embedded 384KBx3 internal buffer  \n\uf06c Multi-task, multi -scenario in parallel  \n\uf06c Support  deep learning frameworks: TensorFlow, Caffe, Tf lite, Pytorch, Onnx NN , \nAndroid NN, etc.   \n\uf06c One isolated voltage domain to support DVFS  \n \n1.2.7  Graphics Engine  \n\uf06c 3D Graphics Engine  \n\uf06e ARM Mali -G610 MP4  \n\uf06e High performance  OpenGL ES 1.1, 2.0 and 3.2, Open CL 2.2, Vulka n1.2 etc. \n\uf06e Embedded 4 shader cores with shared hierarchical tiler  \n\uf06e Provide MMU and L2 Cache with 4x 256KB size  \n\uf06e The latest Valhall architecture  \n\uf06e ARM Frame Buffer Compression(AFBC) 1.3  \n\uf06e Support Serial Wire debug for embedded MCU  \n\uf06e One isolated voltage domain to support DVFS  \n\uf06c 2D Graphics Engine  \n\uf06e Source format: ARGB/RGB888/RGB565/Y UV420/YUV422 /BPP \n\uf06e Destination formats: ARGB/RGB888/RGB565/YUV420/YUV422  \n\uf06e Max resolution: 8192x8192 source, 4096x4096 destination  \n\uf06e Block transfer and  Transparency mode  \n\uf06e Color fill with gradient fill, and pattern fill  \n\uf06e Alpha blending modes including global alpha,  per pixel alpha  (color/alpha channel \nseparately)   and fading  \n\uf06e Arbitrary non -integer scaling ratio , from 1/ 8 to 8 \n\uf06e 0, 90, 180, 270 degree rotation,  x-mirror, y -mirror & rotation operation  \n\uf06e ROP2, ROP3, ROP4  \n\uf06e Support  4k/64k page size MMU  \n\uf06c Image Enhancement Proces sor \n\uf06e Image format  \n\uf075 Input data: YUV42 0/YUV42 2, semi-planar/planar , UV swap  \n\uf075 Output data: YUV42 0/YUV42 2, semi-planar , UV swap , Tile mode  \n\uf075 YUV down sampling conversion  from 422 to 420  \n\uf075 Max resolution  for dynamic image up to 1920x1080  \n\uf06e De-interlace  \n \n1.2.8  Video Input Inte rface  \n\uf06c MIPI interface  \n\uf06e Two MIPI DC(DPHY/CPHY ) combo PHY \n\uf075 Support to use DPHY or CPHY  \n\uf075 Each MIPI DPHY V 2.0, 4lanes, 2.5Gbps per lane  \n\uf075 Each MIPI CPHY V1.1 , 3lanes, 2.5Gsps per lane  \n\uf06e Four MIPI CSI DPHY   \nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       12 \uf075 Each MIPI DPHY V1.2 , 2lanes, 2.5Gbps per lane  \n\uf075 Support to combine 2 DPHY together to one 4lanes  \n\uf06e Support  camera input combination:  \n\uf075 2 MIPI DC PHY + 4 MIPI CSI DPHY(2  lanes), totally support 6 cameras input  \n\uf075 2 MIPI DCPHY + 1 MIPI CSI DPHY(4  lanes) + 2 MIPI CSI DPHY(2  lanes), totally \nsupport 5 cameras input  \n\uf075 2 MIPI DCPH Y + 2 MIPI CSI DPHY(4  lanes), totally support 4 cameras input  \n\uf06c DVP interface  \n\uf06e One 8/10/12/16 -bit standard DVP interface, up to 150MHz input data  \n\uf06e Support BT.601 /BT.656 and BT.1120 VI interface  \n\uf06e Support the polarity of pixel_clk , hsync, vsync configurable  \n\uf06c HDMI RX interface  \n\uf06e Support HDMI RX 2.0, up to 4K@60fps video input  \n\uf06e Support HDCP2.3  \n \n1.2.9  Image  Signal Processor  \n\uf06c VICAP  input:  RX raw8/raw10/raw12  \n\uf06c Maximum input  \n\uf06e 48M：8064x6048@15 dual ISP \n\uf06e 32M：6528x4898@30 dual ISP \n\uf06e 16M：4672x3504@30 single ISP \n\uf06c 3A: include AE/Histogram, AF, AWB statistics output  \n\uf06c FPN: Fixed Pattern Noise removal  \n\uf06c BLC: Black Level Correction  \n\uf06c DPCC: Static/Dynamic defect pixel cluster correction  \n\uf06c PDAF: Phase Detection Auto Focus  \n\uf06c LSC: Lens shading correction  \n\uf06c Bayer -2DNR: Spatial Bayer -raw De -noising  \n\uf06c Bayer -3DNR: T emporal Bayer -raw De -noising   \n\uf06c CAC: Chromatic Aberration Correction  \n\uf06c HDR: 3 -Frame Merge into High -Dynamic Range  \n\uf06c DRC: HDR D ynamic  Range Compression , Tone mapping  \n\uf06c GIC: G reen Imbalance  Correction  \n\uf06c Debayer: Advanced Adaptive Demosaic with Chromatic Aberration Cor rection  \n\uf06c CCM/CSM: Color correction matrix; RGB2YUV etc  \n\uf06c Gamma: Gamma out correction  \n\uf06c Dehaze/Enhance: Automatic Dehaze and Effect enhancement  \n\uf06c 3DLUT: 3D -Lut Color Palette for Customer  \n\uf06c LDCH: Lens -distortion only in the horizontal direction  \n\uf06c YUV-2DNR: Spatial YUV De-noising  \n\uf06c Sharp: Image Sharp ening and boundary filtering  \n\uf06c CMSK: privacy mask  \n\uf06c GAIN: image local gain  \n\uf06c Support m ulti-sensor reuse ISP  \n \n1.2.10  Display interface  \n\uf06c HDMI /eDP TX interface  \n\uf06e Support two HDMI TX 2.1 interface  \n\uf06e Support two eDP 1.3 interface  \n\uf06e Support x1, x2 and x4 configuration for each interface  \n\uf06e Support all the data rates for HDMI FRL: 3, 6, 8, 10 and 12Gbps  \n\uf06e Support 1.62Gbps, 2.7Gbps and 5.4Gbps for eDP  \n\uf06e Support up to 7680x4320@60Hz for HDMI TX , and 4K@60Hz for eDP  \n\uf06e Support RGB/YUV(up to 10bit) format for HDMI TX  \n\uf06e Support RGB, YCbCr 4:4:4, YCbCr 4:2:2 and 8/10 bit per component video format \nfor eDP  \n\uf06e Support DSC 1.2a for HDMI TX  \nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       13 \uf06e Support HDCP2.3 for HDMI TX, and HDCP1.3 for eDP  \n\uf06c DP TX interface  \n\uf06e Support 2 DP TX 1.4 a interface which combo with USB3  \n\uf06e Support 1/2/4lanes for each interface  \n\uf06e Support 1.62Gbps, 2.7Gbps, 5.4Gbps and 8.1Gbps Serializer  \n\uf06e Support up to 8192x4320 @30Hz \n\uf06e Support RGB/YUV(up to 10bit) format  \n\uf06e Support Single Stream Transport(SST)  \n\uf06e Support USB Type -C and DP Alt mode  \n\uf06e Support HDCP2.2, HDCP 1.3  \n\uf06c MIPI DSI  interface  \n\uf06e Support 2 MIPI DPHY 2.0 interface  \n\uf06e Support 4 data lane s and 2.5Gbps maximum data rate per lane   \n\uf06e Support  max resolution 4K@60Hz  \n\uf06e Support dual MIPI display: left -right mode  \n\uf06e Support RGB(up to 10 bit) format  \n\uf06e Support DSC  1.1/1.2a  \n\uf06c BT.1120 video output interface  \n\uf06e Support up to 1920x1080@60Hz  \n\uf06e Support RGB(up to 8bit) format  \n\uf06e Up to 150MHz data rate  \n\uf06c Based on RK628 chip, chipsets (RK3588+RK628) can support dual LVDS output or GVI \noutput  \n\uf06e Dual LVDS , tota l 8 lanes to support 1080p@60Hz  maximum, 1Gbps/lane  \n\uf06e GVI, total 8 lanes  to support 4K@60Hz  maximum, 3.75Gbps/lane  \n \n1.2.11  Video O utput Pro cessor  \n\uf06c Video ports  \n\uf06e Video Port0, max output resolution: 7680x4320@60Hz  \n\uf06e Video Port1, max output resolution: 4096x2304@60Hz  \n\uf06e Video Port2, max output resolution: 4096x2304@60Hz  \n\uf06e Video Port3, max output resolution: 1920x1080@60Hz  \n\uf06c Cluster 0/1/2/3  \n\uf06e Max input  and output  resolution 4096x2304  \n\uf06e Support AFBCD  \n\uf06e Support RGB/YUV/YUYV format  \n\uf06e Support scale up/down ratio 4~1/4  \n\uf06e Support rotation  \n\uf06c ESMART 0/1/2/3  \n\uf06e Max input  and output  resolution 4096x2304  \n\uf06e Support RGB/YUV/YUYV  format  \n\uf06e Support scale up/down ratio 8~1/8 \n\uf06e Support 4 region  \n\uf06c Overlay  \n\uf06e Support up to 8 layers overlay:  4 cluster/4  esmart  \n\uf06e Support RGB/YUV domain overlay  \n\uf06c Post process  \n\uf06e HDR \n\uf075 HDR10/HDR HLG  \n\uf075 HDR2SDR/SDR2HDR  \n\uf06e 3D-LUT/P2I/CSC/ BCSH /DITHER/CABC/GAMMA/COLORBAR  \n\uf06c Write back  \n\uf06e Format:  ARGB8888/RGB888/RGB565/YUV420  \n\uf06e Max resolution:  1920x1080  \n \n1.2.12  Audio Interfa ce \n\uf06c I2S0/I2S1 with 8 channels  \nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       14 \uf06e Up to 8 channels  TX and 8 channels  RX path \n\uf06e Audio resolution from 16bits to 32bits  \n\uf06e Sample rate up to 192KHz  \n\uf06e Provides master and slave wor k mode, software configurable  \n\uf06e Support 3 I2S formats (normal, le ft-justified, right -justified)  \n\uf06e Support 4 PCM formats (early, late1, late2, late3 ) \n\uf06e Support TDM normal, 1/2 cycle left shift, 1 cycle left shift, 2 cycle left shift, right \nshift mode serial aud io data transfer  \n\uf06e I2S, PCM and TDM mode cannot be used at the same time  \n\uf06c I2S2/I2S3 with 2 channels  \n\uf06e Up to 2 channels  for TX and  2 channels  RX path \n\uf06e Audio resolution from 16bits to 32bits  \n\uf06e Sample rate up to 192KHz  \n\uf06e Provides master and slave work mode, software configurable  \n\uf06e Support 3 I2S formats (normal, left -justified, right -justified)   \n\uf06e Support 4 PCM formats (early, late1, late2, late3)  \n\uf06e I2S and PCM cannot be used at the same time   \n\uf06c SPDIF0/SPDIF1  \n\uf06e Support two 16 -bit audio data store together in one 32 -bit wide location  \n\uf06e Support biphase format stereo audio data output   \n\uf06e Support 16 to 31 bit audio data left or right justified in 32 -bit wide sample data \nbuffer   \n\uf06e Support 16, 20, 24 bits audio data transfer in linear PCM mode  \n\uf06e Support non -linear PCM transfer  \n\uf06c PDM0/PDM1  \n\uf06e Up to 8 channels  \n\uf06e Audio resolution from 16bits to 24bits \n\uf06e Sample rate up to 192KHz  \n\uf06e Support  PDM master  receive  mode  \n\uf06c Digital Audio Codec  \n\uf06e Support 2 channels digital DAC  \n\uf06e Support I2S/PCM interface, master and slave mode  \n\uf06e Support 16 bit sample resolution  \n\uf06e Support three modes of mixing for every digital DAC channel  \n\uf06e Support volume control  \n\uf06c VAD(Voice Activity Detec tion) \n\uf06e Support read voice data from I2S/PDM  \n\uf06e Support voice amplitude detection  \n\uf06e Support Multi -Mic array data storing  \n\uf06e Support a level combined  interrupt  \n \n1.2.13  Connectivity  \n\uf06c SDIO interface  \n\uf06e Compatible with SDIO 3.0 protocol  \n\uf06e 4-bit data bus width s \n\uf06c GMAC 10/100 /1000M Ethernet controller  \n\uf06e Support two Ethernet controllers  \n\uf06e Support 10/100/1000 -Mbps data transfer rates with the RGMII interfaces  \n\uf06e Support 10/100 -Mbps data transfer rates with the RMII interfaces  \n\uf06e Support both full -duplex and half -duplex operation  \n\uf06c USB 3.1 \n\uf06e Embedded 2 USB Gen1 interfaces  which combo with DP TX  \n\uf06e Embedded 1 USB Gen1 interface which combo with Combo PIPE PHY2 \n\uf06e Compatible Specification  \n\uf075 Universal Serial Bus 3. 0 Specification , Revision 1.0  \n\uf075 Universal Serial Bus Specification, Revision 2.0  \n\uf075 Extensible Host Controller Interface for Universal Serial Bus (xHCI), Revision \nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       15 1.1 \n\uf06e Support 5Gbps Serializer/Deserializer for USB  \n\uf06e Support USB Type -C and DP Alt mode for the 2 USB Gen1 which combo  with DP TX  \n\uf06c USB 2.0 OTG \n\uf06e Compatible Specification  \n\uf075 Universal Serial Bus Specification, Revision 2.0  \n\uf075 Extensible Host Controller Interface for Universal Serial Bus (xHCI), Revision \n1.1 \n\uf06e Support tw o USB 2.0 OTG  \n\uf06e Supports high -speed(480Mbps), full -speed(12Mbps) and low -speed(1.5Mbps) mode  \n\uf06e Support Control/Bulk/Interrupt/Isochronous Transfer  \n\uf06e USB 2.0 OTG cannot use with USB 3.1 at the same time  \n\uf06c USB 2.0 Host  \n\uf06e Compatible with USB 2.0 specification  \n\uf06e Support t wo USB 2.0 Host  \n\uf06e Supports high -speed(480Mbps), full -speed(12Mbps) and low -speed(1.5Mbps) mode  \n\uf06e Support Enhanced Host Controller Interface Specification (EHCI), Revision 1.0  \n\uf06e Support Open Host Controller Interface Specification (OHCI), Revision 1.0a  \n\uf06c Combo PIPE  PHY Interface  \n\uf06e Suppo rt three Combo PIPE PHY s with PCIe2.1 /SATA3.0/USB3.0 controller  \n\uf06e Combo PIPE PHY 0 support one of the following interfaces  \n\uf075 SATA \n\uf075 PCIe2.1  \n\uf06e Combo PIPE PHY 1 support one of the following interfaces  \n\uf075 SATA \n\uf075 PCIe2.1  \n\uf06e Combo PIPE PHY 2 support one of the  following interfaces  \n\uf075 SATA \n\uf075 PCIe2.1  \n\uf075 USB3.0  \n\uf06e PCIe2.1 Interface  \n\uf075 Compatible with PCI Express Base Specification Revision 2.1  \n\uf075 Support 1 lane for each PCIe2.1 interface  \n\uf075 Support Root Complex(RC) only  \n\uf075 Support 5Gbps data rate   \n\uf06e SATA Interface  \n\uf075 Compatible with Serial ATA 3.1 and AHCI revision 1.3.1  \n\uf075 Support eSATA  \n\uf075 Support 1 port for each SATA interface  \n\uf075 Support 6Gbps data rate   \n\uf06c PCIe3.0 Interface  \n\uf06e Compatible with PCI Express Base Specification Revision 3.0  \n\uf06e Support dual operation mode: Root Complex(RC) and End Point(EP)  \n\uf06e Support data rates: 2.5Gbps(PCIe1.1), 5Gbps(PCIe2.1), 8Gps(PCIe3.0)  \n\uf06e Support aggregation and bifurcation with 1x 4lanes, 2x 2lanes, 4x 1lanes and 1x \n2lanes + 2x 1lanes  \n\uf06c SPI interface  \n\uf06e Support 5 SPI Controller s(SPI0 -SPI4)  \n\uf06e Support two chip-select output  \n\uf06e Support  serial -master and serial -slave mode, software -configurable  \n\uf06c I2C Master controller  \n\uf06e Support 9 I2C Master (I2C0 -I2C8) \n\uf06e Support 7bits and 10bits address mode  \n\uf06e Software programmable clock frequency  \n\uf06e Data on the I2C -bus can be transferred at rates of up to 100k  bits/s in the \nStandard -mode, up to 400k  bits/s in the Fast -mode  \n\uf06c UART interface  \nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       16 \uf06e Support 10 UART interface s(UART0 -UART9 ) \n\uf06e Embedded two 64-byte FIFO for TX and RX operation respectively  \n\uf06e Support 5bit,  6bit, 7bit, 8bit serial data transmit or receive  \n\uf06e Standard async hronous communication bits such as start, stop and parity  \n\uf06e Support different input clock for UART  operation to get up to 4Mbps baud rate  \n\uf06e Support a uto flow control mode  for all UART  \n \n1.2.14  Others  \n\uf06c Multiple group of GPIO  \n\uf06e All of GPIOs can be used to generate interrupt  \n\uf06e Support level trigger and edge trigger interrupt  \n\uf06e Support configurable polarity of level trigger interrupt  \n\uf06e Support configurable rising edge, falling edge and both edge trigger interrupt  \n\uf06e Support configurable pull direction( a weak pull-up and a weak  pull-down)  \n\uf06e Support configurable drive strength  \n\uf06c Temperature Sensor ( TS-ADC) \n\uf06e Support User -Defined Mode and Automatic Mode  \n\uf06e In User -Defined Mode, start_of_conversion can be controlled completely by \nsoftware, and also can be generated by hardware.  \n\uf06e In Automatic  Mode, the temperature of alarm (high/low temperature)  interrupt can \nbe configurable  \n\uf06e In Automatic Mode, the temperature of system reset can be configurable  \n\uf06e Support to 7 channel TS -ADC, the temperature criteria of each channel can be \nconfigurable  \n\uf06e -40~125°C t emperature range and 1°C temperature resolution  \n\uf06c Successive approximation ADC (SARADC)  \n\uf06e 12-bit resolution  \n\uf06e Up to 1MS/s sampling rate  \n\uf06e 8 single -ended input channels  \n\uf06c OTP \n\uf06e Support  32Kbit space and higher 4k address space is non -secure part.  \n\uf06e Support read and program word mask in secure model  \n\uf06e Support  maximum 32 bit OTP program operation  \n\uf06e Support  maximum 16 word OTP read operation  \n\uf06e Program and Read state can be read  \n\uf06e Program fail address record  \n\uf06c Package Type  \n\uf06e FCBGA 1088L  (body: 23mm x 23mm; ball size: 0.3 6mm; ball pitch: 0.65mm)  \n \n1.3 Block Diagram  \nThe following diagram shows the basic block diagram.  \nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       17 \nRK3588\n2MB L 2 Cache\nMulti -Media  Interface\nExternal Memory Interface\nSD3.0/MMC 4.5eMMC 5.1Connectivity System Peripheral\nSRAM\nROM\nSecure OTPCortex -A76\nQuad-Core\n(64K/64K L1 I/D Cache )\nEmbedded MemoryMulti -Media Processor512KB L 2 CacheCortex -A55\nQuad -Core\n(32K/32K L1 I/D Cache )\nDual -cluster Core\nNon secure OTP3MB L3 CacheUSB OTG 0 3.0/2.0/TypeC\n3x SATA 3/PCIe 2.1\nPCIe 3.0  (2x2,1x4,4x1)\n4x I2S/PCM /TDM\n2x SPDIF (8ch)\n2x Giga -Ethernet\nSDIO 3.0\nGPIO\nLPDDR 4/LPDDR 4X/LPDDR 5\nQuad -channel x 16bitUSB HOST 0 2.0 \nPDM /Audio PWM\n10x UART\n6x SPI\n9x I2CUSB HOST 1 2.0 USB OTG 1 3.0/2.0/Type -C\n3x MCU\nHDMI RX 2.02x DP 1.4 4 Lane  with HDCP 2.3\n(Combo with USB 3)2x HDMI 2.1 TX/eDP1.4b 4 Lane 2x MIPI -DSI DPHY 4 Lane2x MIPI -CSI DPHY 4L/CPHY 3L\n2x MIPI -CSI DPHY 2LMailbox5x PVTM3x DMACInterrupt ControllerTS-ADCSAR-ADC2x Crypto5x Watchdog16x PMW30x TimerSystem register10x PLLPMUClock & Reset\n8K 10-bits Video Decoder\n(H265/H264/VP9/AV1 )8K Video Encoder\n(H265/H264 )Dual pipe ISP\nImage Enhancement \nProcessorJPEG Encoder /DecoderImage Enhance Process2D Graphics EngineMali -G610 MP4\n(4x256KB L 2 Cache )CoreSight\nDisplay  Controller\n(Support video HDR output )High Performance NPU\n1MB System SRAM \nFig.1-1 Block Diagram  \n \nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       18 Chapter 2  Package Information   \n2.1 Order Information  \nOrderable \nDevice  RoHS \nstatus  Package  Package Q TY Device Feature  \nRK35 88 RoHS  FCBGA 1088L   TBD Application processor  \n \n2.2 Top Marking  \nTBD \n \nFig.2-1 Package definition  \n2.3 Package  Dimension  \n \nFig.2-2 Package Top View  \n \n \n\nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       19  \nFig.2-3 Package Bottom View \n \n \n \n \nFig.2-4 Package Side View  \n \n\nRK3588  Datasheet                                                             Rev 0.1  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       20  \nFig.2-5 Package Dimension  \n \n\nRK3588  Datasheet                                                             Rev 1.0  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       21 2.4 Pin Number List \nTable 2-1 Pin Number Order Information  \nPin Name  Pin Pin Name  Pin \nVSS_1  A1 VSS_12  C5 \nDDR_CH1_DQ10_C  A2 VSS_13  C6 \nDDR_CH1_DQ8_C  A3 VSS_14  C7 \nDDR_CH1_DQ14_C  A4 VSS_15  C8 \nDDR_CH1_DQ12_C  A5 VSS_16  C9 \nDDR_CH1_DQ4_C  A6 DDR_CH0_DQ15_B  D1 \nDDR_CH1_DQ6_C  A7 DDR_CH0_DQ8_B  D2 \nDDR_CH1_DQ0_C  A8 VSS_34  D3 \nDDR_CH1_DQ2_C  A9 DDR_CH1_DM1_C  D4 \nDDR_CH1_A4_C  A10 DDR_CH1_DQS1N_C  D5 \nVSS_2  A11 DDR_CH1_WCK1P_C  D7 \nDDR_CH1_CKB_C  A12 DDR_CH1_DQS0N_C  D9 \nDDR_CH1_CKB_D  A13 DDR_CH1_A6_C  D10 \nVSS_3  A14 DDR_CH1_LP4/4X_CKE0/LP5_CS0_C  D11 \nDDR_CH1_A4_D  A15 DDR_CH1_A3_C  D13 \nDDR_CH1_DQ2_D  A16 DDR_CH1_A6_D  D14 \nDDR_CH1_DQ0_D  A17 DDR_CH1_LP4/4X_CKE0/LP5_CS0_D  D16 \nDDR_CH1_DQ6_D  A18 DDR_CH1_WCK0N_D  D17 \nDDR_CH1_DQ4_D  A19 DDR_CH1_LP4/4X_CS1_D  D19 \nDDR_CH1_DQ12_D  A20 DDR_CH1_DM0_D  D20 \nDDR_CH1_DQ14_D  A21 DDR_CH1_DQS1P_D  D21 \nDDR_CH1_DQ8_D  A22 DDR_CH1_DM1_D  D22 \nDDR_CH1_DQ10_D  A23 VSS_35  D23 \nPCIE30X1_1_CLKREQN_M2/DP0_HPDIN_M2/I2C2_SDA_M4/UA\nRT6_RX_M1/SPI4_MISO_M2/GPIO1_A0_d  A24 VSS_36  D24 \nPCIE30X1_1_WAKEN_M2/DP1_HPDIN_M2/SATA1_ACT_LED_M\n1/I2C2_SCL_M4/UART6_TX_M1/SPI4_MOSI_M2/GPIO1_A1_d  A25 PDM1_SDI2_M1/PCIE30X4_WAKEN_M3/SPI0_MISO_M2/\nGPIO1_B1_d  D25 \nVOP_POST_EMPTY/I2C4_SDA_M3/UART6_RTSN_M1/PWM0_M2\n/SPI4_CLK_M2/GPIO1_A2_d  A26 PDM1_SDI3_M1/PCIE30X4_PERSTN_M3/UART4_RX_M2/\nSPI0_MOSI_M2/GPIO1_B2_d  D26 \nHDMI_TX1_SDA_M2/I2C4_SCL_M3/UART6_CTSN_M1/PWM1_M\n2/SPI4_CS0_M2/GPIO1_A3_d  A27 PDM1_CLK1_M1/PCIE30X1_0_WAKEN_M2/SATA0_ACT_L\nED_M1/UART4_TX_M2/SPI0_CLK_M2/GPIO1_B3_d  D27 \nPCIE30_PORT1_REF _CLKP  A28 I2S0_SDI0/GPIO1_D4_d  D28 \nPCIE30_PORT1_TX0N  A30 I2S0_LRCK_RX/PDM0_CLK0_M0/I2C4_SDA_M4/PWM15_\nIR_M2/GPIO1_C6_d  D29 \nPCIE30_PORT1_RX0N  A32 I2S0_LRCK_TX/I2C2_SCL_M3/UART4_RTSN/GPIO1_C5_\nd D30 \nPCIE30_PORT1_RESREF  A33 VSS_37  D31 \nVSS_4  A34 PCIE30_PORT0_TX0P  D32 \nDDR_CH0_DQ14_A  AA1 PCIE30_PORT0_TX0N  D33 \nDDR_CH0_DQ15_A  AA2 DDR_CH0_DQ13_B  E1 \nVSS_248  AA3 DDR_CH0_DQ14_B  E2 \nDDR_CH0_DQS1N_A  AA4 VSS_38  E3 \nDDR_CH0_DQS1P_A  AA5 DDR_CH0_DM1_B  E4 \nVSS_249  AA6 DDR_CH1_DQS1P_C  E5 \nVCCIO2_1V8  AA7 VSS_39  E6 \nAVSS_15  AA8 DDR_CH1_WCK1N_C  E7 \nHDMI/eDP_TX0_VDD_0V75  AA9 VSS_40  E8 \nAVSS_16  AA10  DDR_CH1_DQS0P_C  E9 \nVSS_250  AA11  DDR_CH1_RESET_C  E10 \nVDD_GPU_MEM_0  AA12  DDR_CH1_LP4/4X_CKE1/LP5_CS1_C  E11 \nVDD_GPU_0  AA13  VSS_41  E12 \nVDD_GPU_7  AA14  DDR_CH1_A2_C  E13 \nVDD_GPU_11  AA15  DDR_CH1_A3_D  E14 \nVSS_251  AA16  DDR_CH1_LP4/4X_CKE1/LP5_CS1_D  E16 \nVSS_252  AA17  DDR_CH1_WCK0P_D  E17 \nVSS_253  AA18  VSS_42  E18 \nVSS_254  AA19  DDR_CH1_LP4/4X_CS0_D  E19 \nVSS_255  AA20  VSS_43  E20 \nVSS_256  AA21  DDR_CH1_DQS1N_D  E21 \nVSS_257  AA22  VSS_44  E22 \nVSS_258  AA23  VSS_45  E23 \nVSS_259  AA24  PDM1_CLK0_M1/PCIE30X1_0_PERSTN_M2/UART7_RX_M\n2/SPI0_CS0_M2/GPIO1_B4_u  E24 \nMIPI_CSI1_AVCC0V75  AA25  PCIE30X1_0_CLKREQN_M2/UART7_TX_M2/SPI0_CS1_M\n2/GPIO1_B5_u  E25 \nMIPI_CSI1_AVCC1V8  AA26  MIPI_CAMERA1_CLK_M0/SPDIF0_TX_M0/PCIE30X2_WA\nKEN_M3/HDMI_RX_HPDIN_M2/I2C5_SCL_M3/UART1_TX\n_M1/GPIO1_B6_d  E26 \nHDMI_TX0_HPD_M1/PCIE30X2_PERSTN_M2/HDMI_RX_HPDIN\n_M1/MCU_JTAG_TCK_M1/UART9_RX_M2/SPI0_CS0_M3/GPIO3\n_D4_d  AA27  MIPI_CAMERA2_CLK_M0/SPDIF1_TX_M0/PCIE30X 2_PER\nSTN_M3/HDMI_RX_CEC_M2/SATA2_ACT_LED_M1/I2C5_\nSDA_M3/UART1_RX_M1/PWM13_M2/GPIO1_B7_u  E27 \nGMAC1_PTP_REF_CLK/HDMI_TX1_HPD_M1/I2C3_SCL_M1/SPI\n1_MOSI_M1/GPIO3_B7_d  AA28  I2S0_SDI1/PDM0_SDI3_M0/I2C1_SDA_M4/UART4_RX_\nM0/PWM1_M1/SPI1_CS0_M2/GPIO1_D3_d  E28 \nGMAC1_TXD2/SDIO_D0_M1/I2S3_MCLK/FSPI_D0_M2/I2C6_S\nDA_M4/PWM10_M0/SPI4_MISO_M1/GPIO3_A0_u  AA29  I2S0_SDO0/I2C4_SCL_M4/UART4_CTSN/GPIO1_C7_d  E29 \nGMAC1_TXD3/SDIO_D1_M1/I2S3_SCLK/AUDDSM_LN/FSPI_D1\n_M2/I2C6_SCL_M4/PWM11_IR_M0/SPI4_MOSI_M1/GPIO3_A1\n_u AA30  I2S0_SCL K_RX/PDM0_CLK1_M0/I2C2_SDA_M3/PWM11_\nIR_M2/SPI4_CS1_M0/GPIO1_C4_d  E30 \nVSS_260  AA31  I2S0_SCLK_TX/I2C6_SCL_M1/UART3_CTSN/PWM7_IR_\nM2/SPI4_CS0_M0/GPIO1_C3_d  E31 \nEMMC_D5/I2C1_SDA_M3/UART5_TX_M2/GPIO2_D5_u  AA32  VSS_46  E32 \nEMMC_D3/FSPI_D3_M0/GPIO2_D3_u  AA33  PCIE30_PORT0_REF_CLKP  E33 \nEMMC_RSTN/I2C2_SCL_M2/UART5_RTSN_M1/GPIO2_A3_d  AA34  PCIE30_PORT0_REF_CLKN  E34 \nDDR_CH0_DQ9_A  AB1 DDR_CH0_DQ4_B  F1 \nDDR_CH0_DQ8_A  AB2 DDR_CH0_DQ12_B  F2 \nRK3588  Datasheet                                                             Rev 1.0  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       22 Pin Name  Pin Pin Name  Pin \nVSS_261  AB3 VSS_47  F3 \nDDR_CH0_DM1_A  AB4 DDR_CH0_DQS1N_B  F4 \nVSS_262  AB5 DDR_CH0_DQS1P_B  F5 \nAVSS_17  AB6 VSS_48  F7 \nAVSS_18  AB7 DDR_CH1_DM0_C  F8 \nAVSS_19  AB8 VSS_49  F9 \nHDMI/eDP_TX0_AVDD_0V75  AB9 VSS_50  F10 \nAVSS_20  AB10  VSS_51  F11 \nVSS_263  AB11  DDR_CH1_A1_C  F12 \nVDD_GPU_MEM_1  AB12  VSS_52  F13 \nVDD_GPU_1  AB13  VSS_53  F14 \nVDD_GPU_6  AB14  VSS_54  F15 \nVDD_GPU_10  AB15  VSS_55  F16 \nVSS_264  AB16  DDR_CH1_ZQ_D  F18 \nVSS_265  AB17  VSS_56  F19 \nVSS_266  AB18  VSS_57  F20 \nVSS_267  AB19  VSS_58  F21 \nVSS_268  AB20  VSS_59  F22 \nVDD_NPU_6  AB21  VSS_60  F23 \nVDD_NPU_5  AB22  MIPI_CAMERA3_CLK_M0/HDMI_RX_SCL_M2/I2C8_SCL_\nM2/UART1_RTSN_M1/PWM14_M2/GPIO1_D6_u  F24 \nVDD_NPU_2  AB23  MIPI_CAMERA4_CLK_M0/PCIE30X2_CLKREQN_M3/HDMI\n_RX_SDA_M2/I2C8_SDA_M2/UART1_CTSN_M1/PWM15_\nIR_M3/GPIO1_D7_u  F25 \nVSS_269  AB24  I2S0_SDO1/I2C7_SCL_M0/UART6_TX_M2/SPI1_MISO_\nM2/GPIO1_D0_d  F26 \nMIPI_CSI0_AVCC0V75  AB25  I2S0_SDO2/I2S0_SDI3/PDM0_SDI1_M0/I2C7_SDA_M0/\nUART6_RX_M2/SPI1_MOSI_M2/GPIO1_D1_d  F27 \nMIPI_CSI0_AVCC1V8  AB26  I2S0_SDO3/I2S0_SDI2/PDM0_SDI2_M0/I2C1_SCL_M4/\nUART4_TX_M0/PWM 0_M1/SPI1_CLK_M2/GPIO1_D2_d  F28 \nVSS_270  AB27  I2S0_MCLK/I2C6_SDA_M1/UART3_RTSN/PWM3_IR_M2/\nSPI4_CLK_M0/GPIO1_C2__d  F30 \nPCIE30X4_BUTTON_RSTN/DP1_HPDIN_M0/MCU_JTAG_TMS_M\n1/UART9_TX_M2/PWM11_IR_M3/SPI0_CS1_M3/GPIO3_D5_d  AB28  VSS_61  F31 \nVSS_271  AB29  PCIE30_PORT0_RX1P  F32 \nGMAC0_PPSTRING/FSPI_CS1N_M1/HDMI_TX1_SCL_M0/I2C4_\nSCL_M1/UART7_TX_M0/GPIO2_B5_u  AB30  PCIE30_PORT0_RX1N  F33 \nGMAC0_PTP_REFCLK/FSPI_CS0N_M1/HDMI_TX1_SDA_M0/I2C\n4_SDA_M1/UART7_RX_M0/GPIO2_B4_u  AB31  DDR_CH0_DQ6_B  G1 \nVSS_272  AB32  DDR_CH0_DQ5_B  G2 \nGMAC0_MDIO/I2C0_SCL_M1/UART9_CTSN_M0/PWM6_M2/SPI\n3_MOSI_M0/GPIO4_C5_d  AB33  VSS_62  G3 \nGMAC0_MDC/I2C7_SDA_M1/UART9_RTSN_M0/PWM5_M2/SPI3\n_MISO_M0/GPIO4_C4_d  AB34  DDR_CH0_DM0_B  G4 \nDDR_CH0_DQ10_A  AC1 VSS_63  G6 \nDDR_CH0_DQ11_A  AC2 DDR_CH1_ZQ_C  G8 \nVSS_273  AC3 DDR_CH1_WCK0P_C  G9 \nVSS_274  AC4 VSS_64  G10 \nAVSS_21  AC5 DDR_CH1_LP4/4X_CS0_C  G11 \nHDMI/eDP_TX0_VDD_CMN_1V8  AC6 DDR_CH1_A0_C  G12 \nHDMI/eDP_TX0_VDD_IO_1V8  AC7 DDR_CH1_A2_D  G13 \nAVSS_22  AC8 DDR_CH1_A1_D  G14 \nHDMI/eDP_TX1_AVDD_0V75  AC9 VSS_65  G15 \nAVSS_23  AC10  DDR_CH1_DQS0N_D  G16 \nVSS_275  AC11  DDR_CH1_WCK1N_D  G18 \nVSS_276  AC12  VSS_66  G19 \nVDD_GPU_2  AC13  VCCIO1_1V8  G20 \nVDD_GPU_5  AC14  VSS_67  G21 \nVDD_GPU_9  AC15  VSS_68  G22 \nVSS_277  AC16  PCIE30_PORT0_AVDD1V8  G23 \nVDD_LOGIC_5  AC17  PCIE30_PORT0_AVDD0V75  G24 \nVDD_LOGIC_4  AC18  VSS_69  G25 \nVDD_LOGIC_3  AC19  PDM0_SDI0_M0/SPI1_CS1_M2/GPIO1_D5_d  G26 \nVSS_278  AC20  I2C3_SCL_M0/UART3_TX_M0/SPI4_MOSI_M0/GPIO1_C1\n_z G27 \nVSS_279  AC21  I2C3_SDA_M0/UART3_RX_M0/SPI4_MISO_M0/GPIO1_C\n0_z G29 \nVDD_NPU_4  AC22  PCIE20_2_REFCLKN  G30 \nVDD_NPU_1  AC23  PCIE20_2_REFCLKP  G31 \nVSS_280  AC24  VSS_70  G32 \nVCCIO6_1V8  AC25  PCIE30_PORT0_RX0P  G33 \nVCCIO6  AC26  PCIE30_PORT0_RX0N  G34 \nVSS_281  AC27  DDR_CH0_DQ0_B  H1 \nGMAC1_TXD0/I2S2_SDO_M1/UART2_RTSN/GPIO3_B3_u  AC28  DDR_CH0_DQ7_B  H2 \nGMAC1_TXD1/I2S2_MCLK_M1/UART2_CTSN/GPIO3_B4_u  AC29  VSS_71  H3 \nGMAC0_PPSCLK/TEST_CLKOUT_M1/HDMI_TX1_CEC_M0/UART\n9_RX_M0/SPI1_CS1_M0/GPIO2_C4_d  AC30  DDR_CH0_WCK1P_B  H4 \nGMAC0_RXD3/SDIO_D1_M0/FSPI_D1_M1/UART6_TX_M0/GPIO\n2_A7_u  AC31  DDR_CH0_WCK1N_B  H5 \nGMAC0_RXD2/SDIO_D0_M0/FSPI_D0_M1/UART6_RX_M0/GPI\nO2_A6_u  AC32  VSS_72  H6 \nGMAC0_TXD2/SDIO_D3_M0/FSPI_D3_M1/I2C8_SDA_M1/UART\n6_CTSN_M0/GPIO2_B1_u  AC33  DDR_CH0_ZQ_B  H7 \nGMAC0_TXD3/SDIO_CMD_M0/I2C3_SCL_M3/GPIO2_B2_u  AC34  DDR_CH1_WCK0N_C  H9 \nSDMMC_D1/PDM1_SDI2_M0/JTAG_TMS_M1/I2C3_SDA_M4/UA\nRT2_RX_M1/PWM9_M1/GPIO4_D1_u  AD1 VSS_73  H10 \nSDMMC_D0/PDM1_SDI3_M0/JTAG_TCK_M1/I2C3_SCL_M4/UA\nRT2_TX_M1/PWM8_M1/GPIO4_D0_u  AD2 DDR_CH1_LP4/4X_CS1_C  H11 \nOTP_VDDOTP_0V75  AD3 VSS_74  H12 \nRK3588  Datasheet                                                             Rev 1.0  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       23 Pin Name  Pin Pin Name  Pin \nOTP_VPP  AD4 DDR_CH1_VDDQ_CKE  H13 \nAVSS_24  AD5 VSS_75  H14 \nHDMI/eDP_TX1_VDD_CMN_1V8  AD6 DDR_CH1_A0_D  H15 \nHDMI/eDP_TX1_VDD_IO_1V8  AD7 DDR_CH1_DQS0P_D  H16 \nAVSS_25  AD8 DDR_CH1_WCK1P_D  H18 \nHDMI/eDP_TX1_VDD_0V75  AD9 VSS_76  H19 \nAVSS_26  AD10  VCCIO4_1V8  H20 \nVSS_282  AD11  VCCIO4  H21 \nVSS_283  AD12  VSS_77  H22 \nVDD_GPU_3  AD13  PCIE30_PORT1_AVDD1V8  H23 \nVDD_GPU_4  AD14  PCIE30_PORT1_AVDD0V75  H24 \nVDD_GPU_8  AD15  VSS_78  H25 \nVSS_284  AD16  VSS_79  H26 \nVDD_LOGIC_0  AD17  AVSS_1  H28 \nVDD_LOGIC_1  AD18  PCIE20_2_TXN/SATA30_2_TXN/USB30_SSTXN  H29 \nVDD_LOGIC_2  AD19  PCIE20_2_TXP/SATA30_2_TXP/USB30_SSTXP  H30 \nVSS_285  AD20  AVSS_2  H31 \nVSS_286  AD21  PCIE20_1_REFCLKP  H32 \nVDD_NPU_3  AD22  PCIE20_1_REFCLKN  H33 \nVDD_NPU_0  AD23  DDR_CH0_DQ2_B  J1 \nVSS_287  AD24  DDR_CH0_DQ1_B  J2 \nVSS_288  AD25  VSS_80  J3 \nVSS_289  AD26  VSS_81  J4 \nGMAC1_RXD2/SDIO_D2_M1/I2S3_LRCK/AUDDSM_LP/FSPI_D2\n_M2/UART8_TX_M1/SPI4_CLK_M1/GPIO3_A2_u  AD27  VSS_82  J5 \nGMAC1_TXCLK/SDIO_CMD_M1/I2S3_SDI/AUDDSM_RP/UART8\n_RTSN_M1/SPI4_CS1_M1/GPIO3_A4_d  AD28  VSS_83  J6 \nGMAC1_TXEN/I2S2_SCLK_TX_M1/CAN1_RX_M0/UART3_TX_M\n1/PWM12_M0/GPIO3_B5_u  AD29  DDR_CH0_DQS0N_B  J7 \nETH0_REFCLKO_25M/I2S2_SDI_M0/I2C6_SCL_M2/SPI1_CS0_\nM0/GPIO2_C3_d  AD30  DDR_CH0_DQS0P_B  J8 \nGMAC0_RXD1/I2S2_LRCK_RX_M0/I2C6_SDA_M2/UART9_TX_\nM0/SPI1_MOSI_M0/GPIO2_C2 _d AD31  VSS_84  J10 \nGMAC0_RXD0/I2S2_SCLK_RX_M0/I2C2_SCL_M1/UART1_CTSN\n_M0/SPI1_MISO_M0/GPIO2_C1_d  AD32  VSS_85  J11 \nGMAC0_TXD0/I2S2_MCLK_M0/I2C5_SCL_M4/UART1_RX_M0/G\nPIO2_B6_d  AD33  VSS_86  J12 \nGMAC0_TXD1/I2S2_SCLK_TX_M0/I2C5_SDA_M4/UART1_TX_M\n0/GPIO2_B7_d  AD34  VSS_87  J13 \nSDMMC_CLK/PDM1_CLK0_M0/TEST_CLKOUT_M0/MCU_JTAG_T\nMS_M0/CAN0_RX_M1/UART5_TX_M0/GPIO4_D5_d  AE1 VSS_88  J14 \nSDMMC_CMD/PDM1_CLK1_M0/MCU_JTAG_TCK_M0/CAN0_TX_\nM1/UART5_RX_M0/PWM7_IR_M1/GPIO4_D4_u  AE2 VSS_89  J15 \nVSS_290  AE3 VSS_90  J16 \nHDMI_RX_VPH3V3  AE4 VSS_91  J18 \nHDMI_RX_DVDD3V3  AE5 VSS_92  J19 \nAVSS_27  AE6 VSS_93  J20 \nAVSS_28  AE7 VSS_94  J21 \nHDMI_RX_AVDD0V75  AE8 VSS_95  J22 \nAVSS_29  AE9 VSS_96  J23 \nVSS_291  AE11 VSS_97  J24 \nVSS_292  AE12 VSS_98  J25 \nVSS_293  AE13 AVSS_3  J27 \nVSS_294  AE14 AVSS_4  J28 \nVSS_295  AE15 AVSS_5  J29 \nVSS_296  AE16 PCIE20_2_RXN/SATA30_2_RXN/USB30_SSRXN  J30 \nVSS_297  AE18 PCIE20_2_RXP/SATA30_2_RXP/USB30_SSRXP  J31 \nVSS_298  AE19 AVSS_6  J32 \nVSS_299  AE20 PCIE20_1_RXP/SATA30_1_RXP  J33 \nVSS_300  AE21 PCIE20_1_RXN/SATA30_1_RXN  J34 \nVDD_NPU_MEM_0  AE22 DDR_CH0_A4_B  K1 \nVDD_NPU_MEM_1  AE23 DDR_CH0_DQ3_B  K2 \nVSS_301  AE24 VSS_99  K3 \nVSS_302  AE26 DDR_CH0_WCK0N_B  K4 \nGMAC1_RXD3/SDIO_D3_M1/I2S3_SDO/AUDDSM_RN/FSPI_D3\n_M2/UART8_RX_M1/SPI4_CS0_M1/GPIO3_A3_u  AE27 DDR_CH0_WCK0P_B  K5 \nGMAC1_TXER/I2S2_SDI_M1/UART2_RX_M2/PWM3_IR_M1/GPI\nO3_B2_d  AE28 VSS_100  K6 \nGMAC1_MCLKINOUT/I2S2_LRCK_TX_M1/CAN1_TX_M0/UART3\n_RX_M1/PWM13_M0/GPIO3_B6_d  AE29 DDR_CH0_RESET_B  K7 \nCLK32K_OUT1/GPIO2_C5_d  AE30 VSS_101  K8 \nGMAC0_RXDV_CRS/UART7_RTSN_M0/PWM2_M2/SPI3_ CS0_M\n0/GPIO4_C2_d  AE31 VSS_102  K9 \nGMAC0_RXCLK/SDIO_D2_M0/FSPI_D2_M1/I2C8_SCL_M1/UAR\nT6_RTSN_M0/GPIO2_B0_u  AE32 DDR_CH1_VDDQ_0  K11 \nGMAC0_TXCLK/SDIO_CLK_M0/FSPI_CLK_M1/I2C3_SDA_M3/G\nPIO2_B3_d  AE33 DDR_CH1_VDDQ_1  K12 \nGMAC0_TXEN/I2S2_LRCK_TX_M0/I2C2_SDA_M1/UART1_RTSN\n_M0/SPI1_CLK_M0/GPIO2_C0_d  AE34 DDR_CH1_VDDQ_2  K13 \nSDMMC_D3/PDM1_SDI0_M0/JTAG_TMS_M0/I2C8_SDA_M0/UA\nRT5_RTSN_M0/PWM10_M1/GPIO4_D3_u  AF1 DDR_CH1_VDDQ_3  K14 \nSDMMC_D2/PDM1_SDI1_M0/JTAG_TCK_M0/I2C8_SCL_M0/UA\nRT5_CTSN_M0/GPIO4_D2_u  AF2 DDR_CH1_VDDQ_4  K15 \nHDMI_RX_REXT  AF3 DDR_CH1_PLL_AVDD1V8  K16 \nAVSS_30  AF4 VSS_103  K18 \nHDMI_RX_CLKN  AF5 VDD_LOGIC_8  K19 \nHDMI_RX_CLKP  AF6 VDD_LOGIC_9  K20 \nAVSS_31  AF7 VSS_104  K21 \nRK3588  Datasheet                                                             Rev 1.0  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       24 Pin Name  Pin Pin Name  Pin \nAVSS_32  AF8 VSS_105  K22 \nAVSS_33  AF11 VDD_CPU_BIG1_9  K23 \nAVSS_34  AF12 VDD_CPU_BIG1_0  K24 \nAVSS_35  AF13 AVSS_7  K26 \nAVSS_36  AF14 PCIE20_SATA30_USB30_2_AVDD_1V8  K27 \nAVSS_37  AF15 PCIE20_SATA30_USB30_2_AVDD_0V85  K28 \nAVSS_38  AF16 CLK32K_IN/CLK32K_OUT0/GPIO0_B2_u  K29 \nTSADC_TEST_OUT_TS  AF18 SPI2_CS0_M2/I2C1_SDA_M1/PWM5_M0/UART0_TX_M1/\nGPIO0_B1_z  K30 \nMIPI_D/C_PHY1_VREG  AF19 AVSS_8  K31 \nMIPI_D/C_PHY0_VREG  AF20 AVSS_9  K32 \nAVSS_39  AF21 PCIE20_1_TXP/SATA30_1_TXP  K33 \nVSS_303  AF22 PCIE20_1_TXN/SATA30_1_TXN  K34 \nVSS_304  AF24 VSS_106  L1 \nVSS_305  AF25 DDR_CH0_A5_B  L2 \nVSS_306  AF27 VSS_107  L3 \nVSS_307  AF28 DDR_CH0_LP4/4X_CKE1/LP5_CS1_B  L4 \nVSS_308  AF29 DDR_CH0_LP4/4X_CKE0/LP5_CS0_B  L5 \nVSS_309  AF30 VSS_108  L6 \nVSS_310  AF31 DDR_CH0_LP4/4X_CS0_B  L7 \nVSS_311  AF32 DDR_CH0_LP4/4X_CS1_B  L8 \nGMAC0_TXER/I2C0_SDA_M1/UART7_CTSN_M0/PWM7_IR_M3/\nSPI3_CLK_M0/GPIO4_C6_d  AF33 VSS_109  L9 \nGMAC0_MCLKINOUT/I2S2_SDO_M0/I2C7_SCL_M1/PWM4_M1/\nSPI3_CS1_M0/GPIO4_C3_d  AF34 DDR_CH0_VDDQ_CK  L10 \nHDMI_TX0_SBDN/eDP_TX0_AUXN  AG1 DDR_CH1_VDD_0  L11 \nHDMI_TX0_SBDP/eDP_TX0_AUXP  AG2 DDR_CH1_VDD_1  L12 \nAVSS_40  AG3 DDR_CH1_VDD_2  L13 \nHDMI_RX_D0N  AG4 DDR_CH1_VDD_3  L14 \nHDMI_RX_D0P  AG5 DDR_CH1_PLL_DVDD  L15 \nAVSS_41  AG6 DDR_CH1_PLL_AVSS  L16 \nAVSS_42  AG7 DDR_CH1_VDD_MIF_0  L17 \nUSB20_HOST0_REXT  AG9 DDR_CH1_VDD_MIF_1  L18 \nAVSS_43  AG10  VSS_110  L19 \nUSB20_AVDD_1V8  AG11  VSS_111  L20 \nAVSS_44  AG12  VSS_112  L21 \nTYPEC1_DP1_VDDH_1V8  AG13  VSS_113  L22 \nTYPEC0_DP0_VDDH_1V8  AG14  VDD_CPU_BIG1_8  L23 \nAVSS_45  AG15  VDD_CPU_BIG1_1  L24 \nTYPEC1_DP1_REXT  AG16  VSS_114  L25 \nAVSS_46  AG18  AVSS_10  L26 \nMIPI_D/C_PHY1_VDD  AG19  PCIE20_SATA30_1_AVDD_1V8  L27 \nMIPI_D/C_PHY0_VDD  AG20  PCIE20_SATA30_1_AVDD_0V85  L28 \nAVSS_47  AG21  SPI2_MISO_M2/I2C0_SCL_M0/GPIO0_B3_z  L29 \nAVSS_48  AG22  SPI2_CS1_M2/I2C1_SCL_M1/UART0_RX_M1/GPIO0_B0_\nz L30 \nCIF_D13/PCIE20X1_2_PERSTN_M0/HDMI_RX_CEC_M1/UART4\n_TX_M1/PWM9_M2/SPI0_MISO_M3/GPIO3_D1_d  AG23  AVSS_11  L31 \nCIF_D15/PCIE30X2_WAKEN_M2/HDMI_RX_SDA_M1/I2C7_SDA\n_M2/UART9_CTSN_M2/PWM10_M2/SPI0_CLK_M3/GPIO3_D3_\nd AG24  PCIE20_0_REFCLKP  L32 \nCIF_D14/PCIE30X2_CLKREQN_M2/HDMI_RX_SCL_M1/I2C7_S\nCL_M2/UART9_RTSN_M2/SPI0_MOSI_M3/GPIO3_D2_d  AG25  PCIE20_0_REFCLKN  L33 \nCIF_D10/PCIE30X4_PERSTN_M2/HDMI_TX1_SCL_M1/SPI3_MI\nSO_M3/GPIO3_C6_u  AG26  DDR_CH0_CKB_B  M1 \nGMAC1_RXD1/I2S2_SCLK_RX_M1/MIPI_CAMERA3_CLK_M1/P\nWM9_M0/GPIO3_B0_u  AG28  DDR_CH0_CK_B  M2 \nGMAC1_RXD0/MIPI_CAMERA2_CLK_M1/PWM8_M0/GPIO3_A7_\nu AG29  VSS_115  M3 \nVSS_312  AG30  DDR_CH0_A1_B  M5 \nMIPI_CSI1_D0P  AG31  VSS_116  M6 \nMIPI_CSI1_D0N  AG32  DDR_CH0_A6_B  M7 \nMIPI_CSI0_D0P  AG33  DDR_CH0_A0_B  M8 \nMIPI_CSI0_D0N  AG34  VSS_117  M9 \nHDMI_TX0_D3N/eDP_TX0_D3N  AH2 DDR_CH0_VDDQ_0  M10 \nHDMI_TX0_D3P/eDP_TX0_D3P  AH3 DDR_CH0_PLL_AVSS  M11 \nAVSS_49  AH4 DDR_CH0_PLL_AVDD1V8  M12 \nHDMI_RX_D1N  AH5 DDR_CH1_VDDQ_CK  M13 \nHDMI_RX_D1P  AH6 VSS_118  M14 \nAVSS_50  AH8 VSS_119  M15 \nUSB20_HOST1_REXT  AH9 VDD_CPU_BIG0_0  M16 \nUSB20_DVDD_0V75  AH10  VDD_CPU_BIG0_9  M17 \nAVSS_51  AH11  VSS_120  M18 \nAVSS_52  AH12  VDD_CPU_BIG0_MEM_0  M19 \nTYPEC1_DP1_VDD_0V85  AH13  VSS_121  M20 \nTYPEC0_DP0_VDDA_0V85  AH14  VDD_CPU_BIG1_MEM_0  M21 \nAVSS_53  AH15  VSS_122  M22 \nTYPEC0_DP0_REXT  AH16  VDD_CPU_BIG1_7  M23 \nSARADC_AVDD_1V8  AH18  VDD_CPU_BIG1_2  M24 \nMIPI_D/C_PHY1_VDD_1V2  AH19  VSS_123  M25 \nMIPI_D/C_PHY0_VDD_1V2  AH20  AVSS_12  M26 \nAVSS_54  AH21  PCIE20_SATA30_0_AVDD_1V8  M27 \nAVSS_55  AH22  PCIE20_SATA30_0_AVDD_0V85  M28 \nAVSS_56  AH23  TVSS_d  M29 \nCIF_D12/PCIE20X1_2_WAKEN_M0/HDMI_TX0_SDA_M2/I2C5_\nSDA_M0/UART4_RX_M1/PWM8_M2/SPI3_CLK_M3/GPIO3_D0_\nu AH24  PMIC_INT_L/GPIO0_A7_u  M30 \nCIF_D9/FSPI_CS1N_M2/PCIE30X4_WAKEN_M2/HDMI_TX1_SD AH25  NPOR_u  M31 \nRK3588  Datasheet                                                             Rev 1.0  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       25 Pin Name  Pin Pin Name  Pin \nA_M1/CAN2_TX_M0/UART5_RX_M1/SPI3_CS1_M3/GPIO3_C5_\nu \nCIF_D8/FSPI_CS0N_M2/PCIE30X4_CLKREQN_M2/HDMI_TX1_C\nEC_M2/CAN2_RX_M0/UART5_TX_M1/SPI3_CS0_M3/GPIO3_C4\n_u AH26  AVSS_13  M32 \nETH1_REFCLKO_25M/MIPI_CAMERA1_CLK_M1/I2C4_SCL_M0/\nGPIO3_A6_d  AH27  PCIE20_0_TXN/SATA30_0_TXN  M33 \nGMAC1_RXDV_CRS/I2S2_LRCK_RX_M1/MIPI_CAMERA4_CLK_\nM1/UART2_TX_M2/PWM2_M1/GPIO3_B1_d  AH29  PCIE20_0_TXP/SATA30_0_TXP  M34 \nGMAC1_RXCLK/SDIO_CLK_M1/MIPI_CAMERA0_CLK_M1/FSPI_\nCLK_M2/I2C4_SDA_M0/UART8_CTSN_M1/GPIO3_A5_d  AH30  DDR_CH0_CKB_A  N1 \nMIPI_CSI1_D1P  AH31  DDR_CH0_CK_A  N2 \nMIPI_CSI1_D1N  AH32  VSS_124  N3 \nMIPI_CSI0_D1P  AH33  DDR_CH0_A3_B  N4 \nMIPI_CSI0_D1N  AH34  DDR_CH0_A2_B  N5 \nHDMI_TX0_D0N/eDP_TX0_D0N  AJ1 VSS_125  N6 \nHDMI_TX0_D0P/eDP_TX0_D0P  AJ2 DDR_CH0_LP4/4X_CKE1/LP5_CS1_A  N7 \nAVSS_57  AJ3 DDR_CH0_VDDQ_CKE  N8 \nHDMI_RX_D2N  AJ4 VSS_126  N9 \nHDMI_RX_D2P  AJ5 DDR_CH0_VDDQ_1  N10 \nAVSS_58  AJ7 VSS_127  N11 \nAVSS_59  AJ8 DDR_CH0_PLL_DVDD  N12 \nAVSS_60  AJ9 DDR_CH0_VDD_MIF_0  N13 \nUSB20_AVDD_3V3  AJ10 VSS_128  N14 \nAVSS_61  AJ11 VSS_129  N15 \nAVSS_62  AJ12 VDD_CPU_BIG0_1  N16 \nTYPEC1_DP1_VDDA_0V85  AJ13 VDD_CPU_BIG0_8  N17 \nTYPEC0_DP0_VDD_0V85  AJ14 VSS_130  N18 \nAVSS_63  AJ15 VDD_CPU_BIG0_MEM_1  N19 \nAVSS_64  AJ16 VSS_131  N20 \nAVSS_65  AJ18 VDD_CPU_BIG1_MEM_1  N21 \nMIPI_D/C_PHY1_VDD_1V8  AJ19 VSS_132  N22 \nMIPI_D/C_PHY0_VDD_1V8  AJ20 VDD_CPU_BIG1_6  N23 \nAVSS_66  AJ21 VDD_CPU_BIG1_3  N24 \nAVSS_67  AJ22 VSS_133  N25 \nAVSS_68  AJ23 VSS_134  N26 \nCIF_D11/PCIE20X1_2_CLKREQN_M0/HDMI_TX0_SCL_M2/I2C5\n_SCL_M0/SPI3_MOSI_M3/GPIO3_C7_u  AJ24 OSC_1V8  N27 \nBT1120_D14/PCIE20X1_2_WAKEN_M1/HDMI_TX0_SDA_M0/I2\nC8_SCL_M3/SPI3_CS0_M1/GPIO4_C0_u  AJ25 PMUIO1_1V8  N28 \nBT1120_D11/PCIE30X4_WAKEN_M1/HDMI_RX_CEC_M0/SATA1\n_ACT_LED_M0/UART9_RX_M1/PWM12_M1/SPI3_MISO_M1/GPI\nO4_B5_d  AJ26 VSS_135  N29 \nBT1120_D12/PCIE30X4_PERSTN_M1 /HDMI_RX_HPDIN_M0/SA\nTA0_ACT_LED_M0/I2C5_SCL_M1/PWM13_M1/SPI3_MOSI_M1/\nGPIO4_B6_d  AJ27 SPI2_MOSI_M2/I2C0_SDA_M0/GPIO0_A6_z  N30 \nBT1120_D13/PCIE20X1_2_CLKREQN_M1/HDMI_TX0_SCL_M0/I\n2C5_SDA_M1/SPI3_CLK_M1/GPIO4_B7_u  AJ28 SPI2_CLK_M2/SDMMC_PWREN/PMU_DEBUG/GPIO0_A 5_\nd N31 \nVSS_313  AJ30 AVSS_14  N32 \nMIPI_CSI1_CLK0P  AJ31 PCIE20_0_RXP/SATA30_0_RXP  N33 \nMIPI_CSI1_CLK0N  AJ32 PCIE20_0_RXN/SATA30_0_RXN  N34 \nMIPI_CSI0_CLK0P  AJ33 VSS_136  P1 \nMIPI_CSI0_CLK0N  AJ34 DDR_CH0_A5_A  P2 \nHDMI_TX0_D1N/eDP_TX0_D1N  AK2 VSS_137  P3 \nHDMI_TX0_D1P/eDP_TX0_D1P  AK3 DDR_CH0_A2_A  P4 \nAVSS_69  AK4 DDR_CH0_A3_A  P5 \nAVSS_70  AK5 VSS_138  P6 \nUSB20_HOST0_DP  AK6 DDR_CH0_LP4/4X_CKE0/LP5_CS0_A  P7 \nAVSS_71  AK7 VSS_139  P8 \nTYPEC1_USB20_OTG_ID  AK8 VSS_140  P9 \nTYPEC1_USB20_OTG_DP  AK9 DDR_CH0_VDDQ_2  P10 \nAVSS_72  AK10  VSS_141  P11 \nAVSS_73  AK11  DDR_CH0_VDD_3  P12 \nAVSS_74  AK12  DDR_CH0_VDD_MIF_1  P13 \nAVSS_75  AK13  VSS_142  P14 \nAVSS_76  AK14  VSS_143  P15 \nSARADC_IN5  AK15  VDD_CPU_BIG0_2  P16 \nSARADC_IN2  AK16  VDD_CPU_BIG0_7  P17 \nSARADC_IN7  AK17  VSS_144  P18 \nMIPI_DPHY1_RX_D0P/MIPI_CPHY1_RX_TRIO0_B  AK18  VSS_145  P19 \nMIPI_DPHY1_RX_D1P/MIPI_CPHY1_RX_TRIO1_A  AK19  VSS_146  P20 \nMIPI_DPHY1_RX_CLKP/MIPI_CPHY1_RX_TRIO1_C  AK20  VSS_147  P21 \nMIPI_DPHY1_RX_D2P/MIPI_CPHY1_RX_TRIO2_B  AK21  VSS_148  P22 \nMIPI_DPHY1_RX_D3P/NO_USE  AK22  VDD_CPU_BIG1_5  P23 \nAVSS_77  AK23  VDD_CPU_BIG1_4  P24 \nBT1120_D15/SPDIF1_TX_M2/PCIE20X1_2_PERSTN_M1/HDMI_\nTX0_CEC_M0/I2C8_SDA_M3/PWM6_M1/SPI3_CS1_M1/GPIO4_\nC1_d AK24  VSS_149  P25 \nCIF_HREF/BT1120_D8/I2S1_SDO1_M0/PCIE30X1_1_BUTTON_\nRSTN/I2C7_SCL_M3/UART8_RTSN_M0/PWM14_M1/SPI0_CS0_\nM1/CAN1_RX_M1/GPIO4_B2_u  AK25  VSS_150  P26 \nCIF_CLKIN/BT1120_CLKOUT/I2S1_SDI3_M0/PCIE30X2_PERST\nN_M1/I2C6_SDA_M3/UART8_TX_M0/SPI2_CS1_M1/GPIO4_B0\n_d AK26  PMU_0V 75 P27 \nCIF_D5/BT1120_D5/I2S1_SDI0_M0/PCIE30X1_0_PERSTN_M1/\nI2C3_SDA_M2/UART3_TX_M2/SPI2_MOSI_M1/GPIO4_A5_d  AK27  PMUIO2  P28 \nVSS_314  AK28  I2S1_MCLK_M1/JTAG_TCK_M2/I2C1_SCL_M0/UART2_TX\n_M0/PCIE30X1_1_CLKREQN_M0/GPIO0_B5_d  P29 \nVSS_315  AK29  I2S1_SDI0_M1/GPU_AVS/UART0_TX_M0/I2C4_SCL_M2/ P30 \nRK3588  Datasheet                                                             Rev 1.0  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       26 Pin Name  Pin Pin Name  Pin \nDP1_HPDIN_M1/PWM4_M0/PCIE30X1_0_PERSTN_M0/G\nPIO0_C5_u  \nCIF_D0/BT1120_D0/I2S1_MCLK_M0/PCIE30X1_1_CLKREQN_M\n1/UART9_RTSN_M1/SPI0_MISO_M1/GPIO4_A0_d  AK30  SDMMC_DET/GPIO0_A4_u  P31 \nMIPI_CSI1_D2P  AK31  TSADC_SHUT_OR G/TSADC_SHUT/GPIO0_A1_z  P32 \nMIPI_CSI1_D2N  AK32  REFCLK_OUT/GPIO0_A0_d  P33 \nMIPI_CSI0_D2P  AK33  VSS_151  P34 \nMIPI_CSI0_D2N  AK34  DDR_CH0_A4_A  R1 \nHDMI_TX0_D2N/eDP_TX0_D2N  AL1 DDR_CH0_DQ3_A  R2 \nHDMI_TX0_D2P/eDP_TX0_D2P  AL2 VSS_152  R3 \nAVSS_78  AL3 VSS_153  R5 \nAVSS_79  AL4 DDR_CH0_LP4/4X_CS0_A  R6 \nAVSS_80  AL5 DDR_CH0_LP4/4X_CS1_A  R7 \nUSB20_HOST0_DM  AL6 VSS_154  R8 \nUSB20_HOST1_DP  AL7 VSS_155  R9 \nTYPEC1_USB20_VBUSDET  AL8 DDR_CH0_VDDQ_3  R10 \nTYPEC1_USB20_OTG_DM  AL9 VSS_156  R11 \nTYPEC1_SBU1/DP1_AUXP  AL10 DDR_CH0_VDD_2  R12 \nAVSS_81  AL11 VSS_157  R13 \nTYPEC0_USB20_OTG_DP  AL12 VDD_VDENC_0  R14 \nAVSS_82  AL13 VSS_158  R15 \nTYPEC0_USB20_OTG_ID  AL14 VDD_CPU_BIG0_3  R16 \nTYPEC0_SBU1/DP0_AUXP  AL15 VDD_CPU_BIG0_6  R17 \nSARADC_IN1  AL16 VSS_159  R18 \nSARADC_IN6  AL17 VSS_160  R19 \nMIPI_DPHY1_RX_D0N/MIPI_CPHY1_RX_TRIO0_A  AL18 VSS_161  R20 \nMIPI_DPHY1_RX_D1N/MIPI_CPHY1_RX_TRIO0_C  AL19 VSS_162  R21 \nMIPI_DPHY1_RX_CLKN/MIPI_CPHY1_RX_TRIO1_B  AL20 VSS_163  R22 \nMIPI_DPHY1_RX_D2N/MIPI_CPHY1_RX_TRIO2_A  AL21 VSS_164  R23 \nMIPI_DPHY1_RX_D3N/MIPI_CPHY1_RX_TRIO2_C  AL22 VSS_165  R24 \nAVSS_83  AL23 VSS_166  R25 \nMIPI_CAMERA0_CLK_M0/SPDIF1_TX_M1/I2S1_SDO0_M0/PCIE\n30X1_0_BUTTON_RSTN/SATA2_ACT_LED_M0/I2C6_SCL_M3/U\nART8_RX_M0/SPI0_CS1_M1/GPIO4_B1_u  AL24 VSS_167  R26 \nVSS_316  AL25 PMUIO2_1V8  R27 \nCIF_CLKOUT/BT1120_D10/I2S1_SDO3_M0/PCIE30X4_CLKREQ\nN_M1/DP0_HPDIN_M0/SPDIF0_TX_M1/UART9_TX_M1/PWM11\n_IR_M1/GPIO4_B4_u  AL26 VSS_168  R28 \nCIF_D6/BT1120_D6/I2S1_SDI1_M0/PCIE30X2_CLKREQN_M1/I\n2C5_SCL_M2/UART3_RX_M2/SPI2_CLK_M1/GPIO4_A6_d  AL27 I2S1_SCLK_TX_M1/JTAG_TMS_M2/I2C1_SDA_M0/UART\n2_RX_M0/PCIE30X1_1_WAKEN_M0/GPIO0_B6_d  R29 \nCIF_D4/BT1120_D4/I2S1_LRCK_RX_M0/PCIE30X1_0_WAKEN_\nM1/I2C3_SCL_M2/UART0_RX_M2/SPI2_MISO_M1/GPIO4_A4_d  AL28 I2S1_LRCK_RX_M1/PDM0_CLK1_M1/PWM2_M0/UART0_\nRX_M0/I2C4_SDA_M2/D P0_HPDIN_M1/PCIE30X1_0_WA\nKEN_M0/GPIO0_C4_d  R30 \nCIF_D3/BT1120_D3/I2S1_SCLK_RX_M0/PCIE30X1_0_CLKREQ\nN_M1/UART0_TX_M2/GPIO4_A3_d  AL29 PMIC_SLEEP2/GPIO0_A3_d  R31 \nCIF_D1/BT1120_D1/I2S1_SCLK_TX_M0/PCIE30X1_1_WAKEN_\nM1/UART9_CTSN_M1/SPI0_MOSI_M1/GPIO4_A1_d  AL30 PMIC_SLEEP1/GPIO0_A2_d  R32 \nMIPI_CSI1_D3P  AL31 VSS_169  R33 \nMIPI_CSI1_D3N  AL32 XIN_24M  R34 \nMIPI_CSI0_D3P  AL33 DDR_CH0_DQ2_A  T1 \nMIPI_CSI0_D3N  AL34 DDR_CH0_DQ1_A  T2 \nHDMI/eDP_TX0_REXT  AM2 VSS_170  T3 \nHDMI_TX1_D3P/eDP_TX1_D3P  AM3 DDR_CH0_RESET_A  T4 \nAVSS_84  AM4 DDR_CH0_A6_A  T5 \nHDMI_TX1_D1P/eDP_TX1_D1P  AM5 VSS_171  T6 \nUSB20_HOST1_DM  AM7 DDR_CH0_A0_A  T7 \nAVSS_85  AM8 DDR_CH0_A1_A  T8 \nAVSS_86  AM9 VSS_172  T9 \nTYPEC1_SBU2/DP1_AUXN  AM10  DDR_CH0_VDDQ_4  T10 \nTYPEC0_USB20_OTG_DM  AM12  VSS_173  T11 \nTYPEC0_USB20_VBUSDET  AM14  DDR_CH0_VDD_1  T12 \nTYPEC0_SBU2/DP0_AUXN  AM15  VSS_174  T13 \nSARADC_IN0_BOOT  AM16  VDD_VDENC_1  T14 \nSARADC_IN4  AM17  VSS_175  T15 \nAVSS_87  AM18  VDD_CPU_BIG0_4  T16 \nAVSS_88  AM20  VDD_CPU_BIG0_5  T17 \nAVSS_89  AM22  VSS_176  T18 \nAVSS_90  AM23  VSS_177  T19 \nAVSS_91  AM24  VSS_178  T20 \nCIF_VSYNC/BT1120_D9/I2S1_SDO2_M0/PCIE20X1_2_BUTTON\n_RSTN/I2C7_SDA_M3/UART8_CTSN_M0/PWM15_IR_M1/CAN1\n_TX_M1/GPIO4_B3_u  AM25  VDD_CPU_LIT_MEM_1  T21 \nAVSS_92  AM26  VDD_CPU_LIT_MEM_0  T22 \nCIF_D7/BT1120_D7/I2S1_SDI2_M0/PCIE30X2_WAKEN_M1/I2\nC5_SDA_M2/SPI2_CS0_M1/GPIO4_A7_d  AM27  VSS_179  T23 \nAVSS_93  AM28  VSS_180  T24 \nCIF_D2/BT1120_D2/I2S1_LRCK_TX_M0/PCIE30X1_1_PERSTN\n_M1/SPI0_CLK_M1/GPIO4_A2_d  AM29  VSS_181  T25 \nVSS_317  AM30  VSS_182  T26 \nMIPI_CSI1_CLK1P  AM31  VSS_183  T27 \nMIPI_CSI1_CLK1N  AM32  I2S1_LRCK_TX_M1/PWM0_M0/I2C2_SCL_M0/CAN0_TX_\nM0/SPI0_CS1_M0/PCIE30X1_1_PERSTN_M0/GPIO0_B7_\nd T28 \nMIPI_CSI0_CLK1P  AM33  I2S1_SDI1_M1/NPU_AVS/UART0_RTSN/PWM5_M1/SPI0\n_CLK_M0/PCIE30X4_CLKREQN_M0/SATA_CP_POD/ GPIO\n0_C6_u  T29 \nMIPI_CSI0_CLK1N  AM34  PMIC_SLEEP5/GPIO0_C3_d  T30 \nHDMI/eDP_TX1_REXT  AN1 I2S1_SCLK_RX_M1/PDM0_CLK0_M1/PWM1_M0/I2C2_S\nDA_M0/CAN0_RX_M0/SPI0_MOSI_M0/PCIE30X1_0_CLKT31 \nRK3588  Datasheet                                                             Rev 1.0  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       27 Pin Name  Pin Pin Name  Pin \nREQN_M0/GPIO0_C0_d  \nHDMI_TX1_SBDP/eDP_TX1_AUXP  AN2 PMIC_SLEEP4/GPIO0_C2_d  T32 \nHDMI_TX1_D0P/eDP_TX1_D0P  AN4 VSS_184  T33 \nHDMI_TX1_D1N/eDP_TX1_D1N  AN5 XOUT_24M  T34 \nHDMI_TX1_D2P/eDP_TX1_D2P  AN6 DDR_CH0_DQ0_A  U1 \nAVSS_94  AN7 DDR_CH0_DQ7_A  U2 \nTYPEC1_SSRX1P/DP1_TX0P  AN8 VSS_185  U3 \nTYPEC1_SSTX1N/DP1_TX1N  AN9 DDR_CH0_DQS0N_A  U4 \nTYPEC1_SSRX2P/DP1_TX2P  AN10  DDR_CH0_DQS0P_A  U5 \nTYPEC1_SSTX2N/DP1_TX3N  AN11  DDR_CH0_VDD_0  U11 \nAVSS_95  AN12  VSS_186  U12 \nTYPEC0_SSRX1P/DP0_TX0P  AN13  VSS_187  U13 \nTYPEC0_SSTX1N/DP0_TX1N  AN14  VDD_VDENC_2  U14 \nTYPEC0_SSRX2P/DP0_TX2P  AN15  VSS_188  U15 \nTYPEC0_SSTX2N/DP0_TX3N  AN16  VSS_189  U16 \nSARADC_IN3  AN17  VSS_190  U17 \nMIPI_DPHY1_TX_D0P/MIPI_CPHY1_TX_TRIO0_B  AN18  PLL_AVDD1V8  U18 \nMIPI_DPHY1_TX_D1P/MIPI_CPHY1_TX_TRIO1_A  AN19  PLL_AVSS  U19 \nMIPI_DPHY1_TX_CLKP/MIPI_CPHY1_TX_TRIO1_C  AN20  VSS_191  U20 \nMIPI_DPHY1_TX_D2P/MIPI_CPHY1_TX_TRIO2_B  AN21  VDD_CPU_LIT_7  U21 \nMIPI_DPHY1_TX_D3P/NO_USE  AN22  VDD_CPU_LIT_0  U22 \nAVSS_96  AN23  VSS_192  U23 \nMIPI_DPHY0_TX_D0P/MIPI_CPHY0_TX_TRIO0_B  AN24  VSS_193  U24 \nMIPI_DPHY0_TX_D1P/MIPI_CPHY0_TX_TRIO1_A  AN25  VSS_194  U30 \nMIPI_DPHY0_TX_CLKP/MIPI_CPHY0_TX_TRIO1_C  AN26  VSS_195  U31 \nMIPI_DPHY0_TX_D2P/MIPI_CPHY0_TX_TRIO2_B  AN27  PMIC_SLEEP3/GPIO0_C1_d  U32 \nMIPI_DPHY0_TX_D3P/NO_USE  AN28  LITCPU_AVS/SPI3_CLK_M2/GPIO0_D3_u  U33 \nMIPI_DPHY0_RX_D0P/MIPI_CPHY0_RX_TRIO0_B  AN29  VSS_196  U34 \nHDMI_TX1_D3N/eDP_TX1_D3N  AN3 DDR_CH0_DQ6_A  V1 \nMIPI_DPHY0_RX_D1P/MIPI_CPHY0_RX_TRIO1_A  AN30  DDR_CH0_DQ5_A  V2 \nAVSS_97  AN31  VSS_197  V3 \nMIPI_DPHY0_RX_CLKP/MIPI_CPHY0_RX_TRIO1_C  AN32  VSS_198  V4 \nMIPI_DPHY0_RX_D2P/MIPI_CPHY0_RX_TRIO2_B  AN33  VSS_199  V5 \nMIPI_DPHY0_RX_D3P/NO_USE  AN34  DDR_CH0_WCK0N_A  V6 \nAVSS_98  AP1 DDR_CH0_WCK0P_A  V7 \nHDMI_TX1_D0N/eDP_TX1_D0N  AP4 VSS_200  V8 \nHDMI_TX1_D2N/eDP_TX1_D2N  AP6 VSS_201  V9 \nTYPEC1_USB20_OTG1_REXT  AP7 VSS_202  V10 \nTYPEC1_SSRX1N/DP1_TX0N  AP8 VSS_203  V11 \nTYPEC1_SSTX1P/DP1_TX1P  AP9 VDD_VDENC_MEM_0  V12 \nTYPEC1_SSRX2N/DP1_TX2N  AP10 VDD_VDENC_MEM_1  V13 \nTYPEC1_SSTX2P/DP1_TX3P  AP11 VDD_VDENC_3  V14 \nTYPEC0_USB20_OTG0_REXT  AP12 VSS_204  V15 \nTYPEC0_SSRX1N/DP0_TX0N  AP13 VDD_LOGIC_6  V16 \nTYPEC0_SSTX1P/DP0_TX1P  AP14 VDD_LOGIC_7  V17 \nTYPEC0_SSRX2N/DP0_TX2N  AP15 VSS_205  V18 \nTYPEC0_SSTX2P/DP0_TX3P  AP16 VSS_206  V19 \nAVSS_99  AP17 PLL_DVDD0V75  V20 \nMIPI_DPHY1_TX_D0N/MIPI_CPHY1_TX_TRIO0_A  AP18 VDD_CPU_LIT_6  V21 \nMIPI_DPHY1_TX_D1N/MIPI_CPHY1_TX_TRIO0_C  AP19 VDD_CPU_LIT_1  V22 \nHDMI_TX1_SBDN/eDP_TX1_AUXN  AP2 VSS_207  V23 \nMIPI_DPHY1_TX_CLKN/MIPI_CPHY1_TX_TRIO1_B  AP20 VSS_208  V24 \nMIPI_DPHY1_TX_D2N/MIPI_CPHY1_TX_TRIO2_A  AP21 VSS_209  V25 \nMIPI_DPHY1_TX_D3N/MIPI_CPHY1_TX_TRIO2_C  AP22 EMMCIO_1V8  V26 \nAVSS_100  AP23 VSS_210  V27 \nMIPI_DPHY0_TX_D0N/MIPI_CPHY0_TX_TRIO0_A  AP24 I2S1_SDO3_M1/CPU_BIG1_AVS/I2C1_SDA_M2/CAN2_T\nX_M1/HDMI_TX0_SCL_M1/SPI3_CS1_M2/SATA_MP_SWI\nTCH/GPIO0_D5_u  V28 \nMIPI_DPHY0_TX_D1N/MIPI_CPHY0_TX_TRIO0_C  AP25 I2S1_SDO2_M1/PDM0_SDI2_M1/PWM3_IR_M0/I2C1_SC\nL_M2/CAN2_RX_M1/HDMI_TX0_SDA_M1/SPI3_CS0_M2/\nPCIE30X2_PERSTN_M0/SATA_CPDET/GPIO0_D4_u  V29 \nMIPI_DPHY0_TX_CLKN/MIPI_CPHY0_TX_TRIO1_B  AP26 VSS_211  V30 \nMIPI_DPHY0_TX_D2N/MIPI_CPHY0_TX_TRIO2_A  AP27 I2S1_SDI2_M1/PDM0_ SDI0_M1/I2C6_SDA_M0/UART1_\nRTSN_M2/PWM6_M0/SPI0_MISO_M0/PCIE30X4_WAKEN\n_M0/GPIO0_C7_d  V31 \nMIPI_DPHY0_TX_D3N/MIPI_CPHY0_TX_TRIO2_C  AP28 EMMC_D2/FSPI_D2_M0/GPIO2_D2_u  V32 \nMIPI_DPHY0_RX_D0N/MIPI_CPHY0_RX_TRIO0_A  AP29 EMMC_D7/FSPI_CS1N_M0/GPIO2_D7_u  V33 \nMIPI_DPHY0_RX_D1N/MIPI_CPHY0_RX_TRIO0_C  AP30 EMMC_CLKOUT/GPIO2_A1_d  V34 \nMIPI_DPHY0_RX_CLKN/MIPI_CPHY0_RX_TRIO1_B  AP31 DDR_CH0_DQ4_A  W1 \nMIPI_DPHY0_RX_D2N/MIPI_CPHY0_RX_TRIO2_A  AP32 VSS_212  W2 \nMIPI_DPHY0_RX_D3N/MIPI_CPHY0_RX_TRIO2_C  AP33 VSS_213  W3 \nAVSS_101  AP34 DDR_CH0_WCK1P_A  W4 \nDDR_CH0_DQ11_B  B1 DDR_CH0_WCK1N_A  W5 \nDDR_CH1_DQ11_C  B2 VSS_214  W6 \nDDR_CH1_DQ9_C  B3 VSS_215  W7 \nDDR_CH1_DQ15_C  B4 DDR_CH0_ZQ_A  W8 \nDDR_CH1_DQ13_C  B5 VSS_216  W9 \nVSS_5  B6 VSS_217  W10 \nDDR_CH1_DQ5_C  B7 VSS_218  W11 \nDDR_CH1_DQ7_C  B8 VSS_219  W12 \nDDR_CH1_DQ1_C  B9 VDD_VDENC_5  W13 \nDDR_CH1_DQ3_C  B10 VDD_VDENC_4  W14 \nDDR_CH1_A5_C  B11 VSS_220  W15 \nDDR_CH1_CK_C  B12 VSS_221  W16 \nDDR_CH1_CK_D  B13 VSS_222  W17 \nDDR_CH1_A5_D  B14 VSS_223  W18 \nDDR_CH1_DQ3_D  B15 VSS_224  W19 \nDDR_CH1_DQ1_D  B16 VSS_225  W20 \nRK3588  Datasheet                                                             Rev 1.0  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       28 Pin Name  Pin Pin Name  Pin \nDDR_CH1_DQ7_D  B17 VDD_CPU_LIT_5  W21 \nDDR_CH1_DQ5_D  B18 VDD_CPU_LIT_2  W22 \nVSS_6  B19 VSS_226  W23 \nDDR_CH1_DQ13_D  B20 VSS_227  W24 \nDDR_CH1_DQ15_D  B21 VCCIO5_1V8  W25 \nDDR_CH1_DQ9_D  B22 VCCIO5  W26 \nDDR_CH1_DQ11_D  B23 VSS_228  W27 \nVSS_7  B24 PMIC_SLEEP6/PDM0_SDI3_M1/GPIO0_D6_d  W28 \nHDMI_TX1_SCL_M2/SPI2_MISO_M0/GPIO1_A4_d  B25 I2S1_SDO1_M1/I2C0_SDA_M2/UART1_RX_M2/HDMI_R\nX_SCL_M0/SPI3_MOSI_M2/PCIE30X2_WAKEN_M0/HDMI\n_TX1_CEC_M1/GPIO0_D2_u  W29 \nHDMI_TX0_HPD_M0/SPI2_MOSI_M0/GPIO1_A5_d  B26 I2S1_SDO0_M1/CPU_BIG0_AVS/I2C0_SCL_M2/UART0_\nCTSN/UART1_TX_M2/HDMI_RX_SDA_M0/SPI0_CS0_M0/\nPCIE30X2_CLKREQN_M0/HDMI_TX0_CEC_M1/GPIO0_D1\n_u W30 \nVSS_8  B27 I2S1_SDI3_M1/PDM0_SDI1_M1/I2C6_SCL_M0/UART1_C\nTSN_M2/PWM7_IR_M0/SPI3_MISO_M2/PCIE30X4_PERS\nTN_M0/GPIO0_D0_d  W31 \nPCIE30_PORT1_REF_CLKN  B28 EMMC_D6/FSPI_CS0N_M0/GPIO2_D6_u  W32 \nPCIE30_PORT1_TX1N  B29 EMMC_D1/FSPI_D1_M0/GPIO2_D1_u  W33 \nPCIE30_PORT1_TX0P  B30 EMMC_CMD/FSPI_CLK_M0/GPIO2_A0_u  W34 \nPCIE30_PORT1_RX1N  B31 DDR_CH0_DQ12_A  Y1 \nPCIE30_PORT1_RX0P  B32 DDR_CH0_DQ13_A  Y2 \nVSS_9  B33 VSS_229  Y3 \nPCIE30_PORT0_RESREF  B34 DDR_CH0_DM0_A  Y4 \nDDR_CH0_DQ9_B  C1 VSS_230  Y5 \nDDR_CH0_DQ10_B  C2 VSS_231  Y6 \nVSS_10  C3 VCCIO2  Y7 \nVSS_11  C4 VSS_232  Y8 \nVSS_17  C10 VSS_233  Y9 \nVSS_18  C11 VSS_234  Y10 \nVSS_19  C12 VSS_235  Y11 \nVSS_20  C13 VSS_236  Y12 \nVSS_21  C14 VSS_237  Y13 \nVSS_22  C15 VSS_238  Y14 \nVSS_23  C16 VSS_239  Y15 \nVSS_24  C17 VSS_240  Y16 \nVSS_25  C18 VSS_241  Y17 \nDDR_CH1_RESET_D  C19 VSS_242  Y18 \nVSS_26  C20 VSS_243  Y19 \nVSS_27  C21 VSS_244  Y20 \nVSS_28  C22 VDD_CPU_LIT_4  Y21 \nVSS_29  C23 VDD_CPU_LIT_3  Y22 \nHDMI_TX1_HPD_M0/SPI2_CLK_M0/GPIO1_A6_d  C24 VSS_245  Y23 \nPDM1_SDI0_M1/PCIE30X1_1_PERSTN_M2/PWM3_IR_M3/SPI2\n_CS0_M0/GPIO1_A7_u  C25 VSS_246  Y24 \nVSS_30  C26 VCCIO3_1V8  Y26 \nPDM1_SDI1_M1/PCIE30X4_CLKREQN_M3/SPI2_CS1_M0/GPIO\n1_B0_u  C27 GMAC1_PPSCLK/PCIE30X2_BUTTON_RSTN/UART7_RX_\nM1/SPI1_CLK_M1/GPIO3_C1_d  Y27 \nVSS_31  C28 VSS_247  Y28 \nPCIE30_PORT1_TX1P  C29 GMAC1_PPSTRIG/I2C3_SDA_M1/UART7_TX_M1/SPI1_M\nISO_M1/GPIO3_C0_d  Y29 \nVSS_32  C30 GMAC1_MDIO/MIPI_TE1/I2C8_SDA_M4/UART7_CTSN_M\n1/PWM15_IR_M0/SPI1_CS1_M1/GPIO3_C3_d  Y30 \nPCIE30_PORT1_RX1P  C31 GMAC1_MDC/MIPI_TE0/I2C8_SCL_M4/UART7_RTSN_M1\n/PWM14_M0/SPI1_CS0_M1/GPIO3_C2_d  Y31 \nVSS_33  C32 EMMC_D4/I2C1_SCL_M3/UART5_RX_M2/GPIO2_D4_u  Y32 \nPCIE30_ PORT0_TX1P  C33 EMMC_D0/FSPI_D0_M0/GPIO2_D0_u  Y33 \nPCIE30_PORT0_TX1N  C34 EMMC_DATA_STROBE/I2C2_SDA_M2/UART5_CTSN_M1/\nGPIO2_A2_d  Y34 \n \nRK3588  Datasheet                                                             Rev 1.0  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       29 Chapter 3  Electrical Specification   \n \n3.1 Absolute Ratings  \nThe below table provides the absolute ratings.  \nAbsolute maximum or minimum ratings specify the values beyond which the device may be \ndamaged permanently. Long -term exposure to absolute maximum ratings conditions may \naffect device reliability.  \nTable 3-1 Absolute ratings  \nParameters  Related Power Group  Min Max Unit \nSupply voltage for CPU  VDD_ CPU_BIG0 \nVDD_CPU_BIG1  \nVDD_CPU_LIT  TBD TBD V \nSupply voltage for CPU memory  VDD_ CPU_BIG0_MEM  \nVDD_CPU_BIG1_MEM  \nVDD_CPU_LIT_MEM  TBD TBD V \nSupply voltage for GPU  VDD_GPU  TBD TBD V \nSupply voltage for GPU memory  VDD_GPU _MEM  TBD TBD V \nSupply voltage for NPU  VDD_NPU  TBD TBD V \nSupply voltage for N PU memory  VDD_NPU _MEM  TBD TBD V \nSupply voltage for VCODEC  VDD_VDENC  TBD TBD V \nSupply voltage for VCODEC memory  VDD_VDENC_MEM  TBD TBD V \nSupply voltage for core logic  VDD_LOGIC  TBD TBD V \n0.75V supply voltage  PMU_ 0V75 \nPLL_DVDD0V75  \nUSB20_DVDD_0V75  \nHDMI/eDP_TX0_VDD_0V75  \nHDMI/eDP_TX0_AVDD_0V75  \nHDMI/eDP_TX1_VDD_0V75  \nHDMI/eDP_TX1_AVDD_0V75  \nHDMI_RX_AVDD0V75  \nMIPI_CSI0_AVCC0V75  \nMIPI_CSI1_AVCC0V75  \nPCIE30_PORT0_AVDD0V75  \nPCIE30_PORT1_AVDD0V75  \nOTP_VDDOTP_0V75  TBD TBD V \n0.85V supply voltage  DDR_CH0_VDD  \nDDR_CH0_VDD_MIF   \nDDR_CH0_PLL_DVDD  \nDDR_CH1_VDD  \nDDR_CH1_VDD_MIF  \nDDR_CH1_PLL_DVDD  \nTYPEC0_DP0_VDD_0V85  \nTYPEC0_DP0_VDDA_0V85  \nTYPEC1_DP1_VDD_0V85  \nTYPEC1_DP1_VDDA_0V85  \nMIPI_D/C_PHY0_VDD  \nMIPI_D/C_PHY1_VDD  \nPCIE20_SATA30_0_AVDD_0V85  \nPCIE20_SATA30_1_AVDD_0V85  \nPCIE20_SATA30_USB30_2_AVDD_0V85  TBD TBD V \n1.2V supply voltage  MIPI_D/C_PHY0_VDD _1V2 \nMIPI_D/C_PHY1_VDD_1V2  TBD TBD V \n1.8V supply voltage  DDR_CH0 _PLL_AVDD1V8  \nDDR_CH1 _PLL_AVDD1V8  \nPLL_AVDD1V8  \nUSB20_AVDD_1V8  \nTYPEC0_DP0_VDDH_1V8  \nTYPEC1_DP1_VDDH_1V8  \nHDMI/eDP_TX0_VDD_CMN_1V8  \nHDMI/eDP_TX0_VDD_IO_1V8  \nHDMI/eDP_TX1_VDD_CMN_1V8  \nHDMI/eDP_TX1_VDD_IO_1V8  \nMIPI_CSI0_AVCC1V8  \nMIPI_CSI1_AVCC1V8  \nMIPI_D/C_PHY0_VDD _1V8 \nMIPI_D/C_PHY1_VDD_1V8  \nPCIE20_SATA30_0_AVDD_1V8  \nPCIE20_SATA30_1_AVDD_1V8  TBD TBD V \nRK3588  Datasheet                                                             Rev 1.0  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       30 Parameters  Related Power Group  Min Max Unit \nPCIE20_SATA30_USB30_2_AVDD_1V8  \nPCIE30_PORT0_AVDD1V8  \nPCIE30_PORT1_AVDD1V8  \nSARADC_AVDD_1V8  \nOSC_1V8  \n3.3V supply voltage  USB20_AVDD_3V3  \nHDMI_RX_DVDD3V3  \nHDMI_RX_VPH3V3  TBD TBD V \n1.8V only GPIO supply voltage  PMUIO1_1V8  \nEMMCIO_1V8  \nVCCIO1_1V8  \nVCCIO3_1V8  -0.5 2.3 V \n1.8V/3.3V GPIO supply voltage  PMUIO2_1V8  \nVCCIO2_1V8  \nVCCIO4_1V8  \nVCCIO5_1V8  \nVCCIO6_1V8  -0.5 4.0 V \nSupply voltage for DDR IO  \n(LPDDR4/4X 0.6V; LPDDR5 0.5V)  DDR_CH0_VDDQ  \nDDR_CH0_VDDQ_CK  \nDDR_CH1_VDDQ  \nDDR_CH1_VDDQ_CK  TBD TBD V \nSupply voltage for DDR IO  \n(LPDDR4/4X 1.1V; LPDDR5 1.05V)  DDR_CH0_VDDQ_CKE  \nDDR_CH1_VDDQ_CKE  TBD TBD V \nStorage Temperature  Tstg NA NA ℃ \nMax Conjunction Temperature  Tj NA NA ℃ \n \n \n3.2 Recommended Operating Condition  \nFollowing table describes the recommended operating condition.  \nTable 3-2 Recommended operating condition  \nParameters  Symbol  Min Typ Max Unit \nVoltage for CPU  BigCore 0  VDD_CPU _BIG0  TBD 0.75 TBD V \nVoltage for CPU  BigCore 1  VDD_CPU _BIG1  TBD 0.75 TBD V \nVoltage for CPU  LitCore and DSU  VDD_CPU _LIT TBD 0.75 TBD V \nVoltage for CPU  BigCore 0 \nMemory  VDD_CPU _BIG0_MEM  TBD 0.75 TBD V \nVoltage for CPU  BigCore 1 \nMemory  VDD_CPU _BIG1_MEM  TBD 0.75 TBD V \nVoltage for CPU  LitCore and DSU \nMemory  VDD_CPU _LIT_MEM  TBD 0.75 TBD V \nVoltage for GPU  VDD_GPU  TBD 0.75 TBD V \nVoltage for GPU  Memory  VDD_GPU _MEM  TBD 0.75 TBD V \nVoltage for NPU VDD_NPU  TBD 0.75 TBD V \nVoltage for NPU Memory  VDD_NPU _MEM  TBD 0.75 TBD V \nVoltage for VCODEC  VDD_VDENC  0.675 0.75 0.825 V \nVoltage for VCODEC Memory  VDD_VDENC_MEM  0.675 0.75 0.825 V \nVoltage for Logic VDD_LOGIC  0.675 0.75 0.825 V \nVoltage for PMU  PMU_0V 75 0.675 0.75 0.825 V \nDigital GPIO Power ( 1.8V only) PMUIO1 _1V8, VCCIO1 _1V8, \nVCCIO3 _1V8 1.65 1.8 1.95 V \nDigital GPIO Power (3.3V/1.8V)  PMUIO2_1V8, VCCIO2 _1V8, \nVCCIO4 _1V8, VCCIO5 _1V8, \nVCCIO6 _1V8 2.7 \n1.65 3.3 \n1.8 3.6 \n1.95 V \neMMC IO Power (1.8V)  EMMCIO_1V8  1.65 1.8 1.95 V \nDDR CH0 Logic power(0.85V)  DDR_CH0_VDD, DDR_CH0_VDD_MIF , \nDDR_CH1_VDD, DDR_CH1_VDD_MIF , 0.675 0.85 0.935 V \nDDR CH0_PLL power(0.85V)  DDR_CH0_PLL_DVDD, \nDDR_CH1_PLL_DVDD  0.675 0.75 0.8925  V \nDDR CH0_PLL power(1.8V)  DDR_CH0_PLL_AVDD1V8,  \nDDR_CH1_PLL_AVDD1V8  1.62 1.8 1.98 V \nRK3588  Datasheet                                                             Rev 1.0  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       31 Parameters  Symbol  Min Typ Max Unit \nLPDDR4  IO VDDQ power  DDR_CH0_VDDQ, DDR_CH0_VDDQ_CK,  \nDDR_CH1_VDDQ, DDR_CH1_VDDQ_CK  0.57 0.6 0.63 V \nLPDDR4  Retention IO VDDQ \nPower  DDR_CH0_VDDQ_CKE,  \nDDR_CH1_VDDQ_CKE  1.045 1.1 1.155 V \nLPDDR5  IO VDDQ power  DDR_CH0_VDDQ, DDR_CH0_VDDQ_CK,  \nDDR_CH1_VDDQ, DDR_CH1_VDDQ_CK  0.475 0.5 0.525  V \nLPDDR5  Retention IO VDDQ \nPower  DDR_CH0_VDDQ_CKE,  \nDDR_CH1_VDDQ_CKE  1.0 1.05 1.1 V \nPLL Analog  Power (0.75V) PLL_DVDD 0V75 0.675 0.75 0.8925 V \nPLL Analog Power (1.8V)  PLL_AVDD 1V8 1.62 1.8 1.98 V \nUSB 2.0 Analog Power (0.75 V) USB20_DVDD_0V75  0.6975 0.75 0.825 V \nUSB 2. 0 Analog Power (1.8V)  USB20_AVDD_1V8  1.674  1.8 1.98 V \nUSB 2.0 Analog Power (3.3V)  USB2 0_AVDD_ 3V3 3.069  3.3 3.63 V \nUSB & DP Analog Power (0. 85V) TYPEC0_DP0_VDD_0V85, \nTYPEC0_DP0_VDDA_0V85,  \nTYPEC1_DP1 _VDD_0V85, \nTYPEC1_DP 1_VDDA_0V85  0.8075  0.85 0.8925 V \nUSB & DP Analog Power (1.8V)  TYPEC0_DP0_ VDDH_1V8, \nTYPEC1_DP1_ VDDH_1V8 1.71 1.8 1.89 V \nCombo PIPE PHY  Analog \nPower (0.9V)  PCIE20_SATA30_0 _AVDD _0V85,  \nPCIE20_SATA30_1 _AVDD _0V85,  \nPCIE20_SATA30_USB30_2 _AVDD _0V85  0.8 0.85 0.935  V \nCombo PIPE PHY Analog \nPower (1.8V)  PCIE20_SATA30_0 _AVDD _1V8,  \nPCIE20_SATA30_1 _AVDD _1V8,  \nPCIE20_SATA30_USB30_2 _AVDD _1V8 1.62 1.8 1.98 V \nPCIe30 Analog Power( 0.75V) PCIE30_ PORT0_AVDD0V75, \nPCIE30_ PORT1_AVDD0V75  0.7125 0.75 0.8925  V \nPCIe30 Analog Power( 1.8V) PCIE30_ PORT0_AVDD 1V8,  \nPCIE30_ PORT1_AVDD 1V8 1.71 1.8 1.89 V \nMIPI CSI DPHY Analog \nPower( 0.75V) MIPI_CSI 0_AVCC 0V75,  \nMIPI_CSI1_AVCC0V75  0.675 0.75 0.825 V \nMIPI CSI DPHY Analog \nPower( 1.8V) MIPI_CSI 0_AVCC 1V8,  \nMIPI_CSI1_AVCC1V8  1.62 1.8 1.98 V \nMIPI DCPHY  Analog Power  \n(0.85V) MIPI_D /C_PHY0_ VDD, \nMIPI_D /C_PHY1_ VDD 0.7125  0.85 0.8925  V \nMIPI D CPHY  Analog Power (1. 2V) MIPI_D /C_PHY0_ VDD_1V 2, \nMIPI_D /C_PHY1_ VDD_1V 2 1.14 1.2 1.26 V \nMIPI D CPHY  Analog Power  (1.8V) MIPI_D /C_PHY0_ VDD_1V 8, \nMIPI_D /C_PHY1_ VDD_1V 8 1.71 1.8 1.89 V \nHDMI RX Analog Power(0.75V)  HDMI _RX_AVDD0V75  0.675 0.75 0.825 V \nHDMI RX Analog Power(3.3V)  HDMI _RX_DVDD3V3  3.135 3.3 3.465  V \nHDMI RX Analog Power(3.3V)  HDMI_RX_VPH3V3  3.135 3.3 3.465 V \nHDMI /eDP TX Digital  Power  \n(0.75V) HDMI/eDP_TX0_VDD_0V75,  \nHDMI/eDP_TX1_VDD_0V75  0.675 0.75 0.825 V \nHDMI /eDP TX Analog Power  \n(0.75V) HDMI/eDP_TX0_AVDD_0V75,  \nHDMI/eDP_TX1_AVDD_0V75  0.675 0.75 0.825 V \nHDMI /eDP TX Analog Power \n(1.8V)  HDMI/eDP_TX0_VDD_CMN_1V8,  \nHDMI/eDP_TX1_VDD_CMN_1V8  1.62 1.8 1.98 V \nHDMI /eDP TX Analog Power \n(1.8V)  HDMI/eDP_TX0_VDD_IO_1V8,  \nHDMI/eDP_TX1_VDD_IO_1V8  1.62 1.8 1.98 V \nSARADC Analog Power( 1.8V) SARADC_AVDD_1V8  1.62 1.8 1.98 V \nOTP Analog Power( 0.75V) OTP_V DDOTP_0 V75 0.675  0.75 0.825  V \nOTP Program Power  OTP_VPP  NA 4.4 NA V \nOSC Analog Power(1.8V)  OSC_1V8  1.65 1.8 1.95 V \nOSC input clock frequency   NA 24 NA MHz \nMax CPU frequency   NA NA TBD GHz \nMax GPU fr equency   NA NA TBD MHz \nMax NPU frequency   NA NA TBD MHz \nAmbient Operating Temperature  TA TBD NA TBD ℃ \n \nRK3588  Datasheet                                                             Rev 1.0  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       32 3.3 DC Characteristics  \nTable 3-3 DC Characteristics  \nParameters  Symbol  Min Typ Max Unit \nDigital \n3.3V/1.8V GPIO \n@3.3V  Input Low Voltage  VIL VSS NA 0.3*VDDO  V \nInput High Voltage  VIH 0.7*VDDO  NA VDDO  V \nOutput Low Voltage  VOL VSS NA 0.25*DVDD  V \nOutput High Voltage  VOH 0.75*DVDD  NA DVDD V \nPullup Resistor  RRPU 10 NA 100 Kohm  \nPulldown Resistor  RRPD 10 NA 100 Kohm  \nDigital \n3.3V/1.8V GPIO  \n@1.8V Input Low Voltage  VIL VSS NA 0.3*VDDO  V \nInput High Voltage  VIH 0.7*VDDO  NA VDDO  V \nOutput Low Voltage  VOL VSS NA 0.25*DVDD  V \nOutput High Voltage  VOH 0.75*DVDD  NA DVDD V \nPullup Resistor  RRPU 10 NA 50 Kohm  \nPulldown Resistor  RRPD 10 NA 50 Kohm  \nDigital 1.8V only \nGPIO  \n@1.8V  Input Low Voltage  VIL VSS NA 0.3*VDDO  V \nInput High Voltage  VIH 0.7*VDDO  NA VDDO  V \nOutput Low Voltage  VOL VSS NA 0.25*DVDD  V \nOutput High Voltage  VOH 0.75*DVDD  NA DVDD V \nPullup Resistor  RRPU 10 NA 50 Kohm  \nPulldown Resistor  RRPD 10 NA 50 Kohm  \neMMC IO  \n@1.8V  Input Low Voltage  VIL VSS NA 0.35*DVDD  V \nInput High Voltage  VIH 0.65*DVDD  NA DVDD V \nOutput Low Voltage  VOL VSS NA 0.45 V \nOutput High Voltage  VOH DVDD -0.45 NA DVDD V \nPullup Resistor  RRPU 10 NA 50 Kohm  \nPulldown Resistor  RRPD 10 NA 50 Kohm  \nDDR IO  Input Low Voltage  VIL NA NA Vref-0.14 V \nInput High Voltage  VIH Vref+0.14  NA NA V \nOutput Log Voltage  VOL NA NA 0.2 V \nOutput High Voltage  VOH 0.25 NA NA V \nInput Low Current  IIL -100/-500 NA 100/500  Room/Hot \nuA \nInput High Current  IIH -100/-500 NA 100/500  Room/Hot \nuA \n \nNote: VDDO and DVDD are both IO power Supply  \n \n3.4 Electrical Characteristics for General IO  \nTable 3-4 Electrical Characteristics for Digital General IO  \nParameters  Symbol  Test condition  Min Typ Max Unit \nDigital \n3.3V/1.8V \nGPIO \n@3.3V  Input leakage current  IPAD DVDD=Max, V PAD=0V \nor DVDD  -10 NA 10 uA \nInput Hysteresis for Schmitt \nTrigger Operation  VH  0.08*  \nVDDO  NA NA V \nInput pullup resistor current  IRPU VPAD = 0V -20 NA -180 uA \nInput pulldown resistor \ncurrent  IRPD VPAD = VDDO  20 NA 180 uA \nDigital \n3.3V/1.8V \nGPIO \n@1.8V Input leakage current  IPAD DVDD=Max, V PAD=0V \nor DVDD  -10 NA 10 uA \nInput Hysteresis for Schmitt \nTrigger Operation  VH  0.1* \nVDDO  NA NA V \nInput pullup resistor current  IRPU VPAD = 0V -20 NA -180 uA \nInput pulldown resistor \ncurrent  IRPD VPAD = VDDO  20 NA 180 uA \nInput leakage current  IPAD DVDD=Max, V PAD=0V \nor DVDD  -10 NA 10 uA \nRK3588  Datasheet                                                             Rev 1.0  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       33 Parameters  Symbol  Test condition  Min Typ Max Unit \nDigital 1.8V \nonly GPIO  \n@1.8V  Input Hysteresis for Schmitt \nTrigger Operation  VH  0.1* \nVDDO  NA NA V \nInput pullup resistor current  IRPU VPAD = 0V -20 NA -170 uA \nInput pulldown resistor \ncurrent  IRPD VPAD = VDDO  20 NA 170 uA \neMMC IO  \n@1.8V  Input leakage current  IPAD DVDD=Max, V PAD=0V \nor DVDD  -10 NA 10 uA \nInput Hysteresis for Schmitt \nTrigger Operation  VH  0.1* \nDVDD  NA NA V \nInput pullup resistor current  IRPU VPAD = 0V -20 NA -170 uA \nInput pulldown resistor \ncurrent  IRPD VPAD = VDDO  20 NA 170 uA \n \nNote: VDDO and DVDD are both IO power Supply  \n \n3.5 Electrical Characteristics for PLL  \nTable 3-5 Electrical Characteristics for INT PLL \nParameters  Symbol  Test condition  Min Typ Max Unit \nInput clock frequency  FFIN  4.5 - 300 MHz \nReference frequency (FFIN/p) FFREE  4.5 7 12 MHz \nFrequency of PLL’s output  FFOUT  35.2 - 4500 MHz \nFrequency of VCO’s output  FFVCO  2250 - 4500 MHz \nLock time  TLT Measured  at all FFIN and FFOUT range . \nRESETB=High  - - 150 Cycle s \n \nTable 3-6 Electrical Characteristics for FRAC  PLL \nParameters  Symbol  Test condition  Min Typ Max Unit \nInput clock frequency  FFIN  6 - 300 MHz \nReference frequency (FFIN/p) FFREE  6 20 30 MHz \nFrequency of PLL’s output  FFOUT  35.2 - 4500 MHz \nFrequency of VCO’s output  FFVCO  2250 - 4500 MHz \nLock time  TLT Measured  at all FFIN and FFOUT range . \nRESETB=High  - - 500 Cycles  \n \nTable 3-7 Electrical Characteristics for DDR  PLL \nParameters  Symbol  Test condition  Min Typ Max Unit \nInput clock frequency  FFIN  6 - 300 MHz \nReference frequency (FFIN/p) FFREE  6 20 30 MHz \nFrequency of PLL’s output  FFOUT  51.6 - 6600 MHz \nFrequency of VCO’s output  FFVCO  3300 - 6600 MHz \nLock time  TLT Measured  at all FFIN and FFOUT range . \nRESETB=High  - - 500 Cycles  \nNotes:    \n① p is the input divider value  \n \n3.6 Electrical Characteristics for PCIe2/SATA  Interface  \nTable 3-8 Electrical Characteristics for PCIe2/SATA  Interface  \nParameters  Symbol  Min Typ Max Unit \nTransmitter  \nDifferential Peak -Peak \nTX Output Voltage Swing  VTX_DIFF_PP  800 1000 1200 mV \nDifferential Peak -Peak Low Power  \nTX Output Voltage Swing  VTX_DIFF_PP_LOW  400 NA 1200 mV \nThe output impedance  RTX_DIFF_DC  80 100 120 ohm \nSingle Ended Output Resistance Matching  RTX_DC_OFFSET  NA NA 5 % \nTransmitter output common mode voltage  VTX_DC_CM  400 NA 800 mV \nMaximum mismatch between TXP and TXM for both time and amp  VTX_CM_AC_PP_ACTIVE  NA NA 50 mV \nThe amount of voltage change allowed during Receiver Detection  VTX_RCV_DETECT  NA NA 600 mV \nTX de-emphasis  VTX_DE_RATIO  3.0 3.5 4.0 dB \nAC Coupling Capacitor(USB3.0/PCIe)  CAC_COUPLING  75 NA 200 nF \nRK3588  Datasheet                                                             Rev 1.0  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       34 Parameters  Symbol  Min Typ Max Unit \nAC Coupling Capacitor(SATA)  6 NA 12 nF \nOutput rising time for 20% to 80%  Tr 25 NA NA ps \nOutput falling time for 20% to 80%  Tf 25 NA NA ps \nTransmitter short circuit limit  ITX_SHORT  NA NA 20 mA \nOutput differential skew  TSKEW_DIFF  -15 NA 15 ps \nReceiver  \nInput Voltage Swing  VRXDPP_C  250 NA 1200 mVpp \nThe input differential impedance  RRXD_C  80 100 120 Ohm \nSingle Ended input Resistance Matching  RRXD_C_MS  NA NA 5 % \n \n3.7 Electrical Characteristics for MIPI CDPHY  interface  \nTable 3-9 Electrical Characteristics for MIPI CDPHY  interface  \nParameters  Symbol  Description  Test condition  Min Typ Max Unit \nLP-RX VIH Logic1 input voltage  All conditions  880 NA NA mV \nVIL Logic0 input voltage, not in \nULPS state  All conditions  NA NA 550 mV \nSkew \nCalibration  Tskewcal  \n(initial)  Duration for which the \ntransmitter drives the skew -\ncalibration pattern in the initial \nskew calibration mode  >1.5Gbps  NA NA 100 us \n2^15 NA NA UI \nTskewcal  \n(periodic)  Duration for which the \ntransmitter drives the skew -\ncalibration pattern in the \nperiodic skew calibration mode  >1.5Gbps  \n(optional)  NA NA 10 us \n2^13 NA NA UI \n \n3.8 Electrical Characteristics for MIPI CSI DPHY  interface  \nTable 3-10 Electrical Characteristics for MIPI CSI DPHY  interface  \nParameters  Symbol  Min Typ Max Units  \nCommon -mode interference beyond 450 MHz  ΔVCMRX (HF) NA NA 100 mV \nNA NA 50 mV \nCommon -mode interference 50MHz -450MHz  ΔVCMRX (LF) -50 NA 50 mV \n-25 NA 25 mV \nCommon -mode termination  CCM NA NA 60 pF \nInput pulse rejection  eSPIKE  NA NA 300 V.ps \nMinimum pulse width response  TMIN-RX 20 NA NA ns \nPeak interference amplitude  VINT NA NA 200 mV \nInterference frequency  fINT 450 NA NA MHz \n \n3.9 Electrical Characteristics for SARADC  \nTable 3-101 Electrical Characteristics for SAR ADC  \nParameters  Symbol  Test condition  Min Typ Max Unit \nResolution    NA 12 NA Bit \nAnglog Input  Range  AIN  AVSS18  NA AVDD18  V \nDifferential Non -Linearity  DNL PD = Low  \nFs = 1MS/s  \nFCLK = 20MHz  \nFSOC = 1MHz  \nFAIN = 10kHz ramp wave  NA ±1.0 ±3.0 LSB \nIntegral Non -Linearity  INL NA ±2.0 ±6.0 LSB \nTop Offset Voltage Error  EOT NA ±10 ±20 LSB \nBottom Offset Voltage Error  EOB NA ±10 ±20 LSB \n \n3.10  Electrical Characteristics for TSADC \nTable 3-12 Electrical Characteristics for TSADC  \nParameters  Symbol  Test condition  Min Typ Max Unit \nAccuracy from -40℃ to 125 ℃ TJACC Temp: -40 ~ 125 ℃ \nSupply: 1.62V ~ 1.98V  NA ±3 ±5 ℃ \nSensing Temperature Range  TRANGE   -40 25 125 ℃ \nResolution  TLSB  NA 1 NA ℃ \n \nRK3588  Datasheet                                                             Rev 1.0  \nCopyright 2021  ©Rockchip Electronics Co., Ltd.                                                       35 Chapter 4  Thermal Management   \n4.1 Overview  \nFor reliability and operability concerns, the absolute maximum junction temperature has to \nbe below 125 ℃. \n4.2 Package Thermal Characteristics  \nTable 4 -1 provides the thermal resistance characteristics for the package used on the SoC . \nThe resulting simulation data for reference only, please prevail in kind test . \nTable 4-1 Thermal Resistance Characteri stics  \nParameter  Symbol  Typical  Unit \nJunction -to-ambient thermal resistance  𝜽𝑱𝑨 8.7 (℃/𝑾) \nJunction -to-board thermal resista nce 𝜽𝑱𝑩 3.5 (℃/𝑾) \nJunction -to-case thermal resistance  𝜽𝑱𝑪 0.12 (℃/𝑾) \n \nNote: The testing P CB is 10 lay ers, 114mmx101mm, Ambien t temperature is 25 ℃. \n'}]
!==============================================================================!
### Rockchip RK3588 Technical Summary

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply voltage for CPU: TBD
  - Supply voltage for GPU: TBD
  - Supply voltage for NPU: TBD
  - Supply voltage for core logic: TBD
  - Various I/O voltages (1.8V, 3.3V, etc.) as specified in the datasheet.

- **Current Ratings**: 
  - Specific current ratings are not provided in the summary, but the device supports various power domains and configurations for power management.

- **Power Consumption**: 
  - Power consumption details are not explicitly stated but the device is designed for low power operation with multiple power domains.

- **Operating Temperature Range**: 
  - Ambient Operating Temperature: TBD (specific values not provided in the summary).

- **Package Type**: 
  - FCBGA 1088L (body: 23mm x 23mm; ball size: 0.36mm; ball pitch: 0.65mm).

- **Special Features or Notes**: 
  - Quad-core ARM Cortex-A76 and Cortex-A55 architecture.
  - Integrated NPU with up to 6 TOPs performance.
  - Supports high-resolution video decoding and encoding (up to 8K).
  - Advanced multimedia processing capabilities including JPEG codec and image signal processing.
  - Multiple peripheral interfaces including USB, PCIe, SATA, and MIPI.

- **Moisture Sensitive Level (MSL)**: 
  - Not specified in the provided summary.

#### Component Description:
The **RK3588** is a high-performance, low-power ARM-based processor designed for a variety of applications including edge computing, personal mobile internet devices, and digital multimedia. It features a heterogeneous architecture with a combination of high-performance Cortex-A76 cores and energy-efficient Cortex-A55 cores, optimized for various workloads. The processor integrates advanced multimedia processing capabilities, including support for high-definition video codecs and image processing.

#### Typical Applications:
The RK3588 is suitable for a wide range of applications, including:
- **Edge Computing**: Its powerful processing capabilities make it ideal for edge devices that require real-time data processing.
- **Digital Multimedia**: The processor supports high-resolution video playback and encoding, making it suitable for media players, smart TVs, and video conferencing systems.
- **AI and Machine Learning**: With its integrated NPU, the RK3588 can handle AI workloads, making it suitable for smart cameras, robotics, and other AI-driven applications.
- **Mobile Internet Devices**: Its low power consumption and high performance make it a good fit for mobile devices that require efficient processing without sacrificing performance.

This summary encapsulates the essential characteristics and applications of the RK3588 processor, providing a clear understanding of its capabilities and intended use cases.