Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jun  9 16:03:47 2025
| Host         : DESKTOP-44GDF0S running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   429 |
|    Minimum number of control sets                        |   429 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1161 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   429 |
| >= 0 to < 4        |    39 |
| >= 4 to < 6        |    42 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    89 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |    34 |
| >= 14 to < 16      |     3 |
| >= 16              |   191 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6624 |         1720 |
| No           | No                    | Yes                    |             563 |          213 |
| No           | Yes                   | No                     |             707 |          266 |
| Yes          | No                    | No                     |            3311 |          933 |
| Yes          | No                    | Yes                    |             998 |          285 |
| Yes          | Yes                   | No                     |            1492 |          466 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                                                                                                                               Enable Signal                                                                                                                                                               |                                                                                                                                                                      Set/Reset Signal                                                                                                                                                                      | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                            |                1 |              1 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                       |                1 |              1 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                                                                                                      |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                       |                1 |              1 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                                                                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                       |                1 |              1 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                                                                       | ila0_dg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                               |                1 |              1 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                                                                       | ila0_dg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                               |                1 |              1 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                                                                         | ila0_dg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                                                                                                               |                1 |              1 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                           |                1 |              2 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/uifdma_dbuf_0/inst/uidbufirq_inst/fdma_wbuf_irq0                                                                                                                                                                                                                                                                      | system_i/design_1_i/uifdma_dbuf_0/inst/uidbufirq_inst/p_0_in                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/uifdma_dbuf_0/inst/uidbufirq_inst/slv_reg_rden__0                                                                                                                                                                                                                                                                     | system_i/design_1_i/uifdma_dbuf_0/inst/uidbufirq_inst/p_0_in                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.fmda_wbufn[2]_i_1_n_0                                                                                                                                                                                                                                                  | system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.W_sync_cnt_o[1]_i_1_n_0                                                                                                                                                                                                                                                                 |                1 |              2 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.wirq_dly_cnt1                                                                                                                                                                                                                                                          | system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.W_sync_cnt_o[1]_i_1_n_0                                                                                                                                                                                                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                           |                1 |              2 |
|  system_i/design_1_i/uifdma_dbuf_0/inst/uidbufirq_inst/p_1_out |                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                1 |              2 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                     |                1 |              2 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                           |                1 |              2 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  |                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                           |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                1 |              2 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                    |                1 |              3 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                    |                2 |              3 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                    |                1 |              3 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                    |                1 |              3 |
|  m_top_receive/clk1                                            |                                                                                                                                                                                                                                                                                                                                           | m_top_receive/u_phase/f0/f2/U0/i_synth/i_synth/gen_cordic.input_stage/gen_rotation.gen_rot_phase.gen_phase_int_dly/phase_cr_a1                                                                                                                                                                                                                             |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |              3 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                    |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                    |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                            |                2 |              3 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |                3 |              3 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/gpio_user_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                        | system_i/design_1_i/gpio_user_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                                            |                1 |              4 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/gpio_user_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                            |                1 |              4 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                                                                                                           |                2 |              4 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                             |                2 |              4 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/gpio_user_rstn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                           | system_i/design_1_i/gpio_user_rstn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                               |                1 |              4 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/gpio_user_rstn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                         | system_i/design_1_i/gpio_user_rstn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                                                                                                                 |                2 |              4 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |                4 |              4 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                                                                                                               |                1 |              4 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[7]_i_1_n_0                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                                                               | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                                                               | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[7]_i_1_n_0                                                                                                                                                                                                                                                                                          |                1 |              4 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                      |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                                                                                                |                2 |              4 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                                                                              | ila0_dg/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                                                                                                     |                1 |              4 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                                 |                2 |              4 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                          |                1 |              4 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/gpio_user_rstn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                             |                1 |              4 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/gpio_user_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                          | system_i/design_1_i/gpio_user_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                                                                                                             |                5 |              5 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                                                                        | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                                                                                           |                2 |              5 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/processing_system7_0/inst/S_AXI_HP1_BVALID                                                                                                                                                                                                                                                                            | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                3 |              5 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                            | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                2 |              5 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                                                                        | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                                                                           |                3 |              5 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                                              | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                2 |              5 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                                                                                               |                1 |              6 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                   | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                                                                                                                                 |                2 |              6 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                                                             | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                2 |              6 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                      | system_i/design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                |                3 |              6 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                                                                                 | ila0_dg/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                                                                                                |                2 |              7 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                                                                                    | ila0_dg/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                                                                                                      |                2 |              7 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                                                                        | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                                                                        | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                                                                        | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg2[11]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                6 |              8 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                                                                                                       |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                                                                        | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | m_top_receive/u_fifo3_Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                     |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/uifdma_dbuf_0/inst/uidbufirq_inst/p_0_in                                                                                                                                                                                                                                                                                               |                3 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | m_top_receive/u_fifo4_Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | m_top_receive/u_fifo4_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                               | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                                                                                           |                2 |              8 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fifo_Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fifo_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                                                                                          | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                                 | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                         | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                      |                3 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/p_1_in[6]                                                                                                                                                                                                                                                                  | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                                                                                                            |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                                                                                            |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                                 | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                                 | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                                                                        | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                                                                                              |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                                                                        | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                                                                                                         |                3 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                                                                        | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg1[4]_i_1_n_0                                                                                                                                                                                                                                                        | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                                                                        | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                5 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                     |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                                                                                       | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                4 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                                                                                                                                                                                      | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | m_top_receive/u_fifo3_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_1[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |              8 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                       |                                                                                                                                                                                                                                                                                                                                                            |                2 |              9 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |                2 |              9 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/uiFDMA_0/inst/fdma_wready_0                                                                                                                                                                                                                                                                                           | system_i/design_1_i/uiFDMA_0/inst/axi_wstart_locked1                                                                                                                                                                                                                                                                                                       |                3 |              9 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                                                     | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                4 |              9 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/uiFDMA_0/inst/wburst_len_req                                                                                                                                                                                                                                                                                          | system_i/design_1_i/uiFDMA_0/inst/wburst_len                                                                                                                                                                                                                                                                                                               |                3 |              9 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                                                                                             | ila0_dg/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                                                                                                                              |                3 |              9 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]          | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                      | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             10 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.W_addr[22]_i_1_n_0                                                                                                                                                                                                                                                     | system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.W_sync_cnt_o[1]_i_1_n_0                                                                                                                                                                                                                                                                 |                3 |             10 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                2 |             10 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                2 |             10 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                  | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                                                                                                         |                4 |             10 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                      | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                2 |             10 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                     |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                                                                                              |                3 |             10 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                        | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                2 |             10 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                            |                7 |             10 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                2 |             10 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | sel                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                            |                3 |             10 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                3 |             10 |
|  m_top_receive/clk_4MHz_reg_n_0_BUFG                           | m_top_receive/u_fifo4_Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  m_top_receive/clk_4MHz_reg_n_0_BUFG                           | m_top_receive/u_fifo4_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                            |                4 |             12 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                           |                5 |             12 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                                                                                                         |                6 |             12 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                           |                4 |             12 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                        |                6 |             12 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | m_top_receive/u_fifo_Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | m_top_receive/u_fifo_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |                4 |             12 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fifo3_Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fifo_Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/ad9361_if_idelay_0/inst/tx_data_p[5]_i_1_n_0                                                                                                                                                                                                                                                                                           |                7 |             12 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fifo3_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fifo_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |                7 |             12 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                             |                3 |             12 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                           |                5 |             12 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                      |                3 |             12 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             12 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                             |                3 |             12 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                     |                2 |             12 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                     |                2 |             12 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                                                                                                            |                3 |             12 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                                                                                                                | ila0_dg/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                           |                4 |             13 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                          |                5 |             13 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                            |                4 |             13 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                                                       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                5 |             13 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                                                                                                                                          |                4 |             13 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                            |                3 |             13 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                            |                2 |             14 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                                                                                                                  |                7 |             15 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                            |                8 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | m_top_receive/u_fifo3_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | m_top_receive/u_fifo4_Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | m_top_receive/u_fifo4_I/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                                                                                           |                3 |             16 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |               10 |             16 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/uiFDMA_0/inst/fdma_wleft_cnt[15]_i_1_n_0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/uiFDMA_0/inst/fdma_wready_0                                                                                                                                                                                                                                                                                           | system_i/design_1_i/uiFDMA_0/inst/fdma_wstart                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  m_top_receive/clk1                                            | m_top_receive/u_phase/u2/s1/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  m_top_receive/clk1                                            | m_top_receive/u_phase/u2/s2/U0/i_synth/i_nd_to_rdy/m_axis_dout_tvalid                                                                                                                                                                                                                                                                     | m_top_receive_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |                6 |             16 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[36]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                     |                2 |             16 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_latch_op/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[36]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                                                                                                                                         |                8 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                                                                                                         |                9 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                     |                3 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | m_top_receive/u_fifo3_Q/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                4 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |                7 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                            |                7 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                            |                8 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                                                                  |                                                                                                                                                                                                                                                                                                                                                            |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                            |                5 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |                8 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                            |                9 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                                                                                           |                4 |             16 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                    |                5 |             17 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                    |                5 |             17 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                    |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                    |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                     |                3 |             18 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                     |                5 |             18 |
|  m_top_receive/clk1                                            | m_top_receive/u_phase/f0/f1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                                                                  | m_top_receive_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |                5 |             20 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               10 |             20 |
|  m_top_receive/clk1                                            | m_top_receive/u_phase/l0/l2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                  | m_top_receive_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |                5 |             20 |
|  m_top_receive/clk1                                            | m_top_receive/u_phase/l0/l2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                                                                                                                                                                                  | m_top_receive_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |                5 |             20 |
|  m_top_receive/clk1                                            | m_top_receive/u_phase/f0/f1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                  | m_top_receive_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |                5 |             20 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/gpio_user_rstn/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                                             |                8 |             21 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                            |                7 |             21 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/gpio_user_start/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                                                                                                            |                7 |             21 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                            |                8 |             21 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                    | system_i/design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                          |               11 |             21 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                                                                  | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               13 |             22 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                     | system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                  |                6 |             23 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[9]_87[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[14]_82[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[8]_88[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_89[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[17]_79[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[18]_78[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_91[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[28]_68[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[22]_74[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[25]_71[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[20]_76[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[29]_67[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[14]_82[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[21]_75[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[20]_76[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[22]_74[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[9]_87[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[28]_68[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[17]_79[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[15]_81[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_90[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[27]_69[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_94[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[19]_77[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[11]_85[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[16]_80[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[12]_84[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[23]_73[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[13]_83[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_91[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[31]_65[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[29]_67[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[30]_66[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[26]_70[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[26]_70[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               12 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[25]_71[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[8]_88[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_89[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_93[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[24]_72[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_92[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[21]_75[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_95[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[27]_69[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[10]_86[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[15]_81[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[13]_83[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[11]_85[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                         |                                                                                                                                                                                                                                                                                                                                                            |                5 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[23]_73[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                             |                                                                                                                                                                                                                                                                                                                                                            |                7 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[12]_84[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[30]_66[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_95[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[31]_65[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_90[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                            |                3 |             24 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | system_i/design_1_i/ad9361_if_idelay_0/inst/rx_data_q1_r2_1                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                6 |             24 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | system_i/design_1_i/ad9361_if_idelay_0/inst/rx_data_q_r1_2                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                            |                6 |             24 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |                5 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/cntrl[18]_78[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[10]_86[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_92[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[24]_72[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_94[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[16]_80[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[19]_77[6]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_93[6]                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                2 |             24 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |                8 |             25 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.W_sync_cnt_o[1]_i_1_n_0                                                                                                                                                                                                                                                                 |               11 |             25 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                  | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             25 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                            |                4 |             25 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           | system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                                                                  |               11 |             26 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                    |               14 |             27 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                       |                                                                                                                                                                                                                                                                                                                                                            |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                    |                4 |             28 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                                                                                                    |                7 |             28 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |               15 |             28 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_1[0]                                                                                                                         | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               10 |             29 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                     | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             30 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                  | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |                9 |             30 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | m_top_receive/u_phase/u1/E[0]                                                                                                                                                                                                                                                                                                             | m_top_receive_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |               10 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                                                                                                     |                7 |             31 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_lite_0/inst/axi_lite_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                                            | system_i/design_1_i/axi_lite_0/inst/slv_reg0[6]_i_1_n_0                                                                                                                                                                                                                                                                                                    |               32 |             32 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/uiFDMA_0/inst/axi_awaddr[31]_i_1_n_0                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                            |                9 |             32 |
|  m_top_receive/clk1                                            | m_top_receive/u_phase/f0/f2/U0/i_synth/i_synth/gen_cordic.output_stage/gen_rotation.gen_rdy_cr/rdy_cr                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                            |               10 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                |                8 |             32 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | wr_en0                                                                                                                                                                                                                                                                                                                                    | data_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                        |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                                                                                                       |               12 |             32 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | m_top_receive/u_phase/u0/u1/nkt[31]_i_1_n_0                                                                                                                                                                                                                                                                                               | m_top_receive_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |                9 |             33 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                            | system_i/design_1_i/uifdma_dbuf_0/inst/uidbuf_u0/FDMA_WRITE_ENABLE.xpm_fifo_W_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                                                                        |                9 |             34 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                            |                9 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                                                                                                |               11 |             34 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                            |               11 |             35 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                            |               15 |             35 |
|  m_top_receive/clk1                                            | m_top_receive/u_phase/l0/max[36]_i_1_n_0                                                                                                                                                                                                                                                                                                  | m_top_receive_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |               13 |             36 |
|  m_top_receive/clk1                                            | m_top_receive/u_phase/l0/reg_l_iq0                                                                                                                                                                                                                                                                                                        | m_top_receive_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |               15 |             36 |
|  m_top_receive/clk_4MHz_reg_n_0_BUFG                           |                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |               11 |             36 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                                                                                                           |               13 |             36 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                            |               15 |             37 |
|  m_top_receive/clk1                                            | m_top_receive/u_phase/l0/max_mod[36]_i_1_n_0                                                                                                                                                                                                                                                                                              | m_top_receive_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |                5 |             37 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                 |                                                                                                                                                                                                                                                                                                                                                            |                5 |             40 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                              | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                                    |               13 |             40 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                               |                                                                                                                                                                                                                                                                                                                                                            |                5 |             40 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                            |                8 |             47 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                            |                9 |             47 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |               11 |             48 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                            |                9 |             48 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                            |               10 |             48 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |               10 |             48 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | dac_valid                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                            |               13 |             48 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | dac_data_i1[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                                    |               20 |             49 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                            |               13 |             49 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | system_i/design_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                                                                                  |               18 |             57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |               26 |             63 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | m_top_receive_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |               38 |             73 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | m_top_receive/u_phase/u0/u3/E[0]                                                                                                                                                                                                                                                                                                          | m_top_receive_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |               43 |             94 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | m_top_receive/u_phase/u0/u1/count_reg[1][0]                                                                                                                                                                                                                                                                                               | m_top_receive_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |               32 |             95 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | m_top_receive/u_phase/u0/u1/str_reg_1                                                                                                                                                                                                                                                                                                     | m_top_receive_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |               27 |             95 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                            |               27 |            103 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | your_instance_name/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                            |               35 |            128 |
|  m_top_receive/clk1                                            | m_top_receive/u_phase/u2/reg_re_sum                                                                                                                                                                                                                                                                                                       | m_top_receive_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |               31 |            142 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | m_top_receive/u_phase/u0/u1/E[0]                                                                                                                                                                                                                                                                                                          | m_top_receive_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |               54 |            192 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           | ila0_dg/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                                                                                                         |               61 |            200 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |               31 |            233 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          | ila0_dg/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |               32 |            233 |
|  m_top_receive/clk1                                            |                                                                                                                                                                                                                                                                                                                                           | m_top_receive_i_1_n_0                                                                                                                                                                                                                                                                                                                                      |              102 |            271 |
|  system_i/design_1_i/processing_system7_0/inst/FCLK_CLK0       |                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |              102 |            321 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_Q/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/cntrl[-1]_4                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |              163 |            408 |
|  m_top_receive/u_pll/inst/clk_out1                             | m_top_receive/u_fir_I/U0/i_synth/g_single_rate.i_single_rate/g_parallel.i_cntrl_src/cntrl[-1]_4                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |              135 |            408 |
|  m_top_receive/u_pll/inst/clk_out1                             |                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |              273 |           1764 |
|  system_i/design_1_i/ad9361_if_idelay_0/inst/data_clk          |                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |              396 |           1803 |
|  m_top_receive/clk1                                            |                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                            |              912 |           4035 |
+----------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


