`timescale 1ns / 1ps

module hello_logic(
    input a,
    input b,
    output and_y,
    output or_y,
    output xor_y
);
    assign and_y = a & b;
    assign or_y  = a | b;
    assign xor_y = a ^ b;
endmodule
