AArch64 WW+FW+RR+po+ctrlisb+ctrlisb
"PodWW Iffe DpCtrlIsbdW Rfe DpCtrlIsbdR Fre"
Cycle=Rfe DpCtrlIsbdR Fre PodWW Iffe DpCtrlIsbdW
Relax=Iffe
Safe=Rfe Fre PodWW DpCtrlIsbdW DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Iff Rf Fr
Orig=PodWW Iffe DpCtrlIsbdW Rfe DpCtrlIsbdR Fre
{
0:X0=0x1; 0:X1=x; 0:X2=0x14000001; 0:X3=P1:Lself03;
1:X1=0x1; 1:X2=y;
2:X1=y; 2:X3=x;
}
 P0          | P1           | P2           ;
 STR W0,[X1] | Lself03:     | LDR W0,[X1]  ;
 STR W2,[X3] | B L00        | CBNZ W0,LC03 ;
             | MOV W0,#2    | LC03:        ;
             | B L01        | ISB          ;
             | L00:         | LDR W2,[X3]  ;
             | MOV W0,#1    |              ;
             | L01:         |              ;
             | CBNZ W0,LC02 |              ;
             | LC02:        |              ;
             | ISB          |              ;
             | STR W1,[X2]  |              ;
exists
(1:X0=0x2 /\ 2:X0=0x1 /\ 2:X2=0x0)
