Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 91e5cef22257409a9e1d15d931dc6b3a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RCA_behav xil_defaultlib.tb_RCA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.register_logic
Compiling module xil_defaultlib.RCA_4bits
Compiling module xil_defaultlib.tb_RCA
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RCA_behav
