library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity DFF is
    Port (
        D   : in  std_logic;  
        CLK : in  std_logic;  
        RST : in  std_logic;  
        Qn+1: out std_logic; 
    );
end DFF;

architecture Behavioral of DFF is
 begin

     process( Qn+1,CLK, RST)
     begin
        if RST = '1' then
             Qn+1 <= '0';  
        elsif rising_edge(CLK) then
             Qn+1 <= D;     
        end if;
    end process;
end Behavioral;
