Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Feb 26 02:02:19 2023
| Host         : LAPTOP-7PHG5772 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cm3_core_wrapper_control_sets_placed.rpt
| Design       : cm3_core_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   326 |
| Unused register locations in slices containing registers |   904 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           18 |
|      2 |           18 |
|      3 |           14 |
|      4 |           29 |
|      5 |           18 |
|      6 |           35 |
|      7 |            6 |
|      8 |           74 |
|      9 |            7 |
|     10 |            7 |
|     11 |            2 |
|     12 |            8 |
|     13 |            3 |
|     15 |            1 |
|    16+ |           86 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             220 |           77 |
| No           | No                    | Yes                    |             414 |          271 |
| No           | Yes                   | No                     |             157 |           60 |
| Yes          | No                    | No                     |            1716 |          822 |
| Yes          | No                    | Yes                    |            1524 |          735 |
| Yes          | Yes                   | No                     |             169 |           63 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|   Clock Signal   |                                                                            Enable Signal                                                                            |                                                          Set/Reset Signal                                                         | Slice Load Count | Bel Load Count |
+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg_6[0]                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                       |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_0[1]                                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                         |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_rf_de_2_ex_en                                          | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                       |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[3]                                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                       |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[1]                                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                       |                1 |              1 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                       |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_mcyc_state_we                                          | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_exit_we                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                         |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                |                                                                                                                                   |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_mcyc_state_we                                          | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                       |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[0]                                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_addracc_wait_reg_reg_0[0]                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[0]                                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                       |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[2]                                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_valid_ex_reg_8[0]                                      | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                       |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[3]                                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                       |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[1]                                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                       |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[1]                                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                       |                1 |              1 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/opt_demc_trcena_reg_rep[0]                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu_ctl/alu_de_2_ex_en                                                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                       |                2 |              2 |
|  SWCLK_IBUF_BUFG |                                                                                                                                                                     | cm3_core_i/proc_sys_reset_0/U0/mb_reset                                                                                           |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/opt_demc_trcena_reg_rep[0]                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                       |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[0]_1                                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                         |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_18[0]                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                       |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[0]_1                                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                       |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_0[0]                                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_0[1]                                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                       |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_we                                                     |                                                                                                                                   |                1 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___525_n_0                                                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[3]                                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                         |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[3]                                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_2                       |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[3]                                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                       |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_de_2_ex_en                                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                       |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_ctl/lsu_op_de                                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_0[2]                                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                         |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_de_2_ex_en                                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                2 |              2 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we                                          | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                       |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_de_2_ex_en                                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                       |                3 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg_4[0]                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/instr_reg_we                                           |                                                                                                                                   |                3 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_we                                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                       |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/mul_input_sel_we                                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg_6[0]                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                       |                3 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_valid_ex_reg_8[0]                                      | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                       |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_18[0]                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/input_port_data_reg[0]_12[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/airc_we                                                               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                       |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/div_cnt_we                                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we                                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                       |                2 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/div_cnt_we                                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                       |                1 |              3 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_ici_remaining_ex[3]_i_1_n_0                            |                                                                                                                                   |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_addracc_wait_reg_reg                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                         |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_addracc_wait_reg_reg_0[0]                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                       |                3 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_7[0]                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_49[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_42[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                1 |              4 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/WireCtrlEn                                                                          | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                  |                2 |              4 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                 |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                 |                                                                                                                                   |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                              | cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                               |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                   |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_we                                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_14[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/p_28_in                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                3 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_35[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_3[0]                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[14]                                                               |                                                                                                                                   |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_rf_de_2_ex_en                                          | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                       |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_28[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                  | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                   |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[17]                                                               |                                                                                                                                   |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[11]                                                               |                                                                                                                                   |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[8]                                                                |                                                                                                                                   |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                   |                                                                                                                                   |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_APBcurr[3]_i_1_n_0                                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state[13]_i_1_n_0                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_ctl/nxt_instr_lsu_ctl_ex[5]                                                  |                                                                                                                                   |                4 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_21[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                1 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                       |                2 |              4 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[1]                                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                       |                3 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                     | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                            |                2 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[15]                                                               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                1 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[18]                                                               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                3 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_htrans/req_trans_pulse                                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                1 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/alu_mcyc_state_we                                          | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                       |                4 |              5 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/SerCntEn                                                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                  |                2 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/lsu_exit_we                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                       |                2 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsu_addracc_wait_reg_reg                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                       |                1 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_pend_we                                          | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                         |                2 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/lsm_reg_valid_ex                                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                       |                3 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                      | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                            |                2 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/int_nxt_isr_we                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                         |                2 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/E[0]                                                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                5 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_0[1]                                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                1 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[0]_2                                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                4 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/u_cm3_sync_dappwrup/dap_clk_en                                                                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                2 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/opt_demc_trcena_reg_2[0]                                       |                                                                                                                                   |                2 |              5 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[9]                                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                3 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_22[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                1 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_10[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/clz_res_reg_we                                             |                                                                                                                                   |                4 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_29[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_52[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                3 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_0[2]                                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/fp_comp6_enable_reg[0]                                         |                                                                                                                                   |                4 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_ahb_to_apb/apb_pwrite_reg_0[0]                                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                1 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_31[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_15[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                1 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_43[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                3 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_2[0]                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[0]                                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                       |                4 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___525_n_0                                                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                       |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_0[0]                                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                         |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_status_we                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                       |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/input_port_data_reg[0]_12[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                       |                3 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/state_we                                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                       |                6 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_8[0]                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_38[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_APBcurr_reg[2]_0[0]                                                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                3 |              6 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                    |                3 |              6 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]              |                3 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_50[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                4 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_36[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              6 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]              |                3 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                       | cm3_core_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                              |                2 |              6 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ResetCountEn                                                                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                  |                3 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_17[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                3 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_24[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_45[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slv_hprot1_reg_reg_1[0]                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                4 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/E[0]                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/it_skid_we                                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                       |                2 |              6 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_ppb_decoder/ppb_sel_data_we                                                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                4 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/E[0]                                                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                2 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg_4[0]                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                       |                5 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                 | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                              |                2 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/instr_de_reg[10]_3[0]                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                       |                3 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/E[2]                                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                       |                6 |              7 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[2]                                        |                                                                                                                                   |                7 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg0                                                                                                    |                                                                                                                                   |                5 |              8 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/SR[0]                |                2 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                           | cm3_core_i/axi_gpio_0/U0/bus2ip_reset                                                                                             |                1 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                          | cm3_core_i/axi_gpio_0/U0/bus2ip_reset                                                                                             |                1 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                   |                                                                                                                                   |                1 |              8 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                       |                6 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                         |                                                                                                                                   |                1 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_trans_state_we                                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                6 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/mpu_canceld_reg_reg_6[0]                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                       |                2 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[0]                                        |                                                                                                                                   |                7 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[1]                                        |                                                                                                                                   |                7 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/masked_write_buff_we[3]                                        |                                                                                                                                   |                7 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/input_port_data_reg[0]_12[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                         |                6 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_output_stage_ppb/input_port_data_reg[0]_20[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                6 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata3_we                                              |                                                                                                                                   |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata2_we                                              |                                                                                                                                   |                6 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata0_we                                              |                                                                                                                                   |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/shared_rwdata1_we                                              |                                                                                                                                   |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_sync_habort/q_reg_5[0]                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                6 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/shift_in2_fast_we                                          | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_ctl/lsu_op_de                                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                       |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/fault_lsu_bus_we                                       | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                         |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/access_we                                                  | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/it_reg_we                                                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                       |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_48[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_en[1]                                          | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_en[0]                                          | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/base_addr_en[2]                                          | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_11[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_12[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_18[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_20[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_1[0]                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_25[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_26[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_27[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_30[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_23[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_32[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_33[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                6 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_34[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_37[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_19[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_13[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_16[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                7 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_9[0]                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_51[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_6[0]                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_44[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_46[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_41[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                6 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_47[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_39[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                2 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_5[0]                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_4[0]                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/rgn_byte_wr_reg_reg[2]_40[0]                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                            | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]      |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_4[0]                                                    |                                                                                                                                   |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_4[1]                                                    |                                                                                                                                   |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_4[3]                                                    |                                                                                                                                   |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_we_reg[3]_4[2]                                                    |                                                                                                                                   |                6 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_reg_addr_reg[2]_8[0]                                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/stick_reload_en[1]                                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                       |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/stick_reload_en[2]                                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                         |                5 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/stick_reload_en[0]                                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                         |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/opt_dhcs_c_snapstall_reg_0[0]                                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg022_out                                                                                              |                                                                                                                                   |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg0                                                                                                    |                                                                                                                                   |                3 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg020_out                                                                                              |                                                                                                                                   |                6 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_dtcm/buf_data_reg018_out                                                                                              |                                                                                                                                   |                4 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg018_out                                                                                              |                                                                                                                                   |                7 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg022_out                                                                                              |                                                                                                                                   |                6 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_cmsdk_ahb_to_itcm/buf_data_reg020_out                                                                                              |                                                                                                                                   |                7 |              8 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                      |                                                                                                                                   |                4 |              9 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/E[0]                                               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                       |                5 |              9 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/dbg_wr_isr_reg_0[0]                                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                         |                4 |              9 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                       |                6 |              9 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                       | cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                               |                3 |              9 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                      |                                                                                                                                   |                5 |              9 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu_ctl/alu_de_2_ex_en                                                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |                6 |              9 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/in_pop_reg[0]                                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                       |                9 |             10 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/FSM_onehot_slv_state_reg[1]_0[0]                                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                5 |             10 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_mpu/u_cm3_mpu_full/u_cm3_mpu_ppb_intf/ahb_en                                                   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |                3 |             10 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/opt_demc_trcena_reg_rep[0]                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                       |                3 |             10 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/FSM_onehot_state[13]_i_1_n_0                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                       |                6 |             10 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/CtrlStatEn                                                                          | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                  |                3 |             10 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_main/u_cm3_nvic_int_state/update_pend_state                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                         |                5 |             10 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                               |                5 |             11 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                   |                4 |             11 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/BuscntEn                                                                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                6 |             12 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0    |                                                                                                                                   |                4 |             12 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_slv/dap_tra_reg_we                                                 |                                                                                                                                   |                5 |             12 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                            |                6 |             12 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[12]                                                               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                3 |             12 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                          |                4 |             12 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/TrnferCntEn                                                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                  |                4 |             12 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1__0_n_0 |                                                                                                                                   |                5 |             12 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_immed_we                                             |                                                                                                                                   |               12 |             13 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ApSelEn                                                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                  |                3 |             13 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu_ctl/alu_de_2_ex_en                                                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                       |                8 |             13 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/int_vect_trk_fe_reg[0]                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |               13 |             15 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst                                                                                 |                5 |             16 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu_ctl/lsu_rf_addr_we                                                           | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                       |                4 |             16 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_ppb_intf/ppb_en                                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                5 |             17 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ctl/int_vect_trk_fe_reg[0]                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                       |               14 |             17 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/opt_demc_trcena_reg_rep[0]                                 | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                       |                7 |             17 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/itcm_phase_reg_reg_0[0]                                        | cm3_core_i/proc_sys_reset_0/U0/mb_reset                                                                                           |               11 |             18 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                       |               17 |             18 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/slv_hprot1_reg_reg_3[0]                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |                4 |             18 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/bm_state_reg[3]_3[0]                                           | cm3_core_i/proc_sys_reset_0/U0/mb_reset                                                                                           |                6 |             18 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_immed_we                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/int_invoke_reg_0 |               14 |             19 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/instr_de_2_ex_en                                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                       |               13 |             19 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                       |               13 |             20 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rst_pc_valid_ex_reg_3[0]                                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                       |               11 |             20 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPDpApbIf/FSM_onehot_APBcurr_reg[2]_1                                                              |                                                                                                                                   |                8 |             20 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                       | cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                          |                6 |             22 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[0]                                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |               14 |             23 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/E[0]                                               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_6                       |               13 |             23 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/stick_count_we                                                             | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                       |               11 |             24 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_remap_remap[23]_i_1_n_0                                                                 |                                                                                                                                   |               10 |             24 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp7_we                                                                                |                                                                                                                                   |                9 |             27 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp6_comp[26]_i_1_n_0                                                                  |                                                                                                                                   |               13 |             27 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/DbgClkEn                                                                            | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                  |               15 |             27 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_2_out[0]                                                                                                 | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                    |                8 |             28 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp4_we                                                                                |                                                                                                                                   |                6 |             29 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ahbintf/aligned_addr[31]_i_3_0[0]                              | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |               10 |             29 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp0_we                                                                                |                                                                                                                                   |                8 |             29 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp5_we                                                                                |                                                                                                                                   |                6 |             29 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp1_we                                                                                |                                                                                                                                   |                8 |             29 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp3_comp[26]_i_1_n_0                                                                  |                                                                                                                                   |                8 |             29 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_fpb/fp_comp2_comp[26]_i_1_n_0                                                                  |                                                                                                                                   |                8 |             29 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                    |               11 |             29 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_3                       |               19 |             30 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/reg15_we                                                                                   |                                                                                                                                   |                9 |             30 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_pc_lr_ex_reg[0]_2[0]                                                |                                                                                                                                   |               13 |             30 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___377_n_0                                                                                |                                                                                                                                   |               14 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/reg7_we                                                                                    |                                                                                                                                   |               19 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_dec/u_cm3_dpu_br_dec/E[0]                                                        | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_5                       |               21 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___527_n_0                                                                                |                                                                                                                                   |               12 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___529_n_0                                                                                |                                                                                                                                   |               12 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___483_n_0                                                                                |                                                                                                                                   |               13 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___533_n_0                                                                                |                                                                                                                                   |               15 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/int_invoke_reg_15[0]                                       |                                                                                                                                   |               31 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/slv_haddr_reg_we                                               | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |               15 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___531_n_0                                                                                |                                                                                                                                   |               15 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/addrbuf_addr_we                                                |                                                                                                                                   |               25 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex_reg[3]_rep_4[0]                         |                                                                                                                                   |               27 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex_reg[1]_11[0]                            |                                                                                                                                   |               23 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_fetch/u_cm3_dpu_fetch_ahbintf/fe_buf_word_2_we                                   |                                                                                                                                   |               20 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_pc_lr_ex_reg[0]_0[0]                                 |                                                                                                                                   |               14 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/instr_pc_lr_ex_reg[0]_1[0]                                 |                                                                                                                                   |               13 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/q_reg_0[0]                                                                          | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |               15 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___380_n_0                                                                                |                                                                                                                                   |               13 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_status/instr_pc_lr_ex_reg[0]_3[0]                                                |                                                                                                                                   |               17 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___379_n_0                                                                                |                                                                                                                                   |               11 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[16]                                                               |                                                                                                                                   |               12 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[7]                                                                |                                                                                                                                   |               18 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[13]                                                               |                                                                                                                                   |               14 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/i___378_n_0                                                                                |                                                                                                                                   |               18 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                           | cm3_core_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                   |               12 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dwt/u_dwt_apb_if/register_we[10]                                                               |                                                                                                                                   |               13 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/reg3_we                                                                                    |                                                                                                                                   |               13 |             32 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/iBusWdataEn                                                                         | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                  |                8 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_lsu/u_cm3_dpu_lsu_ctl/instr_de_reg[10][0]                                        |                                                                                                                                   |               31 |             32 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/RetryReg[31]_i_1_n_0                                                                | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                  |               10 |             32 |
|  SWCLK_IBUF_BUFG | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/ShiftReg                                                                            |                                                                                                                                   |               16 |             32 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/reg11_we                                                                                   |                                                                                                                                   |               17 |             32 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_0                       |               22 |             33 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                   |                                                                                                                                   |                9 |             33 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_bus_matrix/u_cm3_mtx_bit_master/NewAddr                                                        | cm3_core_i/proc_sys_reset_0/U0/mb_reset                                                                                           |                9 |             34 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                      |                                                                                                                                   |                9 |             34 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                        |                                                                                                                                   |               14 |             34 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                      |                                                                                                                                   |                8 |             34 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_onehot_state_reg[0]_0[0]              |                                                                                                                                   |                9 |             34 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                          |                                                                                                                                   |               10 |             34 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                             |                                                                                                                                   |               11 |             34 |
|  CLK_IBUF_BUFG   | cm3_core_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                 |                                                                                                                                   |               16 |             34 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_alu/u_cm3_dpu_alu_ctl/ialu_mcyc_state_ex_reg[3]_rep_3[0]                         |                                                                                                                                   |               27 |             35 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg                         |               24 |             35 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/axi_gpio_0/U0/bus2ip_reset                                                                                             |               12 |             36 |
|  SWCLK_IBUF_BUFG |                                                                                                                                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uDAPSWJDP/uDAPSwDpProtocol/po_trst_n_qq_reg                                  |               22 |             39 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/proc_sys_reset_0/U0/mb_reset                                                                                           |               25 |             44 |
|  CLK_IBUF_BUFG   | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dpu/u_cm3_dpu_exec/rst_pc_valid_ex_reg_3[0]                                                    | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_4                       |               20 |             46 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/poreset_n_qq_reg_1                       |               38 |             49 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_nvic/u_cm3_nvic_reg/airc_vectreset_reg_0                     |               36 |             51 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     | cm3_core_i/CORTEXM3_AXI_0/inst/u_CORTEXM3INTEGRATION/uCORTEXM3/u_cm3_dap_ahb_ap/u_cm3_dap_ahb_ap_mst/poreset_n_qq_reg             |               47 |             84 |
|  CLK_IBUF_BUFG   |                                                                                                                                                                     |                                                                                                                                   |               78 |            221 |
+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


