#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5571165a94a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55711666d380 .scope module, "JR_tb" "JR_tb" 3 1;
 .timescale 0 0;
v0x5571166976d0_0 .net "active", 0 0, L_0x5571166b1740;  1 drivers
v0x557116697790_0 .var "clk", 0 0;
v0x557116697830_0 .var "clk_enable", 0 0;
v0x557116697920_0 .net "data_address", 31 0, L_0x5571166afdf0;  1 drivers
v0x5571166979c0_0 .net "data_read", 0 0, L_0x5571166ad970;  1 drivers
v0x557116697ab0_0 .var "data_readdata", 31 0;
v0x557116697b80_0 .net "data_write", 0 0, L_0x5571166ad790;  1 drivers
v0x557116697c50_0 .net "data_writedata", 31 0, L_0x5571166afae0;  1 drivers
v0x557116697d20_0 .net "instr_address", 31 0, L_0x5571166b0dd0;  1 drivers
v0x557116697e80_0 .var "instr_readdata", 31 0;
v0x557116697f20_0 .net "register_v0", 31 0, L_0x5571166afa70;  1 drivers
v0x557116698010_0 .var "reset", 0 0;
S_0x55711665bba0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x55711666d380;
 .timescale 0 0;
v0x55711666a130_0 .var "imm", 15 0;
v0x55711666abf0_0 .var "imm_instr", 31 0;
v0x55711666e100_0 .var "opcode", 5 0;
v0x557116673290_0 .var "rs", 4 0;
v0x5571166735f0_0 .var "rt", 4 0;
E_0x5571165a8750 .event posedge, v0x55711668c000_0;
S_0x55711665bfd0 .scope module, "dut" "mips_cpu_harvard" 3 77, 4 1 0, S_0x55711666d380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55711666a010 .functor OR 1, L_0x5571166a9170, L_0x5571166a93f0, C4<0>, C4<0>;
L_0x55711666dfe0 .functor BUFZ 1, L_0x5571166a8bd0, C4<0>, C4<0>, C4<0>;
L_0x5571165dd890 .functor BUFZ 1, L_0x5571166a8d70, C4<0>, C4<0>, C4<0>;
L_0x5571166734d0 .functor BUFZ 1, L_0x5571166a8d70, C4<0>, C4<0>, C4<0>;
L_0x5571166a9930 .functor AND 1, L_0x5571166a8bd0, L_0x5571166a9c30, C4<1>, C4<1>;
L_0x5571166740e0 .functor OR 1, L_0x5571166a9930, L_0x5571166a9810, C4<0>, C4<0>;
L_0x55711661b160 .functor OR 1, L_0x5571166740e0, L_0x5571166a9a40, C4<0>, C4<0>;
L_0x5571166a9ed0 .functor OR 1, L_0x55711661b160, L_0x5571166ab530, C4<0>, C4<0>;
L_0x5571166a9fe0 .functor OR 1, L_0x5571166a9ed0, L_0x5571166aac90, C4<0>, C4<0>;
L_0x5571166aa0a0 .functor BUFZ 1, L_0x5571166a8e90, C4<0>, C4<0>, C4<0>;
L_0x5571166aab80 .functor AND 1, L_0x5571166aa5f0, L_0x5571166aa950, C4<1>, C4<1>;
L_0x5571166aac90 .functor OR 1, L_0x5571166aa2f0, L_0x5571166aab80, C4<0>, C4<0>;
L_0x5571166ab530 .functor AND 1, L_0x5571166ab060, L_0x5571166ab310, C4<1>, C4<1>;
L_0x5571166abce0 .functor OR 1, L_0x5571166ab780, L_0x5571166abaa0, C4<0>, C4<0>;
L_0x5571166aadf0 .functor OR 1, L_0x5571166ac250, L_0x5571166ac550, C4<0>, C4<0>;
L_0x5571166ac430 .functor AND 1, L_0x5571166abf60, L_0x5571166aadf0, C4<1>, C4<1>;
L_0x5571166acd50 .functor OR 1, L_0x5571166ac9e0, L_0x5571166acc60, C4<0>, C4<0>;
L_0x5571166ad050 .functor OR 1, L_0x5571166acd50, L_0x5571166ace60, C4<0>, C4<0>;
L_0x5571166ad200 .functor AND 1, L_0x5571166a8bd0, L_0x5571166ad050, C4<1>, C4<1>;
L_0x5571166ad3b0 .functor AND 1, L_0x5571166a8bd0, L_0x5571166ad2c0, C4<1>, C4<1>;
L_0x5571166ad6d0 .functor AND 1, L_0x5571166a8bd0, L_0x5571166ad160, C4<1>, C4<1>;
L_0x5571166ad970 .functor BUFZ 1, L_0x5571165dd890, C4<0>, C4<0>, C4<0>;
L_0x5571166ae600 .functor AND 1, L_0x5571166b1740, L_0x5571166a9fe0, C4<1>, C4<1>;
L_0x5571166ae710 .functor OR 1, L_0x5571166aac90, L_0x5571166ab530, C4<0>, C4<0>;
L_0x5571166afae0 .functor BUFZ 32, L_0x5571166af960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571166afba0 .functor BUFZ 32, L_0x5571166ae8f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571166afcf0 .functor BUFZ 32, L_0x5571166af960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571166afdf0 .functor BUFZ 32, v0x55711668b210_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571166b0a70 .functor AND 1, v0x557116697830_0, L_0x5571166ad200, C4<1>, C4<1>;
L_0x5571166b0ae0 .functor AND 1, L_0x5571166b0a70, v0x5571166947a0_0, C4<1>, C4<1>;
L_0x5571166b0dd0 .functor BUFZ 32, v0x55711668c0c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571166b1740 .functor BUFZ 1, v0x5571166947a0_0, C4<0>, C4<0>, C4<0>;
L_0x5571166b1950 .functor AND 1, v0x557116697830_0, v0x5571166947a0_0, C4<1>, C4<1>;
v0x55711668edb0_0 .net *"_ivl_100", 31 0, L_0x5571166aae60;  1 drivers
L_0x7fa7cf452498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55711668eeb0_0 .net *"_ivl_103", 25 0, L_0x7fa7cf452498;  1 drivers
L_0x7fa7cf4524e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55711668ef90_0 .net/2u *"_ivl_104", 31 0, L_0x7fa7cf4524e0;  1 drivers
v0x55711668f050_0 .net *"_ivl_106", 0 0, L_0x5571166ab060;  1 drivers
v0x55711668f110_0 .net *"_ivl_109", 5 0, L_0x5571166ab270;  1 drivers
L_0x7fa7cf452528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55711668f1f0_0 .net/2u *"_ivl_110", 5 0, L_0x7fa7cf452528;  1 drivers
v0x55711668f2d0_0 .net *"_ivl_112", 0 0, L_0x5571166ab310;  1 drivers
v0x55711668f390_0 .net *"_ivl_116", 31 0, L_0x5571166ab690;  1 drivers
L_0x7fa7cf452570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55711668f470_0 .net *"_ivl_119", 25 0, L_0x7fa7cf452570;  1 drivers
L_0x7fa7cf4520a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55711668f550_0 .net/2u *"_ivl_12", 5 0, L_0x7fa7cf4520a8;  1 drivers
L_0x7fa7cf4525b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55711668f630_0 .net/2u *"_ivl_120", 31 0, L_0x7fa7cf4525b8;  1 drivers
v0x55711668f710_0 .net *"_ivl_122", 0 0, L_0x5571166ab780;  1 drivers
v0x55711668f7d0_0 .net *"_ivl_124", 31 0, L_0x5571166ab9b0;  1 drivers
L_0x7fa7cf452600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55711668f8b0_0 .net *"_ivl_127", 25 0, L_0x7fa7cf452600;  1 drivers
L_0x7fa7cf452648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55711668f990_0 .net/2u *"_ivl_128", 31 0, L_0x7fa7cf452648;  1 drivers
v0x55711668fa70_0 .net *"_ivl_130", 0 0, L_0x5571166abaa0;  1 drivers
v0x55711668fb30_0 .net *"_ivl_134", 31 0, L_0x5571166abe70;  1 drivers
L_0x7fa7cf452690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55711668fd20_0 .net *"_ivl_137", 25 0, L_0x7fa7cf452690;  1 drivers
L_0x7fa7cf4526d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55711668fe00_0 .net/2u *"_ivl_138", 31 0, L_0x7fa7cf4526d8;  1 drivers
v0x55711668fee0_0 .net *"_ivl_140", 0 0, L_0x5571166abf60;  1 drivers
v0x55711668ffa0_0 .net *"_ivl_143", 5 0, L_0x5571166ac1b0;  1 drivers
L_0x7fa7cf452720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x557116690080_0 .net/2u *"_ivl_144", 5 0, L_0x7fa7cf452720;  1 drivers
v0x557116690160_0 .net *"_ivl_146", 0 0, L_0x5571166ac250;  1 drivers
v0x557116690220_0 .net *"_ivl_149", 5 0, L_0x5571166ac4b0;  1 drivers
L_0x7fa7cf452768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x557116690300_0 .net/2u *"_ivl_150", 5 0, L_0x7fa7cf452768;  1 drivers
v0x5571166903e0_0 .net *"_ivl_152", 0 0, L_0x5571166ac550;  1 drivers
v0x5571166904a0_0 .net *"_ivl_155", 0 0, L_0x5571166aadf0;  1 drivers
v0x557116690560_0 .net *"_ivl_159", 1 0, L_0x5571166ac8f0;  1 drivers
L_0x7fa7cf4520f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x557116690640_0 .net/2u *"_ivl_16", 5 0, L_0x7fa7cf4520f0;  1 drivers
L_0x7fa7cf4527b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x557116690720_0 .net/2u *"_ivl_160", 1 0, L_0x7fa7cf4527b0;  1 drivers
v0x557116690800_0 .net *"_ivl_162", 0 0, L_0x5571166ac9e0;  1 drivers
L_0x7fa7cf4527f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5571166908c0_0 .net/2u *"_ivl_164", 5 0, L_0x7fa7cf4527f8;  1 drivers
v0x5571166909a0_0 .net *"_ivl_166", 0 0, L_0x5571166acc60;  1 drivers
v0x557116690c70_0 .net *"_ivl_169", 0 0, L_0x5571166acd50;  1 drivers
L_0x7fa7cf452840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x557116690d30_0 .net/2u *"_ivl_170", 5 0, L_0x7fa7cf452840;  1 drivers
v0x557116690e10_0 .net *"_ivl_172", 0 0, L_0x5571166ace60;  1 drivers
v0x557116690ed0_0 .net *"_ivl_175", 0 0, L_0x5571166ad050;  1 drivers
L_0x7fa7cf452888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x557116690f90_0 .net/2u *"_ivl_178", 5 0, L_0x7fa7cf452888;  1 drivers
v0x557116691070_0 .net *"_ivl_180", 0 0, L_0x5571166ad2c0;  1 drivers
L_0x7fa7cf4528d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x557116691130_0 .net/2u *"_ivl_184", 5 0, L_0x7fa7cf4528d0;  1 drivers
v0x557116691210_0 .net *"_ivl_186", 0 0, L_0x5571166ad160;  1 drivers
L_0x7fa7cf452918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5571166912d0_0 .net/2u *"_ivl_190", 0 0, L_0x7fa7cf452918;  1 drivers
v0x5571166913b0_0 .net *"_ivl_20", 31 0, L_0x5571166a9030;  1 drivers
L_0x7fa7cf452960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x557116691490_0 .net/2u *"_ivl_200", 4 0, L_0x7fa7cf452960;  1 drivers
v0x557116691570_0 .net *"_ivl_203", 4 0, L_0x5571166ade90;  1 drivers
v0x557116691650_0 .net *"_ivl_205", 4 0, L_0x5571166ae0b0;  1 drivers
v0x557116691730_0 .net *"_ivl_206", 4 0, L_0x5571166ae150;  1 drivers
v0x557116691810_0 .net *"_ivl_213", 0 0, L_0x5571166ae710;  1 drivers
L_0x7fa7cf4529a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5571166918d0_0 .net/2u *"_ivl_214", 31 0, L_0x7fa7cf4529a8;  1 drivers
v0x5571166919b0_0 .net *"_ivl_216", 31 0, L_0x5571166ae850;  1 drivers
v0x557116691a90_0 .net *"_ivl_218", 31 0, L_0x5571166aeb00;  1 drivers
v0x557116691b70_0 .net *"_ivl_220", 31 0, L_0x5571166aec90;  1 drivers
v0x557116691c50_0 .net *"_ivl_222", 31 0, L_0x5571166aefd0;  1 drivers
L_0x7fa7cf452138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557116691d30_0 .net *"_ivl_23", 25 0, L_0x7fa7cf452138;  1 drivers
v0x557116691e10_0 .net *"_ivl_235", 0 0, L_0x5571166b0a70;  1 drivers
L_0x7fa7cf452b58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x557116691ed0_0 .net/2u *"_ivl_238", 31 0, L_0x7fa7cf452b58;  1 drivers
L_0x7fa7cf452180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x557116691fb0_0 .net/2u *"_ivl_24", 31 0, L_0x7fa7cf452180;  1 drivers
v0x557116692090_0 .net *"_ivl_243", 0 0, L_0x5571166b0f30;  1 drivers
L_0x7fa7cf452ba0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x557116692170_0 .net/2u *"_ivl_244", 15 0, L_0x7fa7cf452ba0;  1 drivers
L_0x7fa7cf452be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557116692250_0 .net/2u *"_ivl_246", 15 0, L_0x7fa7cf452be8;  1 drivers
v0x557116692330_0 .net *"_ivl_248", 15 0, L_0x5571166b11a0;  1 drivers
v0x557116692410_0 .net *"_ivl_251", 15 0, L_0x5571166b1330;  1 drivers
v0x5571166924f0_0 .net *"_ivl_26", 0 0, L_0x5571166a9170;  1 drivers
v0x5571166925b0_0 .net *"_ivl_28", 31 0, L_0x5571166a9300;  1 drivers
L_0x7fa7cf4521c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557116692690_0 .net *"_ivl_31", 25 0, L_0x7fa7cf4521c8;  1 drivers
L_0x7fa7cf452210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x557116692b80_0 .net/2u *"_ivl_32", 31 0, L_0x7fa7cf452210;  1 drivers
v0x557116692c60_0 .net *"_ivl_34", 0 0, L_0x5571166a93f0;  1 drivers
v0x557116692d20_0 .net *"_ivl_4", 31 0, L_0x557116698a70;  1 drivers
v0x557116692e00_0 .net *"_ivl_45", 2 0, L_0x5571166a96e0;  1 drivers
L_0x7fa7cf452258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x557116692ee0_0 .net/2u *"_ivl_46", 2 0, L_0x7fa7cf452258;  1 drivers
v0x557116692fc0_0 .net *"_ivl_51", 2 0, L_0x5571166a99a0;  1 drivers
L_0x7fa7cf4522a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5571166930a0_0 .net/2u *"_ivl_52", 2 0, L_0x7fa7cf4522a0;  1 drivers
v0x557116693180_0 .net *"_ivl_57", 0 0, L_0x5571166a9c30;  1 drivers
v0x557116693240_0 .net *"_ivl_59", 0 0, L_0x5571166a9930;  1 drivers
v0x557116693300_0 .net *"_ivl_61", 0 0, L_0x5571166740e0;  1 drivers
v0x5571166933c0_0 .net *"_ivl_63", 0 0, L_0x55711661b160;  1 drivers
v0x557116693480_0 .net *"_ivl_65", 0 0, L_0x5571166a9ed0;  1 drivers
L_0x7fa7cf452018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557116693540_0 .net *"_ivl_7", 25 0, L_0x7fa7cf452018;  1 drivers
v0x557116693620_0 .net *"_ivl_70", 31 0, L_0x5571166aa1c0;  1 drivers
L_0x7fa7cf4522e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557116693700_0 .net *"_ivl_73", 25 0, L_0x7fa7cf4522e8;  1 drivers
L_0x7fa7cf452330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5571166937e0_0 .net/2u *"_ivl_74", 31 0, L_0x7fa7cf452330;  1 drivers
v0x5571166938c0_0 .net *"_ivl_76", 0 0, L_0x5571166aa2f0;  1 drivers
v0x557116693980_0 .net *"_ivl_78", 31 0, L_0x5571166aa460;  1 drivers
L_0x7fa7cf452060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557116693a60_0 .net/2u *"_ivl_8", 31 0, L_0x7fa7cf452060;  1 drivers
L_0x7fa7cf452378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557116693b40_0 .net *"_ivl_81", 25 0, L_0x7fa7cf452378;  1 drivers
L_0x7fa7cf4523c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x557116693c20_0 .net/2u *"_ivl_82", 31 0, L_0x7fa7cf4523c0;  1 drivers
v0x557116693d00_0 .net *"_ivl_84", 0 0, L_0x5571166aa5f0;  1 drivers
v0x557116693dc0_0 .net *"_ivl_87", 0 0, L_0x5571166aa760;  1 drivers
v0x557116693ea0_0 .net *"_ivl_88", 31 0, L_0x5571166aa500;  1 drivers
L_0x7fa7cf452408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557116693f80_0 .net *"_ivl_91", 30 0, L_0x7fa7cf452408;  1 drivers
L_0x7fa7cf452450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x557116694060_0 .net/2u *"_ivl_92", 31 0, L_0x7fa7cf452450;  1 drivers
v0x557116694140_0 .net *"_ivl_94", 0 0, L_0x5571166aa950;  1 drivers
v0x557116694200_0 .net *"_ivl_97", 0 0, L_0x5571166aab80;  1 drivers
v0x5571166942c0_0 .net "active", 0 0, L_0x5571166b1740;  alias, 1 drivers
v0x557116694380_0 .net "alu_op1", 31 0, L_0x5571166afba0;  1 drivers
v0x557116694440_0 .net "alu_op2", 31 0, L_0x5571166afcf0;  1 drivers
v0x557116694500_0 .net "alui_instr", 0 0, L_0x5571166a9810;  1 drivers
v0x5571166945c0_0 .net "b_flag", 0 0, v0x55711668add0_0;  1 drivers
v0x557116694660_0 .net "clk", 0 0, v0x557116697790_0;  1 drivers
v0x557116694700_0 .net "clk_enable", 0 0, v0x557116697830_0;  1 drivers
v0x5571166947a0_0 .var "cpu_active", 0 0;
v0x557116694840_0 .net "curr_addr", 31 0, v0x55711668c0c0_0;  1 drivers
v0x557116694910_0 .net "curr_addr_p4", 31 0, L_0x5571166b0d30;  1 drivers
v0x5571166949d0_0 .net "data_address", 31 0, L_0x5571166afdf0;  alias, 1 drivers
v0x557116694ab0_0 .net "data_read", 0 0, L_0x5571166ad970;  alias, 1 drivers
v0x557116694b70_0 .net "data_readdata", 31 0, v0x557116697ab0_0;  1 drivers
v0x557116694c50_0 .net "data_write", 0 0, L_0x5571166ad790;  alias, 1 drivers
v0x557116694d10_0 .net "data_writedata", 31 0, L_0x5571166afae0;  alias, 1 drivers
v0x557116694df0_0 .net "funct_code", 5 0, L_0x557116698940;  1 drivers
v0x557116694ed0_0 .net "hi_out", 31 0, v0x55711668c750_0;  1 drivers
v0x557116694fc0_0 .net "hl_reg_enable", 0 0, L_0x5571166b0ae0;  1 drivers
v0x557116695060_0 .net "instr_address", 31 0, L_0x5571166b0dd0;  alias, 1 drivers
v0x557116695120_0 .net "instr_opcode", 5 0, L_0x5571166988a0;  1 drivers
v0x557116695200_0 .net "instr_readdata", 31 0, v0x557116697e80_0;  1 drivers
v0x5571166952c0_0 .net "j_imm", 0 0, L_0x5571166abce0;  1 drivers
v0x557116695360_0 .net "j_reg", 0 0, L_0x5571166ac430;  1 drivers
v0x557116695420_0 .net "l_type", 0 0, L_0x5571166a9a40;  1 drivers
v0x5571166954e0_0 .net "link_const", 0 0, L_0x5571166aac90;  1 drivers
v0x5571166955a0_0 .net "link_reg", 0 0, L_0x5571166ab530;  1 drivers
v0x557116695660_0 .net "lo_out", 31 0, v0x55711668cfa0_0;  1 drivers
v0x557116695750_0 .net "lw", 0 0, L_0x5571166a8d70;  1 drivers
v0x5571166957f0_0 .net "mem_read", 0 0, L_0x5571165dd890;  1 drivers
v0x5571166958b0_0 .net "mem_to_reg", 0 0, L_0x5571166734d0;  1 drivers
v0x557116695970_0 .net "mem_write", 0 0, L_0x5571166aa0a0;  1 drivers
v0x557116695a30_0 .net "memaddroffset", 31 0, v0x55711668b210_0;  1 drivers
v0x557116695b20_0 .net "mfhi", 0 0, L_0x5571166ad3b0;  1 drivers
v0x557116695bc0_0 .net "mflo", 0 0, L_0x5571166ad6d0;  1 drivers
v0x557116695c80_0 .net "movefrom", 0 0, L_0x55711666a010;  1 drivers
v0x557116695d40_0 .net "muldiv", 0 0, L_0x5571166ad200;  1 drivers
v0x557116696610_0 .var "next_instr_addr", 31 0;
v0x557116696700_0 .net "offset", 31 0, L_0x5571166b15b0;  1 drivers
v0x5571166967c0_0 .net "pc_enable", 0 0, L_0x5571166b1950;  1 drivers
v0x557116696890_0 .net "r_format", 0 0, L_0x5571166a8bd0;  1 drivers
v0x557116696930_0 .net "reg_a_read_data", 31 0, L_0x5571166ae8f0;  1 drivers
v0x557116696a20_0 .net "reg_a_read_index", 4 0, L_0x5571166adb40;  1 drivers
v0x557116696af0_0 .net "reg_b_read_data", 31 0, L_0x5571166af960;  1 drivers
v0x557116696bc0_0 .net "reg_b_read_index", 4 0, L_0x5571166adda0;  1 drivers
v0x557116696c90_0 .net "reg_dst", 0 0, L_0x55711666dfe0;  1 drivers
v0x557116696d30_0 .net "reg_write", 0 0, L_0x5571166a9fe0;  1 drivers
v0x557116696df0_0 .net "reg_write_data", 31 0, L_0x5571166af160;  1 drivers
v0x557116696ee0_0 .net "reg_write_enable", 0 0, L_0x5571166ae600;  1 drivers
v0x557116696fb0_0 .net "reg_write_index", 4 0, L_0x5571166ae470;  1 drivers
v0x557116697080_0 .net "register_v0", 31 0, L_0x5571166afa70;  alias, 1 drivers
v0x557116697150_0 .net "reset", 0 0, v0x557116698010_0;  1 drivers
v0x557116697280_0 .net "result", 31 0, v0x55711668b670_0;  1 drivers
v0x557116697350_0 .net "result_hi", 31 0, v0x55711668af70_0;  1 drivers
v0x5571166973f0_0 .net "result_lo", 31 0, v0x55711668b130_0;  1 drivers
v0x557116697490_0 .net "sw", 0 0, L_0x5571166a8e90;  1 drivers
E_0x5571165a82d0/0 .event anyedge, v0x55711668add0_0, v0x557116694910_0, v0x557116696700_0, v0x5571166952c0_0;
E_0x5571165a82d0/1 .event anyedge, v0x55711668b050_0, v0x557116695360_0, v0x55711668dd90_0;
E_0x5571165a82d0 .event/or E_0x5571165a82d0/0, E_0x5571165a82d0/1;
L_0x5571166988a0 .part v0x557116697e80_0, 26, 6;
L_0x557116698940 .part v0x557116697e80_0, 0, 6;
L_0x557116698a70 .concat [ 6 26 0 0], L_0x5571166988a0, L_0x7fa7cf452018;
L_0x5571166a8bd0 .cmp/eq 32, L_0x557116698a70, L_0x7fa7cf452060;
L_0x5571166a8d70 .cmp/eq 6, L_0x5571166988a0, L_0x7fa7cf4520a8;
L_0x5571166a8e90 .cmp/eq 6, L_0x5571166988a0, L_0x7fa7cf4520f0;
L_0x5571166a9030 .concat [ 6 26 0 0], L_0x5571166988a0, L_0x7fa7cf452138;
L_0x5571166a9170 .cmp/eq 32, L_0x5571166a9030, L_0x7fa7cf452180;
L_0x5571166a9300 .concat [ 6 26 0 0], L_0x5571166988a0, L_0x7fa7cf4521c8;
L_0x5571166a93f0 .cmp/eq 32, L_0x5571166a9300, L_0x7fa7cf452210;
L_0x5571166a96e0 .part L_0x5571166988a0, 3, 3;
L_0x5571166a9810 .cmp/eq 3, L_0x5571166a96e0, L_0x7fa7cf452258;
L_0x5571166a99a0 .part L_0x5571166988a0, 3, 3;
L_0x5571166a9a40 .cmp/eq 3, L_0x5571166a99a0, L_0x7fa7cf4522a0;
L_0x5571166a9c30 .reduce/nor L_0x5571166ad200;
L_0x5571166aa1c0 .concat [ 6 26 0 0], L_0x5571166988a0, L_0x7fa7cf4522e8;
L_0x5571166aa2f0 .cmp/eq 32, L_0x5571166aa1c0, L_0x7fa7cf452330;
L_0x5571166aa460 .concat [ 6 26 0 0], L_0x5571166988a0, L_0x7fa7cf452378;
L_0x5571166aa5f0 .cmp/eq 32, L_0x5571166aa460, L_0x7fa7cf4523c0;
L_0x5571166aa760 .part v0x557116697e80_0, 20, 1;
L_0x5571166aa500 .concat [ 1 31 0 0], L_0x5571166aa760, L_0x7fa7cf452408;
L_0x5571166aa950 .cmp/eq 32, L_0x5571166aa500, L_0x7fa7cf452450;
L_0x5571166aae60 .concat [ 6 26 0 0], L_0x5571166988a0, L_0x7fa7cf452498;
L_0x5571166ab060 .cmp/eq 32, L_0x5571166aae60, L_0x7fa7cf4524e0;
L_0x5571166ab270 .part v0x557116697e80_0, 0, 6;
L_0x5571166ab310 .cmp/eq 6, L_0x5571166ab270, L_0x7fa7cf452528;
L_0x5571166ab690 .concat [ 6 26 0 0], L_0x5571166988a0, L_0x7fa7cf452570;
L_0x5571166ab780 .cmp/eq 32, L_0x5571166ab690, L_0x7fa7cf4525b8;
L_0x5571166ab9b0 .concat [ 6 26 0 0], L_0x5571166988a0, L_0x7fa7cf452600;
L_0x5571166abaa0 .cmp/eq 32, L_0x5571166ab9b0, L_0x7fa7cf452648;
L_0x5571166abe70 .concat [ 6 26 0 0], L_0x5571166988a0, L_0x7fa7cf452690;
L_0x5571166abf60 .cmp/eq 32, L_0x5571166abe70, L_0x7fa7cf4526d8;
L_0x5571166ac1b0 .part v0x557116697e80_0, 0, 6;
L_0x5571166ac250 .cmp/eq 6, L_0x5571166ac1b0, L_0x7fa7cf452720;
L_0x5571166ac4b0 .part v0x557116697e80_0, 0, 6;
L_0x5571166ac550 .cmp/eq 6, L_0x5571166ac4b0, L_0x7fa7cf452768;
L_0x5571166ac8f0 .part L_0x557116698940, 3, 2;
L_0x5571166ac9e0 .cmp/eq 2, L_0x5571166ac8f0, L_0x7fa7cf4527b0;
L_0x5571166acc60 .cmp/eq 6, L_0x557116698940, L_0x7fa7cf4527f8;
L_0x5571166ace60 .cmp/eq 6, L_0x557116698940, L_0x7fa7cf452840;
L_0x5571166ad2c0 .cmp/eq 6, L_0x557116698940, L_0x7fa7cf452888;
L_0x5571166ad160 .cmp/eq 6, L_0x557116698940, L_0x7fa7cf4528d0;
L_0x5571166ad790 .functor MUXZ 1, L_0x7fa7cf452918, L_0x5571166aa0a0, L_0x5571166b1740, C4<>;
L_0x5571166adb40 .part v0x557116697e80_0, 21, 5;
L_0x5571166adda0 .part v0x557116697e80_0, 16, 5;
L_0x5571166ade90 .part v0x557116697e80_0, 11, 5;
L_0x5571166ae0b0 .part v0x557116697e80_0, 16, 5;
L_0x5571166ae150 .functor MUXZ 5, L_0x5571166ae0b0, L_0x5571166ade90, L_0x55711666dfe0, C4<>;
L_0x5571166ae470 .functor MUXZ 5, L_0x5571166ae150, L_0x7fa7cf452960, L_0x5571166aac90, C4<>;
L_0x5571166ae850 .arith/sum 32, L_0x5571166b0d30, L_0x7fa7cf4529a8;
L_0x5571166aeb00 .functor MUXZ 32, v0x55711668b670_0, v0x557116697ab0_0, L_0x5571166734d0, C4<>;
L_0x5571166aec90 .functor MUXZ 32, L_0x5571166aeb00, v0x55711668cfa0_0, L_0x5571166ad6d0, C4<>;
L_0x5571166aefd0 .functor MUXZ 32, L_0x5571166aec90, v0x55711668c750_0, L_0x5571166ad3b0, C4<>;
L_0x5571166af160 .functor MUXZ 32, L_0x5571166aefd0, L_0x5571166ae850, L_0x5571166ae710, C4<>;
L_0x5571166b0d30 .arith/sum 32, v0x55711668c0c0_0, L_0x7fa7cf452b58;
L_0x5571166b0f30 .part v0x557116697e80_0, 15, 1;
L_0x5571166b11a0 .functor MUXZ 16, L_0x7fa7cf452be8, L_0x7fa7cf452ba0, L_0x5571166b0f30, C4<>;
L_0x5571166b1330 .part v0x557116697e80_0, 0, 16;
L_0x5571166b15b0 .concat [ 16 16 0 0], L_0x5571166b1330, L_0x5571166b11a0;
S_0x55711666cfb0 .scope module, "cpu_alu" "alu" 4 157, 5 1 0, S_0x55711665bfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x557116674200_0 .net *"_ivl_10", 15 0, L_0x5571166b0130;  1 drivers
v0x55711668a780_0 .net *"_ivl_13", 15 0, L_0x5571166b0270;  1 drivers
L_0x7fa7cf452b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55711668a860_0 .net/2u *"_ivl_16", 15 0, L_0x7fa7cf452b10;  1 drivers
v0x55711668a920_0 .net *"_ivl_19", 15 0, L_0x5571166b06a0;  1 drivers
v0x55711668aa00_0 .net *"_ivl_5", 0 0, L_0x5571166b0090;  1 drivers
L_0x7fa7cf452a80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55711668ab30_0 .net/2u *"_ivl_6", 15 0, L_0x7fa7cf452a80;  1 drivers
L_0x7fa7cf452ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55711668ac10_0 .net/2u *"_ivl_8", 15 0, L_0x7fa7cf452ac8;  1 drivers
v0x55711668acf0_0 .net "addr_rt", 4 0, L_0x5571166b0970;  1 drivers
v0x55711668add0_0 .var "b_flag", 0 0;
v0x55711668ae90_0 .net "funct", 5 0, L_0x5571166afff0;  1 drivers
v0x55711668af70_0 .var "hi", 31 0;
v0x55711668b050_0 .net "instructionword", 31 0, v0x557116697e80_0;  alias, 1 drivers
v0x55711668b130_0 .var "lo", 31 0;
v0x55711668b210_0 .var "memaddroffset", 31 0;
v0x55711668b2f0_0 .var "multresult", 63 0;
v0x55711668b3d0_0 .net "op1", 31 0, L_0x5571166afba0;  alias, 1 drivers
v0x55711668b4b0_0 .net "op2", 31 0, L_0x5571166afcf0;  alias, 1 drivers
v0x55711668b590_0 .net "opcode", 5 0, L_0x5571166aff50;  1 drivers
v0x55711668b670_0 .var "result", 31 0;
v0x55711668b750_0 .net "shamt", 4 0, L_0x5571166b08d0;  1 drivers
v0x55711668b830_0 .net/s "sign_op1", 31 0, L_0x5571166afba0;  alias, 1 drivers
v0x55711668b8f0_0 .net/s "sign_op2", 31 0, L_0x5571166afcf0;  alias, 1 drivers
v0x55711668b990_0 .net "simmediatedata", 31 0, L_0x5571166b0520;  1 drivers
v0x55711668ba50_0 .net "uimmediatedata", 31 0, L_0x5571166b0740;  1 drivers
v0x55711668bb30_0 .net "unsign_op1", 31 0, L_0x5571166afba0;  alias, 1 drivers
v0x55711668bbf0_0 .net "unsign_op2", 31 0, L_0x5571166afcf0;  alias, 1 drivers
E_0x5571165cb6d0/0 .event anyedge, v0x55711668b590_0, v0x55711668ae90_0, v0x55711668b4b0_0, v0x55711668b750_0;
E_0x5571165cb6d0/1 .event anyedge, v0x55711668b3d0_0, v0x55711668b2f0_0, v0x55711668acf0_0, v0x55711668b990_0;
E_0x5571165cb6d0/2 .event anyedge, v0x55711668ba50_0;
E_0x5571165cb6d0 .event/or E_0x5571165cb6d0/0, E_0x5571165cb6d0/1, E_0x5571165cb6d0/2;
L_0x5571166aff50 .part v0x557116697e80_0, 26, 6;
L_0x5571166afff0 .part v0x557116697e80_0, 0, 6;
L_0x5571166b0090 .part v0x557116697e80_0, 15, 1;
L_0x5571166b0130 .functor MUXZ 16, L_0x7fa7cf452ac8, L_0x7fa7cf452a80, L_0x5571166b0090, C4<>;
L_0x5571166b0270 .part v0x557116697e80_0, 0, 16;
L_0x5571166b0520 .concat [ 16 16 0 0], L_0x5571166b0270, L_0x5571166b0130;
L_0x5571166b06a0 .part v0x557116697e80_0, 0, 16;
L_0x5571166b0740 .concat [ 16 16 0 0], L_0x5571166b06a0, L_0x7fa7cf452b10;
L_0x5571166b08d0 .part v0x557116697e80_0, 6, 5;
L_0x5571166b0970 .part v0x557116697e80_0, 16, 5;
S_0x55711668be50 .scope module, "cpu_pc" "pc" 4 231, 6 1 0, S_0x55711665bfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55711668c000_0 .net "clk", 0 0, v0x557116697790_0;  alias, 1 drivers
v0x55711668c0c0_0 .var "curr_addr", 31 0;
v0x55711668c1a0_0 .net "enable", 0 0, L_0x5571166b1950;  alias, 1 drivers
v0x55711668c240_0 .net "next_addr", 31 0, v0x557116696610_0;  1 drivers
v0x55711668c320_0 .net "reset", 0 0, v0x557116698010_0;  alias, 1 drivers
S_0x55711668c4d0 .scope module, "hi" "hl_reg" 4 184, 7 1 0, S_0x55711665bfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55711668c6b0_0 .net "clk", 0 0, v0x557116697790_0;  alias, 1 drivers
v0x55711668c750_0 .var "data", 31 0;
v0x55711668c810_0 .net "data_in", 31 0, v0x55711668af70_0;  alias, 1 drivers
v0x55711668c910_0 .net "data_out", 31 0, v0x55711668c750_0;  alias, 1 drivers
v0x55711668c9d0_0 .net "enable", 0 0, L_0x5571166b0ae0;  alias, 1 drivers
v0x55711668cae0_0 .net "reset", 0 0, v0x557116698010_0;  alias, 1 drivers
S_0x55711668cc30 .scope module, "lo" "hl_reg" 4 176, 7 1 0, S_0x55711665bfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55711668ce90_0 .net "clk", 0 0, v0x557116697790_0;  alias, 1 drivers
v0x55711668cfa0_0 .var "data", 31 0;
v0x55711668d080_0 .net "data_in", 31 0, v0x55711668b130_0;  alias, 1 drivers
v0x55711668d150_0 .net "data_out", 31 0, v0x55711668cfa0_0;  alias, 1 drivers
v0x55711668d210_0 .net "enable", 0 0, L_0x5571166b0ae0;  alias, 1 drivers
v0x55711668d300_0 .net "reset", 0 0, v0x557116698010_0;  alias, 1 drivers
S_0x55711668d470 .scope module, "register" "regfile" 4 123, 8 1 0, S_0x55711665bfd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5571166ae8f0 .functor BUFZ 32, L_0x5571166af500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5571166af960 .functor BUFZ 32, L_0x5571166af780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55711668e1f0_2 .array/port v0x55711668e1f0, 2;
L_0x5571166afa70 .functor BUFZ 32, v0x55711668e1f0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55711668d6a0_0 .net *"_ivl_0", 31 0, L_0x5571166af500;  1 drivers
v0x55711668d7a0_0 .net *"_ivl_10", 6 0, L_0x5571166af820;  1 drivers
L_0x7fa7cf452a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55711668d880_0 .net *"_ivl_13", 1 0, L_0x7fa7cf452a38;  1 drivers
v0x55711668d940_0 .net *"_ivl_2", 6 0, L_0x5571166af5a0;  1 drivers
L_0x7fa7cf4529f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55711668da20_0 .net *"_ivl_5", 1 0, L_0x7fa7cf4529f0;  1 drivers
v0x55711668db50_0 .net *"_ivl_8", 31 0, L_0x5571166af780;  1 drivers
v0x55711668dc30_0 .net "r_clk", 0 0, v0x557116697790_0;  alias, 1 drivers
v0x55711668dcd0_0 .net "r_clk_enable", 0 0, v0x557116697830_0;  alias, 1 drivers
v0x55711668dd90_0 .net "read_data1", 31 0, L_0x5571166ae8f0;  alias, 1 drivers
v0x55711668de70_0 .net "read_data2", 31 0, L_0x5571166af960;  alias, 1 drivers
v0x55711668df50_0 .net "read_reg1", 4 0, L_0x5571166adb40;  alias, 1 drivers
v0x55711668e030_0 .net "read_reg2", 4 0, L_0x5571166adda0;  alias, 1 drivers
v0x55711668e110_0 .net "register_v0", 31 0, L_0x5571166afa70;  alias, 1 drivers
v0x55711668e1f0 .array "registers", 0 31, 31 0;
v0x55711668e7c0_0 .net "reset", 0 0, v0x557116698010_0;  alias, 1 drivers
v0x55711668e860_0 .net "write_control", 0 0, L_0x5571166ae600;  alias, 1 drivers
v0x55711668e920_0 .net "write_data", 31 0, L_0x5571166af160;  alias, 1 drivers
v0x55711668eb10_0 .net "write_reg", 4 0, L_0x5571166ae470;  alias, 1 drivers
L_0x5571166af500 .array/port v0x55711668e1f0, L_0x5571166af5a0;
L_0x5571166af5a0 .concat [ 5 2 0 0], L_0x5571166adb40, L_0x7fa7cf4529f0;
L_0x5571166af780 .array/port v0x55711668e1f0, L_0x5571166af820;
L_0x5571166af820 .concat [ 5 2 0 0], L_0x5571166adda0, L_0x7fa7cf452a38;
S_0x557116648ee0 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fa7cf49df88 .functor BUFZ 1, C4<z>; HiZ drive
v0x5571166980b0_0 .net "clk", 0 0, o0x7fa7cf49df88;  0 drivers
o0x7fa7cf49dfb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557116698150_0 .net "data_address", 31 0, o0x7fa7cf49dfb8;  0 drivers
o0x7fa7cf49dfe8 .functor BUFZ 1, C4<z>; HiZ drive
v0x557116698230_0 .net "data_read", 0 0, o0x7fa7cf49dfe8;  0 drivers
v0x5571166982d0_0 .var "data_readdata", 31 0;
o0x7fa7cf49e048 .functor BUFZ 1, C4<z>; HiZ drive
v0x5571166983b0_0 .net "data_write", 0 0, o0x7fa7cf49e048;  0 drivers
o0x7fa7cf49e078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5571166984c0_0 .net "data_writedata", 31 0, o0x7fa7cf49e078;  0 drivers
S_0x55711665b7d0 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fa7cf49e1c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x557116698660_0 .net "instr_address", 31 0, o0x7fa7cf49e1c8;  0 drivers
v0x557116698760_0 .var "instr_readdata", 31 0;
    .scope S_0x55711668d470;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55711668e1f0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55711668d470;
T_1 ;
    %wait E_0x5571165a8750;
    %load/vec4 v0x55711668e7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55711668dcd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55711668e860_0;
    %load/vec4 v0x55711668eb10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55711668e920_0;
    %load/vec4 v0x55711668eb10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55711668e1f0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55711666cfb0;
T_2 ;
    %wait E_0x5571165cb6d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55711668add0_0, 0, 1;
    %load/vec4 v0x55711668b590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55711668ae90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x55711668bbf0_0;
    %ix/getv 4, v0x55711668b750_0;
    %shiftl 4;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x55711668bbf0_0;
    %ix/getv 4, v0x55711668b750_0;
    %shiftr 4;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x55711668bbf0_0;
    %ix/getv 4, v0x55711668b750_0;
    %shiftr 4;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x55711668bbf0_0;
    %ix/getv 4, v0x55711668bb30_0;
    %shiftl 4;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x55711668bbf0_0;
    %ix/getv 4, v0x55711668bb30_0;
    %shiftr 4;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x55711668bbf0_0;
    %ix/getv 4, v0x55711668bb30_0;
    %shiftr 4;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x55711668b830_0;
    %pad/s 64;
    %load/vec4 v0x55711668b8f0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55711668b2f0_0, 0, 64;
    %load/vec4 v0x55711668b2f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55711668af70_0, 0, 32;
    %load/vec4 v0x55711668b2f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55711668b130_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x55711668bb30_0;
    %pad/u 64;
    %load/vec4 v0x55711668bbf0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55711668b2f0_0, 0, 64;
    %load/vec4 v0x55711668b2f0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55711668af70_0, 0, 32;
    %load/vec4 v0x55711668b2f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55711668b130_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x55711668b830_0;
    %load/vec4 v0x55711668b8f0_0;
    %mod/s;
    %store/vec4 v0x55711668af70_0, 0, 32;
    %load/vec4 v0x55711668b830_0;
    %load/vec4 v0x55711668b8f0_0;
    %div/s;
    %store/vec4 v0x55711668b130_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668bbf0_0;
    %mod;
    %store/vec4 v0x55711668af70_0, 0, 32;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668bbf0_0;
    %div;
    %store/vec4 v0x55711668b130_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x55711668b3d0_0;
    %store/vec4 v0x55711668af70_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x55711668b3d0_0;
    %store/vec4 v0x55711668b130_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x55711668b830_0;
    %load/vec4 v0x55711668b8f0_0;
    %add;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668bbf0_0;
    %add;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x55711668b830_0;
    %load/vec4 v0x55711668b8f0_0;
    %sub;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668bbf0_0;
    %sub;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668bbf0_0;
    %and;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668bbf0_0;
    %or;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668bbf0_0;
    %xor;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668bbf0_0;
    %or;
    %inv;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x55711668b830_0;
    %load/vec4 v0x55711668b8f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668bbf0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55711668acf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x55711668b3d0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55711668add0_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55711668add0_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x55711668b3d0_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55711668add0_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55711668add0_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x55711668b3d0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55711668add0_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55711668add0_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x55711668b3d0_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55711668add0_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55711668add0_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55711668b3d0_0;
    %load/vec4 v0x55711668b4b0_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55711668add0_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55711668add0_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55711668b3d0_0;
    %load/vec4 v0x55711668b4b0_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55711668add0_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55711668add0_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55711668b3d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55711668add0_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55711668add0_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55711668b3d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55711668add0_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55711668add0_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55711668b830_0;
    %load/vec4 v0x55711668b990_0;
    %add;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668b990_0;
    %add;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55711668b830_0;
    %load/vec4 v0x55711668b990_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668ba50_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668ba50_0;
    %and;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668ba50_0;
    %or;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668ba50_0;
    %xor;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55711668ba50_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55711668b670_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668b990_0;
    %add;
    %store/vec4 v0x55711668b210_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668b990_0;
    %add;
    %store/vec4 v0x55711668b210_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668b990_0;
    %add;
    %store/vec4 v0x55711668b210_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668b990_0;
    %add;
    %store/vec4 v0x55711668b210_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668b990_0;
    %add;
    %store/vec4 v0x55711668b210_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668b990_0;
    %add;
    %store/vec4 v0x55711668b210_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668b990_0;
    %add;
    %store/vec4 v0x55711668b210_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55711668bb30_0;
    %load/vec4 v0x55711668b990_0;
    %add;
    %store/vec4 v0x55711668b210_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55711668cc30;
T_3 ;
    %wait E_0x5571165a8750;
    %load/vec4 v0x55711668d300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55711668cfa0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55711668d210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55711668d080_0;
    %assign/vec4 v0x55711668cfa0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55711668c4d0;
T_4 ;
    %wait E_0x5571165a8750;
    %load/vec4 v0x55711668cae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55711668c750_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55711668c9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55711668c810_0;
    %assign/vec4 v0x55711668c750_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55711668be50;
T_5 ;
    %wait E_0x5571165a8750;
    %load/vec4 v0x55711668c320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55711668c0c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55711668c1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55711668c240_0;
    %assign/vec4 v0x55711668c0c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55711665bfd0;
T_6 ;
    %wait E_0x5571165a8750;
    %vpi_call/w 4 115 "$display", "i_word=%b, active=%h, reg_write=%h", v0x557116695200_0, v0x5571166942c0_0, v0x557116696d30_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x557116696a20_0, v0x557116696bc0_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x557116696930_0, v0x557116696af0_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x557116696df0_0, v0x557116697280_0, v0x557116696fb0_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x557116695d40_0, v0x5571166973f0_0, v0x557116697350_0, v0x557116695660_0, v0x557116694ed0_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "pc=%h", v0x557116694840_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55711665bfd0;
T_7 ;
    %wait E_0x5571165a82d0;
    %load/vec4 v0x5571166945c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x557116694910_0;
    %load/vec4 v0x557116696700_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x557116696610_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5571166952c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x557116694910_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x557116695200_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x557116696610_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x557116695360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x557116696930_0;
    %store/vec4 v0x557116696610_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x557116694910_0;
    %store/vec4 v0x557116696610_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55711665bfd0;
T_8 ;
    %wait E_0x5571165a8750;
    %load/vec4 v0x557116697150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571166947a0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x557116694840_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5571166947a0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55711666d380;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557116697790_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x557116697790_0;
    %inv;
    %store/vec4 v0x557116697790_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55711666d380;
T_10 ;
    %fork t_1, S_0x55711665bba0;
    %jmp t_0;
    .scope S_0x55711665bba0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557116698010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557116697830_0, 0, 1;
    %wait E_0x5571165a8750;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557116698010_0, 0, 1;
    %wait E_0x5571165a8750;
    %delay 2, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55711666e100_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x557116673290_0, 0, 5;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x5571166735f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55711666a130_0, 0, 16;
    %load/vec4 v0x55711666e100_0;
    %load/vec4 v0x557116673290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5571166735f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55711666a130_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55711666abf0_0, 0, 32;
    %load/vec4 v0x55711666abf0_0;
    %store/vec4 v0x557116697e80_0, 0, 32;
    %pushi/vec4 2952855551, 0, 32;
    %store/vec4 v0x557116697ab0_0, 0, 32;
    %delay 2, 0;
    %wait E_0x5571165a8750;
    %delay 2, 0;
    %pushi/vec4 25165832, 0, 32;
    %store/vec4 v0x557116697e80_0, 0, 32;
    %wait E_0x5571165a8750;
    %delay 2, 0;
    %load/vec4 v0x557116697d20_0;
    %cmpi/e 2952855551, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 71 "$fatal", 32'sb00000000000000000000000000000001, "instruction address is wrong" {0 0 0};
T_10.1 ;
    %vpi_call/w 3 73 "$display", "succ" {0 0 0};
    %vpi_call/w 3 74 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .scope S_0x55711666d380;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_2_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
