
build/debug/SPU_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006174  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  0800634c  0800634c  0000734c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080063d4  080063d4  0000819c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080063d4  080063d4  000073d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080063dc  080063dc  0000819c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080063dc  080063dc  000073dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080063e0  080063e0  000073e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000019c  20000000  080063e4  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ce4  2000019c  08006580  0000819c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001e80  08006580  00008e80  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000819c  2**0
                  CONTENTS, READONLY
 12 .comment      00000039  00000000  00000000  000081cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002c811  00000000  00000000  00008205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004c8d  00000000  00000000  00034a16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 000183b7  00000000  00000000  000396a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001d88  00000000  00000000  00051a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001837  00000000  00000000  000537e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000234f3  00000000  00000000  0005501f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00009485  00000000  00000000  00078512  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004da0  00000000  00000000  00081998  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000183  00000000  00000000  00086738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b80c 	b.w	8000208 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f005 ff20 	bl	800603c <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__aeabi_idiv0>:
 8000208:	4770      	bx	lr
 800020a:	bf00      	nop

0800020c <__do_global_dtors_aux>:
 800020c:	b510      	push	{r4, lr}
 800020e:	4c05      	ldr	r4, [pc, #20]	@ (8000224 <__do_global_dtors_aux+0x18>)
 8000210:	7823      	ldrb	r3, [r4, #0]
 8000212:	b933      	cbnz	r3, 8000222 <__do_global_dtors_aux+0x16>
 8000214:	4b04      	ldr	r3, [pc, #16]	@ (8000228 <__do_global_dtors_aux+0x1c>)
 8000216:	b113      	cbz	r3, 800021e <__do_global_dtors_aux+0x12>
 8000218:	4804      	ldr	r0, [pc, #16]	@ (800022c <__do_global_dtors_aux+0x20>)
 800021a:	f3af 8000 	nop.w
 800021e:	2301      	movs	r3, #1
 8000220:	7023      	strb	r3, [r4, #0]
 8000222:	bd10      	pop	{r4, pc}
 8000224:	2000019c 	.word	0x2000019c
 8000228:	00000000 	.word	0x00000000
 800022c:	08006334 	.word	0x08006334

08000230 <frame_dummy>:
 8000230:	b508      	push	{r3, lr}
 8000232:	4b03      	ldr	r3, [pc, #12]	@ (8000240 <frame_dummy+0x10>)
 8000234:	b11b      	cbz	r3, 800023e <frame_dummy+0xe>
 8000236:	4903      	ldr	r1, [pc, #12]	@ (8000244 <frame_dummy+0x14>)
 8000238:	4803      	ldr	r0, [pc, #12]	@ (8000248 <frame_dummy+0x18>)
 800023a:	f3af 8000 	nop.w
 800023e:	bd08      	pop	{r3, pc}
 8000240:	00000000 	.word	0x00000000
 8000244:	200001a0 	.word	0x200001a0
 8000248:	08006334 	.word	0x08006334

0800024c <Athena_Init>:
extern void HAL_Delay(uint32_t Delay);
/* Forward Declaration End */

Athena_LED_PinConfig led_config;

void Athena_Init(Athena_LED_PinConfig* config) {
 800024c:	b410      	push	{r4}
    led_config = *config;
 800024e:	4c06      	ldr	r4, [pc, #24]	@ (8000268 <Athena_Init+0x1c>)
 8000250:	4684      	mov	ip, r0
 8000252:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8000256:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000258:	e89c 0003 	ldmia.w	ip, {r0, r1}
 800025c:	e884 0003 	stmia.w	r4, {r0, r1}
}
 8000260:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000264:	4770      	bx	lr
 8000266:	bf00      	nop
 8000268:	200001b8 	.word	0x200001b8

0800026c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800026c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000270:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000272:	ad05      	add	r5, sp, #20
 8000274:	2400      	movs	r4, #0
 8000276:	9405      	str	r4, [sp, #20]
 8000278:	9406      	str	r4, [sp, #24]
 800027a:	9407      	str	r4, [sp, #28]
 800027c:	9408      	str	r4, [sp, #32]
 800027e:	9409      	str	r4, [sp, #36]	@ 0x24
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000280:	4b40      	ldr	r3, [pc, #256]	@ (8000384 <MX_GPIO_Init+0x118>)
 8000282:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000284:	f042 0204 	orr.w	r2, r2, #4
 8000288:	64da      	str	r2, [r3, #76]	@ 0x4c
 800028a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800028c:	f002 0204 	and.w	r2, r2, #4
 8000290:	9200      	str	r2, [sp, #0]
 8000292:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000294:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000296:	f042 0220 	orr.w	r2, r2, #32
 800029a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800029c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800029e:	f002 0220 	and.w	r2, r2, #32
 80002a2:	9201      	str	r2, [sp, #4]
 80002a4:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80002a8:	f042 0201 	orr.w	r2, r2, #1
 80002ac:	64da      	str	r2, [r3, #76]	@ 0x4c
 80002ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80002b0:	f002 0201 	and.w	r2, r2, #1
 80002b4:	9202      	str	r2, [sp, #8]
 80002b6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80002ba:	f042 0202 	orr.w	r2, r2, #2
 80002be:	64da      	str	r2, [r3, #76]	@ 0x4c
 80002c0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80002c2:	f002 0202 	and.w	r2, r2, #2
 80002c6:	9203      	str	r2, [sp, #12]
 80002c8:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002ca:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80002cc:	f042 0208 	orr.w	r2, r2, #8
 80002d0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80002d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80002d4:	f003 0308 	and.w	r3, r3, #8
 80002d8:	9304      	str	r3, [sp, #16]
 80002da:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PD_IRQ_Pin|SPU_SELECT_Pin|PYRO_3_Pin|PYRO_2_Pin
 80002dc:	4622      	mov	r2, r4
 80002de:	f44f 61e3 	mov.w	r1, #1816	@ 0x718
 80002e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002e6:	f000 fd1f 	bl	8000d28 <HAL_GPIO_WritePin>
                          |PYRO_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SERVO1_EN_Pin|SERVO2_EN_Pin|SERVO3_EN_Pin|SERVO4_EN_Pin
 80002ea:	f8df 80a0 	ldr.w	r8, [pc, #160]	@ 800038c <MX_GPIO_Init+0x120>
 80002ee:	4622      	mov	r2, r4
 80002f0:	f24c 019f 	movw	r1, #49311	@ 0xc09f
 80002f4:	4640      	mov	r0, r8
 80002f6:	f000 fd17 	bl	8000d28 <HAL_GPIO_WritePin>
                          |SERVO5_EN_Pin|EN_OTG_Pin|CHRG_OK_Pin|SPU_CAN_S_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPU_B_Pin|SPU_G_Pin|SPU_R_Pin|RESET_MPU_Pin, GPIO_PIN_SET);
 80002fa:	2201      	movs	r2, #1
 80002fc:	f44f 5168 	mov.w	r1, #14848	@ 0x3a00
 8000300:	4640      	mov	r0, r8
 8000302:	f000 fd11 	bl	8000d28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SERVO6_EN_Pin|PYRO_6_Pin|PYRO_5_Pin|PYRO_4_Pin
 8000306:	4e20      	ldr	r6, [pc, #128]	@ (8000388 <MX_GPIO_Init+0x11c>)
 8000308:	4622      	mov	r2, r4
 800030a:	f44f 61f8 	mov.w	r1, #1984	@ 0x7c0
 800030e:	4630      	mov	r0, r6
 8000310:	f000 fd0a 	bl	8000d28 <HAL_GPIO_WritePin>
                          |SPU_PROCHOT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PD_IRQ_Pin SPU_SELECT_Pin PYRO_3_Pin PYRO_2_Pin
                           PYRO_1_Pin */
  GPIO_InitStruct.Pin = PD_IRQ_Pin|SPU_SELECT_Pin|PYRO_3_Pin|PYRO_2_Pin
 8000314:	f44f 63e3 	mov.w	r3, #1816	@ 0x718
 8000318:	9305      	str	r3, [sp, #20]
                          |PYRO_1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800031a:	2701      	movs	r7, #1
 800031c:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800031e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000320:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000322:	4629      	mov	r1, r5
 8000324:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000328:	f000 fc14 	bl	8000b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : SERVO1_EN_Pin SERVO2_EN_Pin SERVO3_EN_Pin SPU_B_Pin
                           SPU_G_Pin SPU_R_Pin SERVO4_EN_Pin SERVO5_EN_Pin
                           EN_OTG_Pin CHRG_OK_Pin SPU_CAN_S_Pin RESET_MPU_Pin */
  GPIO_InitStruct.Pin = SERVO1_EN_Pin|SERVO2_EN_Pin|SERVO3_EN_Pin|SPU_B_Pin
 800032c:	f64f 239f 	movw	r3, #64159	@ 0xfa9f
 8000330:	9305      	str	r3, [sp, #20]
                          |SPU_G_Pin|SPU_R_Pin|SERVO4_EN_Pin|SERVO5_EN_Pin
                          |EN_OTG_Pin|CHRG_OK_Pin|SPU_CAN_S_Pin|RESET_MPU_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000332:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000334:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000336:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000338:	4629      	mov	r1, r5
 800033a:	4640      	mov	r0, r8
 800033c:	f000 fc0a 	bl	8000b54 <HAL_GPIO_Init>

  /*Configure GPIO pins : SERVO6_EN_Pin PYRO_6_Pin PYRO_5_Pin PYRO_4_Pin
                           SPU_PROCHOT_Pin */
  GPIO_InitStruct.Pin = SERVO6_EN_Pin|PYRO_6_Pin|PYRO_5_Pin|PYRO_4_Pin
 8000340:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8000344:	9305      	str	r3, [sp, #20]
                          |SPU_PROCHOT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000346:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000348:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800034a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800034c:	4629      	mov	r1, r5
 800034e:	4630      	mov	r0, r6
 8000350:	f000 fc00 	bl	8000b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPU_PD_IRQ_Pin */
  GPIO_InitStruct.Pin = SPU_PD_IRQ_Pin;
 8000354:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000358:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800035a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800035e:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000360:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(SPU_PD_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000362:	4629      	mov	r1, r5
 8000364:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000368:	f000 fbf4 	bl	8000b54 <HAL_GPIO_Init>

  /*Configure GPIO pin : CMPOUT_Pin */
  GPIO_InitStruct.Pin = CMPOUT_Pin;
 800036c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000370:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000372:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000374:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(CMPOUT_GPIO_Port, &GPIO_InitStruct);
 8000376:	4629      	mov	r1, r5
 8000378:	4630      	mov	r0, r6
 800037a:	f000 fbeb 	bl	8000b54 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800037e:	b00a      	add	sp, #40	@ 0x28
 8000380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000384:	40021000 	.word	0x40021000
 8000388:	48000800 	.word	0x48000800
 800038c:	48000400 	.word	0x48000400

08000390 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000390:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000392:	e7fe      	b.n	8000392 <Error_Handler+0x2>

08000394 <MX_I2C1_Init>:
{
 8000394:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 8000396:	4813      	ldr	r0, [pc, #76]	@ (80003e4 <MX_I2C1_Init+0x50>)
 8000398:	4b13      	ldr	r3, [pc, #76]	@ (80003e8 <MX_I2C1_Init+0x54>)
 800039a:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x60715075;
 800039c:	f103 5304 	add.w	r3, r3, #553648128	@ 0x21000000
 80003a0:	f5a3 030f 	sub.w	r3, r3, #9371648	@ 0x8f0000
 80003a4:	f2a3 338b 	subw	r3, r3, #907	@ 0x38b
 80003a8:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80003aa:	2300      	movs	r3, #0
 80003ac:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80003ae:	2201      	movs	r2, #1
 80003b0:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80003b2:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80003b4:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80003b6:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80003b8:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80003ba:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80003bc:	f000 fcb9 	bl	8000d32 <HAL_I2C_Init>
 80003c0:	b950      	cbnz	r0, 80003d8 <MX_I2C1_Init+0x44>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80003c2:	2100      	movs	r1, #0
 80003c4:	4807      	ldr	r0, [pc, #28]	@ (80003e4 <MX_I2C1_Init+0x50>)
 80003c6:	f000 fd18 	bl	8000dfa <HAL_I2CEx_ConfigAnalogFilter>
 80003ca:	b938      	cbnz	r0, 80003dc <MX_I2C1_Init+0x48>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80003cc:	2100      	movs	r1, #0
 80003ce:	4805      	ldr	r0, [pc, #20]	@ (80003e4 <MX_I2C1_Init+0x50>)
 80003d0:	f000 fd40 	bl	8000e54 <HAL_I2CEx_ConfigDigitalFilter>
 80003d4:	b920      	cbnz	r0, 80003e0 <MX_I2C1_Init+0x4c>
}
 80003d6:	bd08      	pop	{r3, pc}
    Error_Handler();
 80003d8:	f7ff ffda 	bl	8000390 <Error_Handler>
    Error_Handler();
 80003dc:	f7ff ffd8 	bl	8000390 <Error_Handler>
    Error_Handler();
 80003e0:	f7ff ffd6 	bl	8000390 <Error_Handler>
 80003e4:	200003f4 	.word	0x200003f4
 80003e8:	40005400 	.word	0x40005400

080003ec <MX_SPI1_Init>:
{
 80003ec:	b508      	push	{r3, lr}
  hspi1.Instance = SPI1;
 80003ee:	480d      	ldr	r0, [pc, #52]	@ (8000424 <MX_SPI1_Init+0x38>)
 80003f0:	4b0d      	ldr	r3, [pc, #52]	@ (8000428 <MX_SPI1_Init+0x3c>)
 80003f2:	6003      	str	r3, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 80003f4:	2300      	movs	r3, #0
 80003f6:	6043      	str	r3, [r0, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80003f8:	6083      	str	r3, [r0, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80003fa:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80003fe:	60c2      	str	r2, [r0, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000400:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000402:	6143      	str	r3, [r0, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000404:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000408:	6182      	str	r2, [r0, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800040a:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800040c:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800040e:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000410:	2207      	movs	r2, #7
 8000412:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000414:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000416:	6343      	str	r3, [r0, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000418:	f002 fd5a 	bl	8002ed0 <HAL_SPI_Init>
 800041c:	b900      	cbnz	r0, 8000420 <MX_SPI1_Init+0x34>
}
 800041e:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000420:	f7ff ffb6 	bl	8000390 <Error_Handler>
 8000424:	20000390 	.word	0x20000390
 8000428:	40013000 	.word	0x40013000

0800042c <MX_TIM1_Init>:
{
 800042c:	b510      	push	{r4, lr}
 800042e:	b098      	sub	sp, #96	@ 0x60
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000430:	2400      	movs	r4, #0
 8000432:	9415      	str	r4, [sp, #84]	@ 0x54
 8000434:	9416      	str	r4, [sp, #88]	@ 0x58
 8000436:	9417      	str	r4, [sp, #92]	@ 0x5c
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000438:	940e      	str	r4, [sp, #56]	@ 0x38
 800043a:	940f      	str	r4, [sp, #60]	@ 0x3c
 800043c:	9410      	str	r4, [sp, #64]	@ 0x40
 800043e:	9411      	str	r4, [sp, #68]	@ 0x44
 8000440:	9412      	str	r4, [sp, #72]	@ 0x48
 8000442:	9413      	str	r4, [sp, #76]	@ 0x4c
 8000444:	9414      	str	r4, [sp, #80]	@ 0x50
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000446:	2234      	movs	r2, #52	@ 0x34
 8000448:	4621      	mov	r1, r4
 800044a:	a801      	add	r0, sp, #4
 800044c:	f005 fdc9 	bl	8005fe2 <memset>
  htim1.Instance = TIM1;
 8000450:	4832      	ldr	r0, [pc, #200]	@ (800051c <MX_TIM1_Init+0xf0>)
 8000452:	4b33      	ldr	r3, [pc, #204]	@ (8000520 <MX_TIM1_Init+0xf4>)
 8000454:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 0;
 8000456:	6044      	str	r4, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000458:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 65535;
 800045a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800045e:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000460:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8000462:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000464:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000466:	f002 ff83 	bl	8003370 <HAL_TIM_PWM_Init>
 800046a:	2800      	cmp	r0, #0
 800046c:	d147      	bne.n	80004fe <MX_TIM1_Init+0xd2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800046e:	2300      	movs	r3, #0
 8000470:	9315      	str	r3, [sp, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000472:	9316      	str	r3, [sp, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000474:	9317      	str	r3, [sp, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000476:	a915      	add	r1, sp, #84	@ 0x54
 8000478:	4828      	ldr	r0, [pc, #160]	@ (800051c <MX_TIM1_Init+0xf0>)
 800047a:	f003 f895 	bl	80035a8 <HAL_TIMEx_MasterConfigSynchronization>
 800047e:	2800      	cmp	r0, #0
 8000480:	d13f      	bne.n	8000502 <MX_TIM1_Init+0xd6>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000482:	2360      	movs	r3, #96	@ 0x60
 8000484:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8000486:	2200      	movs	r2, #0
 8000488:	920f      	str	r2, [sp, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800048a:	9210      	str	r2, [sp, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800048c:	9211      	str	r2, [sp, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800048e:	9212      	str	r2, [sp, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000490:	9213      	str	r2, [sp, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000492:	9214      	str	r2, [sp, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000494:	a90e      	add	r1, sp, #56	@ 0x38
 8000496:	4821      	ldr	r0, [pc, #132]	@ (800051c <MX_TIM1_Init+0xf0>)
 8000498:	f002 ffe8 	bl	800346c <HAL_TIM_PWM_ConfigChannel>
 800049c:	2800      	cmp	r0, #0
 800049e:	d132      	bne.n	8000506 <MX_TIM1_Init+0xda>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80004a0:	2204      	movs	r2, #4
 80004a2:	a90e      	add	r1, sp, #56	@ 0x38
 80004a4:	481d      	ldr	r0, [pc, #116]	@ (800051c <MX_TIM1_Init+0xf0>)
 80004a6:	f002 ffe1 	bl	800346c <HAL_TIM_PWM_ConfigChannel>
 80004aa:	2800      	cmp	r0, #0
 80004ac:	d12d      	bne.n	800050a <MX_TIM1_Init+0xde>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80004ae:	2208      	movs	r2, #8
 80004b0:	a90e      	add	r1, sp, #56	@ 0x38
 80004b2:	481a      	ldr	r0, [pc, #104]	@ (800051c <MX_TIM1_Init+0xf0>)
 80004b4:	f002 ffda 	bl	800346c <HAL_TIM_PWM_ConfigChannel>
 80004b8:	bb48      	cbnz	r0, 800050e <MX_TIM1_Init+0xe2>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80004ba:	220c      	movs	r2, #12
 80004bc:	a90e      	add	r1, sp, #56	@ 0x38
 80004be:	4817      	ldr	r0, [pc, #92]	@ (800051c <MX_TIM1_Init+0xf0>)
 80004c0:	f002 ffd4 	bl	800346c <HAL_TIM_PWM_ConfigChannel>
 80004c4:	bb28      	cbnz	r0, 8000512 <MX_TIM1_Init+0xe6>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80004c6:	2300      	movs	r3, #0
 80004c8:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80004ca:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80004cc:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80004ce:	9304      	str	r3, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80004d0:	9305      	str	r3, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80004d2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80004d6:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80004d8:	9307      	str	r3, [sp, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80004da:	9308      	str	r3, [sp, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80004dc:	9309      	str	r3, [sp, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80004de:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80004e2:	920a      	str	r2, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80004e4:	930b      	str	r3, [sp, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80004e6:	930c      	str	r3, [sp, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80004e8:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80004ea:	a901      	add	r1, sp, #4
 80004ec:	480b      	ldr	r0, [pc, #44]	@ (800051c <MX_TIM1_Init+0xf0>)
 80004ee:	f003 f8b1 	bl	8003654 <HAL_TIMEx_ConfigBreakDeadTime>
 80004f2:	b980      	cbnz	r0, 8000516 <MX_TIM1_Init+0xea>
  HAL_TIM_MspPostInit(&htim1);
 80004f4:	4809      	ldr	r0, [pc, #36]	@ (800051c <MX_TIM1_Init+0xf0>)
 80004f6:	f000 fdd9 	bl	80010ac <HAL_TIM_MspPostInit>
}
 80004fa:	b018      	add	sp, #96	@ 0x60
 80004fc:	bd10      	pop	{r4, pc}
    Error_Handler();
 80004fe:	f7ff ff47 	bl	8000390 <Error_Handler>
    Error_Handler();
 8000502:	f7ff ff45 	bl	8000390 <Error_Handler>
    Error_Handler();
 8000506:	f7ff ff43 	bl	8000390 <Error_Handler>
    Error_Handler();
 800050a:	f7ff ff41 	bl	8000390 <Error_Handler>
    Error_Handler();
 800050e:	f7ff ff3f 	bl	8000390 <Error_Handler>
    Error_Handler();
 8000512:	f7ff ff3d 	bl	8000390 <Error_Handler>
    Error_Handler();
 8000516:	f7ff ff3b 	bl	8000390 <Error_Handler>
 800051a:	bf00      	nop
 800051c:	20000344 	.word	0x20000344
 8000520:	40012c00 	.word	0x40012c00

08000524 <MX_TIM2_Init>:
{
 8000524:	b500      	push	{lr}
 8000526:	b08b      	sub	sp, #44	@ 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000528:	2300      	movs	r3, #0
 800052a:	9307      	str	r3, [sp, #28]
 800052c:	9308      	str	r3, [sp, #32]
 800052e:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000530:	9300      	str	r3, [sp, #0]
 8000532:	9301      	str	r3, [sp, #4]
 8000534:	9302      	str	r3, [sp, #8]
 8000536:	9303      	str	r3, [sp, #12]
 8000538:	9304      	str	r3, [sp, #16]
 800053a:	9305      	str	r3, [sp, #20]
 800053c:	9306      	str	r3, [sp, #24]
  htim2.Instance = TIM2;
 800053e:	481a      	ldr	r0, [pc, #104]	@ (80005a8 <MX_TIM2_Init+0x84>)
 8000540:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000544:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 0;
 8000546:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000548:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 4294967295;
 800054a:	f04f 32ff 	mov.w	r2, #4294967295
 800054e:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000550:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000552:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000554:	f002 ff0c 	bl	8003370 <HAL_TIM_PWM_Init>
 8000558:	b9f0      	cbnz	r0, 8000598 <MX_TIM2_Init+0x74>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800055a:	2300      	movs	r3, #0
 800055c:	9307      	str	r3, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800055e:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000560:	a907      	add	r1, sp, #28
 8000562:	4811      	ldr	r0, [pc, #68]	@ (80005a8 <MX_TIM2_Init+0x84>)
 8000564:	f003 f820 	bl	80035a8 <HAL_TIMEx_MasterConfigSynchronization>
 8000568:	b9c0      	cbnz	r0, 800059c <MX_TIM2_Init+0x78>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800056a:	2360      	movs	r3, #96	@ 0x60
 800056c:	9300      	str	r3, [sp, #0]
  sConfigOC.Pulse = 0;
 800056e:	2200      	movs	r2, #0
 8000570:	9201      	str	r2, [sp, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000572:	9202      	str	r2, [sp, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000574:	9204      	str	r2, [sp, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000576:	4669      	mov	r1, sp
 8000578:	480b      	ldr	r0, [pc, #44]	@ (80005a8 <MX_TIM2_Init+0x84>)
 800057a:	f002 ff77 	bl	800346c <HAL_TIM_PWM_ConfigChannel>
 800057e:	b978      	cbnz	r0, 80005a0 <MX_TIM2_Init+0x7c>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000580:	2204      	movs	r2, #4
 8000582:	4669      	mov	r1, sp
 8000584:	4808      	ldr	r0, [pc, #32]	@ (80005a8 <MX_TIM2_Init+0x84>)
 8000586:	f002 ff71 	bl	800346c <HAL_TIM_PWM_ConfigChannel>
 800058a:	b958      	cbnz	r0, 80005a4 <MX_TIM2_Init+0x80>
  HAL_TIM_MspPostInit(&htim2);
 800058c:	4806      	ldr	r0, [pc, #24]	@ (80005a8 <MX_TIM2_Init+0x84>)
 800058e:	f000 fd8d 	bl	80010ac <HAL_TIM_MspPostInit>
}
 8000592:	b00b      	add	sp, #44	@ 0x2c
 8000594:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000598:	f7ff fefa 	bl	8000390 <Error_Handler>
    Error_Handler();
 800059c:	f7ff fef8 	bl	8000390 <Error_Handler>
    Error_Handler();
 80005a0:	f7ff fef6 	bl	8000390 <Error_Handler>
    Error_Handler();
 80005a4:	f7ff fef4 	bl	8000390 <Error_Handler>
 80005a8:	200002f8 	.word	0x200002f8

080005ac <MX_UART5_Init>:
{
 80005ac:	b508      	push	{r3, lr}
  huart5.Instance = UART5;
 80005ae:	4816      	ldr	r0, [pc, #88]	@ (8000608 <MX_UART5_Init+0x5c>)
 80005b0:	4b16      	ldr	r3, [pc, #88]	@ (800060c <MX_UART5_Init+0x60>)
 80005b2:	6003      	str	r3, [r0, #0]
  huart5.Init.BaudRate = 115200;
 80005b4:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80005b8:	6043      	str	r3, [r0, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80005ba:	2100      	movs	r1, #0
 80005bc:	6081      	str	r1, [r0, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80005be:	60c1      	str	r1, [r0, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80005c0:	6101      	str	r1, [r0, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80005c2:	230c      	movs	r3, #12
 80005c4:	6143      	str	r3, [r0, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005c6:	6181      	str	r1, [r0, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80005c8:	61c1      	str	r1, [r0, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005ca:	6201      	str	r1, [r0, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80005cc:	6241      	str	r1, [r0, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005ce:	6281      	str	r1, [r0, #40]	@ 0x28
  if (HAL_MultiProcessor_Init(&huart5, 0, UART_WAKEUPMETHOD_IDLELINE) != HAL_OK)
 80005d0:	460a      	mov	r2, r1
 80005d2:	f003 fbcb 	bl	8003d6c <HAL_MultiProcessor_Init>
 80005d6:	b970      	cbnz	r0, 80005f6 <MX_UART5_Init+0x4a>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80005d8:	2100      	movs	r1, #0
 80005da:	480b      	ldr	r0, [pc, #44]	@ (8000608 <MX_UART5_Init+0x5c>)
 80005dc:	f003 fc53 	bl	8003e86 <HAL_UARTEx_SetTxFifoThreshold>
 80005e0:	b958      	cbnz	r0, 80005fa <MX_UART5_Init+0x4e>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80005e2:	2100      	movs	r1, #0
 80005e4:	4808      	ldr	r0, [pc, #32]	@ (8000608 <MX_UART5_Init+0x5c>)
 80005e6:	f003 fc73 	bl	8003ed0 <HAL_UARTEx_SetRxFifoThreshold>
 80005ea:	b940      	cbnz	r0, 80005fe <MX_UART5_Init+0x52>
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 80005ec:	4806      	ldr	r0, [pc, #24]	@ (8000608 <MX_UART5_Init+0x5c>)
 80005ee:	f003 fc2b 	bl	8003e48 <HAL_UARTEx_DisableFifoMode>
 80005f2:	b930      	cbnz	r0, 8000602 <MX_UART5_Init+0x56>
}
 80005f4:	bd08      	pop	{r3, pc}
    Error_Handler();
 80005f6:	f7ff fecb 	bl	8000390 <Error_Handler>
    Error_Handler();
 80005fa:	f7ff fec9 	bl	8000390 <Error_Handler>
    Error_Handler();
 80005fe:	f7ff fec7 	bl	8000390 <Error_Handler>
    Error_Handler();
 8000602:	f7ff fec5 	bl	8000390 <Error_Handler>
 8000606:	bf00      	nop
 8000608:	20000264 	.word	0x20000264
 800060c:	40005000 	.word	0x40005000

08000610 <MX_FDCAN2_Init>:
{
 8000610:	b508      	push	{r3, lr}
  hfdcan2.Instance = FDCAN2;
 8000612:	480e      	ldr	r0, [pc, #56]	@ (800064c <MX_FDCAN2_Init+0x3c>)
 8000614:	4b0e      	ldr	r3, [pc, #56]	@ (8000650 <MX_FDCAN2_Init+0x40>)
 8000616:	6003      	str	r3, [r0, #0]
  hfdcan2.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000618:	2300      	movs	r3, #0
 800061a:	6043      	str	r3, [r0, #4]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800061c:	6083      	str	r3, [r0, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 800061e:	60c3      	str	r3, [r0, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 8000620:	7403      	strb	r3, [r0, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8000622:	7443      	strb	r3, [r0, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8000624:	7483      	strb	r3, [r0, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 8000626:	2210      	movs	r2, #16
 8000628:	6142      	str	r2, [r0, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 800062a:	2201      	movs	r2, #1
 800062c:	6182      	str	r2, [r0, #24]
  hfdcan2.Init.NominalTimeSeg1 = 1;
 800062e:	61c2      	str	r2, [r0, #28]
  hfdcan2.Init.NominalTimeSeg2 = 1;
 8000630:	6202      	str	r2, [r0, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8000632:	6242      	str	r2, [r0, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 8000634:	6282      	str	r2, [r0, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8000636:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8000638:	6302      	str	r2, [r0, #48]	@ 0x30
  hfdcan2.Init.StdFiltersNbr = 0;
 800063a:	6343      	str	r3, [r0, #52]	@ 0x34
  hfdcan2.Init.ExtFiltersNbr = 0;
 800063c:	6383      	str	r3, [r0, #56]	@ 0x38
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800063e:	63c3      	str	r3, [r0, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8000640:	f000 f99e 	bl	8000980 <HAL_FDCAN_Init>
 8000644:	b900      	cbnz	r0, 8000648 <MX_FDCAN2_Init+0x38>
}
 8000646:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000648:	f7ff fea2 	bl	8000390 <Error_Handler>
 800064c:	20000448 	.word	0x20000448
 8000650:	40006800 	.word	0x40006800

08000654 <MX_USART1_UART_Init>:
{
 8000654:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8000656:	4815      	ldr	r0, [pc, #84]	@ (80006ac <MX_USART1_UART_Init+0x58>)
 8000658:	4b15      	ldr	r3, [pc, #84]	@ (80006b0 <MX_USART1_UART_Init+0x5c>)
 800065a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 800065c:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000660:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000662:	2300      	movs	r3, #0
 8000664:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000666:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000668:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800066a:	220c      	movs	r2, #12
 800066c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800066e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000670:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000672:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000674:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000676:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000678:	f003 fb45 	bl	8003d06 <HAL_UART_Init>
 800067c:	b970      	cbnz	r0, 800069c <MX_USART1_UART_Init+0x48>
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800067e:	2100      	movs	r1, #0
 8000680:	480a      	ldr	r0, [pc, #40]	@ (80006ac <MX_USART1_UART_Init+0x58>)
 8000682:	f003 fc00 	bl	8003e86 <HAL_UARTEx_SetTxFifoThreshold>
 8000686:	b958      	cbnz	r0, 80006a0 <MX_USART1_UART_Init+0x4c>
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000688:	2100      	movs	r1, #0
 800068a:	4808      	ldr	r0, [pc, #32]	@ (80006ac <MX_USART1_UART_Init+0x58>)
 800068c:	f003 fc20 	bl	8003ed0 <HAL_UARTEx_SetRxFifoThreshold>
 8000690:	b940      	cbnz	r0, 80006a4 <MX_USART1_UART_Init+0x50>
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000692:	4806      	ldr	r0, [pc, #24]	@ (80006ac <MX_USART1_UART_Init+0x58>)
 8000694:	f003 fbd8 	bl	8003e48 <HAL_UARTEx_DisableFifoMode>
 8000698:	b930      	cbnz	r0, 80006a8 <MX_USART1_UART_Init+0x54>
}
 800069a:	bd08      	pop	{r3, pc}
    Error_Handler();
 800069c:	f7ff fe78 	bl	8000390 <Error_Handler>
    Error_Handler();
 80006a0:	f7ff fe76 	bl	8000390 <Error_Handler>
    Error_Handler();
 80006a4:	f7ff fe74 	bl	8000390 <Error_Handler>
    Error_Handler();
 80006a8:	f7ff fe72 	bl	8000390 <Error_Handler>
 80006ac:	200001d0 	.word	0x200001d0
 80006b0:	40013800 	.word	0x40013800

080006b4 <SystemClock_Config>:
{
 80006b4:	b510      	push	{r4, lr}
 80006b6:	b094      	sub	sp, #80	@ 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006b8:	ac06      	add	r4, sp, #24
 80006ba:	2238      	movs	r2, #56	@ 0x38
 80006bc:	2100      	movs	r1, #0
 80006be:	4620      	mov	r0, r4
 80006c0:	f005 fc8f 	bl	8005fe2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006c4:	2300      	movs	r3, #0
 80006c6:	9301      	str	r3, [sp, #4]
 80006c8:	9302      	str	r3, [sp, #8]
 80006ca:	9303      	str	r3, [sp, #12]
 80006cc:	9304      	str	r3, [sp, #16]
 80006ce:	9305      	str	r3, [sp, #20]
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006d0:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80006d4:	f001 fdaa 	bl	800222c <HAL_PWREx_ControlVoltageScaling>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006d8:	2301      	movs	r3, #1
 80006da:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006e0:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006e2:	2302      	movs	r3, #2
 80006e4:	930d      	str	r3, [sp, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006e6:	2203      	movs	r2, #3
 80006e8:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV9;
 80006ea:	2209      	movs	r2, #9
 80006ec:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 108;
 80006ee:	226c      	movs	r2, #108	@ 0x6c
 80006f0:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006f2:	9311      	str	r3, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV6;
 80006f4:	2206      	movs	r2, #6
 80006f6:	9212      	str	r2, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006f8:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006fa:	4620      	mov	r0, r4
 80006fc:	f001 fe50 	bl	80023a0 <HAL_RCC_OscConfig>
 8000700:	b978      	cbnz	r0, 8000722 <SystemClock_Config+0x6e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000702:	230f      	movs	r3, #15
 8000704:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000706:	2303      	movs	r3, #3
 8000708:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800070a:	2300      	movs	r3, #0
 800070c:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800070e:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000710:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000712:	2104      	movs	r1, #4
 8000714:	eb0d 0001 	add.w	r0, sp, r1
 8000718:	f002 f8f8 	bl	800290c <HAL_RCC_ClockConfig>
 800071c:	b918      	cbnz	r0, 8000726 <SystemClock_Config+0x72>
}
 800071e:	b014      	add	sp, #80	@ 0x50
 8000720:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000722:	f7ff fe35 	bl	8000390 <Error_Handler>
    Error_Handler();
 8000726:	f7ff fe33 	bl	8000390 <Error_Handler>
	...

0800072c <main>:
{
 800072c:	b508      	push	{r3, lr}
  HAL_Init();
 800072e:	f000 f843 	bl	80007b8 <HAL_Init>
  SystemClock_Config();
 8000732:	f7ff ffbf 	bl	80006b4 <SystemClock_Config>
  Athena_Init(&led_pins);
 8000736:	480b      	ldr	r0, [pc, #44]	@ (8000764 <main+0x38>)
 8000738:	f7ff fd88 	bl	800024c <Athena_Init>
  MX_GPIO_Init();
 800073c:	f7ff fd96 	bl	800026c <MX_GPIO_Init>
  MX_I2C1_Init();
 8000740:	f7ff fe28 	bl	8000394 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000744:	f7ff fe52 	bl	80003ec <MX_SPI1_Init>
  MX_TIM1_Init();
 8000748:	f7ff fe70 	bl	800042c <MX_TIM1_Init>
  MX_TIM2_Init();
 800074c:	f7ff feea 	bl	8000524 <MX_TIM2_Init>
  MX_UART5_Init();
 8000750:	f7ff ff2c 	bl	80005ac <MX_UART5_Init>
  MX_FDCAN2_Init();
 8000754:	f7ff ff5c 	bl	8000610 <MX_FDCAN2_Init>
  MX_USART1_UART_Init();
 8000758:	f7ff ff7c 	bl	8000654 <MX_USART1_UART_Init>
  MX_USB_Device_Init();
 800075c:	f004 fb10 	bl	8004d80 <MX_USB_Device_Init>
  while (1)
 8000760:	e7fe      	b.n	8000760 <main+0x34>
 8000762:	bf00      	nop
 8000764:	20000000 	.word	0x20000000

08000768 <HAL_InitTick>:
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8000768:	4b10      	ldr	r3, [pc, #64]	@ (80007ac <HAL_InitTick+0x44>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	b90b      	cbnz	r3, 8000772 <HAL_InitTick+0xa>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800076e:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8000770:	4770      	bx	lr
{
 8000772:	b510      	push	{r4, lr}
 8000774:	4604      	mov	r4, r0
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000776:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800077a:	fbb0 f3f3 	udiv	r3, r0, r3
 800077e:	4a0c      	ldr	r2, [pc, #48]	@ (80007b0 <HAL_InitTick+0x48>)
 8000780:	6810      	ldr	r0, [r2, #0]
 8000782:	fbb0 f0f3 	udiv	r0, r0, r3
 8000786:	f000 f8a1 	bl	80008cc <HAL_SYSTICK_Config>
 800078a:	b968      	cbnz	r0, 80007a8 <HAL_InitTick+0x40>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800078c:	2c0f      	cmp	r4, #15
 800078e:	d901      	bls.n	8000794 <HAL_InitTick+0x2c>
        status = HAL_ERROR;
 8000790:	2001      	movs	r0, #1
 8000792:	e00a      	b.n	80007aa <HAL_InitTick+0x42>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000794:	2200      	movs	r2, #0
 8000796:	4621      	mov	r1, r4
 8000798:	f04f 30ff 	mov.w	r0, #4294967295
 800079c:	f000 f882 	bl	80008a4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007a0:	4b04      	ldr	r3, [pc, #16]	@ (80007b4 <HAL_InitTick+0x4c>)
 80007a2:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 80007a4:	2000      	movs	r0, #0
 80007a6:	e000      	b.n	80007aa <HAL_InitTick+0x42>
      status = HAL_ERROR;
 80007a8:	2001      	movs	r0, #1
}
 80007aa:	bd10      	pop	{r4, pc}
 80007ac:	20000018 	.word	0x20000018
 80007b0:	20000020 	.word	0x20000020
 80007b4:	2000001c 	.word	0x2000001c

080007b8 <HAL_Init>:
{
 80007b8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007ba:	2003      	movs	r0, #3
 80007bc:	f000 f860 	bl	8000880 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007c0:	200f      	movs	r0, #15
 80007c2:	f7ff ffd1 	bl	8000768 <HAL_InitTick>
 80007c6:	b110      	cbz	r0, 80007ce <HAL_Init+0x16>
    status = HAL_ERROR;
 80007c8:	2401      	movs	r4, #1
}
 80007ca:	4620      	mov	r0, r4
 80007cc:	bd10      	pop	{r4, pc}
 80007ce:	4604      	mov	r4, r0
    HAL_MspInit();
 80007d0:	f000 fb6c 	bl	8000eac <HAL_MspInit>
 80007d4:	e7f9      	b.n	80007ca <HAL_Init+0x12>
	...

080007d8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80007d8:	4a03      	ldr	r2, [pc, #12]	@ (80007e8 <HAL_IncTick+0x10>)
 80007da:	6813      	ldr	r3, [r2, #0]
 80007dc:	4903      	ldr	r1, [pc, #12]	@ (80007ec <HAL_IncTick+0x14>)
 80007de:	6809      	ldr	r1, [r1, #0]
 80007e0:	440b      	add	r3, r1
 80007e2:	6013      	str	r3, [r2, #0]
}
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	200004ac 	.word	0x200004ac
 80007ec:	20000018 	.word	0x20000018

080007f0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80007f0:	4b01      	ldr	r3, [pc, #4]	@ (80007f8 <HAL_GetTick+0x8>)
 80007f2:	6818      	ldr	r0, [r3, #0]
}
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	200004ac 	.word	0x200004ac

080007fc <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 80007fc:	2800      	cmp	r0, #0
 80007fe:	db07      	blt.n	8000810 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000800:	f000 021f 	and.w	r2, r0, #31
 8000804:	0940      	lsrs	r0, r0, #5
 8000806:	2301      	movs	r3, #1
 8000808:	4093      	lsls	r3, r2
 800080a:	4a02      	ldr	r2, [pc, #8]	@ (8000814 <__NVIC_EnableIRQ+0x18>)
 800080c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000810:	4770      	bx	lr
 8000812:	bf00      	nop
 8000814:	e000e100 	.word	0xe000e100

08000818 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000818:	2800      	cmp	r0, #0
 800081a:	db08      	blt.n	800082e <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800081c:	0109      	lsls	r1, r1, #4
 800081e:	b2c9      	uxtb	r1, r1
 8000820:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000824:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000828:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 800082c:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800082e:	f000 000f 	and.w	r0, r0, #15
 8000832:	0109      	lsls	r1, r1, #4
 8000834:	b2c9      	uxtb	r1, r1
 8000836:	4b01      	ldr	r3, [pc, #4]	@ (800083c <__NVIC_SetPriority+0x24>)
 8000838:	5419      	strb	r1, [r3, r0]
  }
}
 800083a:	4770      	bx	lr
 800083c:	e000ed14 	.word	0xe000ed14

08000840 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000840:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000842:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000846:	f1c0 0c07 	rsb	ip, r0, #7
 800084a:	f1bc 0f04 	cmp.w	ip, #4
 800084e:	bf28      	it	cs
 8000850:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000854:	1d03      	adds	r3, r0, #4
 8000856:	2b06      	cmp	r3, #6
 8000858:	d90f      	bls.n	800087a <NVIC_EncodePriority+0x3a>
 800085a:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800085c:	f04f 3eff 	mov.w	lr, #4294967295
 8000860:	fa0e f00c 	lsl.w	r0, lr, ip
 8000864:	ea21 0100 	bic.w	r1, r1, r0
 8000868:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800086a:	fa0e fe03 	lsl.w	lr, lr, r3
 800086e:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8000872:	ea41 0002 	orr.w	r0, r1, r2
 8000876:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800087a:	2300      	movs	r3, #0
 800087c:	e7ee      	b.n	800085c <NVIC_EncodePriority+0x1c>
	...

08000880 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000880:	4a07      	ldr	r2, [pc, #28]	@ (80008a0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000882:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000884:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000888:	041b      	lsls	r3, r3, #16
 800088a:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800088c:	0200      	lsls	r0, r0, #8
 800088e:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000892:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000894:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000898:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 800089c:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 800089e:	4770      	bx	lr
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008a4:	b510      	push	{r4, lr}
 80008a6:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008a8:	4b05      	ldr	r3, [pc, #20]	@ (80008c0 <HAL_NVIC_SetPriority+0x1c>)
 80008aa:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008ac:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80008b0:	f7ff ffc6 	bl	8000840 <NVIC_EncodePriority>
 80008b4:	4601      	mov	r1, r0
 80008b6:	4620      	mov	r0, r4
 80008b8:	f7ff ffae 	bl	8000818 <__NVIC_SetPriority>
}
 80008bc:	bd10      	pop	{r4, pc}
 80008be:	bf00      	nop
 80008c0:	e000ed00 	.word	0xe000ed00

080008c4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008c4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008c6:	f7ff ff99 	bl	80007fc <__NVIC_EnableIRQ>
}
 80008ca:	bd08      	pop	{r3, pc}

080008cc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008cc:	3801      	subs	r0, #1
 80008ce:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80008d2:	d20b      	bcs.n	80008ec <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008d4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80008d8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008da:	4a05      	ldr	r2, [pc, #20]	@ (80008f0 <HAL_SYSTICK_Config+0x24>)
 80008dc:	21f0      	movs	r1, #240	@ 0xf0
 80008de:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008e2:	2000      	movs	r0, #0
 80008e4:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008e6:	2207      	movs	r2, #7
 80008e8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008ea:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80008ec:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80008ee:	4770      	bx	lr
 80008f0:	e000ed00 	.word	0xe000ed00

080008f4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80008f4:	b410      	push	{r4}
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 80008f6:	6802      	ldr	r2, [r0, #0]
 80008f8:	4b1d      	ldr	r3, [pc, #116]	@ (8000970 <FDCAN_CalcultateRamBlockAddresses+0x7c>)
 80008fa:	429a      	cmp	r2, r3
 80008fc:	d028      	beq.n	8000950 <FDCAN_CalcultateRamBlockAddresses+0x5c>
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 80008fe:	491d      	ldr	r1, [pc, #116]	@ (8000974 <FDCAN_CalcultateRamBlockAddresses+0x80>)
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8000900:	4b1d      	ldr	r3, [pc, #116]	@ (8000978 <FDCAN_CalcultateRamBlockAddresses+0x84>)
 8000902:	429a      	cmp	r2, r3
 8000904:	d026      	beq.n	8000954 <FDCAN_CalcultateRamBlockAddresses+0x60>
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8000906:	6401      	str	r1, [r0, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8000908:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 800090c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8000910:	6b44      	ldr	r4, [r0, #52]	@ 0x34
 8000912:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000916:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800091a:	f101 0370 	add.w	r3, r1, #112	@ 0x70
 800091e:	6443      	str	r3, [r0, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8000920:	6802      	ldr	r2, [r0, #0]
 8000922:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8000926:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 800092a:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800092c:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
 8000930:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8000934:	f101 03b0 	add.w	r3, r1, #176	@ 0xb0
 8000938:	6483      	str	r3, [r0, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800093a:	f501 73c4 	add.w	r3, r1, #392	@ 0x188
 800093e:	64c3      	str	r3, [r0, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8000940:	f501 7318 	add.w	r3, r1, #608	@ 0x260
 8000944:	6503      	str	r3, [r0, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8000946:	f501 731e 	add.w	r3, r1, #632	@ 0x278
 800094a:	6543      	str	r3, [r0, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800094c:	460b      	mov	r3, r1
 800094e:	e007      	b.n	8000960 <FDCAN_CalcultateRamBlockAddresses+0x6c>
    SramCanInstanceBase += SRAMCAN_SIZE;
 8000950:	490a      	ldr	r1, [pc, #40]	@ (800097c <FDCAN_CalcultateRamBlockAddresses+0x88>)
 8000952:	e7d5      	b.n	8000900 <FDCAN_CalcultateRamBlockAddresses+0xc>
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8000954:	f501 61d4 	add.w	r1, r1, #1696	@ 0x6a0
 8000958:	e7d5      	b.n	8000906 <FDCAN_CalcultateRamBlockAddresses+0x12>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800095a:	2200      	movs	r2, #0
 800095c:	f843 2b04 	str.w	r2, [r3], #4
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8000960:	f501 7254 	add.w	r2, r1, #848	@ 0x350
 8000964:	429a      	cmp	r2, r3
 8000966:	d8f8      	bhi.n	800095a <FDCAN_CalcultateRamBlockAddresses+0x66>
  }
}
 8000968:	f85d 4b04 	ldr.w	r4, [sp], #4
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	40006800 	.word	0x40006800
 8000974:	4000a400 	.word	0x4000a400
 8000978:	40006c00 	.word	0x40006c00
 800097c:	4000a750 	.word	0x4000a750

08000980 <HAL_FDCAN_Init>:
  if (hfdcan == NULL)
 8000980:	2800      	cmp	r0, #0
 8000982:	f000 80e3 	beq.w	8000b4c <HAL_FDCAN_Init+0x1cc>
{
 8000986:	b538      	push	{r3, r4, r5, lr}
 8000988:	4604      	mov	r4, r0
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800098a:	f890 305c 	ldrb.w	r3, [r0, #92]	@ 0x5c
 800098e:	b1d3      	cbz	r3, 80009c6 <HAL_FDCAN_Init+0x46>
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000990:	6822      	ldr	r2, [r4, #0]
 8000992:	6993      	ldr	r3, [r2, #24]
 8000994:	f023 0310 	bic.w	r3, r3, #16
 8000998:	6193      	str	r3, [r2, #24]
  tickstart = HAL_GetTick();
 800099a:	f7ff ff29 	bl	80007f0 <HAL_GetTick>
 800099e:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80009a0:	6823      	ldr	r3, [r4, #0]
 80009a2:	699a      	ldr	r2, [r3, #24]
 80009a4:	f012 0f08 	tst.w	r2, #8
 80009a8:	d012      	beq.n	80009d0 <HAL_FDCAN_Init+0x50>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80009aa:	f7ff ff21 	bl	80007f0 <HAL_GetTick>
 80009ae:	1b40      	subs	r0, r0, r5
 80009b0:	280a      	cmp	r0, #10
 80009b2:	d9f5      	bls.n	80009a0 <HAL_FDCAN_Init+0x20>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80009b4:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80009b6:	f043 0301 	orr.w	r3, r3, #1
 80009ba:	6623      	str	r3, [r4, #96]	@ 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80009bc:	2303      	movs	r3, #3
 80009be:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 80009c2:	2001      	movs	r0, #1
}
 80009c4:	bd38      	pop	{r3, r4, r5, pc}
    hfdcan->Lock = HAL_UNLOCKED;
 80009c6:	f880 305d 	strb.w	r3, [r0, #93]	@ 0x5d
    HAL_FDCAN_MspInit(hfdcan);
 80009ca:	f000 fa8b 	bl	8000ee4 <HAL_FDCAN_MspInit>
 80009ce:	e7df      	b.n	8000990 <HAL_FDCAN_Init+0x10>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80009d0:	699a      	ldr	r2, [r3, #24]
 80009d2:	f042 0201 	orr.w	r2, r2, #1
 80009d6:	619a      	str	r2, [r3, #24]
  tickstart = HAL_GetTick();
 80009d8:	f7ff ff0a 	bl	80007f0 <HAL_GetTick>
 80009dc:	4605      	mov	r5, r0
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80009de:	6823      	ldr	r3, [r4, #0]
 80009e0:	699a      	ldr	r2, [r3, #24]
 80009e2:	f012 0f01 	tst.w	r2, #1
 80009e6:	d10d      	bne.n	8000a04 <HAL_FDCAN_Init+0x84>
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80009e8:	f7ff ff02 	bl	80007f0 <HAL_GetTick>
 80009ec:	1b40      	subs	r0, r0, r5
 80009ee:	280a      	cmp	r0, #10
 80009f0:	d9f5      	bls.n	80009de <HAL_FDCAN_Init+0x5e>
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80009f2:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	6623      	str	r3, [r4, #96]	@ 0x60
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80009fa:	2303      	movs	r3, #3
 80009fc:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
      return HAL_ERROR;
 8000a00:	2001      	movs	r0, #1
 8000a02:	e7df      	b.n	80009c4 <HAL_FDCAN_Init+0x44>
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000a04:	699a      	ldr	r2, [r3, #24]
 8000a06:	f042 0202 	orr.w	r2, r2, #2
 8000a0a:	619a      	str	r2, [r3, #24]
  if (hfdcan->Instance == FDCAN1)
 8000a0c:	6822      	ldr	r2, [r4, #0]
 8000a0e:	4b50      	ldr	r3, [pc, #320]	@ (8000b50 <HAL_FDCAN_Init+0x1d0>)
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d042      	beq.n	8000a9a <HAL_FDCAN_Init+0x11a>
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8000a14:	7c23      	ldrb	r3, [r4, #16]
 8000a16:	2b01      	cmp	r3, #1
 8000a18:	d045      	beq.n	8000aa6 <HAL_FDCAN_Init+0x126>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000a1a:	6822      	ldr	r2, [r4, #0]
 8000a1c:	6993      	ldr	r3, [r2, #24]
 8000a1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000a22:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.TransmitPause == ENABLE)
 8000a24:	7c63      	ldrb	r3, [r4, #17]
 8000a26:	2b01      	cmp	r3, #1
 8000a28:	d043      	beq.n	8000ab2 <HAL_FDCAN_Init+0x132>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000a2a:	6822      	ldr	r2, [r4, #0]
 8000a2c:	6993      	ldr	r3, [r2, #24]
 8000a2e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000a32:	6193      	str	r3, [r2, #24]
  if (hfdcan->Init.ProtocolException == ENABLE)
 8000a34:	7ca3      	ldrb	r3, [r4, #18]
 8000a36:	2b01      	cmp	r3, #1
 8000a38:	d041      	beq.n	8000abe <HAL_FDCAN_Init+0x13e>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000a3a:	6822      	ldr	r2, [r4, #0]
 8000a3c:	6993      	ldr	r3, [r2, #24]
 8000a3e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000a42:	6193      	str	r3, [r2, #24]
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000a44:	6822      	ldr	r2, [r4, #0]
 8000a46:	6993      	ldr	r3, [r2, #24]
 8000a48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000a4c:	68a1      	ldr	r1, [r4, #8]
 8000a4e:	430b      	orrs	r3, r1
 8000a50:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8000a52:	6822      	ldr	r2, [r4, #0]
 8000a54:	6993      	ldr	r3, [r2, #24]
 8000a56:	f023 03a4 	bic.w	r3, r3, #164	@ 0xa4
 8000a5a:	6193      	str	r3, [r2, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000a5c:	6822      	ldr	r2, [r4, #0]
 8000a5e:	6913      	ldr	r3, [r2, #16]
 8000a60:	f023 0310 	bic.w	r3, r3, #16
 8000a64:	6113      	str	r3, [r2, #16]
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000a66:	68e3      	ldr	r3, [r4, #12]
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d02e      	beq.n	8000aca <HAL_FDCAN_Init+0x14a>
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d031      	beq.n	8000ad4 <HAL_FDCAN_Init+0x154>
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8000a70:	2b02      	cmp	r3, #2
 8000a72:	d054      	beq.n	8000b1e <HAL_FDCAN_Init+0x19e>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8000a74:	6822      	ldr	r2, [r4, #0]
 8000a76:	6993      	ldr	r3, [r2, #24]
 8000a78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a7c:	6193      	str	r3, [r2, #24]
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000a7e:	6822      	ldr	r2, [r4, #0]
 8000a80:	6913      	ldr	r3, [r2, #16]
 8000a82:	f043 0310 	orr.w	r3, r3, #16
 8000a86:	6113      	str	r3, [r2, #16]
      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8000a88:	68e3      	ldr	r3, [r4, #12]
 8000a8a:	2b03      	cmp	r3, #3
 8000a8c:	d122      	bne.n	8000ad4 <HAL_FDCAN_Init+0x154>
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000a8e:	6822      	ldr	r2, [r4, #0]
 8000a90:	6993      	ldr	r3, [r2, #24]
 8000a92:	f043 0320 	orr.w	r3, r3, #32
 8000a96:	6193      	str	r3, [r2, #24]
 8000a98:	e01c      	b.n	8000ad4 <HAL_FDCAN_Init+0x154>
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8000a9a:	6862      	ldr	r2, [r4, #4]
 8000a9c:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8000aa0:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
 8000aa4:	e7b6      	b.n	8000a14 <HAL_FDCAN_Init+0x94>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000aa6:	6822      	ldr	r2, [r4, #0]
 8000aa8:	6993      	ldr	r3, [r2, #24]
 8000aaa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000aae:	6193      	str	r3, [r2, #24]
 8000ab0:	e7b8      	b.n	8000a24 <HAL_FDCAN_Init+0xa4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000ab2:	6822      	ldr	r2, [r4, #0]
 8000ab4:	6993      	ldr	r3, [r2, #24]
 8000ab6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000aba:	6193      	str	r3, [r2, #24]
 8000abc:	e7ba      	b.n	8000a34 <HAL_FDCAN_Init+0xb4>
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000abe:	6822      	ldr	r2, [r4, #0]
 8000ac0:	6993      	ldr	r3, [r2, #24]
 8000ac2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000ac6:	6193      	str	r3, [r2, #24]
 8000ac8:	e7bc      	b.n	8000a44 <HAL_FDCAN_Init+0xc4>
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000aca:	6822      	ldr	r2, [r4, #0]
 8000acc:	6993      	ldr	r3, [r2, #24]
 8000ace:	f043 0304 	orr.w	r3, r3, #4
 8000ad2:	6193      	str	r3, [r2, #24]
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000ad4:	69a3      	ldr	r3, [r4, #24]
 8000ad6:	1e5a      	subs	r2, r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000ad8:	69e3      	ldr	r3, [r4, #28]
 8000ada:	3b01      	subs	r3, #1
 8000adc:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000ade:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000ae2:	6a22      	ldr	r2, [r4, #32]
 8000ae4:	3a01      	subs	r2, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000ae6:	4313      	orrs	r3, r2
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8000ae8:	6962      	ldr	r2, [r4, #20]
 8000aea:	3a01      	subs	r2, #1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000aec:	6821      	ldr	r1, [r4, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000aee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000af2:	61cb      	str	r3, [r1, #28]
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000af4:	68a3      	ldr	r3, [r4, #8]
 8000af6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8000afa:	d016      	beq.n	8000b2a <HAL_FDCAN_Init+0x1aa>
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8000afc:	6822      	ldr	r2, [r4, #0]
 8000afe:	f8d2 30c0 	ldr.w	r3, [r2, #192]	@ 0xc0
 8000b02:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8000b04:	430b      	orrs	r3, r1
 8000b06:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8000b0a:	4620      	mov	r0, r4
 8000b0c:	f7ff fef2 	bl	80008f4 <FDCAN_CalcultateRamBlockAddresses>
  hfdcan->LatestTxFifoQRequest = 0U;
 8000b10:	2000      	movs	r0, #0
 8000b12:	65a0      	str	r0, [r4, #88]	@ 0x58
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000b14:	6620      	str	r0, [r4, #96]	@ 0x60
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8000b16:	2301      	movs	r3, #1
 8000b18:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
  return HAL_OK;
 8000b1c:	e752      	b.n	80009c4 <HAL_FDCAN_Init+0x44>
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000b1e:	6822      	ldr	r2, [r4, #0]
 8000b20:	6993      	ldr	r3, [r2, #24]
 8000b22:	f043 0320 	orr.w	r3, r3, #32
 8000b26:	6193      	str	r3, [r2, #24]
 8000b28:	e7d4      	b.n	8000ad4 <HAL_FDCAN_Init+0x154>
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000b2a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000b2c:	3b01      	subs	r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000b2e:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8000b30:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000b32:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000b36:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8000b38:	3a01      	subs	r2, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000b3a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8000b3e:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8000b40:	3a01      	subs	r2, #1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000b42:	6821      	ldr	r1, [r4, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000b44:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000b48:	60cb      	str	r3, [r1, #12]
 8000b4a:	e7d7      	b.n	8000afc <HAL_FDCAN_Init+0x17c>
    return HAL_ERROR;
 8000b4c:	2001      	movs	r0, #1
}
 8000b4e:	4770      	bx	lr
 8000b50:	40006400 	.word	0x40006400

08000b54 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b56:	b083      	sub	sp, #12
  uint32_t position = 0x00U;
 8000b58:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000b5a:	e062      	b.n	8000c22 <HAL_GPIO_Init+0xce>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b5c:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8000b5e:	005e      	lsls	r6, r3, #1
 8000b60:	2403      	movs	r4, #3
 8000b62:	40b4      	lsls	r4, r6
 8000b64:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b68:	68cc      	ldr	r4, [r1, #12]
 8000b6a:	40b4      	lsls	r4, r6
 8000b6c:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8000b6e:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b70:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000b72:	ea25 050c 	bic.w	r5, r5, ip
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b76:	684c      	ldr	r4, [r1, #4]
 8000b78:	f3c4 1400 	ubfx	r4, r4, #4, #1
 8000b7c:	409c      	lsls	r4, r3
 8000b7e:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8000b80:	6044      	str	r4, [r0, #4]
 8000b82:	e05f      	b.n	8000c44 <HAL_GPIO_Init+0xf0>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000b84:	08dd      	lsrs	r5, r3, #3
 8000b86:	3508      	adds	r5, #8
 8000b88:	f850 4025 	ldr.w	r4, [r0, r5, lsl #2]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8000b8c:	f003 0c07 	and.w	ip, r3, #7
 8000b90:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000b94:	f04f 0e0f 	mov.w	lr, #15
 8000b98:	fa0e fe0c 	lsl.w	lr, lr, ip
 8000b9c:	ea24 0e0e 	bic.w	lr, r4, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8000ba0:	690c      	ldr	r4, [r1, #16]
 8000ba2:	fa04 f40c 	lsl.w	r4, r4, ip
 8000ba6:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000baa:	f840 4025 	str.w	r4, [r0, r5, lsl #2]
 8000bae:	e060      	b.n	8000c72 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000bb0:	2405      	movs	r4, #5
 8000bb2:	e000      	b.n	8000bb6 <HAL_GPIO_Init+0x62>
 8000bb4:	2400      	movs	r4, #0
 8000bb6:	fa04 f40e 	lsl.w	r4, r4, lr
 8000bba:	432c      	orrs	r4, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000bbc:	f10c 0c02 	add.w	ip, ip, #2
 8000bc0:	4d55      	ldr	r5, [pc, #340]	@ (8000d18 <HAL_GPIO_Init+0x1c4>)
 8000bc2:	f845 402c 	str.w	r4, [r5, ip, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000bc6:	4c55      	ldr	r4, [pc, #340]	@ (8000d1c <HAL_GPIO_Init+0x1c8>)
 8000bc8:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 8000bca:	43d4      	mvns	r4, r2
 8000bcc:	ea25 0602 	bic.w	r6, r5, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000bd0:	684f      	ldr	r7, [r1, #4]
 8000bd2:	f417 1f80 	tst.w	r7, #1048576	@ 0x100000
 8000bd6:	d001      	beq.n	8000bdc <HAL_GPIO_Init+0x88>
        {
          temp |= iocurrent;
 8000bd8:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->RTSR1 = temp;
 8000bdc:	4d4f      	ldr	r5, [pc, #316]	@ (8000d1c <HAL_GPIO_Init+0x1c8>)
 8000bde:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR1;
 8000be0:	68ed      	ldr	r5, [r5, #12]
        temp &= ~(iocurrent);
 8000be2:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000be6:	684f      	ldr	r7, [r1, #4]
 8000be8:	f417 1f00 	tst.w	r7, #2097152	@ 0x200000
 8000bec:	d001      	beq.n	8000bf2 <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 8000bee:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->FTSR1 = temp;
 8000bf2:	4d4a      	ldr	r5, [pc, #296]	@ (8000d1c <HAL_GPIO_Init+0x1c8>)
 8000bf4:	60ee      	str	r6, [r5, #12]

        temp = EXTI->EMR1;
 8000bf6:	686d      	ldr	r5, [r5, #4]
        temp &= ~(iocurrent);
 8000bf8:	ea04 0605 	and.w	r6, r4, r5
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000bfc:	684f      	ldr	r7, [r1, #4]
 8000bfe:	f417 3f00 	tst.w	r7, #131072	@ 0x20000
 8000c02:	d001      	beq.n	8000c08 <HAL_GPIO_Init+0xb4>
        {
          temp |= iocurrent;
 8000c04:	ea42 0605 	orr.w	r6, r2, r5
        }
        EXTI->EMR1 = temp;
 8000c08:	4d44      	ldr	r5, [pc, #272]	@ (8000d1c <HAL_GPIO_Init+0x1c8>)
 8000c0a:	606e      	str	r6, [r5, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000c0c:	682d      	ldr	r5, [r5, #0]
        temp &= ~(iocurrent);
 8000c0e:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000c10:	684e      	ldr	r6, [r1, #4]
 8000c12:	f416 3f80 	tst.w	r6, #65536	@ 0x10000
 8000c16:	d001      	beq.n	8000c1c <HAL_GPIO_Init+0xc8>
        {
          temp |= iocurrent;
 8000c18:	ea42 0405 	orr.w	r4, r2, r5
        }
        EXTI->IMR1 = temp;
 8000c1c:	4a3f      	ldr	r2, [pc, #252]	@ (8000d1c <HAL_GPIO_Init+0x1c8>)
 8000c1e:	6014      	str	r4, [r2, #0]
      }
    }

    position++;
 8000c20:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0U)
 8000c22:	680a      	ldr	r2, [r1, #0]
 8000c24:	fa32 f403 	lsrs.w	r4, r2, r3
 8000c28:	d074      	beq.n	8000d14 <HAL_GPIO_Init+0x1c0>
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8000c2a:	f04f 0c01 	mov.w	ip, #1
 8000c2e:	fa0c fc03 	lsl.w	ip, ip, r3
    if (iocurrent != 0x00u)
 8000c32:	ea1c 0202 	ands.w	r2, ip, r2
 8000c36:	d0f3      	beq.n	8000c20 <HAL_GPIO_Init+0xcc>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000c38:	684c      	ldr	r4, [r1, #4]
 8000c3a:	f004 0403 	and.w	r4, r4, #3
 8000c3e:	3c01      	subs	r4, #1
 8000c40:	2c01      	cmp	r4, #1
 8000c42:	d98b      	bls.n	8000b5c <HAL_GPIO_Init+0x8>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c44:	684c      	ldr	r4, [r1, #4]
 8000c46:	f004 0403 	and.w	r4, r4, #3
 8000c4a:	2c03      	cmp	r4, #3
 8000c4c:	d00c      	beq.n	8000c68 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8000c4e:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000c50:	005d      	lsls	r5, r3, #1
 8000c52:	f04f 0c03 	mov.w	ip, #3
 8000c56:	fa0c fc05 	lsl.w	ip, ip, r5
 8000c5a:	ea24 0c0c 	bic.w	ip, r4, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000c5e:	688c      	ldr	r4, [r1, #8]
 8000c60:	40ac      	lsls	r4, r5
 8000c62:	ea44 040c 	orr.w	r4, r4, ip
        GPIOx->PUPDR = temp;
 8000c66:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c68:	684c      	ldr	r4, [r1, #4]
 8000c6a:	f004 0403 	and.w	r4, r4, #3
 8000c6e:	2c02      	cmp	r4, #2
 8000c70:	d088      	beq.n	8000b84 <HAL_GPIO_Init+0x30>
      temp = GPIOx->MODER;
 8000c72:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000c74:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000c78:	f04f 0c03 	mov.w	ip, #3
 8000c7c:	fa0c fc0e 	lsl.w	ip, ip, lr
 8000c80:	ea24 0c0c 	bic.w	ip, r4, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c84:	684c      	ldr	r4, [r1, #4]
 8000c86:	f004 0403 	and.w	r4, r4, #3
 8000c8a:	fa04 f40e 	lsl.w	r4, r4, lr
 8000c8e:	ea44 040c 	orr.w	r4, r4, ip
      GPIOx->MODER = temp;
 8000c92:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c94:	684c      	ldr	r4, [r1, #4]
 8000c96:	f414 3f40 	tst.w	r4, #196608	@ 0x30000
 8000c9a:	d0c1      	beq.n	8000c20 <HAL_GPIO_Init+0xcc>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c9c:	4c20      	ldr	r4, [pc, #128]	@ (8000d20 <HAL_GPIO_Init+0x1cc>)
 8000c9e:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 8000ca0:	f045 0501 	orr.w	r5, r5, #1
 8000ca4:	6625      	str	r5, [r4, #96]	@ 0x60
 8000ca6:	6e24      	ldr	r4, [r4, #96]	@ 0x60
 8000ca8:	f004 0401 	and.w	r4, r4, #1
 8000cac:	9401      	str	r4, [sp, #4]
 8000cae:	9c01      	ldr	r4, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000cb0:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8000cb4:	f10c 0502 	add.w	r5, ip, #2
 8000cb8:	4c17      	ldr	r4, [pc, #92]	@ (8000d18 <HAL_GPIO_Init+0x1c4>)
 8000cba:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8000cbe:	f003 0e03 	and.w	lr, r3, #3
 8000cc2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000cc6:	240f      	movs	r4, #15
 8000cc8:	fa04 f40e 	lsl.w	r4, r4, lr
 8000ccc:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8000cd0:	f1b0 4f90 	cmp.w	r0, #1207959552	@ 0x48000000
 8000cd4:	f43f af6e 	beq.w	8000bb4 <HAL_GPIO_Init+0x60>
 8000cd8:	4c12      	ldr	r4, [pc, #72]	@ (8000d24 <HAL_GPIO_Init+0x1d0>)
 8000cda:	42a0      	cmp	r0, r4
 8000cdc:	d012      	beq.n	8000d04 <HAL_GPIO_Init+0x1b0>
 8000cde:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000ce2:	42a0      	cmp	r0, r4
 8000ce4:	d010      	beq.n	8000d08 <HAL_GPIO_Init+0x1b4>
 8000ce6:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000cea:	42a0      	cmp	r0, r4
 8000cec:	d00e      	beq.n	8000d0c <HAL_GPIO_Init+0x1b8>
 8000cee:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000cf2:	42a0      	cmp	r0, r4
 8000cf4:	d00c      	beq.n	8000d10 <HAL_GPIO_Init+0x1bc>
 8000cf6:	f504 6480 	add.w	r4, r4, #1024	@ 0x400
 8000cfa:	42a0      	cmp	r0, r4
 8000cfc:	f43f af58 	beq.w	8000bb0 <HAL_GPIO_Init+0x5c>
 8000d00:	2406      	movs	r4, #6
 8000d02:	e758      	b.n	8000bb6 <HAL_GPIO_Init+0x62>
 8000d04:	2401      	movs	r4, #1
 8000d06:	e756      	b.n	8000bb6 <HAL_GPIO_Init+0x62>
 8000d08:	2402      	movs	r4, #2
 8000d0a:	e754      	b.n	8000bb6 <HAL_GPIO_Init+0x62>
 8000d0c:	2403      	movs	r4, #3
 8000d0e:	e752      	b.n	8000bb6 <HAL_GPIO_Init+0x62>
 8000d10:	2404      	movs	r4, #4
 8000d12:	e750      	b.n	8000bb6 <HAL_GPIO_Init+0x62>
  }
}
 8000d14:	b003      	add	sp, #12
 8000d16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000d18:	40010000 	.word	0x40010000
 8000d1c:	40010400 	.word	0x40010400
 8000d20:	40021000 	.word	0x40021000
 8000d24:	48000400 	.word	0x48000400

08000d28 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d28:	b10a      	cbz	r2, 8000d2e <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d2a:	6181      	str	r1, [r0, #24]
 8000d2c:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d2e:	6281      	str	r1, [r0, #40]	@ 0x28
  }
}
 8000d30:	4770      	bx	lr

08000d32 <HAL_I2C_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000d32:	2800      	cmp	r0, #0
 8000d34:	d05f      	beq.n	8000df6 <HAL_I2C_Init+0xc4>
{
 8000d36:	b510      	push	{r4, lr}
 8000d38:	4604      	mov	r4, r0
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000d3a:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d048      	beq.n	8000dd4 <HAL_I2C_Init+0xa2>
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000d42:	2324      	movs	r3, #36	@ 0x24
 8000d44:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000d48:	6822      	ldr	r2, [r4, #0]
 8000d4a:	6813      	ldr	r3, [r2, #0]
 8000d4c:	f023 0301 	bic.w	r3, r3, #1
 8000d50:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000d52:	6863      	ldr	r3, [r4, #4]
 8000d54:	6822      	ldr	r2, [r4, #0]
 8000d56:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8000d5a:	6113      	str	r3, [r2, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000d5c:	6822      	ldr	r2, [r4, #0]
 8000d5e:	6893      	ldr	r3, [r2, #8]
 8000d60:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000d64:	6093      	str	r3, [r2, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000d66:	68e3      	ldr	r3, [r4, #12]
 8000d68:	2b01      	cmp	r3, #1
 8000d6a:	d038      	beq.n	8000dde <HAL_I2C_Init+0xac>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000d6c:	68a3      	ldr	r3, [r4, #8]
 8000d6e:	6822      	ldr	r2, [r4, #0]
 8000d70:	f443 4304 	orr.w	r3, r3, #33792	@ 0x8400
 8000d74:	6093      	str	r3, [r2, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000d76:	68e3      	ldr	r3, [r4, #12]
 8000d78:	2b02      	cmp	r3, #2
 8000d7a:	d036      	beq.n	8000dea <HAL_I2C_Init+0xb8>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000d7c:	6822      	ldr	r2, [r4, #0]
 8000d7e:	6853      	ldr	r3, [r2, #4]
 8000d80:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000d84:	6053      	str	r3, [r2, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000d86:	6822      	ldr	r2, [r4, #0]
 8000d88:	6853      	ldr	r3, [r2, #4]
 8000d8a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000d8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000d92:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000d94:	6822      	ldr	r2, [r4, #0]
 8000d96:	68d3      	ldr	r3, [r2, #12]
 8000d98:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000d9c:	60d3      	str	r3, [r2, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000d9e:	6923      	ldr	r3, [r4, #16]
 8000da0:	6962      	ldr	r2, [r4, #20]
 8000da2:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000da4:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000da6:	6822      	ldr	r2, [r4, #0]
 8000da8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8000dac:	60d3      	str	r3, [r2, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000dae:	69e3      	ldr	r3, [r4, #28]
 8000db0:	6a21      	ldr	r1, [r4, #32]
 8000db2:	6822      	ldr	r2, [r4, #0]
 8000db4:	430b      	orrs	r3, r1
 8000db6:	6013      	str	r3, [r2, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000db8:	6822      	ldr	r2, [r4, #0]
 8000dba:	6813      	ldr	r3, [r2, #0]
 8000dbc:	f043 0301 	orr.w	r3, r3, #1
 8000dc0:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000dc2:	2000      	movs	r0, #0
 8000dc4:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000dc6:	2320      	movs	r3, #32
 8000dc8:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000dcc:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000dce:	f884 0042 	strb.w	r0, [r4, #66]	@ 0x42

  return HAL_OK;
}
 8000dd2:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8000dd4:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8000dd8:	f000 f8cc 	bl	8000f74 <HAL_I2C_MspInit>
 8000ddc:	e7b1      	b.n	8000d42 <HAL_I2C_Init+0x10>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000dde:	68a3      	ldr	r3, [r4, #8]
 8000de0:	6822      	ldr	r2, [r4, #0]
 8000de2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000de6:	6093      	str	r3, [r2, #8]
 8000de8:	e7c5      	b.n	8000d76 <HAL_I2C_Init+0x44>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8000dea:	6822      	ldr	r2, [r4, #0]
 8000dec:	6853      	ldr	r3, [r2, #4]
 8000dee:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000df2:	6053      	str	r3, [r2, #4]
 8000df4:	e7c7      	b.n	8000d86 <HAL_I2C_Init+0x54>
    return HAL_ERROR;
 8000df6:	2001      	movs	r0, #1
}
 8000df8:	4770      	bx	lr

08000dfa <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8000dfa:	4603      	mov	r3, r0
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000dfc:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8000e00:	2a20      	cmp	r2, #32
 8000e02:	d123      	bne.n	8000e4c <HAL_I2CEx_ConfigAnalogFilter+0x52>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e04:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8000e08:	2a01      	cmp	r2, #1
 8000e0a:	d021      	beq.n	8000e50 <HAL_I2CEx_ConfigAnalogFilter+0x56>
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000e12:	2224      	movs	r2, #36	@ 0x24
 8000e14:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000e18:	6800      	ldr	r0, [r0, #0]
 8000e1a:	6802      	ldr	r2, [r0, #0]
 8000e1c:	f022 0201 	bic.w	r2, r2, #1
 8000e20:	6002      	str	r2, [r0, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000e22:	6818      	ldr	r0, [r3, #0]
 8000e24:	6802      	ldr	r2, [r0, #0]
 8000e26:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8000e2a:	6002      	str	r2, [r0, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000e2c:	6818      	ldr	r0, [r3, #0]
 8000e2e:	6802      	ldr	r2, [r0, #0]
 8000e30:	430a      	orrs	r2, r1
 8000e32:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000e34:	6819      	ldr	r1, [r3, #0]
 8000e36:	680a      	ldr	r2, [r1, #0]
 8000e38:	f042 0201 	orr.w	r2, r2, #1
 8000e3c:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000e3e:	2220      	movs	r2, #32
 8000e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000e44:	2000      	movs	r0, #0
 8000e46:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 8000e4a:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8000e4c:	2002      	movs	r0, #2
 8000e4e:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8000e50:	2002      	movs	r0, #2
  }
}
 8000e52:	4770      	bx	lr

08000e54 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000e54:	4603      	mov	r3, r0

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e56:	f890 2041 	ldrb.w	r2, [r0, #65]	@ 0x41
 8000e5a:	2a20      	cmp	r2, #32
 8000e5c:	d121      	bne.n	8000ea2 <HAL_I2CEx_ConfigDigitalFilter+0x4e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e5e:	f890 2040 	ldrb.w	r2, [r0, #64]	@ 0x40
 8000e62:	2a01      	cmp	r2, #1
 8000e64:	d01f      	beq.n	8000ea6 <HAL_I2CEx_ConfigDigitalFilter+0x52>
 8000e66:	2201      	movs	r2, #1
 8000e68:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000e6c:	2224      	movs	r2, #36	@ 0x24
 8000e6e:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000e72:	6800      	ldr	r0, [r0, #0]
 8000e74:	6802      	ldr	r2, [r0, #0]
 8000e76:	f022 0201 	bic.w	r2, r2, #1
 8000e7a:	6002      	str	r2, [r0, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8000e7c:	6818      	ldr	r0, [r3, #0]
 8000e7e:	6802      	ldr	r2, [r0, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8000e80:	f422 6270 	bic.w	r2, r2, #3840	@ 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8000e84:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8000e88:	6002      	str	r2, [r0, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000e8a:	6819      	ldr	r1, [r3, #0]
 8000e8c:	680a      	ldr	r2, [r1, #0]
 8000e8e:	f042 0201 	orr.w	r2, r2, #1
 8000e92:	600a      	str	r2, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8000e94:	2220      	movs	r2, #32
 8000e96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000e9a:	2000      	movs	r0, #0
 8000e9c:	f883 0040 	strb.w	r0, [r3, #64]	@ 0x40

    return HAL_OK;
 8000ea0:	4770      	bx	lr
  }
  else
  {
    return HAL_BUSY;
 8000ea2:	2002      	movs	r0, #2
 8000ea4:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8000ea6:	2002      	movs	r0, #2
  }
}
 8000ea8:	4770      	bx	lr
	...

08000eac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eac:	b500      	push	{lr}
 8000eae:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee0 <HAL_MspInit+0x34>)
 8000eb2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000eb4:	f042 0201 	orr.w	r2, r2, #1
 8000eb8:	661a      	str	r2, [r3, #96]	@ 0x60
 8000eba:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000ebc:	f002 0201 	and.w	r2, r2, #1
 8000ec0:	9200      	str	r2, [sp, #0]
 8000ec2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000ec6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000eca:	659a      	str	r2, [r3, #88]	@ 0x58
 8000ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ece:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ed2:	9301      	str	r3, [sp, #4]
 8000ed4:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000ed6:	f001 fa2f 	bl	8002338 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000eda:	b003      	add	sp, #12
 8000edc:	f85d fb04 	ldr.w	pc, [sp], #4
 8000ee0:	40021000 	.word	0x40021000

08000ee4 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000ee4:	b510      	push	{r4, lr}
 8000ee6:	b09c      	sub	sp, #112	@ 0x70
 8000ee8:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eea:	2100      	movs	r1, #0
 8000eec:	9117      	str	r1, [sp, #92]	@ 0x5c
 8000eee:	9118      	str	r1, [sp, #96]	@ 0x60
 8000ef0:	9119      	str	r1, [sp, #100]	@ 0x64
 8000ef2:	911a      	str	r1, [sp, #104]	@ 0x68
 8000ef4:	911b      	str	r1, [sp, #108]	@ 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ef6:	2254      	movs	r2, #84	@ 0x54
 8000ef8:	a802      	add	r0, sp, #8
 8000efa:	f005 f872 	bl	8005fe2 <memset>
  if(hfdcan->Instance==FDCAN2)
 8000efe:	6822      	ldr	r2, [r4, #0]
 8000f00:	4b19      	ldr	r3, [pc, #100]	@ (8000f68 <HAL_FDCAN_MspInit+0x84>)
 8000f02:	429a      	cmp	r2, r3
 8000f04:	d001      	beq.n	8000f0a <HAL_FDCAN_MspInit+0x26>

    /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 8000f06:	b01c      	add	sp, #112	@ 0x70
 8000f08:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000f0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f0e:	9302      	str	r3, [sp, #8]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8000f10:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000f14:	9310      	str	r3, [sp, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f16:	a802      	add	r0, sp, #8
 8000f18:	f001 fe1e 	bl	8002b58 <HAL_RCCEx_PeriphCLKConfig>
 8000f1c:	bb00      	cbnz	r0, 8000f60 <HAL_FDCAN_MspInit+0x7c>
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000f1e:	4b13      	ldr	r3, [pc, #76]	@ (8000f6c <HAL_FDCAN_MspInit+0x88>)
 8000f20:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000f22:	f042 7200 	orr.w	r2, r2, #33554432	@ 0x2000000
 8000f26:	659a      	str	r2, [r3, #88]	@ 0x58
 8000f28:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000f2a:	f002 7200 	and.w	r2, r2, #33554432	@ 0x2000000
 8000f2e:	9200      	str	r2, [sp, #0]
 8000f30:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000f34:	f042 0202 	orr.w	r2, r2, #2
 8000f38:	64da      	str	r2, [r3, #76]	@ 0x4c
 8000f3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f3c:	f003 0302 	and.w	r3, r3, #2
 8000f40:	9301      	str	r3, [sp, #4]
 8000f42:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = SPU_CAN_RX_Pin|SPU_CAN_TX_Pin;
 8000f44:	2360      	movs	r3, #96	@ 0x60
 8000f46:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f48:	2302      	movs	r3, #2
 8000f4a:	9318      	str	r3, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f50:	931a      	str	r3, [sp, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8000f52:	2309      	movs	r3, #9
 8000f54:	931b      	str	r3, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f56:	a917      	add	r1, sp, #92	@ 0x5c
 8000f58:	4805      	ldr	r0, [pc, #20]	@ (8000f70 <HAL_FDCAN_MspInit+0x8c>)
 8000f5a:	f7ff fdfb 	bl	8000b54 <HAL_GPIO_Init>
}
 8000f5e:	e7d2      	b.n	8000f06 <HAL_FDCAN_MspInit+0x22>
      Error_Handler();
 8000f60:	f7ff fa16 	bl	8000390 <Error_Handler>
 8000f64:	e7db      	b.n	8000f1e <HAL_FDCAN_MspInit+0x3a>
 8000f66:	bf00      	nop
 8000f68:	40006800 	.word	0x40006800
 8000f6c:	40021000 	.word	0x40021000
 8000f70:	48000400 	.word	0x48000400

08000f74 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f74:	b510      	push	{r4, lr}
 8000f76:	b09c      	sub	sp, #112	@ 0x70
 8000f78:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f7a:	2100      	movs	r1, #0
 8000f7c:	9117      	str	r1, [sp, #92]	@ 0x5c
 8000f7e:	9118      	str	r1, [sp, #96]	@ 0x60
 8000f80:	9119      	str	r1, [sp, #100]	@ 0x64
 8000f82:	911a      	str	r1, [sp, #104]	@ 0x68
 8000f84:	911b      	str	r1, [sp, #108]	@ 0x6c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f86:	2254      	movs	r2, #84	@ 0x54
 8000f88:	a802      	add	r0, sp, #8
 8000f8a:	f005 f82a 	bl	8005fe2 <memset>
  if(hi2c->Instance==I2C1)
 8000f8e:	6822      	ldr	r2, [r4, #0]
 8000f90:	4b18      	ldr	r3, [pc, #96]	@ (8000ff4 <HAL_I2C_MspInit+0x80>)
 8000f92:	429a      	cmp	r2, r3
 8000f94:	d001      	beq.n	8000f9a <HAL_I2C_MspInit+0x26>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000f96:	b01c      	add	sp, #112	@ 0x70
 8000f98:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000f9a:	2340      	movs	r3, #64	@ 0x40
 8000f9c:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f9e:	a802      	add	r0, sp, #8
 8000fa0:	f001 fdda 	bl	8002b58 <HAL_RCCEx_PeriphCLKConfig>
 8000fa4:	bb10      	cbnz	r0, 8000fec <HAL_I2C_MspInit+0x78>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa6:	4c14      	ldr	r4, [pc, #80]	@ (8000ff8 <HAL_I2C_MspInit+0x84>)
 8000fa8:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000faa:	f043 0301 	orr.w	r3, r3, #1
 8000fae:	64e3      	str	r3, [r4, #76]	@ 0x4c
 8000fb0:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8000fb2:	f003 0301 	and.w	r3, r3, #1
 8000fb6:	9300      	str	r3, [sp, #0]
 8000fb8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = SPU_PD_SCL_Pin|SPU_PD_SDA_Pin;
 8000fba:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000fbe:	9317      	str	r3, [sp, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fc0:	2312      	movs	r3, #18
 8000fc2:	9318      	str	r3, [sp, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	9319      	str	r3, [sp, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc8:	931a      	str	r3, [sp, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000fca:	2304      	movs	r3, #4
 8000fcc:	931b      	str	r3, [sp, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fce:	a917      	add	r1, sp, #92	@ 0x5c
 8000fd0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fd4:	f7ff fdbe 	bl	8000b54 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000fd8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000fda:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000fde:	65a3      	str	r3, [r4, #88]	@ 0x58
 8000fe0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8000fe2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000fe6:	9301      	str	r3, [sp, #4]
 8000fe8:	9b01      	ldr	r3, [sp, #4]
}
 8000fea:	e7d4      	b.n	8000f96 <HAL_I2C_MspInit+0x22>
      Error_Handler();
 8000fec:	f7ff f9d0 	bl	8000390 <Error_Handler>
 8000ff0:	e7d9      	b.n	8000fa6 <HAL_I2C_MspInit+0x32>
 8000ff2:	bf00      	nop
 8000ff4:	40005400 	.word	0x40005400
 8000ff8:	40021000 	.word	0x40021000

08000ffc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ffc:	b500      	push	{lr}
 8000ffe:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001000:	2300      	movs	r3, #0
 8001002:	9303      	str	r3, [sp, #12]
 8001004:	9304      	str	r3, [sp, #16]
 8001006:	9305      	str	r3, [sp, #20]
 8001008:	9306      	str	r3, [sp, #24]
 800100a:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI1)
 800100c:	6802      	ldr	r2, [r0, #0]
 800100e:	4b13      	ldr	r3, [pc, #76]	@ (800105c <HAL_SPI_MspInit+0x60>)
 8001010:	429a      	cmp	r2, r3
 8001012:	d002      	beq.n	800101a <HAL_SPI_MspInit+0x1e>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001014:	b009      	add	sp, #36	@ 0x24
 8001016:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI1_CLK_ENABLE();
 800101a:	f503 4360 	add.w	r3, r3, #57344	@ 0xe000
 800101e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001020:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001024:	661a      	str	r2, [r3, #96]	@ 0x60
 8001026:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001028:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800102c:	9201      	str	r2, [sp, #4]
 800102e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001030:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001032:	f042 0201 	orr.w	r2, r2, #1
 8001036:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001038:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800103a:	f003 0301 	and.w	r3, r3, #1
 800103e:	9302      	str	r3, [sp, #8]
 8001040:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = MCU_SCK_Pin|MCU_MISO_Pin|MCU_MOSI_Pin;
 8001042:	23e0      	movs	r3, #224	@ 0xe0
 8001044:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001046:	2302      	movs	r3, #2
 8001048:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800104a:	2305      	movs	r3, #5
 800104c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800104e:	a903      	add	r1, sp, #12
 8001050:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001054:	f7ff fd7e 	bl	8000b54 <HAL_GPIO_Init>
}
 8001058:	e7dc      	b.n	8001014 <HAL_SPI_MspInit+0x18>
 800105a:	bf00      	nop
 800105c:	40013000 	.word	0x40013000

08001060 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001060:	b082      	sub	sp, #8
  if(htim_pwm->Instance==TIM1)
 8001062:	6803      	ldr	r3, [r0, #0]
 8001064:	4a0f      	ldr	r2, [pc, #60]	@ (80010a4 <HAL_TIM_PWM_MspInit+0x44>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d004      	beq.n	8001074 <HAL_TIM_PWM_MspInit+0x14>
    __HAL_RCC_TIM1_CLK_ENABLE();
    /* USER CODE BEGIN TIM1_MspInit 1 */

    /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_pwm->Instance==TIM2)
 800106a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800106e:	d00c      	beq.n	800108a <HAL_TIM_PWM_MspInit+0x2a>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001070:	b002      	add	sp, #8
 8001072:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001074:	4b0c      	ldr	r3, [pc, #48]	@ (80010a8 <HAL_TIM_PWM_MspInit+0x48>)
 8001076:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001078:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800107c:	661a      	str	r2, [r3, #96]	@ 0x60
 800107e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001080:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001084:	9300      	str	r3, [sp, #0]
 8001086:	9b00      	ldr	r3, [sp, #0]
 8001088:	e7f2      	b.n	8001070 <HAL_TIM_PWM_MspInit+0x10>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800108a:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 800108e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001090:	f042 0201 	orr.w	r2, r2, #1
 8001094:	659a      	str	r2, [r3, #88]	@ 0x58
 8001096:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001098:	f003 0301 	and.w	r3, r3, #1
 800109c:	9301      	str	r3, [sp, #4]
 800109e:	9b01      	ldr	r3, [sp, #4]
}
 80010a0:	e7e6      	b.n	8001070 <HAL_TIM_PWM_MspInit+0x10>
 80010a2:	bf00      	nop
 80010a4:	40012c00 	.word	0x40012c00
 80010a8:	40021000 	.word	0x40021000

080010ac <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80010ac:	b500      	push	{lr}
 80010ae:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010b0:	2300      	movs	r3, #0
 80010b2:	9303      	str	r3, [sp, #12]
 80010b4:	9304      	str	r3, [sp, #16]
 80010b6:	9305      	str	r3, [sp, #20]
 80010b8:	9306      	str	r3, [sp, #24]
 80010ba:	9307      	str	r3, [sp, #28]
  if(htim->Instance==TIM1)
 80010bc:	6803      	ldr	r3, [r0, #0]
 80010be:	4a1a      	ldr	r2, [pc, #104]	@ (8001128 <HAL_TIM_MspPostInit+0x7c>)
 80010c0:	4293      	cmp	r3, r2
 80010c2:	d005      	beq.n	80010d0 <HAL_TIM_MspPostInit+0x24>

    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(htim->Instance==TIM2)
 80010c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80010c8:	d016      	beq.n	80010f8 <HAL_TIM_MspPostInit+0x4c>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80010ca:	b009      	add	sp, #36	@ 0x24
 80010cc:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010d0:	4b16      	ldr	r3, [pc, #88]	@ (800112c <HAL_TIM_MspPostInit+0x80>)
 80010d2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80010d4:	f042 0204 	orr.w	r2, r2, #4
 80010d8:	64da      	str	r2, [r3, #76]	@ 0x4c
 80010da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010dc:	f003 0304 	and.w	r3, r3, #4
 80010e0:	9301      	str	r3, [sp, #4]
 80010e2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = SERVO1_PWM_Pin|SERVO2_PWM_Pin|SERVO3_PWM_Pin|SERVO4_PWM_Pin;
 80010e4:	230f      	movs	r3, #15
 80010e6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e8:	2302      	movs	r3, #2
 80010ea:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80010ec:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010ee:	a903      	add	r1, sp, #12
 80010f0:	480f      	ldr	r0, [pc, #60]	@ (8001130 <HAL_TIM_MspPostInit+0x84>)
 80010f2:	f7ff fd2f 	bl	8000b54 <HAL_GPIO_Init>
 80010f6:	e7e8      	b.n	80010ca <HAL_TIM_MspPostInit+0x1e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010f8:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 80010fc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80010fe:	f042 0201 	orr.w	r2, r2, #1
 8001102:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001104:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001106:	f003 0301 	and.w	r3, r3, #1
 800110a:	9302      	str	r3, [sp, #8]
 800110c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SERVO5_PWM_Pin|SERVO6_PWM_Pin;
 800110e:	2303      	movs	r3, #3
 8001110:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001112:	2302      	movs	r3, #2
 8001114:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001116:	2301      	movs	r3, #1
 8001118:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800111a:	a903      	add	r1, sp, #12
 800111c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001120:	f7ff fd18 	bl	8000b54 <HAL_GPIO_Init>
}
 8001124:	e7d1      	b.n	80010ca <HAL_TIM_MspPostInit+0x1e>
 8001126:	bf00      	nop
 8001128:	40012c00 	.word	0x40012c00
 800112c:	40021000 	.word	0x40021000
 8001130:	48000800 	.word	0x48000800

08001134 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001134:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001136:	b0a1      	sub	sp, #132	@ 0x84
 8001138:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113a:	2100      	movs	r1, #0
 800113c:	911b      	str	r1, [sp, #108]	@ 0x6c
 800113e:	911c      	str	r1, [sp, #112]	@ 0x70
 8001140:	911d      	str	r1, [sp, #116]	@ 0x74
 8001142:	911e      	str	r1, [sp, #120]	@ 0x78
 8001144:	911f      	str	r1, [sp, #124]	@ 0x7c
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001146:	2254      	movs	r2, #84	@ 0x54
 8001148:	a806      	add	r0, sp, #24
 800114a:	f004 ff4a 	bl	8005fe2 <memset>
  if(huart->Instance==UART5)
 800114e:	6823      	ldr	r3, [r4, #0]
 8001150:	4a38      	ldr	r2, [pc, #224]	@ (8001234 <HAL_UART_MspInit+0x100>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d004      	beq.n	8001160 <HAL_UART_MspInit+0x2c>

    /* USER CODE BEGIN UART5_MspInit 1 */

    /* USER CODE END UART5_MspInit 1 */
  }
  else if(huart->Instance==USART1)
 8001156:	4a38      	ldr	r2, [pc, #224]	@ (8001238 <HAL_UART_MspInit+0x104>)
 8001158:	4293      	cmp	r3, r2
 800115a:	d041      	beq.n	80011e0 <HAL_UART_MspInit+0xac>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 800115c:	b021      	add	sp, #132	@ 0x84
 800115e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 8001160:	2310      	movs	r3, #16
 8001162:	9306      	str	r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001164:	a806      	add	r0, sp, #24
 8001166:	f001 fcf7 	bl	8002b58 <HAL_RCCEx_PeriphCLKConfig>
 800116a:	2800      	cmp	r0, #0
 800116c:	d135      	bne.n	80011da <HAL_UART_MspInit+0xa6>
    __HAL_RCC_UART5_CLK_ENABLE();
 800116e:	4b33      	ldr	r3, [pc, #204]	@ (800123c <HAL_UART_MspInit+0x108>)
 8001170:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001172:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001176:	659a      	str	r2, [r3, #88]	@ 0x58
 8001178:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800117a:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800117e:	9201      	str	r2, [sp, #4]
 8001180:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001182:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001184:	f042 0204 	orr.w	r2, r2, #4
 8001188:	64da      	str	r2, [r3, #76]	@ 0x4c
 800118a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800118c:	f002 0204 	and.w	r2, r2, #4
 8001190:	9202      	str	r2, [sp, #8]
 8001192:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001194:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001196:	f042 0208 	orr.w	r2, r2, #8
 800119a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800119c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119e:	f003 0308 	and.w	r3, r3, #8
 80011a2:	9303      	str	r3, [sp, #12]
 80011a4:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = SPU_RX_Pin;
 80011a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011aa:	931b      	str	r3, [sp, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011ac:	2712      	movs	r7, #18
 80011ae:	971c      	str	r7, [sp, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b0:	2400      	movs	r4, #0
 80011b2:	941d      	str	r4, [sp, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b4:	941e      	str	r4, [sp, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 80011b6:	2605      	movs	r6, #5
 80011b8:	961f      	str	r6, [sp, #124]	@ 0x7c
    HAL_GPIO_Init(SPU_RX_GPIO_Port, &GPIO_InitStruct);
 80011ba:	ad1b      	add	r5, sp, #108	@ 0x6c
 80011bc:	4629      	mov	r1, r5
 80011be:	4820      	ldr	r0, [pc, #128]	@ (8001240 <HAL_UART_MspInit+0x10c>)
 80011c0:	f7ff fcc8 	bl	8000b54 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPU_TX_Pin;
 80011c4:	2304      	movs	r3, #4
 80011c6:	931b      	str	r3, [sp, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80011c8:	971c      	str	r7, [sp, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ca:	941d      	str	r4, [sp, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011cc:	941e      	str	r4, [sp, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 80011ce:	961f      	str	r6, [sp, #124]	@ 0x7c
    HAL_GPIO_Init(SPU_TX_GPIO_Port, &GPIO_InitStruct);
 80011d0:	4629      	mov	r1, r5
 80011d2:	481c      	ldr	r0, [pc, #112]	@ (8001244 <HAL_UART_MspInit+0x110>)
 80011d4:	f7ff fcbe 	bl	8000b54 <HAL_GPIO_Init>
 80011d8:	e7c0      	b.n	800115c <HAL_UART_MspInit+0x28>
      Error_Handler();
 80011da:	f7ff f8d9 	bl	8000390 <Error_Handler>
 80011de:	e7c6      	b.n	800116e <HAL_UART_MspInit+0x3a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80011e0:	2301      	movs	r3, #1
 80011e2:	9306      	str	r3, [sp, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011e4:	a806      	add	r0, sp, #24
 80011e6:	f001 fcb7 	bl	8002b58 <HAL_RCCEx_PeriphCLKConfig>
 80011ea:	bb00      	cbnz	r0, 800122e <HAL_UART_MspInit+0xfa>
    __HAL_RCC_USART1_CLK_ENABLE();
 80011ec:	4b13      	ldr	r3, [pc, #76]	@ (800123c <HAL_UART_MspInit+0x108>)
 80011ee:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80011f0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80011f4:	661a      	str	r2, [r3, #96]	@ 0x60
 80011f6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80011f8:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80011fc:	9204      	str	r2, [sp, #16]
 80011fe:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001200:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001202:	f042 0204 	orr.w	r2, r2, #4
 8001206:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120a:	f003 0304 	and.w	r3, r3, #4
 800120e:	9305      	str	r3, [sp, #20]
 8001210:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Pin = SPU_TX_EX_Pin|SPU_RX_EX_Pin;
 8001212:	2330      	movs	r3, #48	@ 0x30
 8001214:	931b      	str	r3, [sp, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001216:	2302      	movs	r3, #2
 8001218:	931c      	str	r3, [sp, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	931d      	str	r3, [sp, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121e:	931e      	str	r3, [sp, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001220:	2307      	movs	r3, #7
 8001222:	931f      	str	r3, [sp, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001224:	a91b      	add	r1, sp, #108	@ 0x6c
 8001226:	4806      	ldr	r0, [pc, #24]	@ (8001240 <HAL_UART_MspInit+0x10c>)
 8001228:	f7ff fc94 	bl	8000b54 <HAL_GPIO_Init>
}
 800122c:	e796      	b.n	800115c <HAL_UART_MspInit+0x28>
      Error_Handler();
 800122e:	f7ff f8af 	bl	8000390 <Error_Handler>
 8001232:	e7db      	b.n	80011ec <HAL_UART_MspInit+0xb8>
 8001234:	40005000 	.word	0x40005000
 8001238:	40013800 	.word	0x40013800
 800123c:	40021000 	.word	0x40021000
 8001240:	48000800 	.word	0x48000800
 8001244:	48000c00 	.word	0x48000c00

08001248 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8001248:	b538      	push	{r3, r4, r5, lr}
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800124a:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 800124e:	d043      	beq.n	80012d8 <HAL_PCD_EP_DB_Receive+0x90>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001250:	6804      	ldr	r4, [r0, #0]
 8001252:	f8b4 3050 	ldrh.w	r3, [r4, #80]	@ 0x50
 8001256:	f891 c000 	ldrb.w	ip, [r1]
 800125a:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 800125e:	fa1e f383 	uxtah	r3, lr, r3
 8001262:	4423      	add	r3, r4
 8001264:	f8b3 4402 	ldrh.w	r4, [r3, #1026]	@ 0x402
 8001268:	f3c4 0409 	ubfx	r4, r4, #0, #10

    if (ep->xfer_len >= count)
 800126c:	698b      	ldr	r3, [r1, #24]
 800126e:	42a3      	cmp	r3, r4
 8001270:	d328      	bcc.n	80012c4 <HAL_PCD_EP_DB_Receive+0x7c>
    {
      ep->xfer_len -= count;
 8001272:	1b1b      	subs	r3, r3, r4
 8001274:	618b      	str	r3, [r1, #24]
    else
    {
      ep->xfer_len = 0U;
    }

    if (ep->xfer_len == 0U)
 8001276:	698b      	ldr	r3, [r1, #24]
 8001278:	b97b      	cbnz	r3, 800129a <HAL_PCD_EP_DB_Receive+0x52>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800127a:	6805      	ldr	r5, [r0, #0]
 800127c:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 8001280:	b29b      	uxth	r3, r3
 8001282:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001286:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800128a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800128e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001292:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001296:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800129a:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800129e:	d00e      	beq.n	80012be <HAL_PCD_EP_DB_Receive+0x76>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80012a0:	6802      	ldr	r2, [r0, #0]
 80012a2:	780d      	ldrb	r5, [r1, #0]
 80012a4:	f832 3025 	ldrh.w	r3, [r2, r5, lsl #2]
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80012ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80012b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80012b6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80012ba:	f822 3025 	strh.w	r3, [r2, r5, lsl #2]
    }

    if (count != 0U)
 80012be:	b924      	cbnz	r4, 80012ca <HAL_PCD_EP_DB_Receive+0x82>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
    }
  }

  return count;
}
 80012c0:	4620      	mov	r0, r4
 80012c2:	bd38      	pop	{r3, r4, r5, pc}
      ep->xfer_len = 0U;
 80012c4:	2300      	movs	r3, #0
 80012c6:	618b      	str	r3, [r1, #24]
 80012c8:	e7d5      	b.n	8001276 <HAL_PCD_EP_DB_Receive+0x2e>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80012ca:	4623      	mov	r3, r4
 80012cc:	890a      	ldrh	r2, [r1, #8]
 80012ce:	6949      	ldr	r1, [r1, #20]
 80012d0:	6800      	ldr	r0, [r0, #0]
 80012d2:	f003 fd32 	bl	8004d3a <USB_ReadPMA>
 80012d6:	e7f3      	b.n	80012c0 <HAL_PCD_EP_DB_Receive+0x78>
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80012d8:	6804      	ldr	r4, [r0, #0]
 80012da:	f8b4 3050 	ldrh.w	r3, [r4, #80]	@ 0x50
 80012de:	f891 c000 	ldrb.w	ip, [r1]
 80012e2:	ea4f 0ecc 	mov.w	lr, ip, lsl #3
 80012e6:	fa1e f383 	uxtah	r3, lr, r3
 80012ea:	4423      	add	r3, r4
 80012ec:	f8b3 4406 	ldrh.w	r4, [r3, #1030]	@ 0x406
 80012f0:	f3c4 0409 	ubfx	r4, r4, #0, #10
    if (ep->xfer_len >= count)
 80012f4:	698b      	ldr	r3, [r1, #24]
 80012f6:	42a3      	cmp	r3, r4
 80012f8:	d32f      	bcc.n	800135a <HAL_PCD_EP_DB_Receive+0x112>
      ep->xfer_len -= count;
 80012fa:	1b1b      	subs	r3, r3, r4
 80012fc:	618b      	str	r3, [r1, #24]
    if (ep->xfer_len == 0U)
 80012fe:	698b      	ldr	r3, [r1, #24]
 8001300:	b97b      	cbnz	r3, 8001322 <HAL_PCD_EP_DB_Receive+0xda>
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8001302:	6805      	ldr	r5, [r0, #0]
 8001304:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 8001308:	b29b      	uxth	r3, r3
 800130a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800130e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001312:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001316:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800131a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800131e:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8001322:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8001326:	d10f      	bne.n	8001348 <HAL_PCD_EP_DB_Receive+0x100>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001328:	6802      	ldr	r2, [r0, #0]
 800132a:	f891 c000 	ldrb.w	ip, [r1]
 800132e:	f832 302c 	ldrh.w	r3, [r2, ip, lsl #2]
 8001332:	b29b      	uxth	r3, r3
 8001334:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001338:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800133c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001340:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001344:	f822 302c 	strh.w	r3, [r2, ip, lsl #2]
    if (count != 0U)
 8001348:	2c00      	cmp	r4, #0
 800134a:	d0b9      	beq.n	80012c0 <HAL_PCD_EP_DB_Receive+0x78>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800134c:	4623      	mov	r3, r4
 800134e:	894a      	ldrh	r2, [r1, #10]
 8001350:	6949      	ldr	r1, [r1, #20]
 8001352:	6800      	ldr	r0, [r0, #0]
 8001354:	f003 fcf1 	bl	8004d3a <USB_ReadPMA>
 8001358:	e7b2      	b.n	80012c0 <HAL_PCD_EP_DB_Receive+0x78>
      ep->xfer_len = 0U;
 800135a:	2300      	movs	r3, #0
 800135c:	618b      	str	r3, [r1, #24]
 800135e:	e7ce      	b.n	80012fe <HAL_PCD_EP_DB_Receive+0xb6>

08001360 <HAL_PCD_Init>:
  if (hpcd == NULL)
 8001360:	2800      	cmp	r0, #0
 8001362:	d056      	beq.n	8001412 <HAL_PCD_Init+0xb2>
{
 8001364:	b510      	push	{r4, lr}
 8001366:	4604      	mov	r4, r0
  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001368:	f890 3291 	ldrb.w	r3, [r0, #657]	@ 0x291
 800136c:	b13b      	cbz	r3, 800137e <HAL_PCD_Init+0x1e>
  hpcd->State = HAL_PCD_STATE_BUSY;
 800136e:	2303      	movs	r3, #3
 8001370:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291
  __HAL_PCD_DISABLE(hpcd);
 8001374:	6820      	ldr	r0, [r4, #0]
 8001376:	f002 fdee 	bl	8003f56 <USB_DisableGlobalInt>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800137a:	2300      	movs	r3, #0
 800137c:	e015      	b.n	80013aa <HAL_PCD_Init+0x4a>
    hpcd->Lock = HAL_UNLOCKED;
 800137e:	f880 3290 	strb.w	r3, [r0, #656]	@ 0x290
    HAL_PCD_MspInit(hpcd);
 8001382:	f003 ff0b 	bl	800519c <HAL_PCD_MspInit>
 8001386:	e7f2      	b.n	800136e <HAL_PCD_Init+0xe>
    hpcd->IN_ep[i].is_in = 1U;
 8001388:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800138c:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8001390:	2101      	movs	r1, #1
 8001392:	7451      	strb	r1, [r2, #17]
    hpcd->IN_ep[i].num = i;
 8001394:	7413      	strb	r3, [r2, #16]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001396:	2100      	movs	r1, #0
 8001398:	74d1      	strb	r1, [r2, #19]
    hpcd->IN_ep[i].maxpacket = 0U;
 800139a:	6211      	str	r1, [r2, #32]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800139c:	6251      	str	r1, [r2, #36]	@ 0x24
    hpcd->IN_ep[i].xfer_len = 0U;
 800139e:	3301      	adds	r3, #1
 80013a0:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80013a4:	00d2      	lsls	r2, r2, #3
 80013a6:	50a1      	str	r1, [r4, r2]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013a8:	b2db      	uxtb	r3, r3
 80013aa:	7920      	ldrb	r0, [r4, #4]
 80013ac:	4298      	cmp	r0, r3
 80013ae:	d8eb      	bhi.n	8001388 <HAL_PCD_Init+0x28>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013b0:	2300      	movs	r3, #0
 80013b2:	e016      	b.n	80013e2 <HAL_PCD_Init+0x82>
    hpcd->OUT_ep[i].is_in = 0U;
 80013b4:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80013b8:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80013bc:	2100      	movs	r1, #0
 80013be:	f882 1151 	strb.w	r1, [r2, #337]	@ 0x151
    hpcd->OUT_ep[i].num = i;
 80013c2:	f882 3150 	strb.w	r3, [r2, #336]	@ 0x150
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80013c6:	f882 1153 	strb.w	r1, [r2, #339]	@ 0x153
    hpcd->OUT_ep[i].maxpacket = 0U;
 80013ca:	f8c2 1160 	str.w	r1, [r2, #352]	@ 0x160
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80013ce:	f8c2 1164 	str.w	r1, [r2, #356]	@ 0x164
    hpcd->OUT_ep[i].xfer_len = 0U;
 80013d2:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80013d6:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80013da:	f8c2 1168 	str.w	r1, [r2, #360]	@ 0x168
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80013de:	3301      	adds	r3, #1
 80013e0:	b2db      	uxtb	r3, r3
 80013e2:	4298      	cmp	r0, r3
 80013e4:	d8e6      	bhi.n	80013b4 <HAL_PCD_Init+0x54>
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80013e6:	4623      	mov	r3, r4
 80013e8:	f853 0b04 	ldr.w	r0, [r3], #4
 80013ec:	e893 0006 	ldmia.w	r3, {r1, r2}
 80013f0:	f002 fdbb 	bl	8003f6a <USB_DevInit>
  hpcd->USB_Address = 0U;
 80013f4:	2300      	movs	r3, #0
 80013f6:	7323      	strb	r3, [r4, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80013f8:	2301      	movs	r3, #1
 80013fa:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291
  if (hpcd->Init.lpm_enable == 1U)
 80013fe:	7aa3      	ldrb	r3, [r4, #10]
 8001400:	2b01      	cmp	r3, #1
 8001402:	d001      	beq.n	8001408 <HAL_PCD_Init+0xa8>
  return HAL_OK;
 8001404:	2000      	movs	r0, #0
}
 8001406:	bd10      	pop	{r4, pc}
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001408:	4620      	mov	r0, r4
 800140a:	f000 fef9 	bl	8002200 <HAL_PCDEx_ActivateLPM>
  return HAL_OK;
 800140e:	2000      	movs	r0, #0
 8001410:	e7f9      	b.n	8001406 <HAL_PCD_Init+0xa6>
    return HAL_ERROR;
 8001412:	2001      	movs	r0, #1
}
 8001414:	4770      	bx	lr

08001416 <HAL_PCD_Start>:
  __HAL_LOCK(hpcd);
 8001416:	f890 3290 	ldrb.w	r3, [r0, #656]	@ 0x290
 800141a:	2b01      	cmp	r3, #1
 800141c:	d00e      	beq.n	800143c <HAL_PCD_Start+0x26>
{
 800141e:	b510      	push	{r4, lr}
 8001420:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001422:	2301      	movs	r3, #1
 8001424:	f880 3290 	strb.w	r3, [r0, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8001428:	6800      	ldr	r0, [r0, #0]
 800142a:	f002 fd8b 	bl	8003f44 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800142e:	6820      	ldr	r0, [r4, #0]
 8001430:	f003 f99d 	bl	800476e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001434:	2000      	movs	r0, #0
 8001436:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 800143a:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 800143c:	2002      	movs	r0, #2
}
 800143e:	4770      	bx	lr

08001440 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8001440:	b570      	push	{r4, r5, r6, lr}
 8001442:	4605      	mov	r5, r0
 8001444:	460c      	mov	r4, r1
 8001446:	4616      	mov	r6, r2
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001448:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800144c:	f000 8120 	beq.w	8001690 <HAL_PCD_EP_DB_Transmit+0x250>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001450:	6802      	ldr	r2, [r0, #0]
 8001452:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8001456:	7809      	ldrb	r1, [r1, #0]
 8001458:	ea4f 0cc1 	mov.w	ip, r1, lsl #3
 800145c:	fa1c f383 	uxtah	r3, ip, r3
 8001460:	4413      	add	r3, r2
 8001462:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8001466:	f3c2 0209 	ubfx	r2, r2, #0, #10

    if (ep->xfer_len > TxPctSize)
 800146a:	69a3      	ldr	r3, [r4, #24]
 800146c:	4293      	cmp	r3, r2
 800146e:	d92c      	bls.n	80014ca <HAL_PCD_EP_DB_Transmit+0x8a>
    {
      ep->xfer_len -= TxPctSize;
 8001470:	1a9b      	subs	r3, r3, r2
 8001472:	61a3      	str	r3, [r4, #24]
    {
      ep->xfer_len = 0U;
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8001474:	69a0      	ldr	r0, [r4, #24]
 8001476:	b358      	cbz	r0, 80014d0 <HAL_PCD_EP_DB_Transmit+0x90>
      return HAL_OK;
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001478:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 800147c:	d00d      	beq.n	800149a <HAL_PCD_EP_DB_Transmit+0x5a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800147e:	6828      	ldr	r0, [r5, #0]
 8001480:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8001484:	b29b      	uxth	r3, r3
 8001486:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800148a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800148e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001492:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001496:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800149a:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 800149e:	2b01      	cmp	r3, #1
 80014a0:	f000 808d 	beq.w	80015be <HAL_PCD_EP_DB_Transmit+0x17e>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80014a4:	682a      	ldr	r2, [r5, #0]
 80014a6:	7821      	ldrb	r1, [r4, #0]
 80014a8:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80014ac:	b29b      	uxth	r3, r3
 80014ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80014b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80014b6:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 80014ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80014be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014c2:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
}
 80014c6:	2000      	movs	r0, #0
 80014c8:	bd70      	pop	{r4, r5, r6, pc}
      ep->xfer_len = 0U;
 80014ca:	2300      	movs	r3, #0
 80014cc:	61a3      	str	r3, [r4, #24]
 80014ce:	e7d1      	b.n	8001474 <HAL_PCD_EP_DB_Transmit+0x34>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80014d0:	7863      	ldrb	r3, [r4, #1]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d148      	bne.n	8001568 <HAL_PCD_EP_DB_Transmit+0x128>
 80014d6:	682a      	ldr	r2, [r5, #0]
 80014d8:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 80014dc:	fa12 f383 	uxtah	r3, r2, r3
 80014e0:	4463      	add	r3, ip
 80014e2:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 80014e6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80014ea:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 80014ee:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 80014f2:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80014f6:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80014fa:	b292      	uxth	r2, r2
 80014fc:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001500:	682a      	ldr	r2, [r5, #0]
 8001502:	7863      	ldrb	r3, [r4, #1]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d13b      	bne.n	8001580 <HAL_PCD_EP_DB_Transmit+0x140>
 8001508:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 800150c:	fa12 f383 	uxtah	r3, r2, r3
 8001510:	7822      	ldrb	r2, [r4, #0]
 8001512:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001516:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 800151a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800151e:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8001522:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8001526:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800152a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800152e:	b292      	uxth	r2, r2
 8001530:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
      if (ep->type == EP_TYPE_BULK)
 8001534:	78e3      	ldrb	r3, [r4, #3]
 8001536:	2b02      	cmp	r3, #2
 8001538:	d02f      	beq.n	800159a <HAL_PCD_EP_DB_Transmit+0x15a>
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800153a:	7821      	ldrb	r1, [r4, #0]
 800153c:	4628      	mov	r0, r5
 800153e:	f003 fe73 	bl	8005228 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8001542:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 8001546:	d0be      	beq.n	80014c6 <HAL_PCD_EP_DB_Transmit+0x86>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8001548:	682a      	ldr	r2, [r5, #0]
 800154a:	7821      	ldrb	r1, [r4, #0]
 800154c:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001550:	b29b      	uxth	r3, r3
 8001552:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800155a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800155e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001562:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
      return HAL_OK;
 8001566:	e7ae      	b.n	80014c6 <HAL_PCD_EP_DB_Transmit+0x86>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001568:	2b01      	cmp	r3, #1
 800156a:	d1c9      	bne.n	8001500 <HAL_PCD_EP_DB_Transmit+0xc0>
 800156c:	682a      	ldr	r2, [r5, #0]
 800156e:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8001572:	fa12 f383 	uxtah	r3, r2, r3
 8001576:	4463      	add	r3, ip
 8001578:	2200      	movs	r2, #0
 800157a:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 800157e:	e7bf      	b.n	8001500 <HAL_PCD_EP_DB_Transmit+0xc0>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001580:	2b01      	cmp	r3, #1
 8001582:	d1d7      	bne.n	8001534 <HAL_PCD_EP_DB_Transmit+0xf4>
 8001584:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8001588:	fa12 f383 	uxtah	r3, r2, r3
 800158c:	7822      	ldrb	r2, [r4, #0]
 800158e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001592:	2200      	movs	r2, #0
 8001594:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8001598:	e7cc      	b.n	8001534 <HAL_PCD_EP_DB_Transmit+0xf4>
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800159a:	682a      	ldr	r2, [r5, #0]
 800159c:	7821      	ldrb	r1, [r4, #0]
 800159e:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80015a8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80015ac:	f083 0320 	eor.w	r3, r3, #32
 80015b0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80015b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015b8:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 80015bc:	e7bd      	b.n	800153a <HAL_PCD_EP_DB_Transmit+0xfa>
        ep->xfer_buff += TxPctSize;
 80015be:	6963      	ldr	r3, [r4, #20]
 80015c0:	4413      	add	r3, r2
 80015c2:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 80015c4:	69e3      	ldr	r3, [r4, #28]
 80015c6:	4413      	add	r3, r2
 80015c8:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 80015ca:	6a21      	ldr	r1, [r4, #32]
 80015cc:	6923      	ldr	r3, [r4, #16]
 80015ce:	4299      	cmp	r1, r3
 80015d0:	d31d      	bcc.n	800160e <HAL_PCD_EP_DB_Transmit+0x1ce>
          ep->xfer_len_db -= len;
 80015d2:	1ac9      	subs	r1, r1, r3
 80015d4:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80015d6:	7862      	ldrb	r2, [r4, #1]
 80015d8:	2a00      	cmp	r2, #0
 80015da:	d144      	bne.n	8001666 <HAL_PCD_EP_DB_Transmit+0x226>
 80015dc:	6829      	ldr	r1, [r5, #0]
 80015de:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 80015e2:	fa11 f282 	uxtah	r2, r1, r2
 80015e6:	7821      	ldrb	r1, [r4, #0]
 80015e8:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80015ec:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	@ 0x402
 80015f0:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80015f4:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 80015f8:	b9ab      	cbnz	r3, 8001626 <HAL_PCD_EP_DB_Transmit+0x1e6>
 80015fa:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	@ 0x402
 80015fe:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8001602:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8001606:	b289      	uxth	r1, r1
 8001608:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 800160c:	e02d      	b.n	800166a <HAL_PCD_EP_DB_Transmit+0x22a>
        else if (ep->xfer_len_db == 0U)
 800160e:	b921      	cbnz	r1, 800161a <HAL_PCD_EP_DB_Transmit+0x1da>
          ep->xfer_fill_db = 0U;
 8001610:	2300      	movs	r3, #0
 8001612:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          len = TxPctSize;
 8001616:	4613      	mov	r3, r2
 8001618:	e7dd      	b.n	80015d6 <HAL_PCD_EP_DB_Transmit+0x196>
          ep->xfer_fill_db = 0U;
 800161a:	2300      	movs	r3, #0
 800161c:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 8001620:	6223      	str	r3, [r4, #32]
          len = ep->xfer_len_db;
 8001622:	460b      	mov	r3, r1
 8001624:	e7d7      	b.n	80015d6 <HAL_PCD_EP_DB_Transmit+0x196>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8001626:	2b3e      	cmp	r3, #62	@ 0x3e
 8001628:	d80d      	bhi.n	8001646 <HAL_PCD_EP_DB_Transmit+0x206>
 800162a:	0859      	lsrs	r1, r3, #1
 800162c:	f013 0f01 	tst.w	r3, #1
 8001630:	d000      	beq.n	8001634 <HAL_PCD_EP_DB_Transmit+0x1f4>
 8001632:	3101      	adds	r1, #1
 8001634:	f8b2 0402 	ldrh.w	r0, [r2, #1026]	@ 0x402
 8001638:	b280      	uxth	r0, r0
 800163a:	0289      	lsls	r1, r1, #10
 800163c:	b289      	uxth	r1, r1
 800163e:	4301      	orrs	r1, r0
 8001640:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 8001644:	e011      	b.n	800166a <HAL_PCD_EP_DB_Transmit+0x22a>
 8001646:	0958      	lsrs	r0, r3, #5
 8001648:	f013 0f1f 	tst.w	r3, #31
 800164c:	d100      	bne.n	8001650 <HAL_PCD_EP_DB_Transmit+0x210>
 800164e:	3801      	subs	r0, #1
 8001650:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	@ 0x402
 8001654:	b289      	uxth	r1, r1
 8001656:	0280      	lsls	r0, r0, #10
 8001658:	b280      	uxth	r0, r0
 800165a:	4301      	orrs	r1, r0
 800165c:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8001660:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 8001664:	e001      	b.n	800166a <HAL_PCD_EP_DB_Transmit+0x22a>
 8001666:	2a01      	cmp	r2, #1
 8001668:	d006      	beq.n	8001678 <HAL_PCD_EP_DB_Transmit+0x238>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 800166a:	b29b      	uxth	r3, r3
 800166c:	8922      	ldrh	r2, [r4, #8]
 800166e:	6961      	ldr	r1, [r4, #20]
 8001670:	6828      	ldr	r0, [r5, #0]
 8001672:	f003 f88b 	bl	800478c <USB_WritePMA>
 8001676:	e715      	b.n	80014a4 <HAL_PCD_EP_DB_Transmit+0x64>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8001678:	6829      	ldr	r1, [r5, #0]
 800167a:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 800167e:	fa11 f282 	uxtah	r2, r1, r2
 8001682:	7821      	ldrb	r1, [r4, #0]
 8001684:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8001688:	b299      	uxth	r1, r3
 800168a:	f8a2 1402 	strh.w	r1, [r2, #1026]	@ 0x402
 800168e:	e7ec      	b.n	800166a <HAL_PCD_EP_DB_Transmit+0x22a>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001690:	6802      	ldr	r2, [r0, #0]
 8001692:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8001696:	7809      	ldrb	r1, [r1, #0]
 8001698:	00c8      	lsls	r0, r1, #3
 800169a:	fa10 f383 	uxtah	r3, r0, r3
 800169e:	4413      	add	r3, r2
 80016a0:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 80016a4:	f3c2 0209 	ubfx	r2, r2, #0, #10
    if (ep->xfer_len >= TxPctSize)
 80016a8:	69a3      	ldr	r3, [r4, #24]
 80016aa:	4293      	cmp	r3, r2
 80016ac:	d346      	bcc.n	800173c <HAL_PCD_EP_DB_Transmit+0x2fc>
      ep->xfer_len -= TxPctSize;
 80016ae:	1a9b      	subs	r3, r3, r2
 80016b0:	61a3      	str	r3, [r4, #24]
    if (ep->xfer_len == 0U)
 80016b2:	69a3      	ldr	r3, [r4, #24]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d044      	beq.n	8001742 <HAL_PCD_EP_DB_Transmit+0x302>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80016b8:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 80016bc:	d10d      	bne.n	80016da <HAL_PCD_EP_DB_Transmit+0x29a>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80016be:	6828      	ldr	r0, [r5, #0]
 80016c0:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 80016c4:	b29b      	uxth	r3, r3
 80016c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80016ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80016ce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80016d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016d6:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 80016da:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 80016de:	2b01      	cmp	r3, #1
 80016e0:	f47f aee0 	bne.w	80014a4 <HAL_PCD_EP_DB_Transmit+0x64>
        ep->xfer_buff += TxPctSize;
 80016e4:	6963      	ldr	r3, [r4, #20]
 80016e6:	4413      	add	r3, r2
 80016e8:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 80016ea:	69e3      	ldr	r3, [r4, #28]
 80016ec:	4413      	add	r3, r2
 80016ee:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 80016f0:	6a21      	ldr	r1, [r4, #32]
 80016f2:	6923      	ldr	r3, [r4, #16]
 80016f4:	4299      	cmp	r1, r3
 80016f6:	f0c0 809c 	bcc.w	8001832 <HAL_PCD_EP_DB_Transmit+0x3f2>
          ep->xfer_len_db -= len;
 80016fa:	1ac9      	subs	r1, r1, r3
 80016fc:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80016fe:	6829      	ldr	r1, [r5, #0]
 8001700:	7862      	ldrb	r2, [r4, #1]
 8001702:	2a00      	cmp	r2, #0
 8001704:	f040 80c1 	bne.w	800188a <HAL_PCD_EP_DB_Transmit+0x44a>
 8001708:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 800170c:	fa11 f282 	uxtah	r2, r1, r2
 8001710:	7821      	ldrb	r1, [r4, #0]
 8001712:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8001716:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	@ 0x406
 800171a:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800171e:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8001722:	2b00      	cmp	r3, #0
 8001724:	f040 8091 	bne.w	800184a <HAL_PCD_EP_DB_Transmit+0x40a>
 8001728:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	@ 0x406
 800172c:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8001730:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8001734:	b289      	uxth	r1, r1
 8001736:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 800173a:	e0a8      	b.n	800188e <HAL_PCD_EP_DB_Transmit+0x44e>
      ep->xfer_len = 0U;
 800173c:	2300      	movs	r3, #0
 800173e:	61a3      	str	r3, [r4, #24]
 8001740:	e7b7      	b.n	80016b2 <HAL_PCD_EP_DB_Transmit+0x272>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001742:	7863      	ldrb	r3, [r4, #1]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d149      	bne.n	80017dc <HAL_PCD_EP_DB_Transmit+0x39c>
 8001748:	682a      	ldr	r2, [r5, #0]
 800174a:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 800174e:	fa12 f383 	uxtah	r3, r2, r3
 8001752:	4403      	add	r3, r0
 8001754:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8001758:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800175c:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8001760:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8001764:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8001768:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800176c:	b292      	uxth	r2, r2
 800176e:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001772:	682a      	ldr	r2, [r5, #0]
 8001774:	7863      	ldrb	r3, [r4, #1]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d13c      	bne.n	80017f4 <HAL_PCD_EP_DB_Transmit+0x3b4>
 800177a:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 800177e:	fa12 f383 	uxtah	r3, r2, r3
 8001782:	7822      	ldrb	r2, [r4, #0]
 8001784:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001788:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 800178c:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001790:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8001794:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8001798:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800179c:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80017a0:	b292      	uxth	r2, r2
 80017a2:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
      if (ep->type == EP_TYPE_BULK)
 80017a6:	78e3      	ldrb	r3, [r4, #3]
 80017a8:	2b02      	cmp	r3, #2
 80017aa:	d030      	beq.n	800180e <HAL_PCD_EP_DB_Transmit+0x3ce>
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80017ac:	7821      	ldrb	r1, [r4, #0]
 80017ae:	4628      	mov	r0, r5
 80017b0:	f003 fd3a 	bl	8005228 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80017b4:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 80017b8:	f47f ae85 	bne.w	80014c6 <HAL_PCD_EP_DB_Transmit+0x86>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80017bc:	682a      	ldr	r2, [r5, #0]
 80017be:	7821      	ldrb	r1, [r4, #0]
 80017c0:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80017c4:	b29b      	uxth	r3, r3
 80017c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80017ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80017ce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80017d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80017d6:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
      return HAL_OK;
 80017da:	e674      	b.n	80014c6 <HAL_PCD_EP_DB_Transmit+0x86>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d1c8      	bne.n	8001772 <HAL_PCD_EP_DB_Transmit+0x332>
 80017e0:	682a      	ldr	r2, [r5, #0]
 80017e2:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 80017e6:	fa12 f383 	uxtah	r3, r2, r3
 80017ea:	4403      	add	r3, r0
 80017ec:	2200      	movs	r2, #0
 80017ee:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 80017f2:	e7be      	b.n	8001772 <HAL_PCD_EP_DB_Transmit+0x332>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d1d6      	bne.n	80017a6 <HAL_PCD_EP_DB_Transmit+0x366>
 80017f8:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 80017fc:	fa12 f383 	uxtah	r3, r2, r3
 8001800:	7822      	ldrb	r2, [r4, #0]
 8001802:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001806:	2200      	movs	r2, #0
 8001808:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 800180c:	e7cb      	b.n	80017a6 <HAL_PCD_EP_DB_Transmit+0x366>
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800180e:	682a      	ldr	r2, [r5, #0]
 8001810:	7821      	ldrb	r1, [r4, #0]
 8001812:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8001816:	b29b      	uxth	r3, r3
 8001818:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800181c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001820:	f083 0320 	eor.w	r3, r3, #32
 8001824:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001828:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800182c:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8001830:	e7bc      	b.n	80017ac <HAL_PCD_EP_DB_Transmit+0x36c>
        else if (ep->xfer_len_db == 0U)
 8001832:	b921      	cbnz	r1, 800183e <HAL_PCD_EP_DB_Transmit+0x3fe>
          ep->xfer_fill_db = 0U;
 8001834:	2300      	movs	r3, #0
 8001836:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          len = TxPctSize;
 800183a:	4613      	mov	r3, r2
 800183c:	e75f      	b.n	80016fe <HAL_PCD_EP_DB_Transmit+0x2be>
          ep->xfer_len_db = 0U;
 800183e:	2300      	movs	r3, #0
 8001840:	6223      	str	r3, [r4, #32]
          ep->xfer_fill_db = 0;
 8001842:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          len = ep->xfer_len_db;
 8001846:	460b      	mov	r3, r1
 8001848:	e759      	b.n	80016fe <HAL_PCD_EP_DB_Transmit+0x2be>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800184a:	2b3e      	cmp	r3, #62	@ 0x3e
 800184c:	d80d      	bhi.n	800186a <HAL_PCD_EP_DB_Transmit+0x42a>
 800184e:	0859      	lsrs	r1, r3, #1
 8001850:	f013 0f01 	tst.w	r3, #1
 8001854:	d000      	beq.n	8001858 <HAL_PCD_EP_DB_Transmit+0x418>
 8001856:	3101      	adds	r1, #1
 8001858:	f8b2 0406 	ldrh.w	r0, [r2, #1030]	@ 0x406
 800185c:	b280      	uxth	r0, r0
 800185e:	0289      	lsls	r1, r1, #10
 8001860:	b289      	uxth	r1, r1
 8001862:	4301      	orrs	r1, r0
 8001864:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8001868:	e011      	b.n	800188e <HAL_PCD_EP_DB_Transmit+0x44e>
 800186a:	0958      	lsrs	r0, r3, #5
 800186c:	f013 0f1f 	tst.w	r3, #31
 8001870:	d100      	bne.n	8001874 <HAL_PCD_EP_DB_Transmit+0x434>
 8001872:	3801      	subs	r0, #1
 8001874:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	@ 0x406
 8001878:	b289      	uxth	r1, r1
 800187a:	0280      	lsls	r0, r0, #10
 800187c:	b280      	uxth	r0, r0
 800187e:	4301      	orrs	r1, r0
 8001880:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8001884:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 8001888:	e001      	b.n	800188e <HAL_PCD_EP_DB_Transmit+0x44e>
 800188a:	2a01      	cmp	r2, #1
 800188c:	d006      	beq.n	800189c <HAL_PCD_EP_DB_Transmit+0x45c>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800188e:	b29b      	uxth	r3, r3
 8001890:	8962      	ldrh	r2, [r4, #10]
 8001892:	6961      	ldr	r1, [r4, #20]
 8001894:	6828      	ldr	r0, [r5, #0]
 8001896:	f002 ff79 	bl	800478c <USB_WritePMA>
 800189a:	e603      	b.n	80014a4 <HAL_PCD_EP_DB_Transmit+0x64>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800189c:	f8b1 2050 	ldrh.w	r2, [r1, #80]	@ 0x50
 80018a0:	fa11 f282 	uxtah	r2, r1, r2
 80018a4:	7821      	ldrb	r1, [r4, #0]
 80018a6:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80018aa:	b299      	uxth	r1, r3
 80018ac:	f8a2 1406 	strh.w	r1, [r2, #1030]	@ 0x406
 80018b0:	e7ed      	b.n	800188e <HAL_PCD_EP_DB_Transmit+0x44e>

080018b2 <PCD_EP_ISR_Handler>:
{
 80018b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80018b6:	4605      	mov	r5, r0
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80018b8:	6828      	ldr	r0, [r5, #0]
 80018ba:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
 80018be:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 80018c2:	f000 8255 	beq.w	8001d70 <PCD_EP_ISR_Handler+0x4be>
    wIstr = hpcd->Instance->ISTR;
 80018c6:	f8b0 4044 	ldrh.w	r4, [r0, #68]	@ 0x44
 80018ca:	b2a3      	uxth	r3, r4
    if (epindex == 0U)
 80018cc:	f014 040f 	ands.w	r4, r4, #15
 80018d0:	f040 809f 	bne.w	8001a12 <PCD_EP_ISR_Handler+0x160>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80018d4:	f013 0f10 	tst.w	r3, #16
 80018d8:	d04a      	beq.n	8001970 <PCD_EP_ISR_Handler+0xbe>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80018da:	8803      	ldrh	r3, [r0, #0]
 80018dc:	b29a      	uxth	r2, r3
        if ((wEPVal & USB_EP_SETUP) != 0U)
 80018de:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 80018e2:	d175      	bne.n	80019d0 <PCD_EP_ISR_Handler+0x11e>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80018e4:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 80018e8:	d0e6      	beq.n	80018b8 <PCD_EP_ISR_Handler+0x6>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80018ea:	8803      	ldrh	r3, [r0, #0]
 80018ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80018f0:	051b      	lsls	r3, r3, #20
 80018f2:	0d1b      	lsrs	r3, r3, #20
 80018f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018f8:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80018fa:	6828      	ldr	r0, [r5, #0]
 80018fc:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8001900:	f895 2150 	ldrb.w	r2, [r5, #336]	@ 0x150
 8001904:	00d2      	lsls	r2, r2, #3
 8001906:	fa12 f383 	uxtah	r3, r2, r3
 800190a:	4403      	add	r3, r0
 800190c:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 8001910:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001914:	f8c5 316c 	str.w	r3, [r5, #364]	@ 0x16c
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001918:	b18b      	cbz	r3, 800193e <PCD_EP_ISR_Handler+0x8c>
 800191a:	f8d5 1164 	ldr.w	r1, [r5, #356]	@ 0x164
 800191e:	b171      	cbz	r1, 800193e <PCD_EP_ISR_Handler+0x8c>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001920:	f8b5 2156 	ldrh.w	r2, [r5, #342]	@ 0x156
 8001924:	f003 fa09 	bl	8004d3a <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 8001928:	f8d5 3164 	ldr.w	r3, [r5, #356]	@ 0x164
 800192c:	f8d5 216c 	ldr.w	r2, [r5, #364]	@ 0x16c
 8001930:	4413      	add	r3, r2
 8001932:	f8c5 3164 	str.w	r3, [r5, #356]	@ 0x164
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001936:	2100      	movs	r1, #0
 8001938:	4628      	mov	r0, r5
 800193a:	f003 fc69 	bl	8005210 <HAL_PCD_DataOutStageCallback>
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800193e:	682a      	ldr	r2, [r5, #0]
 8001940:	8813      	ldrh	r3, [r2, #0]
 8001942:	b299      	uxth	r1, r3
          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8001944:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8001948:	d1b6      	bne.n	80018b8 <PCD_EP_ISR_Handler+0x6>
 800194a:	f401 5140 	and.w	r1, r1, #12288	@ 0x3000
 800194e:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 8001952:	d0b1      	beq.n	80018b8 <PCD_EP_ISR_Handler+0x6>
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001954:	8813      	ldrh	r3, [r2, #0]
 8001956:	b29b      	uxth	r3, r3
 8001958:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800195c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001960:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 8001964:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001968:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800196c:	8013      	strh	r3, [r2, #0]
 800196e:	e7a3      	b.n	80018b8 <PCD_EP_ISR_Handler+0x6>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001970:	8803      	ldrh	r3, [r0, #0]
 8001972:	b29b      	uxth	r3, r3
 8001974:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001978:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800197c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001980:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001984:	b29b      	uxth	r3, r3
 8001986:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001988:	6829      	ldr	r1, [r5, #0]
 800198a:	f8b1 3050 	ldrh.w	r3, [r1, #80]	@ 0x50
 800198e:	7c2a      	ldrb	r2, [r5, #16]
 8001990:	00d2      	lsls	r2, r2, #3
 8001992:	fa12 f383 	uxtah	r3, r2, r3
 8001996:	440b      	add	r3, r1
 8001998:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 800199c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80019a0:	62eb      	str	r3, [r5, #44]	@ 0x2c
        ep->xfer_buff += ep->xfer_count;
 80019a2:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 80019a4:	441a      	add	r2, r3
 80019a6:	626a      	str	r2, [r5, #36]	@ 0x24
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 80019a8:	2100      	movs	r1, #0
 80019aa:	4628      	mov	r0, r5
 80019ac:	f003 fc3c 	bl	8005228 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 80019b0:	7b2b      	ldrb	r3, [r5, #12]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d080      	beq.n	80018b8 <PCD_EP_ISR_Handler+0x6>
 80019b6:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	f47f af7d 	bne.w	80018b8 <PCD_EP_ISR_Handler+0x6>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80019be:	7b2b      	ldrb	r3, [r5, #12]
 80019c0:	682a      	ldr	r2, [r5, #0]
 80019c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80019c6:	f8a2 304c 	strh.w	r3, [r2, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80019ca:	2300      	movs	r3, #0
 80019cc:	732b      	strb	r3, [r5, #12]
 80019ce:	e773      	b.n	80018b8 <PCD_EP_ISR_Handler+0x6>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80019d0:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 80019d4:	f895 2150 	ldrb.w	r2, [r5, #336]	@ 0x150
 80019d8:	00d2      	lsls	r2, r2, #3
 80019da:	fa12 f383 	uxtah	r3, r2, r3
 80019de:	4403      	add	r3, r0
 80019e0:	f8b3 3406 	ldrh.w	r3, [r3, #1030]	@ 0x406
 80019e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80019e8:	f8c5 316c 	str.w	r3, [r5, #364]	@ 0x16c
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80019ec:	f8b5 2156 	ldrh.w	r2, [r5, #342]	@ 0x156
 80019f0:	f505 7126 	add.w	r1, r5, #664	@ 0x298
 80019f4:	f003 f9a1 	bl	8004d3a <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80019f8:	682a      	ldr	r2, [r5, #0]
 80019fa:	8813      	ldrh	r3, [r2, #0]
 80019fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001a00:	051b      	lsls	r3, r3, #20
 8001a02:	0d1b      	lsrs	r3, r3, #20
 8001a04:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a08:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8001a0a:	4628      	mov	r0, r5
 8001a0c:	f003 fbf8 	bl	8005200 <HAL_PCD_SetupStageCallback>
 8001a10:	e752      	b.n	80018b8 <PCD_EP_ISR_Handler+0x6>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001a12:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8001a16:	b29e      	uxth	r6, r3
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001a18:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8001a1c:	d14e      	bne.n	8001abc <PCD_EP_ISR_Handler+0x20a>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001a1e:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8001a22:	f43f af49 	beq.w	80018b8 <PCD_EP_ISR_Handler+0x6>
        ep = &hpcd->IN_ep[epindex];
 8001a26:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001a2a:	00c9      	lsls	r1, r1, #3
 8001a2c:	3110      	adds	r1, #16
 8001a2e:	4429      	add	r1, r5
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001a30:	682a      	ldr	r2, [r5, #0]
 8001a32:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8001a36:	b29b      	uxth	r3, r3
 8001a38:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001a3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001a40:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001a44:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001a48:	b29b      	uxth	r3, r3
 8001a4a:	f822 3024 	strh.w	r3, [r2, r4, lsl #2]
        if (ep->type == EP_TYPE_ISOC)
 8001a4e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001a52:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001a56:	7cdb      	ldrb	r3, [r3, #19]
 8001a58:	2b01      	cmp	r3, #1
 8001a5a:	f000 80e9 	beq.w	8001c30 <PCD_EP_ISR_Handler+0x37e>
          if ((wEPVal & USB_EP_KIND) == 0U)
 8001a5e:	f416 7f80 	tst.w	r6, #256	@ 0x100
 8001a62:	f040 8180 	bne.w	8001d66 <PCD_EP_ISR_Handler+0x4b4>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001a66:	6828      	ldr	r0, [r5, #0]
 8001a68:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8001a6c:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001a70:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8001a74:	7c16      	ldrb	r6, [r2, #16]
 8001a76:	00f2      	lsls	r2, r6, #3
 8001a78:	fa12 f383 	uxtah	r3, r2, r3
 8001a7c:	4403      	add	r3, r0
 8001a7e:	f8b3 3402 	ldrh.w	r3, [r3, #1026]	@ 0x402
 8001a82:	f3c3 0309 	ubfx	r3, r3, #0, #10
            if (ep->xfer_len > TxPctSize)
 8001a86:	1c62      	adds	r2, r4, #1
 8001a88:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001a8c:	f855 2032 	ldr.w	r2, [r5, r2, lsl #3]
 8001a90:	429a      	cmp	r2, r3
 8001a92:	f240 814b 	bls.w	8001d2c <PCD_EP_ISR_Handler+0x47a>
              ep->xfer_len -= TxPctSize;
 8001a96:	1c67      	adds	r7, r4, #1
 8001a98:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8001a9c:	1ad2      	subs	r2, r2, r3
 8001a9e:	f845 2037 	str.w	r2, [r5, r7, lsl #3]
            if (ep->xfer_len == 0U)
 8001aa2:	1c62      	adds	r2, r4, #1
 8001aa4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001aa8:	f855 2032 	ldr.w	r2, [r5, r2, lsl #3]
 8001aac:	2a00      	cmp	r2, #0
 8001aae:	f040 8144 	bne.w	8001d3a <PCD_EP_ISR_Handler+0x488>
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001ab2:	4631      	mov	r1, r6
 8001ab4:	4628      	mov	r0, r5
 8001ab6:	f003 fbb7 	bl	8005228 <HAL_PCD_DataInStageCallback>
 8001aba:	e6fd      	b.n	80018b8 <PCD_EP_ISR_Handler+0x6>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001abc:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8001ac0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001ac4:	051b      	lsls	r3, r3, #20
 8001ac6:	0d1b      	lsrs	r3, r3, #20
 8001ac8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001acc:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
        ep = &hpcd->OUT_ep[epindex];
 8001ad0:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001ad4:	00c9      	lsls	r1, r1, #3
 8001ad6:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8001ada:	eb05 0801 	add.w	r8, r5, r1
        if (ep->doublebuffer == 0U)
 8001ade:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001ae2:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001ae6:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d140      	bne.n	8001b70 <PCD_EP_ISR_Handler+0x2be>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001aee:	6828      	ldr	r0, [r5, #0]
 8001af0:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8001af4:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001af8:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8001afc:	f892 2150 	ldrb.w	r2, [r2, #336]	@ 0x150
 8001b00:	00d2      	lsls	r2, r2, #3
 8001b02:	fa12 f383 	uxtah	r3, r2, r3
 8001b06:	4403      	add	r3, r0
 8001b08:	f8b3 7406 	ldrh.w	r7, [r3, #1030]	@ 0x406
 8001b0c:	f3c7 0709 	ubfx	r7, r7, #0, #10
          if (count != 0U)
 8001b10:	bb17      	cbnz	r7, 8001b58 <PCD_EP_ISR_Handler+0x2a6>
        ep->xfer_count += count;
 8001b12:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001b16:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001b1a:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
 8001b1e:	443a      	add	r2, r7
 8001b20:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
        ep->xfer_buff += count;
 8001b24:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 8001b28:	443a      	add	r2, r7
 8001b2a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001b2e:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 8001b32:	b13b      	cbz	r3, 8001b44 <PCD_EP_ISR_Handler+0x292>
 8001b34:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001b38:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001b3c:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001b40:	429f      	cmp	r7, r3
 8001b42:	d270      	bcs.n	8001c26 <PCD_EP_ISR_Handler+0x374>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001b44:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001b48:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001b4c:	f893 1150 	ldrb.w	r1, [r3, #336]	@ 0x150
 8001b50:	4628      	mov	r0, r5
 8001b52:	f003 fb5d 	bl	8005210 <HAL_PCD_DataOutStageCallback>
 8001b56:	e762      	b.n	8001a1e <PCD_EP_ISR_Handler+0x16c>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8001b58:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001b5c:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001b60:	463b      	mov	r3, r7
 8001b62:	f8b1 2156 	ldrh.w	r2, [r1, #342]	@ 0x156
 8001b66:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 8001b6a:	f003 f8e6 	bl	8004d3a <USB_ReadPMA>
 8001b6e:	e7d0      	b.n	8001b12 <PCD_EP_ISR_Handler+0x260>
          if (ep->type == EP_TYPE_BULK)
 8001b70:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001b74:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001b78:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8001b7c:	2b02      	cmp	r3, #2
 8001b7e:	d033      	beq.n	8001be8 <PCD_EP_ISR_Handler+0x336>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8001b80:	6829      	ldr	r1, [r5, #0]
 8001b82:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001b86:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8001b8a:	f892 0150 	ldrb.w	r0, [r2, #336]	@ 0x150
 8001b8e:	f831 3020 	ldrh.w	r3, [r1, r0, lsl #2]
 8001b92:	b29b      	uxth	r3, r3
 8001b94:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8001b98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001b9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ba0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8001ba4:	f821 3020 	strh.w	r3, [r1, r0, lsl #2]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8001ba8:	6828      	ldr	r0, [r5, #0]
 8001baa:	f892 3150 	ldrb.w	r3, [r2, #336]	@ 0x150
 8001bae:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8001bb2:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8001bb6:	d01e      	beq.n	8001bf6 <PCD_EP_ISR_Handler+0x344>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001bb8:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8001bbc:	00db      	lsls	r3, r3, #3
 8001bbe:	fa13 f382 	uxtah	r3, r3, r2
 8001bc2:	4403      	add	r3, r0
 8001bc4:	f8b3 7402 	ldrh.w	r7, [r3, #1026]	@ 0x402
 8001bc8:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 8001bcc:	2f00      	cmp	r7, #0
 8001bce:	d0a0      	beq.n	8001b12 <PCD_EP_ISR_Handler+0x260>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8001bd0:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001bd4:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001bd8:	463b      	mov	r3, r7
 8001bda:	f8b1 2158 	ldrh.w	r2, [r1, #344]	@ 0x158
 8001bde:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 8001be2:	f003 f8aa 	bl	8004d3a <USB_ReadPMA>
 8001be6:	e794      	b.n	8001b12 <PCD_EP_ISR_Handler+0x260>
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8001be8:	4632      	mov	r2, r6
 8001bea:	4641      	mov	r1, r8
 8001bec:	4628      	mov	r0, r5
 8001bee:	f7ff fb2b 	bl	8001248 <HAL_PCD_EP_DB_Receive>
 8001bf2:	4607      	mov	r7, r0
 8001bf4:	e78d      	b.n	8001b12 <PCD_EP_ISR_Handler+0x260>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001bf6:	f8b0 2050 	ldrh.w	r2, [r0, #80]	@ 0x50
 8001bfa:	00db      	lsls	r3, r3, #3
 8001bfc:	fa13 f382 	uxtah	r3, r3, r2
 8001c00:	4403      	add	r3, r0
 8001c02:	f8b3 7406 	ldrh.w	r7, [r3, #1030]	@ 0x406
 8001c06:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 8001c0a:	2f00      	cmp	r7, #0
 8001c0c:	d081      	beq.n	8001b12 <PCD_EP_ISR_Handler+0x260>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8001c0e:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8001c12:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8001c16:	463b      	mov	r3, r7
 8001c18:	f8b1 215a 	ldrh.w	r2, [r1, #346]	@ 0x15a
 8001c1c:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 8001c20:	f003 f88b 	bl	8004d3a <USB_ReadPMA>
 8001c24:	e775      	b.n	8001b12 <PCD_EP_ISR_Handler+0x260>
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001c26:	4641      	mov	r1, r8
 8001c28:	6828      	ldr	r0, [r5, #0]
 8001c2a:	f002 fdc1 	bl	80047b0 <USB_EPStartXfer>
 8001c2e:	e6f6      	b.n	8001a1e <PCD_EP_ISR_Handler+0x16c>
          ep->xfer_len = 0U;
 8001c30:	1c63      	adds	r3, r4, #1
 8001c32:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001c36:	00db      	lsls	r3, r3, #3
 8001c38:	2200      	movs	r2, #0
 8001c3a:	50ea      	str	r2, [r5, r3]
          if (ep->doublebuffer != 0U)
 8001c3c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001c40:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001c44:	7f1b      	ldrb	r3, [r3, #28]
 8001c46:	b31b      	cbz	r3, 8001c90 <PCD_EP_ISR_Handler+0x3de>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001c48:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8001c4c:	d03b      	beq.n	8001cc6 <PCD_EP_ISR_Handler+0x414>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001c4e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001c52:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001c56:	7c5b      	ldrb	r3, [r3, #17]
 8001c58:	bb1b      	cbnz	r3, 8001ca2 <PCD_EP_ISR_Handler+0x3f0>
 8001c5a:	682a      	ldr	r2, [r5, #0]
 8001c5c:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8001c60:	fa12 f383 	uxtah	r3, r2, r3
 8001c64:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001c68:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8001c6c:	7c12      	ldrb	r2, [r2, #16]
 8001c6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001c72:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8001c76:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001c7a:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8001c7e:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8001c82:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8001c86:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8001c8a:	b292      	uxth	r2, r2
 8001c8c:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001c90:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8001c94:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
 8001c98:	7c21      	ldrb	r1, [r4, #16]
 8001c9a:	4628      	mov	r0, r5
 8001c9c:	f003 fac4 	bl	8005228 <HAL_PCD_DataInStageCallback>
 8001ca0:	e60a      	b.n	80018b8 <PCD_EP_ISR_Handler+0x6>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001ca2:	2b01      	cmp	r3, #1
 8001ca4:	d1f4      	bne.n	8001c90 <PCD_EP_ISR_Handler+0x3de>
 8001ca6:	682a      	ldr	r2, [r5, #0]
 8001ca8:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8001cac:	fa12 f383 	uxtah	r3, r2, r3
 8001cb0:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001cb4:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8001cb8:	7c12      	ldrb	r2, [r2, #16]
 8001cba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8001cc4:	e7e4      	b.n	8001c90 <PCD_EP_ISR_Handler+0x3de>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8001cc6:	682a      	ldr	r2, [r5, #0]
 8001cc8:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8001ccc:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8001cd0:	7c5b      	ldrb	r3, [r3, #17]
 8001cd2:	b9d3      	cbnz	r3, 8001d0a <PCD_EP_ISR_Handler+0x458>
 8001cd4:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8001cd8:	fa12 f383 	uxtah	r3, r2, r3
 8001cdc:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001ce0:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8001ce4:	7c12      	ldrb	r2, [r2, #16]
 8001ce6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001cea:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8001cee:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001cf2:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8001cf6:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8001cfa:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8001cfe:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8001d02:	b292      	uxth	r2, r2
 8001d04:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8001d08:	e7c2      	b.n	8001c90 <PCD_EP_ISR_Handler+0x3de>
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	d1c0      	bne.n	8001c90 <PCD_EP_ISR_Handler+0x3de>
 8001d0e:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8001d12:	fa12 f383 	uxtah	r3, r2, r3
 8001d16:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001d1a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8001d1e:	7c12      	ldrb	r2, [r2, #16]
 8001d20:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001d24:	2200      	movs	r2, #0
 8001d26:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8001d2a:	e7b1      	b.n	8001c90 <PCD_EP_ISR_Handler+0x3de>
              ep->xfer_len = 0U;
 8001d2c:	1c62      	adds	r2, r4, #1
 8001d2e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001d32:	00d2      	lsls	r2, r2, #3
 8001d34:	2700      	movs	r7, #0
 8001d36:	50af      	str	r7, [r5, r2]
 8001d38:	e6b3      	b.n	8001aa2 <PCD_EP_ISR_Handler+0x1f0>
              ep->xfer_buff += TxPctSize;
 8001d3a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001d3e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8001d42:	6a56      	ldr	r6, [r2, #36]	@ 0x24
 8001d44:	441e      	add	r6, r3
 8001d46:	6256      	str	r6, [r2, #36]	@ 0x24
              ep->xfer_count += TxPctSize;
 8001d48:	3401      	adds	r4, #1
 8001d4a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001d4e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8001d52:	6852      	ldr	r2, [r2, #4]
 8001d54:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8001d58:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
 8001d5c:	4413      	add	r3, r2
 8001d5e:	6063      	str	r3, [r4, #4]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001d60:	f002 fd26 	bl	80047b0 <USB_EPStartXfer>
 8001d64:	e5a8      	b.n	80018b8 <PCD_EP_ISR_Handler+0x6>
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8001d66:	4632      	mov	r2, r6
 8001d68:	4628      	mov	r0, r5
 8001d6a:	f7ff fb69 	bl	8001440 <HAL_PCD_EP_DB_Transmit>
 8001d6e:	e5a3      	b.n	80018b8 <PCD_EP_ISR_Handler+0x6>
}
 8001d70:	2000      	movs	r0, #0
 8001d72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001d76 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8001d76:	f890 3290 	ldrb.w	r3, [r0, #656]	@ 0x290
 8001d7a:	2b01      	cmp	r3, #1
 8001d7c:	d00c      	beq.n	8001d98 <HAL_PCD_SetAddress+0x22>
{
 8001d7e:	b510      	push	{r4, lr}
 8001d80:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001d82:	2301      	movs	r3, #1
 8001d84:	f880 3290 	strb.w	r3, [r0, #656]	@ 0x290
  hpcd->USB_Address = address;
 8001d88:	7301      	strb	r1, [r0, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001d8a:	6800      	ldr	r0, [r0, #0]
 8001d8c:	f002 fce9 	bl	8004762 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001d90:	2000      	movs	r0, #0
 8001d92:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 8001d96:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8001d98:	2002      	movs	r0, #2
}
 8001d9a:	4770      	bx	lr

08001d9c <HAL_PCD_IRQHandler>:
{
 8001d9c:	b510      	push	{r4, lr}
 8001d9e:	4604      	mov	r4, r0
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8001da0:	6800      	ldr	r0, [r0, #0]
 8001da2:	f002 fcef 	bl	8004784 <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8001da6:	f410 4f00 	tst.w	r0, #32768	@ 0x8000
 8001daa:	d123      	bne.n	8001df4 <HAL_PCD_IRQHandler+0x58>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8001dac:	f410 6f80 	tst.w	r0, #1024	@ 0x400
 8001db0:	d124      	bne.n	8001dfc <HAL_PCD_IRQHandler+0x60>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8001db2:	f410 4f80 	tst.w	r0, #16384	@ 0x4000
 8001db6:	d132      	bne.n	8001e1e <HAL_PCD_IRQHandler+0x82>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8001db8:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
 8001dbc:	d139      	bne.n	8001e32 <HAL_PCD_IRQHandler+0x96>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8001dbe:	f410 5f80 	tst.w	r0, #4096	@ 0x1000
 8001dc2:	d140      	bne.n	8001e46 <HAL_PCD_IRQHandler+0xaa>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001dc4:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 8001dc8:	d167      	bne.n	8001e9a <HAL_PCD_IRQHandler+0xfe>
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8001dca:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8001dce:	f040 8081 	bne.w	8001ed4 <HAL_PCD_IRQHandler+0x138>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8001dd2:	f410 7f00 	tst.w	r0, #512	@ 0x200
 8001dd6:	f040 80ad 	bne.w	8001f34 <HAL_PCD_IRQHandler+0x198>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8001dda:	f410 7f80 	tst.w	r0, #256	@ 0x100
 8001dde:	d027      	beq.n	8001e30 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001de0:	6822      	ldr	r2, [r4, #0]
 8001de2:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 8001df2:	e01d      	b.n	8001e30 <HAL_PCD_IRQHandler+0x94>
    (void)PCD_EP_ISR_Handler(hpcd);
 8001df4:	4620      	mov	r0, r4
 8001df6:	f7ff fd5c 	bl	80018b2 <PCD_EP_ISR_Handler>
    return;
 8001dfa:	e019      	b.n	8001e30 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001dfc:	6822      	ldr	r2, [r4, #0]
 8001dfe:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8001e02:	b29b      	uxth	r3, r3
 8001e04:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001e08:	b29b      	uxth	r3, r3
 8001e0a:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    HAL_PCD_ResetCallback(hpcd);
 8001e0e:	4620      	mov	r0, r4
 8001e10:	f003 fa1b 	bl	800524a <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001e14:	2100      	movs	r1, #0
 8001e16:	4620      	mov	r0, r4
 8001e18:	f7ff ffad 	bl	8001d76 <HAL_PCD_SetAddress>
    return;
 8001e1c:	e008      	b.n	8001e30 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001e1e:	6822      	ldr	r2, [r4, #0]
 8001e20:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8001e24:	b29b      	uxth	r3, r3
 8001e26:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001e2a:	b29b      	uxth	r3, r3
 8001e2c:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
}
 8001e30:	bd10      	pop	{r4, pc}
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001e32:	6822      	ldr	r2, [r4, #0]
 8001e34:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 8001e44:	e7f4      	b.n	8001e30 <HAL_PCD_IRQHandler+0x94>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8001e46:	6822      	ldr	r2, [r4, #0]
 8001e48:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	f023 0304 	bic.w	r3, r3, #4
 8001e52:	b29b      	uxth	r3, r3
 8001e54:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001e58:	6822      	ldr	r2, [r4, #0]
 8001e5a:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	f023 0308 	bic.w	r3, r3, #8
 8001e64:	b29b      	uxth	r3, r3
 8001e66:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    if (hpcd->LPM_State == LPM_L1)
 8001e6a:	f894 32c8 	ldrb.w	r3, [r4, #712]	@ 0x2c8
 8001e6e:	2b01      	cmp	r3, #1
 8001e70:	d00c      	beq.n	8001e8c <HAL_PCD_IRQHandler+0xf0>
    HAL_PCD_ResumeCallback(hpcd);
 8001e72:	4620      	mov	r0, r4
 8001e74:	f003 fa0c 	bl	8005290 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001e78:	6822      	ldr	r2, [r4, #0]
 8001e7a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001e84:	b29b      	uxth	r3, r3
 8001e86:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 8001e8a:	e7d1      	b.n	8001e30 <HAL_PCD_IRQHandler+0x94>
      hpcd->LPM_State = LPM_L0;
 8001e8c:	2100      	movs	r1, #0
 8001e8e:	f884 12c8 	strb.w	r1, [r4, #712]	@ 0x2c8
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001e92:	4620      	mov	r0, r4
 8001e94:	f003 fab4 	bl	8005400 <HAL_PCDEx_LPM_Callback>
 8001e98:	e7eb      	b.n	8001e72 <HAL_PCD_IRQHandler+0xd6>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001e9a:	6822      	ldr	r2, [r4, #0]
 8001e9c:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	f043 0308 	orr.w	r3, r3, #8
 8001ea6:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001eaa:	6822      	ldr	r2, [r4, #0]
 8001eac:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001ebc:	6822      	ldr	r2, [r4, #0]
 8001ebe:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	f043 0304 	orr.w	r3, r3, #4
 8001ec8:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    HAL_PCD_SuspendCallback(hpcd);
 8001ecc:	4620      	mov	r0, r4
 8001ece:	f003 f9cf 	bl	8005270 <HAL_PCD_SuspendCallback>
    return;
 8001ed2:	e7ad      	b.n	8001e30 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8001ed4:	6822      	ldr	r2, [r4, #0]
 8001ed6:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8001eda:	b29b      	uxth	r3, r3
 8001edc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ee0:	b29b      	uxth	r3, r3
 8001ee2:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8001ee6:	f894 32c8 	ldrb.w	r3, [r4, #712]	@ 0x2c8
 8001eea:	b9fb      	cbnz	r3, 8001f2c <HAL_PCD_IRQHandler+0x190>
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8001eec:	6822      	ldr	r2, [r4, #0]
 8001eee:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8001ef2:	b29b      	uxth	r3, r3
 8001ef4:	f043 0304 	orr.w	r3, r3, #4
 8001ef8:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001efc:	6822      	ldr	r2, [r4, #0]
 8001efe:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	f043 0308 	orr.w	r3, r3, #8
 8001f08:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
      hpcd->LPM_State = LPM_L1;
 8001f0c:	2101      	movs	r1, #1
 8001f0e:	f884 12c8 	strb.w	r1, [r4, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8001f12:	6823      	ldr	r3, [r4, #0]
 8001f14:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8001f18:	f3c3 038d 	ubfx	r3, r3, #2, #14
 8001f1c:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8001f20:	f8c4 32cc 	str.w	r3, [r4, #716]	@ 0x2cc
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001f24:	4620      	mov	r0, r4
 8001f26:	f003 fa6b 	bl	8005400 <HAL_PCDEx_LPM_Callback>
 8001f2a:	e781      	b.n	8001e30 <HAL_PCD_IRQHandler+0x94>
      HAL_PCD_SuspendCallback(hpcd);
 8001f2c:	4620      	mov	r0, r4
 8001f2e:	f003 f99f 	bl	8005270 <HAL_PCD_SuspendCallback>
    return;
 8001f32:	e77d      	b.n	8001e30 <HAL_PCD_IRQHandler+0x94>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001f34:	6822      	ldr	r2, [r4, #0]
 8001f36:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8001f3a:	b29b      	uxth	r3, r3
 8001f3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    HAL_PCD_SOFCallback(hpcd);
 8001f46:	4620      	mov	r0, r4
 8001f48:	f003 f979 	bl	800523e <HAL_PCD_SOFCallback>
    return;
 8001f4c:	e770      	b.n	8001e30 <HAL_PCD_IRQHandler+0x94>

08001f4e <HAL_PCD_EP_Open>:
{
 8001f4e:	b510      	push	{r4, lr}
 8001f50:	4604      	mov	r4, r0
 8001f52:	4608      	mov	r0, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8001f54:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001f58:	d127      	bne.n	8001faa <HAL_PCD_EP_Open+0x5c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001f5a:	f001 0c07 	and.w	ip, r1, #7
 8001f5e:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 8001f62:	00c9      	lsls	r1, r1, #3
 8001f64:	f501 7ea8 	add.w	lr, r1, #336	@ 0x150
 8001f68:	eb04 010e 	add.w	r1, r4, lr
    ep->is_in = 0U;
 8001f6c:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8001f70:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 8001f74:	f04f 0e00 	mov.w	lr, #0
 8001f78:	f88c e151 	strb.w	lr, [ip, #337]	@ 0x151
  ep->num = ep_addr & EP_ADDR_MSK;
 8001f7c:	f000 0007 	and.w	r0, r0, #7
 8001f80:	7008      	strb	r0, [r1, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8001f82:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8001f86:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
 8001f88:	70cb      	strb	r3, [r1, #3]
  if (ep_type == EP_TYPE_BULK)
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d01d      	beq.n	8001fca <HAL_PCD_EP_Open+0x7c>
  __HAL_LOCK(hpcd);
 8001f8e:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d01c      	beq.n	8001fd0 <HAL_PCD_EP_Open+0x82>
 8001f96:	2301      	movs	r3, #1
 8001f98:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8001f9c:	6820      	ldr	r0, [r4, #0]
 8001f9e:	f001 fff5 	bl	8003f8c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 8001fa8:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001faa:	f001 0c07 	and.w	ip, r1, #7
 8001fae:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 8001fb2:	00c9      	lsls	r1, r1, #3
 8001fb4:	3110      	adds	r1, #16
 8001fb6:	4421      	add	r1, r4
    ep->is_in = 1U;
 8001fb8:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8001fbc:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 8001fc0:	f04f 0e01 	mov.w	lr, #1
 8001fc4:	f88c e011 	strb.w	lr, [ip, #17]
 8001fc8:	e7d8      	b.n	8001f7c <HAL_PCD_EP_Open+0x2e>
    ep->data_pid_start = 0U;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	710b      	strb	r3, [r1, #4]
 8001fce:	e7de      	b.n	8001f8e <HAL_PCD_EP_Open+0x40>
  __HAL_LOCK(hpcd);
 8001fd0:	2002      	movs	r0, #2
 8001fd2:	e7e9      	b.n	8001fa8 <HAL_PCD_EP_Open+0x5a>

08001fd4 <HAL_PCD_EP_Close>:
{
 8001fd4:	b510      	push	{r4, lr}
 8001fd6:	4604      	mov	r4, r0
 8001fd8:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8001fda:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8001fde:	d11f      	bne.n	8002020 <HAL_PCD_EP_Close+0x4c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fe0:	f001 0007 	and.w	r0, r1, #7
 8001fe4:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8001fe8:	00db      	lsls	r3, r3, #3
 8001fea:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001fee:	18e1      	adds	r1, r4, r3
    ep->is_in = 0U;
 8001ff0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8001ff4:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	f880 3151 	strb.w	r3, [r0, #337]	@ 0x151
  ep->num = ep_addr & EP_ADDR_MSK;
 8001ffe:	f002 0207 	and.w	r2, r2, #7
 8002002:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8002004:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 8002008:	2b01      	cmp	r3, #1
 800200a:	d017      	beq.n	800203c <HAL_PCD_EP_Close+0x68>
 800200c:	2301      	movs	r3, #1
 800200e:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002012:	6820      	ldr	r0, [r4, #0]
 8002014:	f002 fa47 	bl	80044a6 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002018:	2000      	movs	r0, #0
 800201a:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 800201e:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002020:	f001 0007 	and.w	r0, r1, #7
 8002024:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8002028:	00db      	lsls	r3, r3, #3
 800202a:	3310      	adds	r3, #16
 800202c:	18e1      	adds	r1, r4, r3
    ep->is_in = 1U;
 800202e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002032:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8002036:	2301      	movs	r3, #1
 8002038:	7443      	strb	r3, [r0, #17]
 800203a:	e7e0      	b.n	8001ffe <HAL_PCD_EP_Close+0x2a>
  __HAL_LOCK(hpcd);
 800203c:	2002      	movs	r0, #2
 800203e:	e7ee      	b.n	800201e <HAL_PCD_EP_Close+0x4a>

08002040 <HAL_PCD_EP_Receive>:
{
 8002040:	b510      	push	{r4, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002042:	f001 0c07 	and.w	ip, r1, #7
 8002046:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 800204a:	00c9      	lsls	r1, r1, #3
 800204c:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
  ep->xfer_buff = pBuf;
 8002050:	eb0c 0e8c 	add.w	lr, ip, ip, lsl #2
 8002054:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
 8002058:	f8ce 2164 	str.w	r2, [lr, #356]	@ 0x164
  ep->xfer_len = len;
 800205c:	f8ce 3168 	str.w	r3, [lr, #360]	@ 0x168
  ep->xfer_count = 0U;
 8002060:	2400      	movs	r4, #0
 8002062:	f8ce 416c 	str.w	r4, [lr, #364]	@ 0x16c
  ep->is_in = 0U;
 8002066:	f88e 4151 	strb.w	r4, [lr, #337]	@ 0x151
  ep->num = ep_addr & EP_ADDR_MSK;
 800206a:	f88e c150 	strb.w	ip, [lr, #336]	@ 0x150
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800206e:	4401      	add	r1, r0
 8002070:	6800      	ldr	r0, [r0, #0]
 8002072:	f002 fb9d 	bl	80047b0 <USB_EPStartXfer>
}
 8002076:	4620      	mov	r0, r4
 8002078:	bd10      	pop	{r4, pc}

0800207a <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800207a:	f001 0107 	and.w	r1, r1, #7
 800207e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8002082:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
}
 8002086:	f8d0 016c 	ldr.w	r0, [r0, #364]	@ 0x16c
 800208a:	4770      	bx	lr

0800208c <HAL_PCD_EP_Transmit>:
{
 800208c:	b538      	push	{r3, r4, r5, lr}
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800208e:	f001 0c07 	and.w	ip, r1, #7
 8002092:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 8002096:	00c9      	lsls	r1, r1, #3
 8002098:	3110      	adds	r1, #16
  ep->xfer_buff = pBuf;
 800209a:	eb0c 0e8c 	add.w	lr, ip, ip, lsl #2
 800209e:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
 80020a2:	f8ce 2024 	str.w	r2, [lr, #36]	@ 0x24
  ep->xfer_len = len;
 80020a6:	f10c 0201 	add.w	r2, ip, #1
 80020aa:	eb02 0482 	add.w	r4, r2, r2, lsl #2
 80020ae:	f840 3034 	str.w	r3, [r0, r4, lsl #3]
  ep->xfer_fill_db = 1U;
 80020b2:	2501      	movs	r5, #1
 80020b4:	f88e 5034 	strb.w	r5, [lr, #52]	@ 0x34
  ep->xfer_len_db = len;
 80020b8:	f8ce 3030 	str.w	r3, [lr, #48]	@ 0x30
  ep->xfer_count = 0U;
 80020bc:	eb00 02c4 	add.w	r2, r0, r4, lsl #3
 80020c0:	2400      	movs	r4, #0
 80020c2:	6054      	str	r4, [r2, #4]
  ep->is_in = 1U;
 80020c4:	f88e 5011 	strb.w	r5, [lr, #17]
  ep->num = ep_addr & EP_ADDR_MSK;
 80020c8:	f88e c010 	strb.w	ip, [lr, #16]
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80020cc:	4401      	add	r1, r0
 80020ce:	6800      	ldr	r0, [r0, #0]
 80020d0:	f002 fb6e 	bl	80047b0 <USB_EPStartXfer>
}
 80020d4:	4620      	mov	r0, r4
 80020d6:	bd38      	pop	{r3, r4, r5, pc}

080020d8 <HAL_PCD_EP_SetStall>:
{
 80020d8:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80020da:	f001 0207 	and.w	r2, r1, #7
 80020de:	7901      	ldrb	r1, [r0, #4]
 80020e0:	4291      	cmp	r1, r2
 80020e2:	d32e      	bcc.n	8002142 <HAL_PCD_EP_SetStall+0x6a>
{
 80020e4:	b510      	push	{r4, lr}
 80020e6:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 80020e8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80020ec:	d11d      	bne.n	800212a <HAL_PCD_EP_SetStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr];
 80020ee:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 80020f2:	00c9      	lsls	r1, r1, #3
 80020f4:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 80020f8:	4401      	add	r1, r0
    ep->is_in = 0U;
 80020fa:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80020fe:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8002102:	2000      	movs	r0, #0
 8002104:	f883 0151 	strb.w	r0, [r3, #337]	@ 0x151
  ep->is_stall = 1U;
 8002108:	2301      	movs	r3, #1
 800210a:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800210c:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 800210e:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 8002112:	2b01      	cmp	r3, #1
 8002114:	d017      	beq.n	8002146 <HAL_PCD_EP_SetStall+0x6e>
 8002116:	2301      	movs	r3, #1
 8002118:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800211c:	6820      	ldr	r0, [r4, #0]
 800211e:	f002 faad 	bl	800467c <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 8002122:	2000      	movs	r0, #0
 8002124:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 8002128:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800212a:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800212e:	00c9      	lsls	r1, r1, #3
 8002130:	3110      	adds	r1, #16
 8002132:	4401      	add	r1, r0
    ep->is_in = 1U;
 8002134:	eb02 0382 	add.w	r3, r2, r2, lsl #2
 8002138:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800213c:	2001      	movs	r0, #1
 800213e:	7458      	strb	r0, [r3, #17]
 8002140:	e7e2      	b.n	8002108 <HAL_PCD_EP_SetStall+0x30>
    return HAL_ERROR;
 8002142:	2001      	movs	r0, #1
}
 8002144:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 8002146:	2002      	movs	r0, #2
 8002148:	e7ee      	b.n	8002128 <HAL_PCD_EP_SetStall+0x50>

0800214a <HAL_PCD_EP_ClrStall>:
{
 800214a:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800214c:	7901      	ldrb	r1, [r0, #4]
 800214e:	f003 020f 	and.w	r2, r3, #15
 8002152:	4291      	cmp	r1, r2
 8002154:	d334      	bcc.n	80021c0 <HAL_PCD_EP_ClrStall+0x76>
{
 8002156:	b510      	push	{r4, lr}
 8002158:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 800215a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800215e:	d121      	bne.n	80021a4 <HAL_PCD_EP_ClrStall+0x5a>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002160:	f003 0207 	and.w	r2, r3, #7
 8002164:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8002168:	00c9      	lsls	r1, r1, #3
 800216a:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 800216e:	4401      	add	r1, r0
    ep->is_in = 0U;
 8002170:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002174:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8002178:	2000      	movs	r0, #0
 800217a:	f882 0151 	strb.w	r0, [r2, #337]	@ 0x151
  ep->is_stall = 0U;
 800217e:	2200      	movs	r2, #0
 8002180:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002182:	f003 0307 	and.w	r3, r3, #7
 8002186:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 8002188:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 800218c:	2b01      	cmp	r3, #1
 800218e:	d019      	beq.n	80021c4 <HAL_PCD_EP_ClrStall+0x7a>
 8002190:	2301      	movs	r3, #1
 8002192:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002196:	6820      	ldr	r0, [r4, #0]
 8002198:	f002 fa95 	bl	80046c6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800219c:	2000      	movs	r0, #0
 800219e:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 80021a2:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021a4:	f003 0207 	and.w	r2, r3, #7
 80021a8:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80021ac:	00c9      	lsls	r1, r1, #3
 80021ae:	3110      	adds	r1, #16
 80021b0:	4401      	add	r1, r0
    ep->is_in = 1U;
 80021b2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80021b6:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80021ba:	2001      	movs	r0, #1
 80021bc:	7450      	strb	r0, [r2, #17]
 80021be:	e7de      	b.n	800217e <HAL_PCD_EP_ClrStall+0x34>
    return HAL_ERROR;
 80021c0:	2001      	movs	r0, #1
}
 80021c2:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 80021c4:	2002      	movs	r0, #2
 80021c6:	e7ec      	b.n	80021a2 <HAL_PCD_EP_ClrStall+0x58>

080021c8 <HAL_PCDEx_PMAConfig>:
                                       uint16_t ep_kind, uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80021c8:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80021cc:	d00b      	beq.n	80021e6 <HAL_PCDEx_PMAConfig+0x1e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021ce:	f001 0107 	and.w	r1, r1, #7
 80021d2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80021d6:	00c9      	lsls	r1, r1, #3
 80021d8:	3110      	adds	r1, #16
 80021da:	4408      	add	r0, r1
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80021dc:	b952      	cbnz	r2, 80021f4 <HAL_PCDEx_PMAConfig+0x2c>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80021de:	7302      	strb	r2, [r0, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80021e0:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 80021e2:	2000      	movs	r0, #0
 80021e4:	4770      	bx	lr
    ep = &hpcd->OUT_ep[ep_addr];
 80021e6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80021ea:	00c9      	lsls	r1, r1, #3
 80021ec:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 80021f0:	4408      	add	r0, r1
 80021f2:	e7f3      	b.n	80021dc <HAL_PCDEx_PMAConfig+0x14>
    ep->doublebuffer = 1U;
 80021f4:	2201      	movs	r2, #1
 80021f6:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80021f8:	8103      	strh	r3, [r0, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80021fa:	0c1b      	lsrs	r3, r3, #16
 80021fc:	8143      	strh	r3, [r0, #10]
 80021fe:	e7f0      	b.n	80021e2 <HAL_PCDEx_PMAConfig+0x1a>

08002200 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002200:	4603      	mov	r3, r0

  USB_TypeDef *USBx = hpcd->Instance;
 8002202:	6802      	ldr	r2, [r0, #0]
  hpcd->lpm_active = 1U;
 8002204:	2101      	movs	r1, #1
 8002206:	f8c0 12d0 	str.w	r1, [r0, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 800220a:	2000      	movs	r0, #0
 800220c:	f883 02c8 	strb.w	r0, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8002210:	f8b2 3054 	ldrh.w	r3, [r2, #84]	@ 0x54
 8002214:	b29b      	uxth	r3, r3
 8002216:	430b      	orrs	r3, r1
 8002218:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800221c:	f8b2 3054 	ldrh.w	r3, [r2, #84]	@ 0x54
 8002220:	b29b      	uxth	r3, r3
 8002222:	f043 0302 	orr.w	r3, r3, #2
 8002226:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

  return HAL_OK;
}
 800222a:	4770      	bx	lr

0800222c <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800222c:	2800      	cmp	r0, #0
 800222e:	d136      	bne.n	800229e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002230:	4b3e      	ldr	r3, [pc, #248]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002238:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800223c:	d008      	beq.n	8002250 <HAL_PWREx_ControlVoltageScaling+0x24>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800223e:	4a3b      	ldr	r2, [pc, #236]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8002240:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8002244:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002248:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800224c:	2000      	movs	r0, #0
 800224e:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002250:	4a36      	ldr	r2, [pc, #216]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8002252:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 8002256:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800225a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800225e:	6813      	ldr	r3, [r2, #0]
 8002260:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002264:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002268:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800226a:	4b31      	ldr	r3, [pc, #196]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x104>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2232      	movs	r2, #50	@ 0x32
 8002270:	fb02 f303 	mul.w	r3, r2, r3
 8002274:	4a2f      	ldr	r2, [pc, #188]	@ (8002334 <HAL_PWREx_ControlVoltageScaling+0x108>)
 8002276:	fba2 2303 	umull	r2, r3, r2, r3
 800227a:	0c9b      	lsrs	r3, r3, #18
 800227c:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800227e:	e000      	b.n	8002282 <HAL_PWREx_ControlVoltageScaling+0x56>
        wait_loop_index--;
 8002280:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002282:	4a2a      	ldr	r2, [pc, #168]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8002284:	6952      	ldr	r2, [r2, #20]
 8002286:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 800228a:	d001      	beq.n	8002290 <HAL_PWREx_ControlVoltageScaling+0x64>
 800228c:	2b00      	cmp	r3, #0
 800228e:	d1f7      	bne.n	8002280 <HAL_PWREx_ControlVoltageScaling+0x54>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002290:	4b26      	ldr	r3, [pc, #152]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8002292:	695b      	ldr	r3, [r3, #20]
 8002294:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002298:	d144      	bne.n	8002324 <HAL_PWREx_ControlVoltageScaling+0xf8>
  return HAL_OK;
 800229a:	2000      	movs	r0, #0
 800229c:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800229e:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 80022a2:	d008      	beq.n	80022b6 <HAL_PWREx_ControlVoltageScaling+0x8a>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80022a4:	4a21      	ldr	r2, [pc, #132]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0x100>)
 80022a6:	6813      	ldr	r3, [r2, #0]
 80022a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022ac:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022b0:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80022b2:	2000      	movs	r0, #0
 80022b4:	4770      	bx	lr
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80022b6:	4b1d      	ldr	r3, [pc, #116]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0x100>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80022be:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022c2:	d008      	beq.n	80022d6 <HAL_PWREx_ControlVoltageScaling+0xaa>
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022c4:	4a19      	ldr	r2, [pc, #100]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0x100>)
 80022c6:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 80022ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022ce:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  return HAL_OK;
 80022d2:	2000      	movs	r0, #0
 80022d4:	4770      	bx	lr
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80022d6:	4a15      	ldr	r2, [pc, #84]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0x100>)
 80022d8:	f8d2 3080 	ldr.w	r3, [r2, #128]	@ 0x80
 80022dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022e0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80022e4:	6813      	ldr	r3, [r2, #0]
 80022e6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022ee:	6013      	str	r3, [r2, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80022f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0x104>)
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	2232      	movs	r2, #50	@ 0x32
 80022f6:	fb02 f303 	mul.w	r3, r2, r3
 80022fa:	4a0e      	ldr	r2, [pc, #56]	@ (8002334 <HAL_PWREx_ControlVoltageScaling+0x108>)
 80022fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002300:	0c9b      	lsrs	r3, r3, #18
 8002302:	3301      	adds	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002304:	e000      	b.n	8002308 <HAL_PWREx_ControlVoltageScaling+0xdc>
        wait_loop_index--;
 8002306:	3b01      	subs	r3, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002308:	4a08      	ldr	r2, [pc, #32]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0x100>)
 800230a:	6952      	ldr	r2, [r2, #20]
 800230c:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8002310:	d001      	beq.n	8002316 <HAL_PWREx_ControlVoltageScaling+0xea>
 8002312:	2b00      	cmp	r3, #0
 8002314:	d1f7      	bne.n	8002306 <HAL_PWREx_ControlVoltageScaling+0xda>
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002316:	4b05      	ldr	r3, [pc, #20]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0x100>)
 8002318:	695b      	ldr	r3, [r3, #20]
 800231a:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800231e:	d103      	bne.n	8002328 <HAL_PWREx_ControlVoltageScaling+0xfc>
  return HAL_OK;
 8002320:	2000      	movs	r0, #0
 8002322:	4770      	bx	lr
        return HAL_TIMEOUT;
 8002324:	2003      	movs	r0, #3
 8002326:	4770      	bx	lr
        return HAL_TIMEOUT;
 8002328:	2003      	movs	r0, #3
}
 800232a:	4770      	bx	lr
 800232c:	40007000 	.word	0x40007000
 8002330:	20000020 	.word	0x20000020
 8002334:	431bde83 	.word	0x431bde83

08002338 <HAL_PWREx_DisableUCPDDeadBattery>:
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002338:	4a02      	ldr	r2, [pc, #8]	@ (8002344 <HAL_PWREx_DisableUCPDDeadBattery+0xc>)
 800233a:	6893      	ldr	r3, [r2, #8]
 800233c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002340:	6093      	str	r3, [r2, #8]
}
 8002342:	4770      	bx	lr
 8002344:	40007000 	.word	0x40007000

08002348 <RCC_GetSysClockFreqFromPLLSource>:
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002348:	4b12      	ldr	r3, [pc, #72]	@ (8002394 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 800234a:	68da      	ldr	r2, [r3, #12]
 800234c:	f002 0203 	and.w	r2, r2, #3
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002350:	68db      	ldr	r3, [r3, #12]
 8002352:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002356:	3301      	adds	r3, #1

  switch (pllsource)
 8002358:	2a03      	cmp	r2, #3
 800235a:	d011      	beq.n	8002380 <RCC_GetSysClockFreqFromPLLSource+0x38>
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800235c:	480e      	ldr	r0, [pc, #56]	@ (8002398 <RCC_GetSysClockFreqFromPLLSource+0x50>)
 800235e:	fbb0 f0f3 	udiv	r0, r0, r3
 8002362:	4b0c      	ldr	r3, [pc, #48]	@ (8002394 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800236a:	fb03 f000 	mul.w	r0, r3, r0
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800236e:	4b09      	ldr	r3, [pc, #36]	@ (8002394 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8002376:	3301      	adds	r3, #1
 8002378:	005b      	lsls	r3, r3, #1
  sysclockfreq = pllvco/pllr;

  return sysclockfreq;
}
 800237a:	fbb0 f0f3 	udiv	r0, r0, r3
 800237e:	4770      	bx	lr
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002380:	4806      	ldr	r0, [pc, #24]	@ (800239c <RCC_GetSysClockFreqFromPLLSource+0x54>)
 8002382:	fbb0 f0f3 	udiv	r0, r0, r3
 8002386:	4b03      	ldr	r3, [pc, #12]	@ (8002394 <RCC_GetSysClockFreqFromPLLSource+0x4c>)
 8002388:	68db      	ldr	r3, [r3, #12]
 800238a:	f3c3 2306 	ubfx	r3, r3, #8, #7
 800238e:	fb03 f000 	mul.w	r0, r3, r0
    break;
 8002392:	e7ec      	b.n	800236e <RCC_GetSysClockFreqFromPLLSource+0x26>
 8002394:	40021000 	.word	0x40021000
 8002398:	00f42400 	.word	0x00f42400
 800239c:	016e3600 	.word	0x016e3600

080023a0 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 80023a0:	2800      	cmp	r0, #0
 80023a2:	f000 824f 	beq.w	8002844 <HAL_RCC_OscConfig+0x4a4>
{
 80023a6:	b570      	push	{r4, r5, r6, lr}
 80023a8:	b082      	sub	sp, #8
 80023aa:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023ac:	6803      	ldr	r3, [r0, #0]
 80023ae:	f013 0f01 	tst.w	r3, #1
 80023b2:	d037      	beq.n	8002424 <HAL_RCC_OscConfig+0x84>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023b4:	4aa4      	ldr	r2, [pc, #656]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 80023b6:	6893      	ldr	r3, [r2, #8]
 80023b8:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80023bc:	68d2      	ldr	r2, [r2, #12]
 80023be:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80023c2:	2b0c      	cmp	r3, #12
 80023c4:	d023      	beq.n	800240e <HAL_RCC_OscConfig+0x6e>
 80023c6:	2b08      	cmp	r3, #8
 80023c8:	d023      	beq.n	8002412 <HAL_RCC_OscConfig+0x72>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023ca:	6863      	ldr	r3, [r4, #4]
 80023cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023d0:	d04e      	beq.n	8002470 <HAL_RCC_OscConfig+0xd0>
 80023d2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023d6:	d051      	beq.n	800247c <HAL_RCC_OscConfig+0xdc>
 80023d8:	4b9b      	ldr	r3, [pc, #620]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80023e0:	601a      	str	r2, [r3, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80023e8:	601a      	str	r2, [r3, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023ea:	6863      	ldr	r3, [r4, #4]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d052      	beq.n	8002496 <HAL_RCC_OscConfig+0xf6>
        tickstart = HAL_GetTick();
 80023f0:	f7fe f9fe 	bl	80007f0 <HAL_GetTick>
 80023f4:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023f6:	4b94      	ldr	r3, [pc, #592]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80023fe:	d111      	bne.n	8002424 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002400:	f7fe f9f6 	bl	80007f0 <HAL_GetTick>
 8002404:	1b40      	subs	r0, r0, r5
 8002406:	2864      	cmp	r0, #100	@ 0x64
 8002408:	d9f5      	bls.n	80023f6 <HAL_RCC_OscConfig+0x56>
            return HAL_TIMEOUT;
 800240a:	2003      	movs	r0, #3
 800240c:	e223      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800240e:	2a03      	cmp	r2, #3
 8002410:	d1d9      	bne.n	80023c6 <HAL_RCC_OscConfig+0x26>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002412:	4b8d      	ldr	r3, [pc, #564]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800241a:	d003      	beq.n	8002424 <HAL_RCC_OscConfig+0x84>
 800241c:	6863      	ldr	r3, [r4, #4]
 800241e:	2b00      	cmp	r3, #0
 8002420:	f000 8212 	beq.w	8002848 <HAL_RCC_OscConfig+0x4a8>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002424:	6823      	ldr	r3, [r4, #0]
 8002426:	f013 0f02 	tst.w	r3, #2
 800242a:	d05d      	beq.n	80024e8 <HAL_RCC_OscConfig+0x148>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800242c:	4a86      	ldr	r2, [pc, #536]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 800242e:	6893      	ldr	r3, [r2, #8]
 8002430:	f003 030c 	and.w	r3, r3, #12
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002434:	68d2      	ldr	r2, [r2, #12]
 8002436:	f002 0203 	and.w	r2, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800243a:	2b0c      	cmp	r3, #12
 800243c:	d03a      	beq.n	80024b4 <HAL_RCC_OscConfig+0x114>
 800243e:	2b04      	cmp	r3, #4
 8002440:	d03a      	beq.n	80024b8 <HAL_RCC_OscConfig+0x118>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002442:	68e3      	ldr	r3, [r4, #12]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d075      	beq.n	8002534 <HAL_RCC_OscConfig+0x194>
        __HAL_RCC_HSI_ENABLE();
 8002448:	4a7f      	ldr	r2, [pc, #508]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 800244a:	6813      	ldr	r3, [r2, #0]
 800244c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002450:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002452:	f7fe f9cd 	bl	80007f0 <HAL_GetTick>
 8002456:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002458:	4b7b      	ldr	r3, [pc, #492]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002460:	d15f      	bne.n	8002522 <HAL_RCC_OscConfig+0x182>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002462:	f7fe f9c5 	bl	80007f0 <HAL_GetTick>
 8002466:	1b40      	subs	r0, r0, r5
 8002468:	2802      	cmp	r0, #2
 800246a:	d9f5      	bls.n	8002458 <HAL_RCC_OscConfig+0xb8>
            return HAL_TIMEOUT;
 800246c:	2003      	movs	r0, #3
 800246e:	e1f2      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002470:	4a75      	ldr	r2, [pc, #468]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 8002472:	6813      	ldr	r3, [r2, #0]
 8002474:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002478:	6013      	str	r3, [r2, #0]
 800247a:	e7b6      	b.n	80023ea <HAL_RCC_OscConfig+0x4a>
 800247c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002480:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800248a:	601a      	str	r2, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002492:	601a      	str	r2, [r3, #0]
 8002494:	e7a9      	b.n	80023ea <HAL_RCC_OscConfig+0x4a>
        tickstart = HAL_GetTick();
 8002496:	f7fe f9ab 	bl	80007f0 <HAL_GetTick>
 800249a:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800249c:	4b6a      	ldr	r3, [pc, #424]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80024a4:	d0be      	beq.n	8002424 <HAL_RCC_OscConfig+0x84>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80024a6:	f7fe f9a3 	bl	80007f0 <HAL_GetTick>
 80024aa:	1b40      	subs	r0, r0, r5
 80024ac:	2864      	cmp	r0, #100	@ 0x64
 80024ae:	d9f5      	bls.n	800249c <HAL_RCC_OscConfig+0xfc>
            return HAL_TIMEOUT;
 80024b0:	2003      	movs	r0, #3
 80024b2:	e1d0      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80024b4:	2a02      	cmp	r2, #2
 80024b6:	d1c2      	bne.n	800243e <HAL_RCC_OscConfig+0x9e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80024b8:	4b63      	ldr	r3, [pc, #396]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 80024c0:	d003      	beq.n	80024ca <HAL_RCC_OscConfig+0x12a>
 80024c2:	68e3      	ldr	r3, [r4, #12]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	f000 81c1 	beq.w	800284c <HAL_RCC_OscConfig+0x4ac>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024ca:	4a5f      	ldr	r2, [pc, #380]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 80024cc:	6853      	ldr	r3, [r2, #4]
 80024ce:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80024d2:	6921      	ldr	r1, [r4, #16]
 80024d4:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80024d8:	6053      	str	r3, [r2, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80024da:	4b5c      	ldr	r3, [pc, #368]	@ (800264c <HAL_RCC_OscConfig+0x2ac>)
 80024dc:	6818      	ldr	r0, [r3, #0]
 80024de:	f7fe f943 	bl	8000768 <HAL_InitTick>
 80024e2:	2800      	cmp	r0, #0
 80024e4:	f040 81b4 	bne.w	8002850 <HAL_RCC_OscConfig+0x4b0>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024e8:	6823      	ldr	r3, [r4, #0]
 80024ea:	f013 0f08 	tst.w	r3, #8
 80024ee:	d04c      	beq.n	800258a <HAL_RCC_OscConfig+0x1ea>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024f0:	6963      	ldr	r3, [r4, #20]
 80024f2:	b39b      	cbz	r3, 800255c <HAL_RCC_OscConfig+0x1bc>
      __HAL_RCC_LSI_ENABLE();
 80024f4:	4a54      	ldr	r2, [pc, #336]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 80024f6:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 80024fa:	f043 0301 	orr.w	r3, r3, #1
 80024fe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 8002502:	f7fe f975 	bl	80007f0 <HAL_GetTick>
 8002506:	4605      	mov	r5, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002508:	4b4f      	ldr	r3, [pc, #316]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 800250a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800250e:	f013 0f02 	tst.w	r3, #2
 8002512:	d13a      	bne.n	800258a <HAL_RCC_OscConfig+0x1ea>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002514:	f7fe f96c 	bl	80007f0 <HAL_GetTick>
 8002518:	1b40      	subs	r0, r0, r5
 800251a:	2802      	cmp	r0, #2
 800251c:	d9f4      	bls.n	8002508 <HAL_RCC_OscConfig+0x168>
          return HAL_TIMEOUT;
 800251e:	2003      	movs	r0, #3
 8002520:	e199      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002522:	4a49      	ldr	r2, [pc, #292]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 8002524:	6853      	ldr	r3, [r2, #4]
 8002526:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800252a:	6921      	ldr	r1, [r4, #16]
 800252c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8002530:	6053      	str	r3, [r2, #4]
 8002532:	e7d9      	b.n	80024e8 <HAL_RCC_OscConfig+0x148>
        __HAL_RCC_HSI_DISABLE();
 8002534:	4a44      	ldr	r2, [pc, #272]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 8002536:	6813      	ldr	r3, [r2, #0]
 8002538:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800253c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800253e:	f7fe f957 	bl	80007f0 <HAL_GetTick>
 8002542:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002544:	4b40      	ldr	r3, [pc, #256]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 800254c:	d0cc      	beq.n	80024e8 <HAL_RCC_OscConfig+0x148>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800254e:	f7fe f94f 	bl	80007f0 <HAL_GetTick>
 8002552:	1b40      	subs	r0, r0, r5
 8002554:	2802      	cmp	r0, #2
 8002556:	d9f5      	bls.n	8002544 <HAL_RCC_OscConfig+0x1a4>
            return HAL_TIMEOUT;
 8002558:	2003      	movs	r0, #3
 800255a:	e17c      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_LSI_DISABLE();
 800255c:	4a3a      	ldr	r2, [pc, #232]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 800255e:	f8d2 3094 	ldr.w	r3, [r2, #148]	@ 0x94
 8002562:	f023 0301 	bic.w	r3, r3, #1
 8002566:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      tickstart = HAL_GetTick();
 800256a:	f7fe f941 	bl	80007f0 <HAL_GetTick>
 800256e:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002570:	4b35      	ldr	r3, [pc, #212]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 8002572:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002576:	f013 0f02 	tst.w	r3, #2
 800257a:	d006      	beq.n	800258a <HAL_RCC_OscConfig+0x1ea>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800257c:	f7fe f938 	bl	80007f0 <HAL_GetTick>
 8002580:	1b40      	subs	r0, r0, r5
 8002582:	2802      	cmp	r0, #2
 8002584:	d9f4      	bls.n	8002570 <HAL_RCC_OscConfig+0x1d0>
          return HAL_TIMEOUT;
 8002586:	2003      	movs	r0, #3
 8002588:	e165      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800258a:	6823      	ldr	r3, [r4, #0]
 800258c:	f013 0f04 	tst.w	r3, #4
 8002590:	f000 8081 	beq.w	8002696 <HAL_RCC_OscConfig+0x2f6>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002594:	4b2c      	ldr	r3, [pc, #176]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 8002596:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002598:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800259c:	d136      	bne.n	800260c <HAL_RCC_OscConfig+0x26c>
      __HAL_RCC_PWR_CLK_ENABLE();
 800259e:	4b2a      	ldr	r3, [pc, #168]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 80025a0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80025a2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80025a6:	659a      	str	r2, [r3, #88]	@ 0x58
 80025a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025ae:	9301      	str	r3, [sp, #4]
 80025b0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80025b2:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80025b4:	4b26      	ldr	r3, [pc, #152]	@ (8002650 <HAL_RCC_OscConfig+0x2b0>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80025bc:	d028      	beq.n	8002610 <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025be:	68a3      	ldr	r3, [r4, #8]
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d039      	beq.n	8002638 <HAL_RCC_OscConfig+0x298>
 80025c4:	2b05      	cmp	r3, #5
 80025c6:	d045      	beq.n	8002654 <HAL_RCC_OscConfig+0x2b4>
 80025c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 80025ca:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80025ce:	f022 0201 	bic.w	r2, r2, #1
 80025d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 80025d6:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80025da:	f022 0204 	bic.w	r2, r2, #4
 80025de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80025e2:	68a3      	ldr	r3, [r4, #8]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d043      	beq.n	8002670 <HAL_RCC_OscConfig+0x2d0>
      tickstart = HAL_GetTick();
 80025e8:	f7fe f902 	bl	80007f0 <HAL_GetTick>
 80025ec:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80025ee:	4b16      	ldr	r3, [pc, #88]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 80025f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025f4:	f013 0f02 	tst.w	r3, #2
 80025f8:	d14c      	bne.n	8002694 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80025fa:	f7fe f8f9 	bl	80007f0 <HAL_GetTick>
 80025fe:	1b80      	subs	r0, r0, r6
 8002600:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002604:	4298      	cmp	r0, r3
 8002606:	d9f2      	bls.n	80025ee <HAL_RCC_OscConfig+0x24e>
          return HAL_TIMEOUT;
 8002608:	2003      	movs	r0, #3
 800260a:	e124      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
    FlagStatus       pwrclkchanged = RESET;
 800260c:	2500      	movs	r5, #0
 800260e:	e7d1      	b.n	80025b4 <HAL_RCC_OscConfig+0x214>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002610:	4a0f      	ldr	r2, [pc, #60]	@ (8002650 <HAL_RCC_OscConfig+0x2b0>)
 8002612:	6813      	ldr	r3, [r2, #0]
 8002614:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002618:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 800261a:	f7fe f8e9 	bl	80007f0 <HAL_GetTick>
 800261e:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002620:	4b0b      	ldr	r3, [pc, #44]	@ (8002650 <HAL_RCC_OscConfig+0x2b0>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002628:	d1c9      	bne.n	80025be <HAL_RCC_OscConfig+0x21e>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800262a:	f7fe f8e1 	bl	80007f0 <HAL_GetTick>
 800262e:	1b80      	subs	r0, r0, r6
 8002630:	2802      	cmp	r0, #2
 8002632:	d9f5      	bls.n	8002620 <HAL_RCC_OscConfig+0x280>
          return HAL_TIMEOUT;
 8002634:	2003      	movs	r0, #3
 8002636:	e10e      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002638:	4a03      	ldr	r2, [pc, #12]	@ (8002648 <HAL_RCC_OscConfig+0x2a8>)
 800263a:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 800263e:	f043 0301 	orr.w	r3, r3, #1
 8002642:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002646:	e7cc      	b.n	80025e2 <HAL_RCC_OscConfig+0x242>
 8002648:	40021000 	.word	0x40021000
 800264c:	2000001c 	.word	0x2000001c
 8002650:	40007000 	.word	0x40007000
 8002654:	4b88      	ldr	r3, [pc, #544]	@ (8002878 <HAL_RCC_OscConfig+0x4d8>)
 8002656:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800265a:	f042 0204 	orr.w	r2, r2, #4
 800265e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 8002662:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8002666:	f042 0201 	orr.w	r2, r2, #1
 800266a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
 800266e:	e7b8      	b.n	80025e2 <HAL_RCC_OscConfig+0x242>
      tickstart = HAL_GetTick();
 8002670:	f7fe f8be 	bl	80007f0 <HAL_GetTick>
 8002674:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002676:	4b80      	ldr	r3, [pc, #512]	@ (8002878 <HAL_RCC_OscConfig+0x4d8>)
 8002678:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800267c:	f013 0f02 	tst.w	r3, #2
 8002680:	d008      	beq.n	8002694 <HAL_RCC_OscConfig+0x2f4>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002682:	f7fe f8b5 	bl	80007f0 <HAL_GetTick>
 8002686:	1b80      	subs	r0, r0, r6
 8002688:	f241 3388 	movw	r3, #5000	@ 0x1388
 800268c:	4298      	cmp	r0, r3
 800268e:	d9f2      	bls.n	8002676 <HAL_RCC_OscConfig+0x2d6>
          return HAL_TIMEOUT;
 8002690:	2003      	movs	r0, #3
 8002692:	e0e0      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
    if (pwrclkchanged == SET)
 8002694:	b9e5      	cbnz	r5, 80026d0 <HAL_RCC_OscConfig+0x330>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002696:	6823      	ldr	r3, [r4, #0]
 8002698:	f013 0f20 	tst.w	r3, #32
 800269c:	d035      	beq.n	800270a <HAL_RCC_OscConfig+0x36a>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800269e:	69a3      	ldr	r3, [r4, #24]
 80026a0:	b1e3      	cbz	r3, 80026dc <HAL_RCC_OscConfig+0x33c>
      __HAL_RCC_HSI48_ENABLE();
 80026a2:	4a75      	ldr	r2, [pc, #468]	@ (8002878 <HAL_RCC_OscConfig+0x4d8>)
 80026a4:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 80026a8:	f043 0301 	orr.w	r3, r3, #1
 80026ac:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 80026b0:	f7fe f89e 	bl	80007f0 <HAL_GetTick>
 80026b4:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80026b6:	4b70      	ldr	r3, [pc, #448]	@ (8002878 <HAL_RCC_OscConfig+0x4d8>)
 80026b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80026bc:	f013 0f02 	tst.w	r3, #2
 80026c0:	d123      	bne.n	800270a <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026c2:	f7fe f895 	bl	80007f0 <HAL_GetTick>
 80026c6:	1b40      	subs	r0, r0, r5
 80026c8:	2802      	cmp	r0, #2
 80026ca:	d9f4      	bls.n	80026b6 <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 80026cc:	2003      	movs	r0, #3
 80026ce:	e0c2      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
      __HAL_RCC_PWR_CLK_DISABLE();
 80026d0:	4a69      	ldr	r2, [pc, #420]	@ (8002878 <HAL_RCC_OscConfig+0x4d8>)
 80026d2:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 80026d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80026da:	e7dc      	b.n	8002696 <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI48_DISABLE();
 80026dc:	4a66      	ldr	r2, [pc, #408]	@ (8002878 <HAL_RCC_OscConfig+0x4d8>)
 80026de:	f8d2 3098 	ldr.w	r3, [r2, #152]	@ 0x98
 80026e2:	f023 0301 	bic.w	r3, r3, #1
 80026e6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
      tickstart = HAL_GetTick();
 80026ea:	f7fe f881 	bl	80007f0 <HAL_GetTick>
 80026ee:	4605      	mov	r5, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80026f0:	4b61      	ldr	r3, [pc, #388]	@ (8002878 <HAL_RCC_OscConfig+0x4d8>)
 80026f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80026f6:	f013 0f02 	tst.w	r3, #2
 80026fa:	d006      	beq.n	800270a <HAL_RCC_OscConfig+0x36a>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026fc:	f7fe f878 	bl	80007f0 <HAL_GetTick>
 8002700:	1b40      	subs	r0, r0, r5
 8002702:	2802      	cmp	r0, #2
 8002704:	d9f4      	bls.n	80026f0 <HAL_RCC_OscConfig+0x350>
          return HAL_TIMEOUT;
 8002706:	2003      	movs	r0, #3
 8002708:	e0a5      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800270a:	69e3      	ldr	r3, [r4, #28]
 800270c:	2b00      	cmp	r3, #0
 800270e:	f000 80a1 	beq.w	8002854 <HAL_RCC_OscConfig+0x4b4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002712:	4a59      	ldr	r2, [pc, #356]	@ (8002878 <HAL_RCC_OscConfig+0x4d8>)
 8002714:	6892      	ldr	r2, [r2, #8]
 8002716:	f002 020c 	and.w	r2, r2, #12
 800271a:	2a0c      	cmp	r2, #12
 800271c:	d064      	beq.n	80027e8 <HAL_RCC_OscConfig+0x448>
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800271e:	2b02      	cmp	r3, #2
 8002720:	d013      	beq.n	800274a <HAL_RCC_OscConfig+0x3aa>
        __HAL_RCC_PLL_DISABLE();
 8002722:	4a55      	ldr	r2, [pc, #340]	@ (8002878 <HAL_RCC_OscConfig+0x4d8>)
 8002724:	6813      	ldr	r3, [r2, #0]
 8002726:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800272a:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800272c:	f7fe f860 	bl	80007f0 <HAL_GetTick>
 8002730:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002732:	4b51      	ldr	r3, [pc, #324]	@ (8002878 <HAL_RCC_OscConfig+0x4d8>)
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800273a:	d04e      	beq.n	80027da <HAL_RCC_OscConfig+0x43a>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800273c:	f7fe f858 	bl	80007f0 <HAL_GetTick>
 8002740:	1b00      	subs	r0, r0, r4
 8002742:	2802      	cmp	r0, #2
 8002744:	d9f5      	bls.n	8002732 <HAL_RCC_OscConfig+0x392>
            return HAL_TIMEOUT;
 8002746:	2003      	movs	r0, #3
 8002748:	e085      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_DISABLE();
 800274a:	4a4b      	ldr	r2, [pc, #300]	@ (8002878 <HAL_RCC_OscConfig+0x4d8>)
 800274c:	6813      	ldr	r3, [r2, #0]
 800274e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002752:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002754:	f7fe f84c 	bl	80007f0 <HAL_GetTick>
 8002758:	4605      	mov	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800275a:	4b47      	ldr	r3, [pc, #284]	@ (8002878 <HAL_RCC_OscConfig+0x4d8>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8002762:	d006      	beq.n	8002772 <HAL_RCC_OscConfig+0x3d2>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002764:	f7fe f844 	bl	80007f0 <HAL_GetTick>
 8002768:	1b40      	subs	r0, r0, r5
 800276a:	2802      	cmp	r0, #2
 800276c:	d9f5      	bls.n	800275a <HAL_RCC_OscConfig+0x3ba>
            return HAL_TIMEOUT;
 800276e:	2003      	movs	r0, #3
 8002770:	e071      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002772:	4a41      	ldr	r2, [pc, #260]	@ (8002878 <HAL_RCC_OscConfig+0x4d8>)
 8002774:	68d3      	ldr	r3, [r2, #12]
 8002776:	4941      	ldr	r1, [pc, #260]	@ (800287c <HAL_RCC_OscConfig+0x4dc>)
 8002778:	4019      	ands	r1, r3
 800277a:	6a23      	ldr	r3, [r4, #32]
 800277c:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 800277e:	3801      	subs	r0, #1
 8002780:	ea43 1300 	orr.w	r3, r3, r0, lsl #4
 8002784:	6aa0      	ldr	r0, [r4, #40]	@ 0x28
 8002786:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800278a:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 800278c:	0840      	lsrs	r0, r0, #1
 800278e:	3801      	subs	r0, #1
 8002790:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
 8002794:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8002796:	0840      	lsrs	r0, r0, #1
 8002798:	3801      	subs	r0, #1
 800279a:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 800279e:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
 80027a0:	ea43 63c0 	orr.w	r3, r3, r0, lsl #27
 80027a4:	4319      	orrs	r1, r3
 80027a6:	60d1      	str	r1, [r2, #12]
        __HAL_RCC_PLL_ENABLE();
 80027a8:	6813      	ldr	r3, [r2, #0]
 80027aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027ae:	6013      	str	r3, [r2, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80027b0:	68d3      	ldr	r3, [r2, #12]
 80027b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80027b6:	60d3      	str	r3, [r2, #12]
        tickstart = HAL_GetTick();
 80027b8:	f7fe f81a 	bl	80007f0 <HAL_GetTick>
 80027bc:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80027be:	4b2e      	ldr	r3, [pc, #184]	@ (8002878 <HAL_RCC_OscConfig+0x4d8>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80027c6:	d106      	bne.n	80027d6 <HAL_RCC_OscConfig+0x436>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027c8:	f7fe f812 	bl	80007f0 <HAL_GetTick>
 80027cc:	1b00      	subs	r0, r0, r4
 80027ce:	2802      	cmp	r0, #2
 80027d0:	d9f5      	bls.n	80027be <HAL_RCC_OscConfig+0x41e>
            return HAL_TIMEOUT;
 80027d2:	2003      	movs	r0, #3
 80027d4:	e03f      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 80027d6:	2000      	movs	r0, #0
 80027d8:	e03d      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 80027da:	4a27      	ldr	r2, [pc, #156]	@ (8002878 <HAL_RCC_OscConfig+0x4d8>)
 80027dc:	68d1      	ldr	r1, [r2, #12]
 80027de:	4b28      	ldr	r3, [pc, #160]	@ (8002880 <HAL_RCC_OscConfig+0x4e0>)
 80027e0:	400b      	ands	r3, r1
 80027e2:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 80027e4:	2000      	movs	r0, #0
 80027e6:	e036      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d036      	beq.n	800285a <HAL_RCC_OscConfig+0x4ba>
      temp_pllckcfg = RCC->PLLCFGR;
 80027ec:	4b22      	ldr	r3, [pc, #136]	@ (8002878 <HAL_RCC_OscConfig+0x4d8>)
 80027ee:	68db      	ldr	r3, [r3, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027f0:	f003 0103 	and.w	r1, r3, #3
 80027f4:	6a22      	ldr	r2, [r4, #32]
 80027f6:	4291      	cmp	r1, r2
 80027f8:	d131      	bne.n	800285e <HAL_RCC_OscConfig+0x4be>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80027fa:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80027fe:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002800:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002802:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8002806:	d12c      	bne.n	8002862 <HAL_RCC_OscConfig+0x4c2>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002808:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800280c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800280e:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8002812:	d128      	bne.n	8002866 <HAL_RCC_OscConfig+0x4c6>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002814:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002818:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800281a:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 800281e:	d124      	bne.n	800286a <HAL_RCC_OscConfig+0x4ca>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002820:	f403 01c0 	and.w	r1, r3, #6291456	@ 0x600000
 8002824:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8002826:	0852      	lsrs	r2, r2, #1
 8002828:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800282a:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800282e:	d11e      	bne.n	800286e <HAL_RCC_OscConfig+0x4ce>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002830:	f003 63c0 	and.w	r3, r3, #100663296	@ 0x6000000
 8002834:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8002836:	0852      	lsrs	r2, r2, #1
 8002838:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800283a:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 800283e:	d118      	bne.n	8002872 <HAL_RCC_OscConfig+0x4d2>
  return HAL_OK;
 8002840:	2000      	movs	r0, #0
 8002842:	e008      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
    return HAL_ERROR;
 8002844:	2001      	movs	r0, #1
}
 8002846:	4770      	bx	lr
        return HAL_ERROR;
 8002848:	2001      	movs	r0, #1
 800284a:	e004      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 800284c:	2001      	movs	r0, #1
 800284e:	e002      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
          return HAL_ERROR;
 8002850:	2001      	movs	r0, #1
 8002852:	e000      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
  return HAL_OK;
 8002854:	2000      	movs	r0, #0
}
 8002856:	b002      	add	sp, #8
 8002858:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 800285a:	2001      	movs	r0, #1
 800285c:	e7fb      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
        return HAL_ERROR;
 800285e:	2001      	movs	r0, #1
 8002860:	e7f9      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
 8002862:	2001      	movs	r0, #1
 8002864:	e7f7      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
 8002866:	2001      	movs	r0, #1
 8002868:	e7f5      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
 800286a:	2001      	movs	r0, #1
 800286c:	e7f3      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
 800286e:	2001      	movs	r0, #1
 8002870:	e7f1      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
 8002872:	2001      	movs	r0, #1
 8002874:	e7ef      	b.n	8002856 <HAL_RCC_OscConfig+0x4b6>
 8002876:	bf00      	nop
 8002878:	40021000 	.word	0x40021000
 800287c:	019f800c 	.word	0x019f800c
 8002880:	feeefffc 	.word	0xfeeefffc

08002884 <HAL_RCC_GetSysClockFreq>:
  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002884:	4b1e      	ldr	r3, [pc, #120]	@ (8002900 <HAL_RCC_GetSysClockFreq+0x7c>)
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f003 030c 	and.w	r3, r3, #12
 800288c:	2b04      	cmp	r3, #4
 800288e:	d033      	beq.n	80028f8 <HAL_RCC_GetSysClockFreq+0x74>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002890:	4b1b      	ldr	r3, [pc, #108]	@ (8002900 <HAL_RCC_GetSysClockFreq+0x7c>)
 8002892:	689b      	ldr	r3, [r3, #8]
 8002894:	f003 030c 	and.w	r3, r3, #12
 8002898:	2b08      	cmp	r3, #8
 800289a:	d02f      	beq.n	80028fc <HAL_RCC_GetSysClockFreq+0x78>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800289c:	4b18      	ldr	r3, [pc, #96]	@ (8002900 <HAL_RCC_GetSysClockFreq+0x7c>)
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	f003 030c 	and.w	r3, r3, #12
 80028a4:	2b0c      	cmp	r3, #12
 80028a6:	d001      	beq.n	80028ac <HAL_RCC_GetSysClockFreq+0x28>
    sysclockfreq = 0U;
 80028a8:	2000      	movs	r0, #0
}
 80028aa:	4770      	bx	lr
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80028ac:	4b14      	ldr	r3, [pc, #80]	@ (8002900 <HAL_RCC_GetSysClockFreq+0x7c>)
 80028ae:	68da      	ldr	r2, [r3, #12]
 80028b0:	f002 0203 	and.w	r2, r2, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80028b4:	68db      	ldr	r3, [r3, #12]
 80028b6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80028ba:	3301      	adds	r3, #1
    switch (pllsource)
 80028bc:	2a03      	cmp	r2, #3
 80028be:	d011      	beq.n	80028e4 <HAL_RCC_GetSysClockFreq+0x60>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80028c0:	4810      	ldr	r0, [pc, #64]	@ (8002904 <HAL_RCC_GetSysClockFreq+0x80>)
 80028c2:	fbb0 f0f3 	udiv	r0, r0, r3
 80028c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002900 <HAL_RCC_GetSysClockFreq+0x7c>)
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	f3c3 2306 	ubfx	r3, r3, #8, #7
 80028ce:	fb03 f000 	mul.w	r0, r3, r0
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80028d2:	4b0b      	ldr	r3, [pc, #44]	@ (8002900 <HAL_RCC_GetSysClockFreq+0x7c>)
 80028d4:	68db      	ldr	r3, [r3, #12]
 80028d6:	f3c3 6341 	ubfx	r3, r3, #25, #2
 80028da:	3301      	adds	r3, #1
 80028dc:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 80028de:	fbb0 f0f3 	udiv	r0, r0, r3
 80028e2:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80028e4:	4808      	ldr	r0, [pc, #32]	@ (8002908 <HAL_RCC_GetSysClockFreq+0x84>)
 80028e6:	fbb0 f0f3 	udiv	r0, r0, r3
 80028ea:	4b05      	ldr	r3, [pc, #20]	@ (8002900 <HAL_RCC_GetSysClockFreq+0x7c>)
 80028ec:	68db      	ldr	r3, [r3, #12]
 80028ee:	f3c3 2306 	ubfx	r3, r3, #8, #7
 80028f2:	fb03 f000 	mul.w	r0, r3, r0
      break;
 80028f6:	e7ec      	b.n	80028d2 <HAL_RCC_GetSysClockFreq+0x4e>
    sysclockfreq = HSI_VALUE;
 80028f8:	4802      	ldr	r0, [pc, #8]	@ (8002904 <HAL_RCC_GetSysClockFreq+0x80>)
 80028fa:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 80028fc:	4802      	ldr	r0, [pc, #8]	@ (8002908 <HAL_RCC_GetSysClockFreq+0x84>)
 80028fe:	4770      	bx	lr
 8002900:	40021000 	.word	0x40021000
 8002904:	00f42400 	.word	0x00f42400
 8002908:	016e3600 	.word	0x016e3600

0800290c <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 800290c:	2800      	cmp	r0, #0
 800290e:	f000 80e6 	beq.w	8002ade <HAL_RCC_ClockConfig+0x1d2>
{
 8002912:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002914:	460c      	mov	r4, r1
 8002916:	4605      	mov	r5, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002918:	4b74      	ldr	r3, [pc, #464]	@ (8002aec <HAL_RCC_ClockConfig+0x1e0>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 030f 	and.w	r3, r3, #15
 8002920:	428b      	cmp	r3, r1
 8002922:	d20b      	bcs.n	800293c <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002924:	4a71      	ldr	r2, [pc, #452]	@ (8002aec <HAL_RCC_ClockConfig+0x1e0>)
 8002926:	6813      	ldr	r3, [r2, #0]
 8002928:	f023 030f 	bic.w	r3, r3, #15
 800292c:	430b      	orrs	r3, r1
 800292e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002930:	6813      	ldr	r3, [r2, #0]
 8002932:	f003 030f 	and.w	r3, r3, #15
 8002936:	428b      	cmp	r3, r1
 8002938:	f040 80d3 	bne.w	8002ae2 <HAL_RCC_ClockConfig+0x1d6>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800293c:	682e      	ldr	r6, [r5, #0]
 800293e:	f016 0601 	ands.w	r6, r6, #1
 8002942:	d05f      	beq.n	8002a04 <HAL_RCC_ClockConfig+0xf8>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002944:	686b      	ldr	r3, [r5, #4]
 8002946:	2b03      	cmp	r3, #3
 8002948:	d02f      	beq.n	80029aa <HAL_RCC_ClockConfig+0x9e>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800294a:	2b02      	cmp	r3, #2
 800294c:	d04d      	beq.n	80029ea <HAL_RCC_ClockConfig+0xde>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800294e:	4b68      	ldr	r3, [pc, #416]	@ (8002af0 <HAL_RCC_ClockConfig+0x1e4>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002956:	f000 80c6 	beq.w	8002ae6 <HAL_RCC_ClockConfig+0x1da>
      pllfreq = HAL_RCC_GetSysClockFreq();
 800295a:	f7ff ff93 	bl	8002884 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 800295e:	4b65      	ldr	r3, [pc, #404]	@ (8002af4 <HAL_RCC_ClockConfig+0x1e8>)
 8002960:	4298      	cmp	r0, r3
 8002962:	d94d      	bls.n	8002a00 <HAL_RCC_ClockConfig+0xf4>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002964:	4a62      	ldr	r2, [pc, #392]	@ (8002af0 <HAL_RCC_ClockConfig+0x1e4>)
 8002966:	6893      	ldr	r3, [r2, #8]
 8002968:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800296c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002970:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002972:	2680      	movs	r6, #128	@ 0x80
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002974:	4a5e      	ldr	r2, [pc, #376]	@ (8002af0 <HAL_RCC_ClockConfig+0x1e4>)
 8002976:	6893      	ldr	r3, [r2, #8]
 8002978:	f023 0303 	bic.w	r3, r3, #3
 800297c:	6869      	ldr	r1, [r5, #4]
 800297e:	430b      	orrs	r3, r1
 8002980:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8002982:	f7fd ff35 	bl	80007f0 <HAL_GetTick>
 8002986:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002988:	4b59      	ldr	r3, [pc, #356]	@ (8002af0 <HAL_RCC_ClockConfig+0x1e4>)
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f003 030c 	and.w	r3, r3, #12
 8002990:	686a      	ldr	r2, [r5, #4]
 8002992:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002996:	d035      	beq.n	8002a04 <HAL_RCC_ClockConfig+0xf8>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002998:	f7fd ff2a 	bl	80007f0 <HAL_GetTick>
 800299c:	1bc0      	subs	r0, r0, r7
 800299e:	f241 3388 	movw	r3, #5000	@ 0x1388
 80029a2:	4298      	cmp	r0, r3
 80029a4:	d9f0      	bls.n	8002988 <HAL_RCC_ClockConfig+0x7c>
        return HAL_TIMEOUT;
 80029a6:	2003      	movs	r0, #3
 80029a8:	e078      	b.n	8002a9c <HAL_RCC_ClockConfig+0x190>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80029aa:	4b51      	ldr	r3, [pc, #324]	@ (8002af0 <HAL_RCC_ClockConfig+0x1e4>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 80029b2:	d101      	bne.n	80029b8 <HAL_RCC_ClockConfig+0xac>
        return HAL_ERROR;
 80029b4:	2001      	movs	r0, #1
 80029b6:	e071      	b.n	8002a9c <HAL_RCC_ClockConfig+0x190>
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80029b8:	f7ff fcc6 	bl	8002348 <RCC_GetSysClockFreqFromPLLSource>
      if(pllfreq > 80000000U)
 80029bc:	4b4d      	ldr	r3, [pc, #308]	@ (8002af4 <HAL_RCC_ClockConfig+0x1e8>)
 80029be:	4298      	cmp	r0, r3
 80029c0:	d91a      	bls.n	80029f8 <HAL_RCC_ClockConfig+0xec>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80029c2:	4b4b      	ldr	r3, [pc, #300]	@ (8002af0 <HAL_RCC_ClockConfig+0x1e4>)
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	f013 0ff0 	tst.w	r3, #240	@ 0xf0
 80029ca:	d005      	beq.n	80029d8 <HAL_RCC_ClockConfig+0xcc>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80029cc:	682e      	ldr	r6, [r5, #0]
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80029ce:	f016 0602 	ands.w	r6, r6, #2
 80029d2:	d0cf      	beq.n	8002974 <HAL_RCC_ClockConfig+0x68>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80029d4:	68ab      	ldr	r3, [r5, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80029d6:	b98b      	cbnz	r3, 80029fc <HAL_RCC_ClockConfig+0xf0>
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80029d8:	4a45      	ldr	r2, [pc, #276]	@ (8002af0 <HAL_RCC_ClockConfig+0x1e4>)
 80029da:	6893      	ldr	r3, [r2, #8]
 80029dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80029e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80029e4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80029e6:	2680      	movs	r6, #128	@ 0x80
 80029e8:	e7c4      	b.n	8002974 <HAL_RCC_ClockConfig+0x68>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029ea:	4b41      	ldr	r3, [pc, #260]	@ (8002af0 <HAL_RCC_ClockConfig+0x1e4>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80029f2:	d1b2      	bne.n	800295a <HAL_RCC_ClockConfig+0x4e>
          return HAL_ERROR;
 80029f4:	2001      	movs	r0, #1
 80029f6:	e051      	b.n	8002a9c <HAL_RCC_ClockConfig+0x190>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80029f8:	2600      	movs	r6, #0
 80029fa:	e7bb      	b.n	8002974 <HAL_RCC_ClockConfig+0x68>
 80029fc:	2600      	movs	r6, #0
 80029fe:	e7b9      	b.n	8002974 <HAL_RCC_ClockConfig+0x68>
 8002a00:	2600      	movs	r6, #0
 8002a02:	e7b7      	b.n	8002974 <HAL_RCC_ClockConfig+0x68>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a04:	682b      	ldr	r3, [r5, #0]
 8002a06:	f013 0f02 	tst.w	r3, #2
 8002a0a:	d048      	beq.n	8002a9e <HAL_RCC_ClockConfig+0x192>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a0c:	f013 0f04 	tst.w	r3, #4
 8002a10:	d004      	beq.n	8002a1c <HAL_RCC_ClockConfig+0x110>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a12:	4a37      	ldr	r2, [pc, #220]	@ (8002af0 <HAL_RCC_ClockConfig+0x1e4>)
 8002a14:	6893      	ldr	r3, [r2, #8]
 8002a16:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002a1a:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a1c:	682b      	ldr	r3, [r5, #0]
 8002a1e:	f013 0f08 	tst.w	r3, #8
 8002a22:	d006      	beq.n	8002a32 <HAL_RCC_ClockConfig+0x126>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002a24:	4a32      	ldr	r2, [pc, #200]	@ (8002af0 <HAL_RCC_ClockConfig+0x1e4>)
 8002a26:	6893      	ldr	r3, [r2, #8]
 8002a28:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002a2c:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002a30:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a32:	4a2f      	ldr	r2, [pc, #188]	@ (8002af0 <HAL_RCC_ClockConfig+0x1e4>)
 8002a34:	6893      	ldr	r3, [r2, #8]
 8002a36:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002a3a:	68a9      	ldr	r1, [r5, #8]
 8002a3c:	430b      	orrs	r3, r1
 8002a3e:	6093      	str	r3, [r2, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002a40:	4b2a      	ldr	r3, [pc, #168]	@ (8002aec <HAL_RCC_ClockConfig+0x1e0>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 030f 	and.w	r3, r3, #15
 8002a48:	42a3      	cmp	r3, r4
 8002a4a:	d830      	bhi.n	8002aae <HAL_RCC_ClockConfig+0x1a2>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a4c:	682b      	ldr	r3, [r5, #0]
 8002a4e:	f013 0f04 	tst.w	r3, #4
 8002a52:	d006      	beq.n	8002a62 <HAL_RCC_ClockConfig+0x156>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a54:	4a26      	ldr	r2, [pc, #152]	@ (8002af0 <HAL_RCC_ClockConfig+0x1e4>)
 8002a56:	6893      	ldr	r3, [r2, #8]
 8002a58:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002a5c:	68e9      	ldr	r1, [r5, #12]
 8002a5e:	430b      	orrs	r3, r1
 8002a60:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a62:	682b      	ldr	r3, [r5, #0]
 8002a64:	f013 0f08 	tst.w	r3, #8
 8002a68:	d007      	beq.n	8002a7a <HAL_RCC_ClockConfig+0x16e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002a6a:	4a21      	ldr	r2, [pc, #132]	@ (8002af0 <HAL_RCC_ClockConfig+0x1e4>)
 8002a6c:	6893      	ldr	r3, [r2, #8]
 8002a6e:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8002a72:	6929      	ldr	r1, [r5, #16]
 8002a74:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002a78:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002a7a:	f7ff ff03 	bl	8002884 <HAL_RCC_GetSysClockFreq>
 8002a7e:	4b1c      	ldr	r3, [pc, #112]	@ (8002af0 <HAL_RCC_ClockConfig+0x1e4>)
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002a86:	4a1c      	ldr	r2, [pc, #112]	@ (8002af8 <HAL_RCC_ClockConfig+0x1ec>)
 8002a88:	5cd3      	ldrb	r3, [r2, r3]
 8002a8a:	f003 031f 	and.w	r3, r3, #31
 8002a8e:	40d8      	lsrs	r0, r3
 8002a90:	4b1a      	ldr	r3, [pc, #104]	@ (8002afc <HAL_RCC_ClockConfig+0x1f0>)
 8002a92:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 8002a94:	4b1a      	ldr	r3, [pc, #104]	@ (8002b00 <HAL_RCC_ClockConfig+0x1f4>)
 8002a96:	6818      	ldr	r0, [r3, #0]
 8002a98:	f7fd fe66 	bl	8000768 <HAL_InitTick>
}
 8002a9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(hpre == RCC_SYSCLK_DIV2)
 8002a9e:	2e80      	cmp	r6, #128	@ 0x80
 8002aa0:	d1ce      	bne.n	8002a40 <HAL_RCC_ClockConfig+0x134>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002aa2:	4a13      	ldr	r2, [pc, #76]	@ (8002af0 <HAL_RCC_ClockConfig+0x1e4>)
 8002aa4:	6893      	ldr	r3, [r2, #8]
 8002aa6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002aaa:	6093      	str	r3, [r2, #8]
 8002aac:	e7c8      	b.n	8002a40 <HAL_RCC_ClockConfig+0x134>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002aae:	4a0f      	ldr	r2, [pc, #60]	@ (8002aec <HAL_RCC_ClockConfig+0x1e0>)
 8002ab0:	6813      	ldr	r3, [r2, #0]
 8002ab2:	f023 030f 	bic.w	r3, r3, #15
 8002ab6:	4323      	orrs	r3, r4
 8002ab8:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8002aba:	f7fd fe99 	bl	80007f0 <HAL_GetTick>
 8002abe:	4606      	mov	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ac0:	4b0a      	ldr	r3, [pc, #40]	@ (8002aec <HAL_RCC_ClockConfig+0x1e0>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 030f 	and.w	r3, r3, #15
 8002ac8:	42a3      	cmp	r3, r4
 8002aca:	d0bf      	beq.n	8002a4c <HAL_RCC_ClockConfig+0x140>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002acc:	f7fd fe90 	bl	80007f0 <HAL_GetTick>
 8002ad0:	1b80      	subs	r0, r0, r6
 8002ad2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002ad6:	4298      	cmp	r0, r3
 8002ad8:	d9f2      	bls.n	8002ac0 <HAL_RCC_ClockConfig+0x1b4>
        return HAL_TIMEOUT;
 8002ada:	2003      	movs	r0, #3
 8002adc:	e7de      	b.n	8002a9c <HAL_RCC_ClockConfig+0x190>
    return HAL_ERROR;
 8002ade:	2001      	movs	r0, #1
}
 8002ae0:	4770      	bx	lr
      return HAL_ERROR;
 8002ae2:	2001      	movs	r0, #1
 8002ae4:	e7da      	b.n	8002a9c <HAL_RCC_ClockConfig+0x190>
          return HAL_ERROR;
 8002ae6:	2001      	movs	r0, #1
 8002ae8:	e7d8      	b.n	8002a9c <HAL_RCC_ClockConfig+0x190>
 8002aea:	bf00      	nop
 8002aec:	40022000 	.word	0x40022000
 8002af0:	40021000 	.word	0x40021000
 8002af4:	04c4b400 	.word	0x04c4b400
 8002af8:	0800637c 	.word	0x0800637c
 8002afc:	20000020 	.word	0x20000020
 8002b00:	2000001c 	.word	0x2000001c

08002b04 <HAL_RCC_GetHCLKFreq>:
}
 8002b04:	4b01      	ldr	r3, [pc, #4]	@ (8002b0c <HAL_RCC_GetHCLKFreq+0x8>)
 8002b06:	6818      	ldr	r0, [r3, #0]
 8002b08:	4770      	bx	lr
 8002b0a:	bf00      	nop
 8002b0c:	20000020 	.word	0x20000020

08002b10 <HAL_RCC_GetPCLK1Freq>:
{
 8002b10:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002b12:	f7ff fff7 	bl	8002b04 <HAL_RCC_GetHCLKFreq>
 8002b16:	4b05      	ldr	r3, [pc, #20]	@ (8002b2c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002b1e:	4a04      	ldr	r2, [pc, #16]	@ (8002b30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002b20:	5cd3      	ldrb	r3, [r2, r3]
 8002b22:	f003 031f 	and.w	r3, r3, #31
}
 8002b26:	40d8      	lsrs	r0, r3
 8002b28:	bd08      	pop	{r3, pc}
 8002b2a:	bf00      	nop
 8002b2c:	40021000 	.word	0x40021000
 8002b30:	08006374 	.word	0x08006374

08002b34 <HAL_RCC_GetPCLK2Freq>:
{
 8002b34:	b508      	push	{r3, lr}
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002b36:	f7ff ffe5 	bl	8002b04 <HAL_RCC_GetHCLKFreq>
 8002b3a:	4b05      	ldr	r3, [pc, #20]	@ (8002b50 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002b42:	4a04      	ldr	r2, [pc, #16]	@ (8002b54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002b44:	5cd3      	ldrb	r3, [r2, r3]
 8002b46:	f003 031f 	and.w	r3, r3, #31
}
 8002b4a:	40d8      	lsrs	r0, r3
 8002b4c:	bd08      	pop	{r3, pc}
 8002b4e:	bf00      	nop
 8002b50:	40021000 	.word	0x40021000
 8002b54:	08006374 	.word	0x08006374

08002b58 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b5a:	b083      	sub	sp, #12
 8002b5c:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002b5e:	6803      	ldr	r3, [r0, #0]
 8002b60:	f413 2f00 	tst.w	r3, #524288	@ 0x80000
 8002b64:	d06e      	beq.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0xec>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b66:	4b35      	ldr	r3, [pc, #212]	@ (8002c3c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002b68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b6a:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8002b6e:	d11e      	bne.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b70:	4b32      	ldr	r3, [pc, #200]	@ (8002c3c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002b72:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002b74:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8002b78:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b80:	9301      	str	r3, [sp, #4]
 8002b82:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002b84:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b86:	4a2e      	ldr	r2, [pc, #184]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002b88:	6813      	ldr	r3, [r2, #0]
 8002b8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b8e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b90:	f7fd fe2e 	bl	80007f0 <HAL_GetTick>
 8002b94:	4605      	mov	r5, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b96:	4b2a      	ldr	r3, [pc, #168]	@ (8002c40 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002b9e:	d108      	bne.n	8002bb2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ba0:	f7fd fe26 	bl	80007f0 <HAL_GetTick>
 8002ba4:	1b40      	subs	r0, r0, r5
 8002ba6:	2802      	cmp	r0, #2
 8002ba8:	d9f5      	bls.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      {
        ret = HAL_TIMEOUT;
 8002baa:	2503      	movs	r5, #3
 8002bac:	e002      	b.n	8002bb4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    FlagStatus       pwrclkchanged = RESET;
 8002bae:	2600      	movs	r6, #0
 8002bb0:	e7e9      	b.n	8002b86 <HAL_RCCEx_PeriphCLKConfig+0x2e>
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002bb2:	2500      	movs	r5, #0
        break;
      }
    }

    if(ret == HAL_OK)
 8002bb4:	bb45      	cbnz	r5, 8002c08 <HAL_RCCEx_PeriphCLKConfig+0xb0>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002bb6:	4b21      	ldr	r3, [pc, #132]	@ (8002c3c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002bb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002bbc:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8002bc0:	d018      	beq.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8002bc2:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d012      	beq.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x96>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002bc8:	4a1c      	ldr	r2, [pc, #112]	@ (8002c3c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002bca:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002bce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002bd2:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 8002bd6:	f441 3180 	orr.w	r1, r1, #65536	@ 0x10000
 8002bda:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002bde:	f8d2 1090 	ldr.w	r1, [r2, #144]	@ 0x90
 8002be2:	f421 3180 	bic.w	r1, r1, #65536	@ 0x10000
 8002be6:	f8c2 1090 	str.w	r1, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002bea:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002bee:	f013 0f01 	tst.w	r3, #1
 8002bf2:	d110      	bne.n	8002c16 <HAL_RCCEx_PeriphCLKConfig+0xbe>
            break;
          }
        }
      }
      
      if(ret == HAL_OK)
 8002bf4:	b945      	cbnz	r5, 8002c08 <HAL_RCCEx_PeriphCLKConfig+0xb0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bf6:	4a11      	ldr	r2, [pc, #68]	@ (8002c3c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002bf8:	f8d2 3090 	ldr.w	r3, [r2, #144]	@ 0x90
 8002bfc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c00:	6d21      	ldr	r1, [r4, #80]	@ 0x50
 8002c02:	430b      	orrs	r3, r1
 8002c04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c08:	b1ee      	cbz	r6, 8002c46 <HAL_RCCEx_PeriphCLKConfig+0xee>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c0a:	4a0c      	ldr	r2, [pc, #48]	@ (8002c3c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002c0c:	6d93      	ldr	r3, [r2, #88]	@ 0x58
 8002c0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002c12:	6593      	str	r3, [r2, #88]	@ 0x58
 8002c14:	e017      	b.n	8002c46 <HAL_RCCEx_PeriphCLKConfig+0xee>
        tickstart = HAL_GetTick();
 8002c16:	f7fd fdeb 	bl	80007f0 <HAL_GetTick>
 8002c1a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002c1c:	4b07      	ldr	r3, [pc, #28]	@ (8002c3c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c22:	f013 0f02 	tst.w	r3, #2
 8002c26:	d1e5      	bne.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c28:	f7fd fde2 	bl	80007f0 <HAL_GetTick>
 8002c2c:	1bc0      	subs	r0, r0, r7
 8002c2e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8002c32:	4298      	cmp	r0, r3
 8002c34:	d9f2      	bls.n	8002c1c <HAL_RCCEx_PeriphCLKConfig+0xc4>
            ret = HAL_TIMEOUT;
 8002c36:	2503      	movs	r5, #3
 8002c38:	e7dc      	b.n	8002bf4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8002c3a:	bf00      	nop
 8002c3c:	40021000 	.word	0x40021000
 8002c40:	40007000 	.word	0x40007000
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002c44:	2500      	movs	r5, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c46:	6823      	ldr	r3, [r4, #0]
 8002c48:	f013 0f01 	tst.w	r3, #1
 8002c4c:	d008      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c4e:	4a9f      	ldr	r2, [pc, #636]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002c50:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002c54:	f023 0303 	bic.w	r3, r3, #3
 8002c58:	6861      	ldr	r1, [r4, #4]
 8002c5a:	430b      	orrs	r3, r1
 8002c5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c60:	6823      	ldr	r3, [r4, #0]
 8002c62:	f013 0f02 	tst.w	r3, #2
 8002c66:	d008      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x122>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c68:	4a98      	ldr	r2, [pc, #608]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002c6a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002c6e:	f023 030c 	bic.w	r3, r3, #12
 8002c72:	68a1      	ldr	r1, [r4, #8]
 8002c74:	430b      	orrs	r3, r1
 8002c76:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c7a:	6823      	ldr	r3, [r4, #0]
 8002c7c:	f013 0f04 	tst.w	r3, #4
 8002c80:	d008      	beq.n	8002c94 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002c82:	4a92      	ldr	r2, [pc, #584]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002c84:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002c88:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8002c8c:	68e1      	ldr	r1, [r4, #12]
 8002c8e:	430b      	orrs	r3, r1
 8002c90:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002c94:	6823      	ldr	r3, [r4, #0]
 8002c96:	f013 0f08 	tst.w	r3, #8
 8002c9a:	d008      	beq.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002c9c:	4a8b      	ldr	r2, [pc, #556]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002c9e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002ca2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002ca6:	6921      	ldr	r1, [r4, #16]
 8002ca8:	430b      	orrs	r3, r1
 8002caa:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002cae:	6823      	ldr	r3, [r4, #0]
 8002cb0:	f013 0f10 	tst.w	r3, #16
 8002cb4:	d008      	beq.n	8002cc8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002cb6:	4a85      	ldr	r2, [pc, #532]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002cb8:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002cbc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002cc0:	6961      	ldr	r1, [r4, #20]
 8002cc2:	430b      	orrs	r3, r1
 8002cc4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002cc8:	6823      	ldr	r3, [r4, #0]
 8002cca:	f013 0f20 	tst.w	r3, #32
 8002cce:	d008      	beq.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002cd0:	4a7e      	ldr	r2, [pc, #504]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002cd2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002cd6:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002cda:	69a1      	ldr	r1, [r4, #24]
 8002cdc:	430b      	orrs	r3, r1
 8002cde:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ce2:	6823      	ldr	r3, [r4, #0]
 8002ce4:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8002ce8:	d008      	beq.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cea:	4a78      	ldr	r2, [pc, #480]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002cec:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002cf0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002cf4:	69e1      	ldr	r1, [r4, #28]
 8002cf6:	430b      	orrs	r3, r1
 8002cf8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002cfc:	6823      	ldr	r3, [r4, #0]
 8002cfe:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002d02:	d008      	beq.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d04:	4a71      	ldr	r2, [pc, #452]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002d06:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002d0a:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002d0e:	6a21      	ldr	r1, [r4, #32]
 8002d10:	430b      	orrs	r3, r1
 8002d12:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d16:	6823      	ldr	r3, [r4, #0]
 8002d18:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8002d1c:	d008      	beq.n	8002d30 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d1e:	4a6b      	ldr	r2, [pc, #428]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002d20:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002d24:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8002d28:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002d2a:	430b      	orrs	r3, r1
 8002d2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002d30:	6823      	ldr	r3, [r4, #0]
 8002d32:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8002d36:	d008      	beq.n	8002d4a <HAL_RCCEx_PeriphCLKConfig+0x1f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002d38:	4a64      	ldr	r2, [pc, #400]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002d3a:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 8002d3e:	f023 0303 	bic.w	r3, r3, #3
 8002d42:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002d44:	430b      	orrs	r3, r1
 8002d46:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002d4a:	6823      	ldr	r3, [r4, #0]
 8002d4c:	f413 7f00 	tst.w	r3, #512	@ 0x200
 8002d50:	d008      	beq.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x20c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002d52:	4a5e      	ldr	r2, [pc, #376]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002d54:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002d58:	f423 2340 	bic.w	r3, r3, #786432	@ 0xc0000
 8002d5c:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002d5e:	430b      	orrs	r3, r1
 8002d60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002d64:	6823      	ldr	r3, [r4, #0]
 8002d66:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002d6a:	d00c      	beq.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x22e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002d6c:	4a57      	ldr	r2, [pc, #348]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002d6e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002d72:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002d76:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8002d78:	430b      	orrs	r3, r1
 8002d7a:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002d7e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8002d80:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d84:	d079      	beq.n	8002e7a <HAL_RCCEx_PeriphCLKConfig+0x322>

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002d86:	6823      	ldr	r3, [r4, #0]
 8002d88:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8002d8c:	d00c      	beq.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002d8e:	4a4f      	ldr	r2, [pc, #316]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002d90:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002d94:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002d98:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002d9a:	430b      	orrs	r3, r1
 8002d9c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002da0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002da2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002da6:	d06d      	beq.n	8002e84 <HAL_RCCEx_PeriphCLKConfig+0x32c>

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002da8:	6823      	ldr	r3, [r4, #0]
 8002daa:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8002dae:	d00c      	beq.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002db0:	4a46      	ldr	r2, [pc, #280]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002db2:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002db6:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8002dba:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8002dbc:	430b      	orrs	r3, r1
 8002dbe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002dc2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002dc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002dc8:	d061      	beq.n	8002e8e <HAL_RCCEx_PeriphCLKConfig+0x336>
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002dca:	6823      	ldr	r3, [r4, #0]
 8002dcc:	f413 5f00 	tst.w	r3, #8192	@ 0x2000
 8002dd0:	d00c      	beq.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x294>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002dd2:	4a3e      	ldr	r2, [pc, #248]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002dd4:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002dd8:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8002ddc:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8002dde:	430b      	orrs	r3, r1
 8002de0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002de4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8002de6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002dea:	d055      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x340>
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002dec:	6823      	ldr	r3, [r4, #0]
 8002dee:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8002df2:	d00c      	beq.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002df4:	4a35      	ldr	r2, [pc, #212]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002df6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002dfa:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8002dfe:	6c21      	ldr	r1, [r4, #64]	@ 0x40
 8002e00:	430b      	orrs	r3, r1
 8002e02:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002e06:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002e08:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002e0c:	d049      	beq.n	8002ea2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002e0e:	6823      	ldr	r3, [r4, #0]
 8002e10:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8002e14:	d00c      	beq.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002e16:	4a2d      	ldr	r2, [pc, #180]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002e18:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002e1c:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8002e20:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8002e22:	430b      	orrs	r3, r1
 8002e24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002e28:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002e2a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002e2e:	d03d      	beq.n	8002eac <HAL_RCCEx_PeriphCLKConfig+0x354>
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002e30:	6823      	ldr	r3, [r4, #0]
 8002e32:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8002e36:	d00c      	beq.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002e38:	4a24      	ldr	r2, [pc, #144]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002e3a:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8002e3e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002e42:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8002e44:	430b      	orrs	r3, r1
 8002e46:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8002e4a:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8002e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e50:	d031      	beq.n	8002eb6 <HAL_RCCEx_PeriphCLKConfig+0x35e>
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002e52:	6823      	ldr	r3, [r4, #0]
 8002e54:	f413 2f80 	tst.w	r3, #262144	@ 0x40000
 8002e58:	d00c      	beq.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002e5a:	4a1c      	ldr	r2, [pc, #112]	@ (8002ecc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8002e5c:	f8d2 309c 	ldr.w	r3, [r2, #156]	@ 0x9c
 8002e60:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002e64:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
 8002e66:	430b      	orrs	r3, r1
 8002e68:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8002e6c:	6ce3      	ldr	r3, [r4, #76]	@ 0x4c
 8002e6e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002e72:	d025      	beq.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x368>
  }

#endif /* QUADSPI */

  return status;
}
 8002e74:	4628      	mov	r0, r5
 8002e76:	b003      	add	sp, #12
 8002e78:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e7a:	68d3      	ldr	r3, [r2, #12]
 8002e7c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e80:	60d3      	str	r3, [r2, #12]
 8002e82:	e780      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x22e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e84:	68d3      	ldr	r3, [r2, #12]
 8002e86:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e8a:	60d3      	str	r3, [r2, #12]
 8002e8c:	e78c      	b.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x250>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e8e:	68d3      	ldr	r3, [r2, #12]
 8002e90:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e94:	60d3      	str	r3, [r2, #12]
 8002e96:	e798      	b.n	8002dca <HAL_RCCEx_PeriphCLKConfig+0x272>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002e98:	68d3      	ldr	r3, [r2, #12]
 8002e9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e9e:	60d3      	str	r3, [r2, #12]
 8002ea0:	e7a4      	b.n	8002dec <HAL_RCCEx_PeriphCLKConfig+0x294>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ea2:	68d3      	ldr	r3, [r2, #12]
 8002ea4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ea8:	60d3      	str	r3, [r2, #12]
 8002eaa:	e7b0      	b.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002eac:	68d3      	ldr	r3, [r2, #12]
 8002eae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002eb2:	60d3      	str	r3, [r2, #12]
 8002eb4:	e7bc      	b.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002eb6:	68d3      	ldr	r3, [r2, #12]
 8002eb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ebc:	60d3      	str	r3, [r2, #12]
 8002ebe:	e7c8      	b.n	8002e52 <HAL_RCCEx_PeriphCLKConfig+0x2fa>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ec0:	68d3      	ldr	r3, [r2, #12]
 8002ec2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002ec6:	60d3      	str	r3, [r2, #12]
 8002ec8:	e7d4      	b.n	8002e74 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8002eca:	bf00      	nop
 8002ecc:	40021000 	.word	0x40021000

08002ed0 <HAL_SPI_Init>:
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ed0:	2800      	cmp	r0, #0
 8002ed2:	d06f      	beq.n	8002fb4 <HAL_SPI_Init+0xe4>
{
 8002ed4:	b510      	push	{r4, lr}
 8002ed6:	4604      	mov	r4, r0
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ed8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8002eda:	b933      	cbnz	r3, 8002eea <HAL_SPI_Init+0x1a>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002edc:	6843      	ldr	r3, [r0, #4]
 8002ede:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ee2:	d005      	beq.n	8002ef0 <HAL_SPI_Init+0x20>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	61c3      	str	r3, [r0, #28]
 8002ee8:	e002      	b.n	8002ef0 <HAL_SPI_Init+0x20>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002eea:	2300      	movs	r3, #0
 8002eec:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002eee:	6143      	str	r3, [r0, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002ef0:	2300      	movs	r3, #0
 8002ef2:	62a3      	str	r3, [r4, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002ef4:	f894 305d 	ldrb.w	r3, [r4, #93]	@ 0x5d
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d052      	beq.n	8002fa2 <HAL_SPI_Init+0xd2>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002efc:	2302      	movs	r3, #2
 8002efe:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002f02:	6822      	ldr	r2, [r4, #0]
 8002f04:	6813      	ldr	r3, [r2, #0]
 8002f06:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002f0a:	6013      	str	r3, [r2, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002f0c:	68e3      	ldr	r3, [r4, #12]
 8002f0e:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002f12:	d94c      	bls.n	8002fae <HAL_SPI_Init+0xde>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002f14:	2200      	movs	r2, #0
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002f16:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8002f1a:	d004      	beq.n	8002f26 <HAL_SPI_Init+0x56>
 8002f1c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8002f20:	d001      	beq.n	8002f26 <HAL_SPI_Init+0x56>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f22:	2300      	movs	r3, #0
 8002f24:	62a3      	str	r3, [r4, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002f26:	6863      	ldr	r3, [r4, #4]
 8002f28:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8002f2c:	68a1      	ldr	r1, [r4, #8]
 8002f2e:	f401 4104 	and.w	r1, r1, #33792	@ 0x8400
 8002f32:	430b      	orrs	r3, r1
 8002f34:	6921      	ldr	r1, [r4, #16]
 8002f36:	f001 0102 	and.w	r1, r1, #2
 8002f3a:	430b      	orrs	r3, r1
 8002f3c:	6961      	ldr	r1, [r4, #20]
 8002f3e:	f001 0101 	and.w	r1, r1, #1
 8002f42:	430b      	orrs	r3, r1
 8002f44:	69a1      	ldr	r1, [r4, #24]
 8002f46:	f401 7100 	and.w	r1, r1, #512	@ 0x200
 8002f4a:	430b      	orrs	r3, r1
 8002f4c:	69e1      	ldr	r1, [r4, #28]
 8002f4e:	f001 0138 	and.w	r1, r1, #56	@ 0x38
 8002f52:	430b      	orrs	r3, r1
 8002f54:	6a21      	ldr	r1, [r4, #32]
 8002f56:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8002f5a:	430b      	orrs	r3, r1
 8002f5c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002f5e:	f401 5100 	and.w	r1, r1, #8192	@ 0x2000
 8002f62:	6820      	ldr	r0, [r4, #0]
 8002f64:	430b      	orrs	r3, r1
 8002f66:	6003      	str	r3, [r0, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002f68:	8b63      	ldrh	r3, [r4, #26]
 8002f6a:	f003 0304 	and.w	r3, r3, #4
 8002f6e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002f70:	f001 0110 	and.w	r1, r1, #16
 8002f74:	430b      	orrs	r3, r1
 8002f76:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002f78:	f001 0108 	and.w	r1, r1, #8
 8002f7c:	430b      	orrs	r3, r1
 8002f7e:	68e1      	ldr	r1, [r4, #12]
 8002f80:	f401 6170 	and.w	r1, r1, #3840	@ 0xf00
 8002f84:	430b      	orrs	r3, r1
 8002f86:	6821      	ldr	r1, [r4, #0]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002f8c:	6822      	ldr	r2, [r4, #0]
 8002f8e:	69d3      	ldr	r3, [r2, #28]
 8002f90:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002f94:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002f96:	2000      	movs	r0, #0
 8002f98:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	f884 305d 	strb.w	r3, [r4, #93]	@ 0x5d

  return HAL_OK;
}
 8002fa0:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8002fa2:	f884 305c 	strb.w	r3, [r4, #92]	@ 0x5c
    HAL_SPI_MspInit(hspi);
 8002fa6:	4620      	mov	r0, r4
 8002fa8:	f7fe f828 	bl	8000ffc <HAL_SPI_MspInit>
 8002fac:	e7a6      	b.n	8002efc <HAL_SPI_Init+0x2c>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002fae:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002fb2:	e7b0      	b.n	8002f16 <HAL_SPI_Init+0x46>
    return HAL_ERROR;
 8002fb4:	2001      	movs	r0, #1
}
 8002fb6:	4770      	bx	lr

08002fb8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fb8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fba:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002fbc:	6a03      	ldr	r3, [r0, #32]
 8002fbe:	f023 0301 	bic.w	r3, r3, #1
 8002fc2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fc4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fc6:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002fc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fcc:	f023 0373 	bic.w	r3, r3, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002fd0:	680d      	ldr	r5, [r1, #0]
 8002fd2:	431d      	orrs	r5, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002fd4:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002fd8:	688b      	ldr	r3, [r1, #8]
 8002fda:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002fdc:	4a20      	ldr	r2, [pc, #128]	@ (8003060 <TIM_OC1_SetConfig+0xa8>)
 8002fde:	4290      	cmp	r0, r2
 8002fe0:	d013      	beq.n	800300a <TIM_OC1_SetConfig+0x52>
 8002fe2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002fe6:	4290      	cmp	r0, r2
 8002fe8:	d00f      	beq.n	800300a <TIM_OC1_SetConfig+0x52>
 8002fea:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8002fee:	4290      	cmp	r0, r2
 8002ff0:	d00b      	beq.n	800300a <TIM_OC1_SetConfig+0x52>
 8002ff2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002ff6:	4290      	cmp	r0, r2
 8002ff8:	d007      	beq.n	800300a <TIM_OC1_SetConfig+0x52>
 8002ffa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002ffe:	4290      	cmp	r0, r2
 8003000:	d003      	beq.n	800300a <TIM_OC1_SetConfig+0x52>
 8003002:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003006:	4290      	cmp	r0, r2
 8003008:	d105      	bne.n	8003016 <TIM_OC1_SetConfig+0x5e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800300a:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800300e:	68ca      	ldr	r2, [r1, #12]
 8003010:	431a      	orrs	r2, r3
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003012:	f022 0304 	bic.w	r3, r2, #4
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003016:	4a12      	ldr	r2, [pc, #72]	@ (8003060 <TIM_OC1_SetConfig+0xa8>)
 8003018:	4290      	cmp	r0, r2
 800301a:	d013      	beq.n	8003044 <TIM_OC1_SetConfig+0x8c>
 800301c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003020:	4290      	cmp	r0, r2
 8003022:	d00f      	beq.n	8003044 <TIM_OC1_SetConfig+0x8c>
 8003024:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 8003028:	4290      	cmp	r0, r2
 800302a:	d00b      	beq.n	8003044 <TIM_OC1_SetConfig+0x8c>
 800302c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003030:	4290      	cmp	r0, r2
 8003032:	d007      	beq.n	8003044 <TIM_OC1_SetConfig+0x8c>
 8003034:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8003038:	4290      	cmp	r0, r2
 800303a:	d003      	beq.n	8003044 <TIM_OC1_SetConfig+0x8c>
 800303c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003040:	4290      	cmp	r0, r2
 8003042:	d105      	bne.n	8003050 <TIM_OC1_SetConfig+0x98>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003044:	f424 7440 	bic.w	r4, r4, #768	@ 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003048:	694a      	ldr	r2, [r1, #20]
 800304a:	4322      	orrs	r2, r4
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800304c:	698c      	ldr	r4, [r1, #24]
 800304e:	4314      	orrs	r4, r2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003050:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003052:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003054:	684a      	ldr	r2, [r1, #4]
 8003056:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003058:	6203      	str	r3, [r0, #32]
}
 800305a:	bc30      	pop	{r4, r5}
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	40012c00 	.word	0x40012c00

08003064 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003064:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003066:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003068:	6a02      	ldr	r2, [r0, #32]
 800306a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800306e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003070:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003072:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003074:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8003078:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800307c:	680d      	ldr	r5, [r1, #0]
 800307e:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003080:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003084:	688a      	ldr	r2, [r1, #8]
 8003086:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800308a:	4a1c      	ldr	r2, [pc, #112]	@ (80030fc <TIM_OC3_SetConfig+0x98>)
 800308c:	4290      	cmp	r0, r2
 800308e:	d007      	beq.n	80030a0 <TIM_OC3_SetConfig+0x3c>
 8003090:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003094:	4290      	cmp	r0, r2
 8003096:	d003      	beq.n	80030a0 <TIM_OC3_SetConfig+0x3c>
 8003098:	f502 52e0 	add.w	r2, r2, #7168	@ 0x1c00
 800309c:	4290      	cmp	r0, r2
 800309e:	d106      	bne.n	80030ae <TIM_OC3_SetConfig+0x4a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80030a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80030a4:	68ca      	ldr	r2, [r1, #12]
 80030a6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80030aa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80030ae:	4a13      	ldr	r2, [pc, #76]	@ (80030fc <TIM_OC3_SetConfig+0x98>)
 80030b0:	4290      	cmp	r0, r2
 80030b2:	d013      	beq.n	80030dc <TIM_OC3_SetConfig+0x78>
 80030b4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80030b8:	4290      	cmp	r0, r2
 80030ba:	d00f      	beq.n	80030dc <TIM_OC3_SetConfig+0x78>
 80030bc:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80030c0:	4290      	cmp	r0, r2
 80030c2:	d00b      	beq.n	80030dc <TIM_OC3_SetConfig+0x78>
 80030c4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80030c8:	4290      	cmp	r0, r2
 80030ca:	d007      	beq.n	80030dc <TIM_OC3_SetConfig+0x78>
 80030cc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80030d0:	4290      	cmp	r0, r2
 80030d2:	d003      	beq.n	80030dc <TIM_OC3_SetConfig+0x78>
 80030d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80030d8:	4290      	cmp	r0, r2
 80030da:	d107      	bne.n	80030ec <TIM_OC3_SetConfig+0x88>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80030dc:	f424 5240 	bic.w	r2, r4, #12288	@ 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80030e0:	694c      	ldr	r4, [r1, #20]
 80030e2:	ea42 1204 	orr.w	r2, r2, r4, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80030e6:	698c      	ldr	r4, [r1, #24]
 80030e8:	ea42 1404 	orr.w	r4, r2, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030ec:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80030ee:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80030f0:	684a      	ldr	r2, [r1, #4]
 80030f2:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030f4:	6203      	str	r3, [r0, #32]
}
 80030f6:	bc30      	pop	{r4, r5}
 80030f8:	4770      	bx	lr
 80030fa:	bf00      	nop
 80030fc:	40012c00 	.word	0x40012c00

08003100 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003100:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003102:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003104:	6a02      	ldr	r2, [r0, #32]
 8003106:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800310a:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800310c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800310e:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003110:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8003114:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003118:	680d      	ldr	r5, [r1, #0]
 800311a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800311e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003122:	688d      	ldr	r5, [r1, #8]
 8003124:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8003128:	4d1b      	ldr	r5, [pc, #108]	@ (8003198 <TIM_OC4_SetConfig+0x98>)
 800312a:	42a8      	cmp	r0, r5
 800312c:	d007      	beq.n	800313e <TIM_OC4_SetConfig+0x3e>
 800312e:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8003132:	42a8      	cmp	r0, r5
 8003134:	d003      	beq.n	800313e <TIM_OC4_SetConfig+0x3e>
 8003136:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 800313a:	42a8      	cmp	r0, r5
 800313c:	d106      	bne.n	800314c <TIM_OC4_SetConfig+0x4c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800313e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8003142:	68cd      	ldr	r5, [r1, #12]
 8003144:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8003148:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800314c:	4d12      	ldr	r5, [pc, #72]	@ (8003198 <TIM_OC4_SetConfig+0x98>)
 800314e:	42a8      	cmp	r0, r5
 8003150:	d013      	beq.n	800317a <TIM_OC4_SetConfig+0x7a>
 8003152:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8003156:	42a8      	cmp	r0, r5
 8003158:	d00f      	beq.n	800317a <TIM_OC4_SetConfig+0x7a>
 800315a:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 800315e:	42a8      	cmp	r0, r5
 8003160:	d00b      	beq.n	800317a <TIM_OC4_SetConfig+0x7a>
 8003162:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003166:	42a8      	cmp	r0, r5
 8003168:	d007      	beq.n	800317a <TIM_OC4_SetConfig+0x7a>
 800316a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800316e:	42a8      	cmp	r0, r5
 8003170:	d003      	beq.n	800317a <TIM_OC4_SetConfig+0x7a>
 8003172:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8003176:	42a8      	cmp	r0, r5
 8003178:	d107      	bne.n	800318a <TIM_OC4_SetConfig+0x8a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800317a:	f424 4c40 	bic.w	ip, r4, #49152	@ 0xc000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800317e:	694c      	ldr	r4, [r1, #20]
 8003180:	ea4c 1c84 	orr.w	ip, ip, r4, lsl #6
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8003184:	698c      	ldr	r4, [r1, #24]
 8003186:	ea4c 1484 	orr.w	r4, ip, r4, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800318a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800318c:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800318e:	684a      	ldr	r2, [r1, #4]
 8003190:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003192:	6203      	str	r3, [r0, #32]
}
 8003194:	bc30      	pop	{r4, r5}
 8003196:	4770      	bx	lr
 8003198:	40012c00 	.word	0x40012c00

0800319c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800319c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800319e:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80031a0:	6a02      	ldr	r2, [r0, #32]
 80031a2:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80031a6:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031a8:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80031aa:	6d02      	ldr	r2, [r0, #80]	@ 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80031ac:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80031b0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031b4:	680d      	ldr	r5, [r1, #0]
 80031b6:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80031b8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80031bc:	688a      	ldr	r2, [r1, #8]
 80031be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031c2:	4a11      	ldr	r2, [pc, #68]	@ (8003208 <TIM_OC5_SetConfig+0x6c>)
 80031c4:	4290      	cmp	r0, r2
 80031c6:	d013      	beq.n	80031f0 <TIM_OC5_SetConfig+0x54>
 80031c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80031cc:	4290      	cmp	r0, r2
 80031ce:	d00f      	beq.n	80031f0 <TIM_OC5_SetConfig+0x54>
 80031d0:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80031d4:	4290      	cmp	r0, r2
 80031d6:	d00b      	beq.n	80031f0 <TIM_OC5_SetConfig+0x54>
 80031d8:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80031dc:	4290      	cmp	r0, r2
 80031de:	d007      	beq.n	80031f0 <TIM_OC5_SetConfig+0x54>
 80031e0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80031e4:	4290      	cmp	r0, r2
 80031e6:	d003      	beq.n	80031f0 <TIM_OC5_SetConfig+0x54>
 80031e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80031ec:	4290      	cmp	r0, r2
 80031ee:	d104      	bne.n	80031fa <TIM_OC5_SetConfig+0x5e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80031f0:	f424 3480 	bic.w	r4, r4, #65536	@ 0x10000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80031f4:	694a      	ldr	r2, [r1, #20]
 80031f6:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031fa:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80031fc:	6505      	str	r5, [r0, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80031fe:	684a      	ldr	r2, [r1, #4]
 8003200:	6482      	str	r2, [r0, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003202:	6203      	str	r3, [r0, #32]
}
 8003204:	bc30      	pop	{r4, r5}
 8003206:	4770      	bx	lr
 8003208:	40012c00 	.word	0x40012c00

0800320c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800320c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800320e:	6a03      	ldr	r3, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003210:	6a02      	ldr	r2, [r0, #32]
 8003212:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8003216:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003218:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800321a:	6d02      	ldr	r2, [r0, #80]	@ 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800321c:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8003220:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003224:	680d      	ldr	r5, [r1, #0]
 8003226:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800322a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800322e:	688d      	ldr	r5, [r1, #8]
 8003230:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003234:	4d11      	ldr	r5, [pc, #68]	@ (800327c <TIM_OC6_SetConfig+0x70>)
 8003236:	42a8      	cmp	r0, r5
 8003238:	d013      	beq.n	8003262 <TIM_OC6_SetConfig+0x56>
 800323a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800323e:	42a8      	cmp	r0, r5
 8003240:	d00f      	beq.n	8003262 <TIM_OC6_SetConfig+0x56>
 8003242:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 8003246:	42a8      	cmp	r0, r5
 8003248:	d00b      	beq.n	8003262 <TIM_OC6_SetConfig+0x56>
 800324a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800324e:	42a8      	cmp	r0, r5
 8003250:	d007      	beq.n	8003262 <TIM_OC6_SetConfig+0x56>
 8003252:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003256:	42a8      	cmp	r0, r5
 8003258:	d003      	beq.n	8003262 <TIM_OC6_SetConfig+0x56>
 800325a:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 800325e:	42a8      	cmp	r0, r5
 8003260:	d104      	bne.n	800326c <TIM_OC6_SetConfig+0x60>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003262:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003266:	694d      	ldr	r5, [r1, #20]
 8003268:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800326c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800326e:	6502      	str	r2, [r0, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003270:	684a      	ldr	r2, [r1, #4]
 8003272:	64c2      	str	r2, [r0, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003274:	6203      	str	r3, [r0, #32]
}
 8003276:	bc30      	pop	{r4, r5}
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	40012c00 	.word	0x40012c00

08003280 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8003280:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003282:	4a3a      	ldr	r2, [pc, #232]	@ (800336c <TIM_Base_SetConfig+0xec>)
 8003284:	4290      	cmp	r0, r2
 8003286:	d016      	beq.n	80032b6 <TIM_Base_SetConfig+0x36>
 8003288:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 800328c:	d013      	beq.n	80032b6 <TIM_Base_SetConfig+0x36>
 800328e:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8003292:	4290      	cmp	r0, r2
 8003294:	d00f      	beq.n	80032b6 <TIM_Base_SetConfig+0x36>
 8003296:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800329a:	4290      	cmp	r0, r2
 800329c:	d00b      	beq.n	80032b6 <TIM_Base_SetConfig+0x36>
 800329e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80032a2:	4290      	cmp	r0, r2
 80032a4:	d007      	beq.n	80032b6 <TIM_Base_SetConfig+0x36>
 80032a6:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 80032aa:	4290      	cmp	r0, r2
 80032ac:	d003      	beq.n	80032b6 <TIM_Base_SetConfig+0x36>
 80032ae:	f502 52e0 	add.w	r2, r2, #7168	@ 0x1c00
 80032b2:	4290      	cmp	r0, r2
 80032b4:	d103      	bne.n	80032be <TIM_Base_SetConfig+0x3e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 80032ba:	684a      	ldr	r2, [r1, #4]
 80032bc:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032be:	4a2b      	ldr	r2, [pc, #172]	@ (800336c <TIM_Base_SetConfig+0xec>)
 80032c0:	4290      	cmp	r0, r2
 80032c2:	d022      	beq.n	800330a <TIM_Base_SetConfig+0x8a>
 80032c4:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 80032c8:	d01f      	beq.n	800330a <TIM_Base_SetConfig+0x8a>
 80032ca:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80032ce:	4290      	cmp	r0, r2
 80032d0:	d01b      	beq.n	800330a <TIM_Base_SetConfig+0x8a>
 80032d2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80032d6:	4290      	cmp	r0, r2
 80032d8:	d017      	beq.n	800330a <TIM_Base_SetConfig+0x8a>
 80032da:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80032de:	4290      	cmp	r0, r2
 80032e0:	d013      	beq.n	800330a <TIM_Base_SetConfig+0x8a>
 80032e2:	f502 3294 	add.w	r2, r2, #75776	@ 0x12800
 80032e6:	4290      	cmp	r0, r2
 80032e8:	d00f      	beq.n	800330a <TIM_Base_SetConfig+0x8a>
 80032ea:	f502 6240 	add.w	r2, r2, #3072	@ 0xc00
 80032ee:	4290      	cmp	r0, r2
 80032f0:	d00b      	beq.n	800330a <TIM_Base_SetConfig+0x8a>
 80032f2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80032f6:	4290      	cmp	r0, r2
 80032f8:	d007      	beq.n	800330a <TIM_Base_SetConfig+0x8a>
 80032fa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80032fe:	4290      	cmp	r0, r2
 8003300:	d003      	beq.n	800330a <TIM_Base_SetConfig+0x8a>
 8003302:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003306:	4290      	cmp	r0, r2
 8003308:	d103      	bne.n	8003312 <TIM_Base_SetConfig+0x92>
    tmpcr1 &= ~TIM_CR1_CKD;
 800330a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800330e:	68ca      	ldr	r2, [r1, #12]
 8003310:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003312:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003316:	694a      	ldr	r2, [r1, #20]
 8003318:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800331a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800331c:	688b      	ldr	r3, [r1, #8]
 800331e:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003320:	680b      	ldr	r3, [r1, #0]
 8003322:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003324:	4b11      	ldr	r3, [pc, #68]	@ (800336c <TIM_Base_SetConfig+0xec>)
 8003326:	4298      	cmp	r0, r3
 8003328:	d013      	beq.n	8003352 <TIM_Base_SetConfig+0xd2>
 800332a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800332e:	4298      	cmp	r0, r3
 8003330:	d00f      	beq.n	8003352 <TIM_Base_SetConfig+0xd2>
 8003332:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8003336:	4298      	cmp	r0, r3
 8003338:	d00b      	beq.n	8003352 <TIM_Base_SetConfig+0xd2>
 800333a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800333e:	4298      	cmp	r0, r3
 8003340:	d007      	beq.n	8003352 <TIM_Base_SetConfig+0xd2>
 8003342:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003346:	4298      	cmp	r0, r3
 8003348:	d003      	beq.n	8003352 <TIM_Base_SetConfig+0xd2>
 800334a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800334e:	4298      	cmp	r0, r3
 8003350:	d101      	bne.n	8003356 <TIM_Base_SetConfig+0xd6>
    TIMx->RCR = Structure->RepetitionCounter;
 8003352:	690b      	ldr	r3, [r1, #16]
 8003354:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8003356:	2301      	movs	r3, #1
 8003358:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800335a:	6903      	ldr	r3, [r0, #16]
 800335c:	f013 0f01 	tst.w	r3, #1
 8003360:	d003      	beq.n	800336a <TIM_Base_SetConfig+0xea>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003362:	6903      	ldr	r3, [r0, #16]
 8003364:	f023 0301 	bic.w	r3, r3, #1
 8003368:	6103      	str	r3, [r0, #16]
}
 800336a:	4770      	bx	lr
 800336c:	40012c00 	.word	0x40012c00

08003370 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8003370:	b360      	cbz	r0, 80033cc <HAL_TIM_PWM_Init+0x5c>
{
 8003372:	b510      	push	{r4, lr}
 8003374:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8003376:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 800337a:	b313      	cbz	r3, 80033c2 <HAL_TIM_PWM_Init+0x52>
  htim->State = HAL_TIM_STATE_BUSY;
 800337c:	2302      	movs	r3, #2
 800337e:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003382:	4621      	mov	r1, r4
 8003384:	f851 0b04 	ldr.w	r0, [r1], #4
 8003388:	f7ff ff7a 	bl	8003280 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800338c:	2301      	movs	r3, #1
 800338e:	f884 3048 	strb.w	r3, [r4, #72]	@ 0x48
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003392:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8003396:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800339a:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 800339e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 80033a2:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80033a6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033aa:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80033ae:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 80033b2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
 80033b6:	f884 3047 	strb.w	r3, [r4, #71]	@ 0x47
  htim->State = HAL_TIM_STATE_READY;
 80033ba:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80033be:	2000      	movs	r0, #0
}
 80033c0:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80033c2:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80033c6:	f7fd fe4b 	bl	8001060 <HAL_TIM_PWM_MspInit>
 80033ca:	e7d7      	b.n	800337c <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 80033cc:	2001      	movs	r0, #1
}
 80033ce:	4770      	bx	lr

080033d0 <TIM_OC2_SetConfig>:
{
 80033d0:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 80033d2:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033d4:	6a02      	ldr	r2, [r0, #32]
 80033d6:	f022 0210 	bic.w	r2, r2, #16
 80033da:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80033dc:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80033de:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80033e0:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 80033e4:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033e8:	680d      	ldr	r5, [r1, #0]
 80033ea:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 80033ee:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80033f2:	688d      	ldr	r5, [r1, #8]
 80033f4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80033f8:	4d1b      	ldr	r5, [pc, #108]	@ (8003468 <TIM_OC2_SetConfig+0x98>)
 80033fa:	42a8      	cmp	r0, r5
 80033fc:	d007      	beq.n	800340e <TIM_OC2_SetConfig+0x3e>
 80033fe:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8003402:	42a8      	cmp	r0, r5
 8003404:	d003      	beq.n	800340e <TIM_OC2_SetConfig+0x3e>
 8003406:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 800340a:	42a8      	cmp	r0, r5
 800340c:	d106      	bne.n	800341c <TIM_OC2_SetConfig+0x4c>
    tmpccer &= ~TIM_CCER_CC2NP;
 800340e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003412:	68cd      	ldr	r5, [r1, #12]
 8003414:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8003418:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800341c:	4d12      	ldr	r5, [pc, #72]	@ (8003468 <TIM_OC2_SetConfig+0x98>)
 800341e:	42a8      	cmp	r0, r5
 8003420:	d013      	beq.n	800344a <TIM_OC2_SetConfig+0x7a>
 8003422:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8003426:	42a8      	cmp	r0, r5
 8003428:	d00f      	beq.n	800344a <TIM_OC2_SetConfig+0x7a>
 800342a:	f505 6540 	add.w	r5, r5, #3072	@ 0xc00
 800342e:	42a8      	cmp	r0, r5
 8003430:	d00b      	beq.n	800344a <TIM_OC2_SetConfig+0x7a>
 8003432:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 8003436:	42a8      	cmp	r0, r5
 8003438:	d007      	beq.n	800344a <TIM_OC2_SetConfig+0x7a>
 800343a:	f505 6580 	add.w	r5, r5, #1024	@ 0x400
 800343e:	42a8      	cmp	r0, r5
 8003440:	d003      	beq.n	800344a <TIM_OC2_SetConfig+0x7a>
 8003442:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 8003446:	42a8      	cmp	r0, r5
 8003448:	d107      	bne.n	800345a <TIM_OC2_SetConfig+0x8a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800344a:	f424 6c40 	bic.w	ip, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800344e:	694c      	ldr	r4, [r1, #20]
 8003450:	ea4c 0c84 	orr.w	ip, ip, r4, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003454:	698c      	ldr	r4, [r1, #24]
 8003456:	ea4c 0484 	orr.w	r4, ip, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 800345a:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800345c:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800345e:	684a      	ldr	r2, [r1, #4]
 8003460:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 8003462:	6203      	str	r3, [r0, #32]
}
 8003464:	bc30      	pop	{r4, r5}
 8003466:	4770      	bx	lr
 8003468:	40012c00 	.word	0x40012c00

0800346c <HAL_TIM_PWM_ConfigChannel>:
{
 800346c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800346e:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003472:	2b01      	cmp	r3, #1
 8003474:	f000 8095 	beq.w	80035a2 <HAL_TIM_PWM_ConfigChannel+0x136>
 8003478:	4604      	mov	r4, r0
 800347a:	460d      	mov	r5, r1
 800347c:	2301      	movs	r3, #1
 800347e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8003482:	2a14      	cmp	r2, #20
 8003484:	f200 8088 	bhi.w	8003598 <HAL_TIM_PWM_ConfigChannel+0x12c>
 8003488:	e8df f002 	tbb	[pc, r2]
 800348c:	8686860b 	.word	0x8686860b
 8003490:	8686861f 	.word	0x8686861f
 8003494:	86868634 	.word	0x86868634
 8003498:	86868648 	.word	0x86868648
 800349c:	8686865d 	.word	0x8686865d
 80034a0:	71          	.byte	0x71
 80034a1:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034a2:	6800      	ldr	r0, [r0, #0]
 80034a4:	f7ff fd88 	bl	8002fb8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034a8:	6822      	ldr	r2, [r4, #0]
 80034aa:	6993      	ldr	r3, [r2, #24]
 80034ac:	f043 0308 	orr.w	r3, r3, #8
 80034b0:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80034b2:	6822      	ldr	r2, [r4, #0]
 80034b4:	6993      	ldr	r3, [r2, #24]
 80034b6:	f023 0304 	bic.w	r3, r3, #4
 80034ba:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80034bc:	6822      	ldr	r2, [r4, #0]
 80034be:	6993      	ldr	r3, [r2, #24]
 80034c0:	6929      	ldr	r1, [r5, #16]
 80034c2:	430b      	orrs	r3, r1
 80034c4:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80034c6:	2000      	movs	r0, #0
      break;
 80034c8:	e067      	b.n	800359a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80034ca:	6800      	ldr	r0, [r0, #0]
 80034cc:	f7ff ff80 	bl	80033d0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034d0:	6822      	ldr	r2, [r4, #0]
 80034d2:	6993      	ldr	r3, [r2, #24]
 80034d4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80034d8:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80034da:	6822      	ldr	r2, [r4, #0]
 80034dc:	6993      	ldr	r3, [r2, #24]
 80034de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80034e2:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034e4:	6822      	ldr	r2, [r4, #0]
 80034e6:	6993      	ldr	r3, [r2, #24]
 80034e8:	6929      	ldr	r1, [r5, #16]
 80034ea:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80034ee:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80034f0:	2000      	movs	r0, #0
      break;
 80034f2:	e052      	b.n	800359a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80034f4:	6800      	ldr	r0, [r0, #0]
 80034f6:	f7ff fdb5 	bl	8003064 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80034fa:	6822      	ldr	r2, [r4, #0]
 80034fc:	69d3      	ldr	r3, [r2, #28]
 80034fe:	f043 0308 	orr.w	r3, r3, #8
 8003502:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003504:	6822      	ldr	r2, [r4, #0]
 8003506:	69d3      	ldr	r3, [r2, #28]
 8003508:	f023 0304 	bic.w	r3, r3, #4
 800350c:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800350e:	6822      	ldr	r2, [r4, #0]
 8003510:	69d3      	ldr	r3, [r2, #28]
 8003512:	6929      	ldr	r1, [r5, #16]
 8003514:	430b      	orrs	r3, r1
 8003516:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003518:	2000      	movs	r0, #0
      break;
 800351a:	e03e      	b.n	800359a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800351c:	6800      	ldr	r0, [r0, #0]
 800351e:	f7ff fdef 	bl	8003100 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003522:	6822      	ldr	r2, [r4, #0]
 8003524:	69d3      	ldr	r3, [r2, #28]
 8003526:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800352a:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800352c:	6822      	ldr	r2, [r4, #0]
 800352e:	69d3      	ldr	r3, [r2, #28]
 8003530:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003534:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003536:	6822      	ldr	r2, [r4, #0]
 8003538:	69d3      	ldr	r3, [r2, #28]
 800353a:	6929      	ldr	r1, [r5, #16]
 800353c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003540:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8003542:	2000      	movs	r0, #0
      break;
 8003544:	e029      	b.n	800359a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003546:	6800      	ldr	r0, [r0, #0]
 8003548:	f7ff fe28 	bl	800319c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800354c:	6822      	ldr	r2, [r4, #0]
 800354e:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003550:	f043 0308 	orr.w	r3, r3, #8
 8003554:	6513      	str	r3, [r2, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003556:	6822      	ldr	r2, [r4, #0]
 8003558:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800355a:	f023 0304 	bic.w	r3, r3, #4
 800355e:	6513      	str	r3, [r2, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003560:	6822      	ldr	r2, [r4, #0]
 8003562:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003564:	6929      	ldr	r1, [r5, #16]
 8003566:	430b      	orrs	r3, r1
 8003568:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;
 800356a:	2000      	movs	r0, #0
      break;
 800356c:	e015      	b.n	800359a <HAL_TIM_PWM_ConfigChannel+0x12e>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800356e:	6800      	ldr	r0, [r0, #0]
 8003570:	f7ff fe4c 	bl	800320c <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003574:	6822      	ldr	r2, [r4, #0]
 8003576:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003578:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800357c:	6513      	str	r3, [r2, #80]	@ 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800357e:	6822      	ldr	r2, [r4, #0]
 8003580:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 8003582:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003586:	6513      	str	r3, [r2, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003588:	6822      	ldr	r2, [r4, #0]
 800358a:	6d13      	ldr	r3, [r2, #80]	@ 0x50
 800358c:	6929      	ldr	r1, [r5, #16]
 800358e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8003592:	6513      	str	r3, [r2, #80]	@ 0x50
  HAL_StatusTypeDef status = HAL_OK;
 8003594:	2000      	movs	r0, #0
      break;
 8003596:	e000      	b.n	800359a <HAL_TIM_PWM_ConfigChannel+0x12e>
  switch (Channel)
 8003598:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 800359a:	2300      	movs	r3, #0
 800359c:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80035a0:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 80035a2:	2002      	movs	r0, #2
 80035a4:	e7fc      	b.n	80035a0 <HAL_TIM_PWM_ConfigChannel+0x134>
	...

080035a8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80035a8:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 80035ac:	2a01      	cmp	r2, #1
 80035ae:	d04c      	beq.n	800364a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
{
 80035b0:	b430      	push	{r4, r5}
 80035b2:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 80035b4:	2201      	movs	r2, #1
 80035b6:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035ba:	2202      	movs	r2, #2
 80035bc:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80035c0:	6800      	ldr	r0, [r0, #0]
 80035c2:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80035c4:	6884      	ldr	r4, [r0, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80035c6:	4d22      	ldr	r5, [pc, #136]	@ (8003650 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80035c8:	42a8      	cmp	r0, r5
 80035ca:	d007      	beq.n	80035dc <HAL_TIMEx_MasterConfigSynchronization+0x34>
 80035cc:	f505 6500 	add.w	r5, r5, #2048	@ 0x800
 80035d0:	42a8      	cmp	r0, r5
 80035d2:	d003      	beq.n	80035dc <HAL_TIMEx_MasterConfigSynchronization+0x34>
 80035d4:	f505 55e0 	add.w	r5, r5, #7168	@ 0x1c00
 80035d8:	42a8      	cmp	r0, r5
 80035da:	d103      	bne.n	80035e4 <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80035dc:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80035e0:	684d      	ldr	r5, [r1, #4]
 80035e2:	432a      	orrs	r2, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80035e4:	f022 7200 	bic.w	r2, r2, #33554432	@ 0x2000000
 80035e8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035ec:	680d      	ldr	r5, [r1, #0]
 80035ee:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80035f0:	6042      	str	r2, [r0, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	4816      	ldr	r0, [pc, #88]	@ (8003650 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80035f6:	4282      	cmp	r2, r0
 80035f8:	d01a      	beq.n	8003630 <HAL_TIMEx_MasterConfigSynchronization+0x88>
 80035fa:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 80035fe:	d017      	beq.n	8003630 <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8003600:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8003604:	4282      	cmp	r2, r0
 8003606:	d013      	beq.n	8003630 <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8003608:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 800360c:	4282      	cmp	r2, r0
 800360e:	d00f      	beq.n	8003630 <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8003610:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8003614:	4282      	cmp	r2, r0
 8003616:	d00b      	beq.n	8003630 <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8003618:	f500 3094 	add.w	r0, r0, #75776	@ 0x12800
 800361c:	4282      	cmp	r2, r0
 800361e:	d007      	beq.n	8003630 <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8003620:	f500 6040 	add.w	r0, r0, #3072	@ 0xc00
 8003624:	4282      	cmp	r2, r0
 8003626:	d003      	beq.n	8003630 <HAL_TIMEx_MasterConfigSynchronization+0x88>
 8003628:	f500 5080 	add.w	r0, r0, #4096	@ 0x1000
 800362c:	4282      	cmp	r2, r0
 800362e:	d104      	bne.n	800363a <HAL_TIMEx_MasterConfigSynchronization+0x92>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003630:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003634:	6889      	ldr	r1, [r1, #8]
 8003636:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003638:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800363a:	2201      	movs	r2, #1
 800363c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003640:	2000      	movs	r0, #0
 8003642:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 8003646:	bc30      	pop	{r4, r5}
 8003648:	4770      	bx	lr
  __HAL_LOCK(htim);
 800364a:	2002      	movs	r0, #2
}
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	40012c00 	.word	0x40012c00

08003654 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003654:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8003658:	2b01      	cmp	r3, #1
 800365a:	d04a      	beq.n	80036f2 <HAL_TIMEx_ConfigBreakDeadTime+0x9e>
{
 800365c:	b410      	push	{r4}
 800365e:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8003660:	2301      	movs	r3, #1
 8003662:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8003666:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8003668:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800366c:	6888      	ldr	r0, [r1, #8]
 800366e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003670:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003674:	6848      	ldr	r0, [r1, #4]
 8003676:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003678:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800367c:	6808      	ldr	r0, [r1, #0]
 800367e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003680:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003684:	6908      	ldr	r0, [r1, #16]
 8003686:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003688:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800368c:	6948      	ldr	r0, [r1, #20]
 800368e:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003690:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003694:	6b08      	ldr	r0, [r1, #48]	@ 0x30
 8003696:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8003698:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 800369c:	6988      	ldr	r0, [r1, #24]
 800369e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80036a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036a6:	69c8      	ldr	r0, [r1, #28]
 80036a8:	4303      	orrs	r3, r0

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80036aa:	6810      	ldr	r0, [r2, #0]
 80036ac:	4c12      	ldr	r4, [pc, #72]	@ (80036f8 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 80036ae:	42a0      	cmp	r0, r4
 80036b0:	d007      	beq.n	80036c2 <HAL_TIMEx_ConfigBreakDeadTime+0x6e>
 80036b2:	f504 6400 	add.w	r4, r4, #2048	@ 0x800
 80036b6:	42a0      	cmp	r0, r4
 80036b8:	d003      	beq.n	80036c2 <HAL_TIMEx_ConfigBreakDeadTime+0x6e>
 80036ba:	f504 54e0 	add.w	r4, r4, #7168	@ 0x1c00
 80036be:	42a0      	cmp	r0, r4
 80036c0:	d110      	bne.n	80036e4 <HAL_TIMEx_ConfigBreakDeadTime+0x90>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80036c2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80036c6:	6a8c      	ldr	r4, [r1, #40]	@ 0x28
 80036c8:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80036cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80036d0:	6a0c      	ldr	r4, [r1, #32]
 80036d2:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80036d4:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80036d8:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 80036da:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80036dc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80036e0:	6ac9      	ldr	r1, [r1, #44]	@ 0x2c
 80036e2:	430b      	orrs	r3, r1
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80036e4:	6443      	str	r3, [r0, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80036e6:	2000      	movs	r0, #0
 80036e8:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c

  return HAL_OK;
}
 80036ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036f0:	4770      	bx	lr
  __HAL_LOCK(htim);
 80036f2:	2002      	movs	r0, #2
}
 80036f4:	4770      	bx	lr
 80036f6:	bf00      	nop
 80036f8:	40012c00 	.word	0x40012c00

080036fc <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80036fc:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036fe:	e852 3f00 	ldrex	r3, [r2]
 8003702:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003706:	e842 3100 	strex	r1, r3, [r2]
 800370a:	2900      	cmp	r1, #0
 800370c:	d1f6      	bne.n	80036fc <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800370e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003710:	f102 0308 	add.w	r3, r2, #8
 8003714:	e853 3f00 	ldrex	r3, [r3]
 8003718:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800371c:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003720:	3208      	adds	r2, #8
 8003722:	e842 3100 	strex	r1, r3, [r2]
 8003726:	2900      	cmp	r1, #0
 8003728:	d1f1      	bne.n	800370e <UART_EndRxTransfer+0x12>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800372a:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 800372c:	2b01      	cmp	r3, #1
 800372e:	d006      	beq.n	800373e <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003730:	2320      	movs	r3, #32
 8003732:	f8c0 308c 	str.w	r3, [r0, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003736:	2300      	movs	r3, #0
 8003738:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800373a:	6743      	str	r3, [r0, #116]	@ 0x74
}
 800373c:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800373e:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003740:	e852 3f00 	ldrex	r3, [r2]
 8003744:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003748:	e842 3100 	strex	r1, r3, [r2]
 800374c:	2900      	cmp	r1, #0
 800374e:	d1f6      	bne.n	800373e <UART_EndRxTransfer+0x42>
 8003750:	e7ee      	b.n	8003730 <UART_EndRxTransfer+0x34>
	...

08003754 <UART_SetConfig>:
{
 8003754:	b570      	push	{r4, r5, r6, lr}
 8003756:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003758:	6883      	ldr	r3, [r0, #8]
 800375a:	6902      	ldr	r2, [r0, #16]
 800375c:	4313      	orrs	r3, r2
 800375e:	6942      	ldr	r2, [r0, #20]
 8003760:	4313      	orrs	r3, r2
 8003762:	69c2      	ldr	r2, [r0, #28]
 8003764:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003766:	6801      	ldr	r1, [r0, #0]
 8003768:	6808      	ldr	r0, [r1, #0]
 800376a:	4a95      	ldr	r2, [pc, #596]	@ (80039c0 <UART_SetConfig+0x26c>)
 800376c:	4002      	ands	r2, r0
 800376e:	431a      	orrs	r2, r3
 8003770:	600a      	str	r2, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003772:	6822      	ldr	r2, [r4, #0]
 8003774:	6853      	ldr	r3, [r2, #4]
 8003776:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800377a:	68e1      	ldr	r1, [r4, #12]
 800377c:	430b      	orrs	r3, r1
 800377e:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003780:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003782:	6822      	ldr	r2, [r4, #0]
 8003784:	4b8f      	ldr	r3, [pc, #572]	@ (80039c4 <UART_SetConfig+0x270>)
 8003786:	429a      	cmp	r2, r3
 8003788:	d001      	beq.n	800378e <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 800378a:	6a23      	ldr	r3, [r4, #32]
 800378c:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800378e:	6893      	ldr	r3, [r2, #8]
 8003790:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003794:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003798:	430b      	orrs	r3, r1
 800379a:	6093      	str	r3, [r2, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800379c:	6822      	ldr	r2, [r4, #0]
 800379e:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 80037a0:	f023 030f 	bic.w	r3, r3, #15
 80037a4:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 80037a6:	430b      	orrs	r3, r1
 80037a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 80037aa:	6823      	ldr	r3, [r4, #0]
 80037ac:	4a86      	ldr	r2, [pc, #536]	@ (80039c8 <UART_SetConfig+0x274>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d010      	beq.n	80037d4 <UART_SetConfig+0x80>
 80037b2:	4a86      	ldr	r2, [pc, #536]	@ (80039cc <UART_SetConfig+0x278>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d021      	beq.n	80037fc <UART_SetConfig+0xa8>
 80037b8:	4a85      	ldr	r2, [pc, #532]	@ (80039d0 <UART_SetConfig+0x27c>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d04d      	beq.n	800385a <UART_SetConfig+0x106>
 80037be:	4a85      	ldr	r2, [pc, #532]	@ (80039d4 <UART_SetConfig+0x280>)
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d05d      	beq.n	8003880 <UART_SetConfig+0x12c>
 80037c4:	4a84      	ldr	r2, [pc, #528]	@ (80039d8 <UART_SetConfig+0x284>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d06c      	beq.n	80038a4 <UART_SetConfig+0x150>
 80037ca:	4a7e      	ldr	r2, [pc, #504]	@ (80039c4 <UART_SetConfig+0x270>)
 80037cc:	4293      	cmp	r3, r2
 80037ce:	d07e      	beq.n	80038ce <UART_SetConfig+0x17a>
 80037d0:	2210      	movs	r2, #16
 80037d2:	e02b      	b.n	800382c <UART_SetConfig+0xd8>
 80037d4:	f502 4258 	add.w	r2, r2, #55296	@ 0xd800
 80037d8:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 80037dc:	f002 0203 	and.w	r2, r2, #3
 80037e0:	2a03      	cmp	r2, #3
 80037e2:	d809      	bhi.n	80037f8 <UART_SetConfig+0xa4>
 80037e4:	e8df f002 	tbb	[pc, r2]
 80037e8:	06880402 	.word	0x06880402
 80037ec:	2201      	movs	r2, #1
 80037ee:	e01d      	b.n	800382c <UART_SetConfig+0xd8>
 80037f0:	2204      	movs	r2, #4
 80037f2:	e01b      	b.n	800382c <UART_SetConfig+0xd8>
 80037f4:	2208      	movs	r2, #8
 80037f6:	e019      	b.n	800382c <UART_SetConfig+0xd8>
 80037f8:	2210      	movs	r2, #16
 80037fa:	e017      	b.n	800382c <UART_SetConfig+0xd8>
 80037fc:	f502 32e6 	add.w	r2, r2, #117760	@ 0x1cc00
 8003800:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8003804:	f002 020c 	and.w	r2, r2, #12
 8003808:	2a0c      	cmp	r2, #12
 800380a:	d80e      	bhi.n	800382a <UART_SetConfig+0xd6>
 800380c:	e8df f002 	tbb	[pc, r2]
 8003810:	0d0d0d07 	.word	0x0d0d0d07
 8003814:	0d0d0d09 	.word	0x0d0d0d09
 8003818:	0d0d0d76 	.word	0x0d0d0d76
 800381c:	0b          	.byte	0x0b
 800381d:	00          	.byte	0x00
 800381e:	2200      	movs	r2, #0
 8003820:	e004      	b.n	800382c <UART_SetConfig+0xd8>
 8003822:	2204      	movs	r2, #4
 8003824:	e002      	b.n	800382c <UART_SetConfig+0xd8>
 8003826:	2208      	movs	r2, #8
 8003828:	e000      	b.n	800382c <UART_SetConfig+0xd8>
 800382a:	2210      	movs	r2, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 800382c:	4965      	ldr	r1, [pc, #404]	@ (80039c4 <UART_SetConfig+0x270>)
 800382e:	428b      	cmp	r3, r1
 8003830:	f000 8086 	beq.w	8003940 <UART_SetConfig+0x1ec>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003834:	69e0      	ldr	r0, [r4, #28]
 8003836:	f5b0 4f00 	cmp.w	r0, #32768	@ 0x8000
 800383a:	f000 80d5 	beq.w	80039e8 <UART_SetConfig+0x294>
    switch (clocksource)
 800383e:	2a08      	cmp	r2, #8
 8003840:	f200 8135 	bhi.w	8003aae <UART_SetConfig+0x35a>
 8003844:	e8df f012 	tbh	[pc, r2, lsl #1]
 8003848:	011c0103 	.word	0x011c0103
 800384c:	01330101 	.word	0x01330101
 8003850:	0133011f 	.word	0x0133011f
 8003854:	01330133 	.word	0x01330133
 8003858:	0122      	.short	0x0122
  UART_GETCLOCKSOURCE(huart, clocksource);
 800385a:	f502 32e4 	add.w	r2, r2, #116736	@ 0x1c800
 800385e:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8003862:	f002 0230 	and.w	r2, r2, #48	@ 0x30
 8003866:	2a20      	cmp	r2, #32
 8003868:	d04a      	beq.n	8003900 <UART_SetConfig+0x1ac>
 800386a:	d805      	bhi.n	8003878 <UART_SetConfig+0x124>
 800386c:	2a00      	cmp	r2, #0
 800386e:	d049      	beq.n	8003904 <UART_SetConfig+0x1b0>
 8003870:	2a10      	cmp	r2, #16
 8003872:	d149      	bne.n	8003908 <UART_SetConfig+0x1b4>
 8003874:	2204      	movs	r2, #4
 8003876:	e7d9      	b.n	800382c <UART_SetConfig+0xd8>
 8003878:	2a30      	cmp	r2, #48	@ 0x30
 800387a:	d147      	bne.n	800390c <UART_SetConfig+0x1b8>
 800387c:	2208      	movs	r2, #8
 800387e:	e7d5      	b.n	800382c <UART_SetConfig+0xd8>
 8003880:	f502 32e2 	add.w	r2, r2, #115712	@ 0x1c400
 8003884:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 8003888:	f002 02c0 	and.w	r2, r2, #192	@ 0xc0
 800388c:	2a80      	cmp	r2, #128	@ 0x80
 800388e:	d03f      	beq.n	8003910 <UART_SetConfig+0x1bc>
 8003890:	d804      	bhi.n	800389c <UART_SetConfig+0x148>
 8003892:	b3fa      	cbz	r2, 8003914 <UART_SetConfig+0x1c0>
 8003894:	2a40      	cmp	r2, #64	@ 0x40
 8003896:	d13f      	bne.n	8003918 <UART_SetConfig+0x1c4>
 8003898:	2204      	movs	r2, #4
 800389a:	e7c7      	b.n	800382c <UART_SetConfig+0xd8>
 800389c:	2ac0      	cmp	r2, #192	@ 0xc0
 800389e:	d13d      	bne.n	800391c <UART_SetConfig+0x1c8>
 80038a0:	2208      	movs	r2, #8
 80038a2:	e7c3      	b.n	800382c <UART_SetConfig+0xd8>
 80038a4:	f502 32e0 	add.w	r2, r2, #114688	@ 0x1c000
 80038a8:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 80038ac:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 80038b0:	f5b2 7f00 	cmp.w	r2, #512	@ 0x200
 80038b4:	d034      	beq.n	8003920 <UART_SetConfig+0x1cc>
 80038b6:	d805      	bhi.n	80038c4 <UART_SetConfig+0x170>
 80038b8:	b3a2      	cbz	r2, 8003924 <UART_SetConfig+0x1d0>
 80038ba:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 80038be:	d133      	bne.n	8003928 <UART_SetConfig+0x1d4>
 80038c0:	2204      	movs	r2, #4
 80038c2:	e7b3      	b.n	800382c <UART_SetConfig+0xd8>
 80038c4:	f5b2 7f40 	cmp.w	r2, #768	@ 0x300
 80038c8:	d130      	bne.n	800392c <UART_SetConfig+0x1d8>
 80038ca:	2208      	movs	r2, #8
 80038cc:	e7ae      	b.n	800382c <UART_SetConfig+0xd8>
 80038ce:	f502 32c8 	add.w	r2, r2, #102400	@ 0x19000
 80038d2:	f8d2 2088 	ldr.w	r2, [r2, #136]	@ 0x88
 80038d6:	f402 6240 	and.w	r2, r2, #3072	@ 0xc00
 80038da:	f5b2 6f00 	cmp.w	r2, #2048	@ 0x800
 80038de:	d027      	beq.n	8003930 <UART_SetConfig+0x1dc>
 80038e0:	d805      	bhi.n	80038ee <UART_SetConfig+0x19a>
 80038e2:	b33a      	cbz	r2, 8003934 <UART_SetConfig+0x1e0>
 80038e4:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 80038e8:	d126      	bne.n	8003938 <UART_SetConfig+0x1e4>
 80038ea:	2204      	movs	r2, #4
 80038ec:	e79e      	b.n	800382c <UART_SetConfig+0xd8>
 80038ee:	f5b2 6f40 	cmp.w	r2, #3072	@ 0xc00
 80038f2:	d123      	bne.n	800393c <UART_SetConfig+0x1e8>
 80038f4:	2208      	movs	r2, #8
 80038f6:	e799      	b.n	800382c <UART_SetConfig+0xd8>
 80038f8:	2202      	movs	r2, #2
 80038fa:	e797      	b.n	800382c <UART_SetConfig+0xd8>
 80038fc:	2202      	movs	r2, #2
 80038fe:	e795      	b.n	800382c <UART_SetConfig+0xd8>
 8003900:	2202      	movs	r2, #2
 8003902:	e793      	b.n	800382c <UART_SetConfig+0xd8>
 8003904:	2200      	movs	r2, #0
 8003906:	e791      	b.n	800382c <UART_SetConfig+0xd8>
 8003908:	2210      	movs	r2, #16
 800390a:	e78f      	b.n	800382c <UART_SetConfig+0xd8>
 800390c:	2210      	movs	r2, #16
 800390e:	e78d      	b.n	800382c <UART_SetConfig+0xd8>
 8003910:	2202      	movs	r2, #2
 8003912:	e78b      	b.n	800382c <UART_SetConfig+0xd8>
 8003914:	2200      	movs	r2, #0
 8003916:	e789      	b.n	800382c <UART_SetConfig+0xd8>
 8003918:	2210      	movs	r2, #16
 800391a:	e787      	b.n	800382c <UART_SetConfig+0xd8>
 800391c:	2210      	movs	r2, #16
 800391e:	e785      	b.n	800382c <UART_SetConfig+0xd8>
 8003920:	2202      	movs	r2, #2
 8003922:	e783      	b.n	800382c <UART_SetConfig+0xd8>
 8003924:	2200      	movs	r2, #0
 8003926:	e781      	b.n	800382c <UART_SetConfig+0xd8>
 8003928:	2210      	movs	r2, #16
 800392a:	e77f      	b.n	800382c <UART_SetConfig+0xd8>
 800392c:	2210      	movs	r2, #16
 800392e:	e77d      	b.n	800382c <UART_SetConfig+0xd8>
 8003930:	2202      	movs	r2, #2
 8003932:	e77b      	b.n	800382c <UART_SetConfig+0xd8>
 8003934:	2200      	movs	r2, #0
 8003936:	e779      	b.n	800382c <UART_SetConfig+0xd8>
 8003938:	2210      	movs	r2, #16
 800393a:	e777      	b.n	800382c <UART_SetConfig+0xd8>
 800393c:	2210      	movs	r2, #16
 800393e:	e775      	b.n	800382c <UART_SetConfig+0xd8>
    switch (clocksource)
 8003940:	2a08      	cmp	r2, #8
 8003942:	f200 80a6 	bhi.w	8003a92 <UART_SetConfig+0x33e>
 8003946:	e8df f002 	tbb	[pc, r2]
 800394a:	a408      	.short	0xa408
 800394c:	a40da410 	.word	0xa40da410
 8003950:	a4a4      	.short	0xa4a4
 8003952:	05          	.byte	0x05
 8003953:	00          	.byte	0x00
 8003954:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003958:	e008      	b.n	800396c <UART_SetConfig+0x218>
        pclk = HAL_RCC_GetPCLK1Freq();
 800395a:	f7ff f8d9 	bl	8002b10 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 800395e:	b928      	cbnz	r0, 800396c <UART_SetConfig+0x218>
 8003960:	2000      	movs	r0, #0
 8003962:	e0a5      	b.n	8003ab0 <UART_SetConfig+0x35c>
        pclk = HAL_RCC_GetSysClockFreq();
 8003964:	f7fe ff8e 	bl	8002884 <HAL_RCC_GetSysClockFreq>
        break;
 8003968:	e7f9      	b.n	800395e <UART_SetConfig+0x20a>
        pclk = (uint32_t) HSI_VALUE;
 800396a:	481c      	ldr	r0, [pc, #112]	@ (80039dc <UART_SetConfig+0x288>)
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800396c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800396e:	4b1c      	ldr	r3, [pc, #112]	@ (80039e0 <UART_SetConfig+0x28c>)
 8003970:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8003974:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003978:	6865      	ldr	r5, [r4, #4]
 800397a:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 800397e:	4299      	cmp	r1, r3
 8003980:	f200 8089 	bhi.w	8003a96 <UART_SetConfig+0x342>
 8003984:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8003988:	f200 8087 	bhi.w	8003a9a <UART_SetConfig+0x346>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800398c:	2600      	movs	r6, #0
 800398e:	4633      	mov	r3, r6
 8003990:	4631      	mov	r1, r6
 8003992:	f7fc fc21 	bl	80001d8 <__aeabi_uldivmod>
 8003996:	0209      	lsls	r1, r1, #8
 8003998:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 800399c:	0200      	lsls	r0, r0, #8
 800399e:	086b      	lsrs	r3, r5, #1
 80039a0:	18c0      	adds	r0, r0, r3
 80039a2:	462a      	mov	r2, r5
 80039a4:	4633      	mov	r3, r6
 80039a6:	f141 0100 	adc.w	r1, r1, #0
 80039aa:	f7fc fc15 	bl	80001d8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80039ae:	f5a0 7240 	sub.w	r2, r0, #768	@ 0x300
 80039b2:	4b0c      	ldr	r3, [pc, #48]	@ (80039e4 <UART_SetConfig+0x290>)
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d872      	bhi.n	8003a9e <UART_SetConfig+0x34a>
          huart->Instance->BRR = usartdiv;
 80039b8:	6823      	ldr	r3, [r4, #0]
 80039ba:	60d8      	str	r0, [r3, #12]
 80039bc:	4630      	mov	r0, r6
 80039be:	e077      	b.n	8003ab0 <UART_SetConfig+0x35c>
 80039c0:	cfff69f3 	.word	0xcfff69f3
 80039c4:	40008000 	.word	0x40008000
 80039c8:	40013800 	.word	0x40013800
 80039cc:	40004400 	.word	0x40004400
 80039d0:	40004800 	.word	0x40004800
 80039d4:	40004c00 	.word	0x40004c00
 80039d8:	40005000 	.word	0x40005000
 80039dc:	00f42400 	.word	0x00f42400
 80039e0:	0800634c 	.word	0x0800634c
 80039e4:	000ffcff 	.word	0x000ffcff
    switch (clocksource)
 80039e8:	2a08      	cmp	r2, #8
 80039ea:	d85a      	bhi.n	8003aa2 <UART_SetConfig+0x34e>
 80039ec:	e8df f002 	tbb	[pc, r2]
 80039f0:	59052707 	.word	0x59052707
 80039f4:	5959592a 	.word	0x5959592a
 80039f8:	0b          	.byte	0x0b
 80039f9:	00          	.byte	0x00
 80039fa:	4834      	ldr	r0, [pc, #208]	@ (8003acc <UART_SetConfig+0x378>)
 80039fc:	e003      	b.n	8003a06 <UART_SetConfig+0x2b2>
        pclk = HAL_RCC_GetPCLK1Freq();
 80039fe:	f7ff f887 	bl	8002b10 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003a02:	2800      	cmp	r0, #0
 8003a04:	d04f      	beq.n	8003aa6 <UART_SetConfig+0x352>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a06:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003a08:	4b31      	ldr	r3, [pc, #196]	@ (8003ad0 <UART_SetConfig+0x37c>)
 8003a0a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003a0e:	fbb0 f0f3 	udiv	r0, r0, r3
 8003a12:	6862      	ldr	r2, [r4, #4]
 8003a14:	0853      	lsrs	r3, r2, #1
 8003a16:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003a1a:	fbb3 f3f2 	udiv	r3, r3, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a1e:	f1a3 0110 	sub.w	r1, r3, #16
 8003a22:	f64f 72ef 	movw	r2, #65519	@ 0xffef
 8003a26:	4291      	cmp	r1, r2
 8003a28:	d83f      	bhi.n	8003aaa <UART_SetConfig+0x356>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003a2a:	b29a      	uxth	r2, r3
 8003a2c:	f022 020f 	bic.w	r2, r2, #15
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003a30:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8003a34:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 8003a36:	6822      	ldr	r2, [r4, #0]
 8003a38:	60d3      	str	r3, [r2, #12]
 8003a3a:	2000      	movs	r0, #0
 8003a3c:	e038      	b.n	8003ab0 <UART_SetConfig+0x35c>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a3e:	f7ff f879 	bl	8002b34 <HAL_RCC_GetPCLK2Freq>
        break;
 8003a42:	e7de      	b.n	8003a02 <UART_SetConfig+0x2ae>
        pclk = HAL_RCC_GetSysClockFreq();
 8003a44:	f7fe ff1e 	bl	8002884 <HAL_RCC_GetSysClockFreq>
        break;
 8003a48:	e7db      	b.n	8003a02 <UART_SetConfig+0x2ae>
    switch (clocksource)
 8003a4a:	4820      	ldr	r0, [pc, #128]	@ (8003acc <UART_SetConfig+0x378>)
 8003a4c:	e002      	b.n	8003a54 <UART_SetConfig+0x300>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003a4e:	f7ff f85f 	bl	8002b10 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003a52:	b3b0      	cbz	r0, 8003ac2 <UART_SetConfig+0x36e>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a54:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8003a56:	4b1e      	ldr	r3, [pc, #120]	@ (8003ad0 <UART_SetConfig+0x37c>)
 8003a58:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003a5c:	fbb0 f0f3 	udiv	r0, r0, r3
 8003a60:	6863      	ldr	r3, [r4, #4]
 8003a62:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 8003a66:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a6a:	f1a0 0210 	sub.w	r2, r0, #16
 8003a6e:	f64f 73ef 	movw	r3, #65519	@ 0xffef
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d827      	bhi.n	8003ac6 <UART_SetConfig+0x372>
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003a76:	6823      	ldr	r3, [r4, #0]
 8003a78:	b280      	uxth	r0, r0
 8003a7a:	60d8      	str	r0, [r3, #12]
 8003a7c:	2000      	movs	r0, #0
 8003a7e:	e017      	b.n	8003ab0 <UART_SetConfig+0x35c>
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a80:	f7ff f858 	bl	8002b34 <HAL_RCC_GetPCLK2Freq>
        break;
 8003a84:	e7e5      	b.n	8003a52 <UART_SetConfig+0x2fe>
        pclk = HAL_RCC_GetSysClockFreq();
 8003a86:	f7fe fefd 	bl	8002884 <HAL_RCC_GetSysClockFreq>
        break;
 8003a8a:	e7e2      	b.n	8003a52 <UART_SetConfig+0x2fe>
        pclk = (uint32_t) LSE_VALUE;
 8003a8c:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003a90:	e7e0      	b.n	8003a54 <UART_SetConfig+0x300>
    switch (clocksource)
 8003a92:	2001      	movs	r0, #1
 8003a94:	e00c      	b.n	8003ab0 <UART_SetConfig+0x35c>
        ret = HAL_ERROR;
 8003a96:	2001      	movs	r0, #1
 8003a98:	e00a      	b.n	8003ab0 <UART_SetConfig+0x35c>
 8003a9a:	2001      	movs	r0, #1
 8003a9c:	e008      	b.n	8003ab0 <UART_SetConfig+0x35c>
          ret = HAL_ERROR;
 8003a9e:	2001      	movs	r0, #1
 8003aa0:	e006      	b.n	8003ab0 <UART_SetConfig+0x35c>
    switch (clocksource)
 8003aa2:	2001      	movs	r0, #1
 8003aa4:	e004      	b.n	8003ab0 <UART_SetConfig+0x35c>
 8003aa6:	2000      	movs	r0, #0
 8003aa8:	e002      	b.n	8003ab0 <UART_SetConfig+0x35c>
        ret = HAL_ERROR;
 8003aaa:	2001      	movs	r0, #1
 8003aac:	e000      	b.n	8003ab0 <UART_SetConfig+0x35c>
    switch (clocksource)
 8003aae:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	f8a4 306a 	strh.w	r3, [r4, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003ab6:	f8a4 3068 	strh.w	r3, [r4, #104]	@ 0x68
  huart->RxISR = NULL;
 8003aba:	2300      	movs	r3, #0
 8003abc:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 8003abe:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 8003ac0:	bd70      	pop	{r4, r5, r6, pc}
 8003ac2:	2000      	movs	r0, #0
 8003ac4:	e7f4      	b.n	8003ab0 <UART_SetConfig+0x35c>
        ret = HAL_ERROR;
 8003ac6:	2001      	movs	r0, #1
 8003ac8:	e7f2      	b.n	8003ab0 <UART_SetConfig+0x35c>
 8003aca:	bf00      	nop
 8003acc:	00f42400 	.word	0x00f42400
 8003ad0:	0800634c 	.word	0x0800634c

08003ad4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ad4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003ad6:	f013 0f08 	tst.w	r3, #8
 8003ada:	d006      	beq.n	8003aea <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003adc:	6802      	ldr	r2, [r0, #0]
 8003ade:	6853      	ldr	r3, [r2, #4]
 8003ae0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003ae4:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 8003ae6:	430b      	orrs	r3, r1
 8003ae8:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003aea:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003aec:	f013 0f01 	tst.w	r3, #1
 8003af0:	d006      	beq.n	8003b00 <UART_AdvFeatureConfig+0x2c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003af2:	6802      	ldr	r2, [r0, #0]
 8003af4:	6853      	ldr	r3, [r2, #4]
 8003af6:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003afa:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 8003afc:	430b      	orrs	r3, r1
 8003afe:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b00:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003b02:	f013 0f02 	tst.w	r3, #2
 8003b06:	d006      	beq.n	8003b16 <UART_AdvFeatureConfig+0x42>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b08:	6802      	ldr	r2, [r0, #0]
 8003b0a:	6853      	ldr	r3, [r2, #4]
 8003b0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b10:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 8003b12:	430b      	orrs	r3, r1
 8003b14:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003b16:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003b18:	f013 0f04 	tst.w	r3, #4
 8003b1c:	d006      	beq.n	8003b2c <UART_AdvFeatureConfig+0x58>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003b1e:	6802      	ldr	r2, [r0, #0]
 8003b20:	6853      	ldr	r3, [r2, #4]
 8003b22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003b26:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8003b28:	430b      	orrs	r3, r1
 8003b2a:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b2c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003b2e:	f013 0f10 	tst.w	r3, #16
 8003b32:	d006      	beq.n	8003b42 <UART_AdvFeatureConfig+0x6e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b34:	6802      	ldr	r2, [r0, #0]
 8003b36:	6893      	ldr	r3, [r2, #8]
 8003b38:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b3c:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8003b3e:	430b      	orrs	r3, r1
 8003b40:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b42:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003b44:	f013 0f20 	tst.w	r3, #32
 8003b48:	d006      	beq.n	8003b58 <UART_AdvFeatureConfig+0x84>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b4a:	6802      	ldr	r2, [r0, #0]
 8003b4c:	6893      	ldr	r3, [r2, #8]
 8003b4e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003b52:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8003b54:	430b      	orrs	r3, r1
 8003b56:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b58:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003b5a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003b5e:	d00a      	beq.n	8003b76 <UART_AdvFeatureConfig+0xa2>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b60:	6802      	ldr	r2, [r0, #0]
 8003b62:	6853      	ldr	r3, [r2, #4]
 8003b64:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8003b68:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 8003b6a:	430b      	orrs	r3, r1
 8003b6c:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b6e:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8003b70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003b74:	d00b      	beq.n	8003b8e <UART_AdvFeatureConfig+0xba>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b76:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003b78:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8003b7c:	d006      	beq.n	8003b8c <UART_AdvFeatureConfig+0xb8>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b7e:	6802      	ldr	r2, [r0, #0]
 8003b80:	6853      	ldr	r3, [r2, #4]
 8003b82:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8003b86:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 8003b88:	430b      	orrs	r3, r1
 8003b8a:	6053      	str	r3, [r2, #4]
}
 8003b8c:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b8e:	6802      	ldr	r2, [r0, #0]
 8003b90:	6853      	ldr	r3, [r2, #4]
 8003b92:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003b96:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 8003b98:	430b      	orrs	r3, r1
 8003b9a:	6053      	str	r3, [r2, #4]
 8003b9c:	e7eb      	b.n	8003b76 <UART_AdvFeatureConfig+0xa2>

08003b9e <UART_WaitOnFlagUntilTimeout>:
{
 8003b9e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ba2:	4605      	mov	r5, r0
 8003ba4:	460e      	mov	r6, r1
 8003ba6:	4617      	mov	r7, r2
 8003ba8:	4699      	mov	r9, r3
 8003baa:	f8dd 8020 	ldr.w	r8, [sp, #32]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bae:	682b      	ldr	r3, [r5, #0]
 8003bb0:	69dc      	ldr	r4, [r3, #28]
 8003bb2:	ea36 0404 	bics.w	r4, r6, r4
 8003bb6:	bf0c      	ite	eq
 8003bb8:	2401      	moveq	r4, #1
 8003bba:	2400      	movne	r4, #0
 8003bbc:	42bc      	cmp	r4, r7
 8003bbe:	d136      	bne.n	8003c2e <UART_WaitOnFlagUntilTimeout+0x90>
    if (Timeout != HAL_MAX_DELAY)
 8003bc0:	f1b8 3fff 	cmp.w	r8, #4294967295
 8003bc4:	d0f3      	beq.n	8003bae <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bc6:	f7fc fe13 	bl	80007f0 <HAL_GetTick>
 8003bca:	eba0 0009 	sub.w	r0, r0, r9
 8003bce:	4540      	cmp	r0, r8
 8003bd0:	d830      	bhi.n	8003c34 <UART_WaitOnFlagUntilTimeout+0x96>
 8003bd2:	f1b8 0f00 	cmp.w	r8, #0
 8003bd6:	d02f      	beq.n	8003c38 <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003bd8:	682b      	ldr	r3, [r5, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	f012 0f04 	tst.w	r2, #4
 8003be0:	d0e5      	beq.n	8003bae <UART_WaitOnFlagUntilTimeout+0x10>
 8003be2:	2e80      	cmp	r6, #128	@ 0x80
 8003be4:	d0e3      	beq.n	8003bae <UART_WaitOnFlagUntilTimeout+0x10>
 8003be6:	2e40      	cmp	r6, #64	@ 0x40
 8003be8:	d0e1      	beq.n	8003bae <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003bea:	69da      	ldr	r2, [r3, #28]
 8003bec:	f012 0f08 	tst.w	r2, #8
 8003bf0:	d111      	bne.n	8003c16 <UART_WaitOnFlagUntilTimeout+0x78>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003bf2:	69da      	ldr	r2, [r3, #28]
 8003bf4:	f412 6f00 	tst.w	r2, #2048	@ 0x800
 8003bf8:	d0d9      	beq.n	8003bae <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003bfa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003bfe:	621a      	str	r2, [r3, #32]
          UART_EndRxTransfer(huart);
 8003c00:	4628      	mov	r0, r5
 8003c02:	f7ff fd7b 	bl	80036fc <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003c06:	2320      	movs	r3, #32
 8003c08:	f8c5 3090 	str.w	r3, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_TIMEOUT;
 8003c12:	2003      	movs	r0, #3
 8003c14:	e00c      	b.n	8003c30 <UART_WaitOnFlagUntilTimeout+0x92>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c16:	2408      	movs	r4, #8
 8003c18:	621c      	str	r4, [r3, #32]
          UART_EndRxTransfer(huart);
 8003c1a:	4628      	mov	r0, r5
 8003c1c:	f7ff fd6e 	bl	80036fc <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c20:	f8c5 4090 	str.w	r4, [r5, #144]	@ 0x90
          __HAL_UNLOCK(huart);
 8003c24:	2300      	movs	r3, #0
 8003c26:	f885 3084 	strb.w	r3, [r5, #132]	@ 0x84
          return HAL_ERROR;
 8003c2a:	2001      	movs	r0, #1
 8003c2c:	e000      	b.n	8003c30 <UART_WaitOnFlagUntilTimeout+0x92>
  return HAL_OK;
 8003c2e:	2000      	movs	r0, #0
}
 8003c30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 8003c34:	2003      	movs	r0, #3
 8003c36:	e7fb      	b.n	8003c30 <UART_WaitOnFlagUntilTimeout+0x92>
 8003c38:	2003      	movs	r0, #3
 8003c3a:	e7f9      	b.n	8003c30 <UART_WaitOnFlagUntilTimeout+0x92>

08003c3c <UART_CheckIdleState>:
{
 8003c3c:	b530      	push	{r4, r5, lr}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c42:	2300      	movs	r3, #0
 8003c44:	f8c0 3090 	str.w	r3, [r0, #144]	@ 0x90
  tickstart = HAL_GetTick();
 8003c48:	f7fc fdd2 	bl	80007f0 <HAL_GetTick>
 8003c4c:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003c4e:	6822      	ldr	r2, [r4, #0]
 8003c50:	6812      	ldr	r2, [r2, #0]
 8003c52:	f012 0f08 	tst.w	r2, #8
 8003c56:	d110      	bne.n	8003c7a <UART_CheckIdleState+0x3e>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c58:	6823      	ldr	r3, [r4, #0]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f013 0f04 	tst.w	r3, #4
 8003c60:	d128      	bne.n	8003cb4 <UART_CheckIdleState+0x78>
  huart->gState = HAL_UART_STATE_READY;
 8003c62:	2320      	movs	r3, #32
 8003c64:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003c68:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c6c:	2000      	movs	r0, #0
 8003c6e:	66e0      	str	r0, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c70:	6720      	str	r0, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 8003c72:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8003c76:	b003      	add	sp, #12
 8003c78:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c7a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003c7e:	9300      	str	r3, [sp, #0]
 8003c80:	4603      	mov	r3, r0
 8003c82:	2200      	movs	r2, #0
 8003c84:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003c88:	4620      	mov	r0, r4
 8003c8a:	f7ff ff88 	bl	8003b9e <UART_WaitOnFlagUntilTimeout>
 8003c8e:	2800      	cmp	r0, #0
 8003c90:	d0e2      	beq.n	8003c58 <UART_CheckIdleState+0x1c>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003c92:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c94:	e852 3f00 	ldrex	r3, [r2]
 8003c98:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c9c:	e842 3100 	strex	r1, r3, [r2]
 8003ca0:	2900      	cmp	r1, #0
 8003ca2:	d1f6      	bne.n	8003c92 <UART_CheckIdleState+0x56>
      huart->gState = HAL_UART_STATE_READY;
 8003ca4:	2320      	movs	r3, #32
 8003ca6:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
      __HAL_UNLOCK(huart);
 8003caa:	2300      	movs	r3, #0
 8003cac:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8003cb0:	2003      	movs	r0, #3
 8003cb2:	e7e0      	b.n	8003c76 <UART_CheckIdleState+0x3a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003cb4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003cb8:	9300      	str	r3, [sp, #0]
 8003cba:	462b      	mov	r3, r5
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003cc2:	4620      	mov	r0, r4
 8003cc4:	f7ff ff6b 	bl	8003b9e <UART_WaitOnFlagUntilTimeout>
 8003cc8:	2800      	cmp	r0, #0
 8003cca:	d0ca      	beq.n	8003c62 <UART_CheckIdleState+0x26>
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003ccc:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cce:	e852 3f00 	ldrex	r3, [r2]
 8003cd2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cd6:	e842 3100 	strex	r1, r3, [r2]
 8003cda:	2900      	cmp	r1, #0
 8003cdc:	d1f6      	bne.n	8003ccc <UART_CheckIdleState+0x90>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cde:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ce0:	f102 0308 	add.w	r3, r2, #8
 8003ce4:	e853 3f00 	ldrex	r3, [r3]
 8003ce8:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cec:	3208      	adds	r2, #8
 8003cee:	e842 3100 	strex	r1, r3, [r2]
 8003cf2:	2900      	cmp	r1, #0
 8003cf4:	d1f3      	bne.n	8003cde <UART_CheckIdleState+0xa2>
      huart->RxState = HAL_UART_STATE_READY;
 8003cf6:	2320      	movs	r3, #32
 8003cf8:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c
      __HAL_UNLOCK(huart);
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	f884 3084 	strb.w	r3, [r4, #132]	@ 0x84
      return HAL_TIMEOUT;
 8003d02:	2003      	movs	r0, #3
 8003d04:	e7b7      	b.n	8003c76 <UART_CheckIdleState+0x3a>

08003d06 <HAL_UART_Init>:
  if (huart == NULL)
 8003d06:	b378      	cbz	r0, 8003d68 <HAL_UART_Init+0x62>
{
 8003d08:	b510      	push	{r4, lr}
 8003d0a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8003d0c:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8003d10:	b30b      	cbz	r3, 8003d56 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8003d12:	2324      	movs	r3, #36	@ 0x24
 8003d14:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8003d18:	6822      	ldr	r2, [r4, #0]
 8003d1a:	6813      	ldr	r3, [r2, #0]
 8003d1c:	f023 0301 	bic.w	r3, r3, #1
 8003d20:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d22:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003d24:	b9e3      	cbnz	r3, 8003d60 <HAL_UART_Init+0x5a>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d26:	4620      	mov	r0, r4
 8003d28:	f7ff fd14 	bl	8003754 <UART_SetConfig>
 8003d2c:	2801      	cmp	r0, #1
 8003d2e:	d011      	beq.n	8003d54 <HAL_UART_Init+0x4e>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d30:	6822      	ldr	r2, [r4, #0]
 8003d32:	6853      	ldr	r3, [r2, #4]
 8003d34:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8003d38:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d3a:	6822      	ldr	r2, [r4, #0]
 8003d3c:	6893      	ldr	r3, [r2, #8]
 8003d3e:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8003d42:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8003d44:	6822      	ldr	r2, [r4, #0]
 8003d46:	6813      	ldr	r3, [r2, #0]
 8003d48:	f043 0301 	orr.w	r3, r3, #1
 8003d4c:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8003d4e:	4620      	mov	r0, r4
 8003d50:	f7ff ff74 	bl	8003c3c <UART_CheckIdleState>
}
 8003d54:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003d56:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8003d5a:	f7fd f9eb 	bl	8001134 <HAL_UART_MspInit>
 8003d5e:	e7d8      	b.n	8003d12 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 8003d60:	4620      	mov	r0, r4
 8003d62:	f7ff feb7 	bl	8003ad4 <UART_AdvFeatureConfig>
 8003d66:	e7de      	b.n	8003d26 <HAL_UART_Init+0x20>
    return HAL_ERROR;
 8003d68:	2001      	movs	r0, #1
}
 8003d6a:	4770      	bx	lr

08003d6c <HAL_MultiProcessor_Init>:
  if (huart == NULL)
 8003d6c:	2800      	cmp	r0, #0
 8003d6e:	d042      	beq.n	8003df6 <HAL_MultiProcessor_Init+0x8a>
{
 8003d70:	b570      	push	{r4, r5, r6, lr}
 8003d72:	460e      	mov	r6, r1
 8003d74:	4615      	mov	r5, r2
 8003d76:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8003d78:	f8d0 3088 	ldr.w	r3, [r0, #136]	@ 0x88
 8003d7c:	b353      	cbz	r3, 8003dd4 <HAL_MultiProcessor_Init+0x68>
  huart->gState = HAL_UART_STATE_BUSY;
 8003d7e:	2324      	movs	r3, #36	@ 0x24
 8003d80:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UART_DISABLE(huart);
 8003d84:	6822      	ldr	r2, [r4, #0]
 8003d86:	6813      	ldr	r3, [r2, #0]
 8003d88:	f023 0301 	bic.w	r3, r3, #1
 8003d8c:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d8e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003d90:	bb2b      	cbnz	r3, 8003dde <HAL_MultiProcessor_Init+0x72>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d92:	4620      	mov	r0, r4
 8003d94:	f7ff fcde 	bl	8003754 <UART_SetConfig>
 8003d98:	2801      	cmp	r0, #1
 8003d9a:	d01a      	beq.n	8003dd2 <HAL_MultiProcessor_Init+0x66>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d9c:	6822      	ldr	r2, [r4, #0]
 8003d9e:	6853      	ldr	r3, [r2, #4]
 8003da0:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8003da4:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003da6:	6822      	ldr	r2, [r4, #0]
 8003da8:	6893      	ldr	r3, [r2, #8]
 8003daa:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8003dae:	6093      	str	r3, [r2, #8]
  if (WakeUpMethod == UART_WAKEUPMETHOD_ADDRESSMARK)
 8003db0:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 8003db4:	d017      	beq.n	8003de6 <HAL_MultiProcessor_Init+0x7a>
  MODIFY_REG(huart->Instance->CR1, USART_CR1_WAKE, WakeUpMethod);
 8003db6:	6822      	ldr	r2, [r4, #0]
 8003db8:	6813      	ldr	r3, [r2, #0]
 8003dba:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003dbe:	432b      	orrs	r3, r5
 8003dc0:	6013      	str	r3, [r2, #0]
  __HAL_UART_ENABLE(huart);
 8003dc2:	6822      	ldr	r2, [r4, #0]
 8003dc4:	6813      	ldr	r3, [r2, #0]
 8003dc6:	f043 0301 	orr.w	r3, r3, #1
 8003dca:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8003dcc:	4620      	mov	r0, r4
 8003dce:	f7ff ff35 	bl	8003c3c <UART_CheckIdleState>
}
 8003dd2:	bd70      	pop	{r4, r5, r6, pc}
    huart->Lock = HAL_UNLOCKED;
 8003dd4:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
    HAL_UART_MspInit(huart);
 8003dd8:	f7fd f9ac 	bl	8001134 <HAL_UART_MspInit>
 8003ddc:	e7cf      	b.n	8003d7e <HAL_MultiProcessor_Init+0x12>
    UART_AdvFeatureConfig(huart);
 8003dde:	4620      	mov	r0, r4
 8003de0:	f7ff fe78 	bl	8003ad4 <UART_AdvFeatureConfig>
 8003de4:	e7d5      	b.n	8003d92 <HAL_MultiProcessor_Init+0x26>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)Address << UART_CR2_ADDRESS_LSB_POS));
 8003de6:	6822      	ldr	r2, [r4, #0]
 8003de8:	6853      	ldr	r3, [r2, #4]
 8003dea:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8003dee:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 8003df2:	6053      	str	r3, [r2, #4]
 8003df4:	e7df      	b.n	8003db6 <HAL_MultiProcessor_Init+0x4a>
    return HAL_ERROR;
 8003df6:	2001      	movs	r0, #1
}
 8003df8:	4770      	bx	lr
	...

08003dfc <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003dfc:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8003dfe:	b92b      	cbnz	r3, 8003e0c <UARTEx_SetNbDataToProcess+0x10>
  {
    huart->NbTxDataToProcess = 1U;
 8003e00:	2301      	movs	r3, #1
 8003e02:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8003e06:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
 8003e0a:	4770      	bx	lr
{
 8003e0c:	b430      	push	{r4, r5}
  }
  else
  {
    rx_fifo_depth = RX_FIFO_DEPTH;
    tx_fifo_depth = TX_FIFO_DEPTH;
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003e0e:	6803      	ldr	r3, [r0, #0]
 8003e10:	689a      	ldr	r2, [r3, #8]
 8003e12:	f3c2 6242 	ubfx	r2, r2, #25, #3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003e16:	6899      	ldr	r1, [r3, #8]
 8003e18:	0f49      	lsrs	r1, r1, #29
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003e1a:	4d09      	ldr	r5, [pc, #36]	@ (8003e40 <UARTEx_SetNbDataToProcess+0x44>)
 8003e1c:	5c6b      	ldrb	r3, [r5, r1]
 8003e1e:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003e20:	4c08      	ldr	r4, [pc, #32]	@ (8003e44 <UARTEx_SetNbDataToProcess+0x48>)
 8003e22:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003e24:	fb93 f3f1 	sdiv	r3, r3, r1
 8003e28:	f8a0 306a 	strh.w	r3, [r0, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003e2c:	5cab      	ldrb	r3, [r5, r2]
 8003e2e:	00db      	lsls	r3, r3, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003e30:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003e32:	fb93 f3f2 	sdiv	r3, r3, r2
 8003e36:	f8a0 3068 	strh.w	r3, [r0, #104]	@ 0x68
  }
}
 8003e3a:	bc30      	pop	{r4, r5}
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	0800636c 	.word	0x0800636c
 8003e44:	08006364 	.word	0x08006364

08003e48 <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 8003e48:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d018      	beq.n	8003e82 <HAL_UARTEx_DisableFifoMode+0x3a>
 8003e50:	2301      	movs	r3, #1
 8003e52:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8003e56:	2324      	movs	r3, #36	@ 0x24
 8003e58:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003e5c:	6803      	ldr	r3, [r0, #0]
 8003e5e:	681a      	ldr	r2, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8003e60:	6819      	ldr	r1, [r3, #0]
 8003e62:	f021 0101 	bic.w	r1, r1, #1
 8003e66:	6019      	str	r1, [r3, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003e68:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	6643      	str	r3, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003e70:	6801      	ldr	r1, [r0, #0]
 8003e72:	600a      	str	r2, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003e74:	2220      	movs	r2, #32
 8003e76:	f8c0 2088 	str.w	r2, [r0, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8003e7a:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  return HAL_OK;
 8003e7e:	4618      	mov	r0, r3
 8003e80:	4770      	bx	lr
  __HAL_LOCK(huart);
 8003e82:	2002      	movs	r0, #2
}
 8003e84:	4770      	bx	lr

08003e86 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8003e86:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8003e88:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d01d      	beq.n	8003ecc <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8003e90:	4604      	mov	r4, r0
 8003e92:	2301      	movs	r3, #1
 8003e94:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8003e98:	2324      	movs	r3, #36	@ 0x24
 8003e9a:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003e9e:	6803      	ldr	r3, [r0, #0]
 8003ea0:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	f022 0201 	bic.w	r2, r2, #1
 8003ea8:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003eaa:	6802      	ldr	r2, [r0, #0]
 8003eac:	6893      	ldr	r3, [r2, #8]
 8003eae:	f023 4360 	bic.w	r3, r3, #3758096384	@ 0xe0000000
 8003eb2:	4319      	orrs	r1, r3
 8003eb4:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003eb6:	f7ff ffa1 	bl	8003dfc <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003eba:	6823      	ldr	r3, [r4, #0]
 8003ebc:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003ebe:	2320      	movs	r3, #32
 8003ec0:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8003ec4:	2000      	movs	r0, #0
 8003ec6:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8003eca:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8003ecc:	2002      	movs	r0, #2
 8003ece:	e7fc      	b.n	8003eca <HAL_UARTEx_SetTxFifoThreshold+0x44>

08003ed0 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8003ed0:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8003ed2:	f890 3084 	ldrb.w	r3, [r0, #132]	@ 0x84
 8003ed6:	2b01      	cmp	r3, #1
 8003ed8:	d01d      	beq.n	8003f16 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8003eda:	4604      	mov	r4, r0
 8003edc:	2301      	movs	r3, #1
 8003ede:	f880 3084 	strb.w	r3, [r0, #132]	@ 0x84
  huart->gState = HAL_UART_STATE_BUSY;
 8003ee2:	2324      	movs	r3, #36	@ 0x24
 8003ee4:	f8c0 3088 	str.w	r3, [r0, #136]	@ 0x88
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003ee8:	6803      	ldr	r3, [r0, #0]
 8003eea:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8003eec:	681a      	ldr	r2, [r3, #0]
 8003eee:	f022 0201 	bic.w	r2, r2, #1
 8003ef2:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003ef4:	6802      	ldr	r2, [r0, #0]
 8003ef6:	6893      	ldr	r3, [r2, #8]
 8003ef8:	f023 6360 	bic.w	r3, r3, #234881024	@ 0xe000000
 8003efc:	4319      	orrs	r1, r3
 8003efe:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003f00:	f7ff ff7c 	bl	8003dfc <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003f04:	6823      	ldr	r3, [r4, #0]
 8003f06:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003f08:	2320      	movs	r3, #32
 8003f0a:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88
  __HAL_UNLOCK(huart);
 8003f0e:	2000      	movs	r0, #0
 8003f10:	f884 0084 	strb.w	r0, [r4, #132]	@ 0x84
}
 8003f14:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8003f16:	2002      	movs	r0, #2
 8003f18:	e7fc      	b.n	8003f14 <HAL_UARTEx_SetRxFifoThreshold+0x44>

08003f1a <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003f1a:	e7fe      	b.n	8003f1a <NMI_Handler>

08003f1c <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f1c:	e7fe      	b.n	8003f1c <HardFault_Handler>

08003f1e <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f1e:	e7fe      	b.n	8003f1e <MemManage_Handler>

08003f20 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f20:	e7fe      	b.n	8003f20 <BusFault_Handler>

08003f22 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f22:	e7fe      	b.n	8003f22 <UsageFault_Handler>

08003f24 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f24:	4770      	bx	lr

08003f26 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f26:	4770      	bx	lr

08003f28 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f28:	4770      	bx	lr

08003f2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f2a:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f2c:	f7fc fc54 	bl	80007d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f30:	bd08      	pop	{r3, pc}
	...

08003f34 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8003f34:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8003f36:	4802      	ldr	r0, [pc, #8]	@ (8003f40 <USB_LP_IRQHandler+0xc>)
 8003f38:	f7fd ff30 	bl	8001d9c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8003f3c:	bd08      	pop	{r3, pc}
 8003f3e:	bf00      	nop
 8003f40:	200019a0 	.word	0x200019a0

08003f44 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8003f44:	4603      	mov	r3, r0
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003f46:	2000      	movs	r0, #0
 8003f48:	f8a3 0044 	strh.w	r0, [r3, #68]	@ 0x44
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8003f4c:	f64b 7280 	movw	r2, #49024	@ 0xbf80
 8003f50:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
}
 8003f54:	4770      	bx	lr

08003f56 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8003f56:	f8b0 3040 	ldrh.w	r3, [r0, #64]	@ 0x40
 8003f5a:	f423 537e 	bic.w	r3, r3, #16256	@ 0x3f80
 8003f5e:	045b      	lsls	r3, r3, #17
 8003f60:	0c5b      	lsrs	r3, r3, #17
 8003f62:	f8a0 3040 	strh.w	r3, [r0, #64]	@ 0x40

  return HAL_OK;
}
 8003f66:	2000      	movs	r0, #0
 8003f68:	4770      	bx	lr

08003f6a <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003f6a:	b082      	sub	sp, #8
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	a802      	add	r0, sp, #8
 8003f70:	e900 0006 	stmdb	r0, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8003f74:	2201      	movs	r2, #1
 8003f76:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003f7a:	2000      	movs	r0, #0
 8003f7c:	f8a3 0040 	strh.w	r0, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8003f80:	f8a3 0044 	strh.w	r0, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003f84:	f8a3 0050 	strh.w	r0, [r3, #80]	@ 0x50

  return HAL_OK;
}
 8003f88:	b002      	add	sp, #8
 8003f8a:	4770      	bx	lr

08003f8c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003f8c:	b510      	push	{r4, lr}
 8003f8e:	4603      	mov	r3, r0
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003f90:	f891 c000 	ldrb.w	ip, [r1]
 8003f94:	f830 202c 	ldrh.w	r2, [r0, ip, lsl #2]
 8003f98:	b292      	uxth	r2, r2
 8003f9a:	f422 42ec 	bic.w	r2, r2, #30208	@ 0x7600
 8003f9e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003fa2:	b292      	uxth	r2, r2

  /* initialize Endpoint */
  switch (ep->type)
 8003fa4:	78c8      	ldrb	r0, [r1, #3]
 8003fa6:	2803      	cmp	r0, #3
 8003fa8:	d861      	bhi.n	800406e <USB_ActivateEndpoint+0xe2>
 8003faa:	e8df f000 	tbb	[pc, r0]
 8003fae:	5c55      	.short	0x5c55
 8003fb0:	5802      	.short	0x5802
 8003fb2:	2000      	movs	r0, #0
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8003fb4:	f248 0e80 	movw	lr, #32896	@ 0x8080
 8003fb8:	ea42 020e 	orr.w	r2, r2, lr
 8003fbc:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8003fc0:	f891 c000 	ldrb.w	ip, [r1]
 8003fc4:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 8003fc8:	b292      	uxth	r2, r2
 8003fca:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8003fce:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003fd2:	ea4c 0202 	orr.w	r2, ip, r2
 8003fd6:	ea42 020e 	orr.w	r2, r2, lr
 8003fda:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]

  if (ep->doublebuffer == 0U)
 8003fde:	7b0a      	ldrb	r2, [r1, #12]
 8003fe0:	2a00      	cmp	r2, #0
 8003fe2:	f040 80dc 	bne.w	800419e <USB_ActivateEndpoint+0x212>
  {
    if (ep->is_in != 0U)
 8003fe6:	784a      	ldrb	r2, [r1, #1]
 8003fe8:	2a00      	cmp	r2, #0
 8003fea:	d051      	beq.n	8004090 <USB_ActivateEndpoint+0x104>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003fec:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8003ff0:	fa13 f282 	uxtah	r2, r3, r2
 8003ff4:	780c      	ldrb	r4, [r1, #0]
 8003ff6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8003ffa:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 8003ffe:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8004002:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8004006:	f8a2 c400 	strh.w	ip, [r2, #1024]	@ 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800400a:	780c      	ldrb	r4, [r1, #0]
 800400c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8004010:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8004014:	d00c      	beq.n	8004030 <USB_ActivateEndpoint+0xa4>
 8004016:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800401a:	b292      	uxth	r2, r2
 800401c:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004020:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004024:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004028:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 800402c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8004030:	78ca      	ldrb	r2, [r1, #3]
 8004032:	2a01      	cmp	r2, #1
 8004034:	d01d      	beq.n	8004072 <USB_ActivateEndpoint+0xe6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004036:	7809      	ldrb	r1, [r1, #0]
 8004038:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800403c:	b292      	uxth	r2, r2
 800403e:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004042:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004046:	f082 0220 	eor.w	r2, r2, #32
 800404a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800404e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004052:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8004056:	e1c3      	b.n	80043e0 <USB_ActivateEndpoint+0x454>
      wEpRegVal |= USB_EP_CONTROL;
 8004058:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
      break;
 800405c:	e7aa      	b.n	8003fb4 <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_INTERRUPT;
 800405e:	f442 62c0 	orr.w	r2, r2, #1536	@ 0x600
  HAL_StatusTypeDef ret = HAL_OK;
 8004062:	2000      	movs	r0, #0
      break;
 8004064:	e7a6      	b.n	8003fb4 <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8004066:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
  HAL_StatusTypeDef ret = HAL_OK;
 800406a:	2000      	movs	r0, #0
      break;
 800406c:	e7a2      	b.n	8003fb4 <USB_ActivateEndpoint+0x28>
      ret = HAL_ERROR;
 800406e:	2001      	movs	r0, #1
 8004070:	e7a0      	b.n	8003fb4 <USB_ActivateEndpoint+0x28>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004072:	7809      	ldrb	r1, [r1, #0]
 8004074:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8004078:	b292      	uxth	r2, r2
 800407a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800407e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004082:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004086:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800408a:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 800408e:	e1a7      	b.n	80043e0 <USB_ActivateEndpoint+0x454>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004090:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8004094:	fa13 f282 	uxtah	r2, r3, r2
 8004098:	780c      	ldrb	r4, [r1, #0]
 800409a:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800409e:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 80040a2:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80040a6:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80040aa:	f8a2 c404 	strh.w	ip, [r2, #1028]	@ 0x404

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80040ae:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80040b2:	fa13 f282 	uxtah	r2, r3, r2
 80040b6:	780c      	ldrb	r4, [r1, #0]
 80040b8:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80040bc:	f8b2 c406 	ldrh.w	ip, [r2, #1030]	@ 0x406
 80040c0:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 80040c4:	f8a2 c406 	strh.w	ip, [r2, #1030]	@ 0x406
 80040c8:	690c      	ldr	r4, [r1, #16]
 80040ca:	bb74      	cbnz	r4, 800412a <USB_ActivateEndpoint+0x19e>
 80040cc:	f8b2 c406 	ldrh.w	ip, [r2, #1030]	@ 0x406
 80040d0:	ea6f 4c4c 	mvn.w	ip, ip, lsl #17
 80040d4:	ea6f 4c5c 	mvn.w	ip, ip, lsr #17
 80040d8:	fa1f fc8c 	uxth.w	ip, ip
 80040dc:	f8a2 c406 	strh.w	ip, [r2, #1030]	@ 0x406
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80040e0:	780c      	ldrb	r4, [r1, #0]
 80040e2:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80040e6:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 80040ea:	d00c      	beq.n	8004106 <USB_ActivateEndpoint+0x17a>
 80040ec:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80040f0:	b292      	uxth	r2, r2
 80040f2:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 80040f6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80040fa:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 80040fe:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004102:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->num == 0U)
 8004106:	7809      	ldrb	r1, [r1, #0]
 8004108:	bbc9      	cbnz	r1, 800417e <USB_ActivateEndpoint+0x1f2>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800410a:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 800410e:	b292      	uxth	r2, r2
 8004110:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004114:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004118:	f482 5240 	eor.w	r2, r2, #12288	@ 0x3000
 800411c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004120:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004124:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8004128:	e15a      	b.n	80043e0 <USB_ActivateEndpoint+0x454>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800412a:	2c3e      	cmp	r4, #62	@ 0x3e
 800412c:	d812      	bhi.n	8004154 <USB_ActivateEndpoint+0x1c8>
 800412e:	ea4f 0c54 	mov.w	ip, r4, lsr #1
 8004132:	f014 0f01 	tst.w	r4, #1
 8004136:	d001      	beq.n	800413c <USB_ActivateEndpoint+0x1b0>
 8004138:	f10c 0c01 	add.w	ip, ip, #1
 800413c:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8004140:	b2a4      	uxth	r4, r4
 8004142:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 8004146:	fa1f fc8c 	uxth.w	ip, ip
 800414a:	ea44 040c 	orr.w	r4, r4, ip
 800414e:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 8004152:	e7c5      	b.n	80040e0 <USB_ActivateEndpoint+0x154>
 8004154:	ea4f 1c54 	mov.w	ip, r4, lsr #5
 8004158:	f014 0f1f 	tst.w	r4, #31
 800415c:	d101      	bne.n	8004162 <USB_ActivateEndpoint+0x1d6>
 800415e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8004162:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8004166:	b2a4      	uxth	r4, r4
 8004168:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 800416c:	fa1f fc8c 	uxth.w	ip, ip
 8004170:	ea44 040c 	orr.w	r4, r4, ip
 8004174:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 8004178:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 800417c:	e7b0      	b.n	80040e0 <USB_ActivateEndpoint+0x154>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800417e:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8004182:	b292      	uxth	r2, r2
 8004184:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004188:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800418c:	f482 5200 	eor.w	r2, r2, #8192	@ 0x2000
 8004190:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004194:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004198:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 800419c:	e120      	b.n	80043e0 <USB_ActivateEndpoint+0x454>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800419e:	78ca      	ldrb	r2, [r1, #3]
 80041a0:	2a02      	cmp	r2, #2
 80041a2:	d074      	beq.n	800428e <USB_ActivateEndpoint+0x302>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80041a4:	f891 c000 	ldrb.w	ip, [r1]
 80041a8:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 80041ac:	b292      	uxth	r2, r2
 80041ae:	f422 42e2 	bic.w	r2, r2, #28928	@ 0x7100
 80041b2:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80041b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80041ba:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80041be:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80041c2:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80041c6:	fa13 f282 	uxtah	r2, r3, r2
 80041ca:	f891 c000 	ldrb.w	ip, [r1]
 80041ce:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 80041d2:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 80041d6:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80041da:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80041de:	f8a2 c400 	strh.w	ip, [r2, #1024]	@ 0x400
 80041e2:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80041e6:	fa13 f282 	uxtah	r2, r3, r2
 80041ea:	f891 c000 	ldrb.w	ip, [r1]
 80041ee:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 80041f2:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
 80041f6:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80041fa:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 80041fe:	f8a2 c404 	strh.w	ip, [r2, #1028]	@ 0x404

    if (ep->is_in == 0U)
 8004202:	784a      	ldrb	r2, [r1, #1]
 8004204:	2a00      	cmp	r2, #0
 8004206:	f040 80f7 	bne.w	80043f8 <USB_ActivateEndpoint+0x46c>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800420a:	780c      	ldrb	r4, [r1, #0]
 800420c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8004210:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8004214:	d00c      	beq.n	8004230 <USB_ActivateEndpoint+0x2a4>
 8004216:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800421a:	b292      	uxth	r2, r2
 800421c:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004220:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004224:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8004228:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800422c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004230:	780c      	ldrb	r4, [r1, #0]
 8004232:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8004236:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800423a:	d00c      	beq.n	8004256 <USB_ActivateEndpoint+0x2ca>
 800423c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8004240:	b292      	uxth	r2, r2
 8004242:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004246:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800424a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800424e:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8004252:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8004256:	784a      	ldrb	r2, [r1, #1]
 8004258:	2a00      	cmp	r2, #0
 800425a:	d151      	bne.n	8004300 <USB_ActivateEndpoint+0x374>
 800425c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8004260:	fa13 f282 	uxtah	r2, r3, r2
 8004264:	780c      	ldrb	r4, [r1, #0]
 8004266:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800426a:	f8b2 4402 	ldrh.w	r4, [r2, #1026]	@ 0x402
 800426e:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8004272:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 8004276:	690c      	ldr	r4, [r1, #16]
 8004278:	b9c4      	cbnz	r4, 80042ac <USB_ActivateEndpoint+0x320>
 800427a:	f8b2 4402 	ldrh.w	r4, [r2, #1026]	@ 0x402
 800427e:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 8004282:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8004286:	b2a4      	uxth	r4, r4
 8004288:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 800428c:	e03a      	b.n	8004304 <USB_ActivateEndpoint+0x378>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800428e:	780c      	ldrb	r4, [r1, #0]
 8004290:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8004294:	b292      	uxth	r2, r2
 8004296:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800429a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800429e:	f442 4201 	orr.w	r2, r2, #33024	@ 0x8100
 80042a2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80042a6:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 80042aa:	e78a      	b.n	80041c2 <USB_ActivateEndpoint+0x236>
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80042ac:	2c3e      	cmp	r4, #62	@ 0x3e
 80042ae:	d812      	bhi.n	80042d6 <USB_ActivateEndpoint+0x34a>
 80042b0:	ea4f 0c54 	mov.w	ip, r4, lsr #1
 80042b4:	f014 0f01 	tst.w	r4, #1
 80042b8:	d001      	beq.n	80042be <USB_ActivateEndpoint+0x332>
 80042ba:	f10c 0c01 	add.w	ip, ip, #1
 80042be:	f8b2 4402 	ldrh.w	r4, [r2, #1026]	@ 0x402
 80042c2:	b2a4      	uxth	r4, r4
 80042c4:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 80042c8:	fa1f fc8c 	uxth.w	ip, ip
 80042cc:	ea44 040c 	orr.w	r4, r4, ip
 80042d0:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 80042d4:	e016      	b.n	8004304 <USB_ActivateEndpoint+0x378>
 80042d6:	ea4f 1c54 	mov.w	ip, r4, lsr #5
 80042da:	f014 0f1f 	tst.w	r4, #31
 80042de:	d101      	bne.n	80042e4 <USB_ActivateEndpoint+0x358>
 80042e0:	f10c 3cff 	add.w	ip, ip, #4294967295
 80042e4:	f8b2 4402 	ldrh.w	r4, [r2, #1026]	@ 0x402
 80042e8:	b2a4      	uxth	r4, r4
 80042ea:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 80042ee:	fa1f fc8c 	uxth.w	ip, ip
 80042f2:	ea44 040c 	orr.w	r4, r4, ip
 80042f6:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 80042fa:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 80042fe:	e001      	b.n	8004304 <USB_ActivateEndpoint+0x378>
 8004300:	2a01      	cmp	r2, #1
 8004302:	d01b      	beq.n	800433c <USB_ActivateEndpoint+0x3b0>
 8004304:	784a      	ldrb	r2, [r1, #1]
 8004306:	2a00      	cmp	r2, #0
 8004308:	d14d      	bne.n	80043a6 <USB_ActivateEndpoint+0x41a>
 800430a:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 800430e:	fa13 f282 	uxtah	r2, r3, r2
 8004312:	780c      	ldrb	r4, [r1, #0]
 8004314:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8004318:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 800431c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8004320:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 8004324:	690c      	ldr	r4, [r1, #16]
 8004326:	b9a4      	cbnz	r4, 8004352 <USB_ActivateEndpoint+0x3c6>
 8004328:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 800432c:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 8004330:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8004334:	b2a4      	uxth	r4, r4
 8004336:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 800433a:	e036      	b.n	80043aa <USB_ActivateEndpoint+0x41e>
 800433c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8004340:	fa13 f282 	uxtah	r2, r3, r2
 8004344:	780c      	ldrb	r4, [r1, #0]
 8004346:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800434a:	8a0c      	ldrh	r4, [r1, #16]
 800434c:	f8a2 4402 	strh.w	r4, [r2, #1026]	@ 0x402
 8004350:	e7d8      	b.n	8004304 <USB_ActivateEndpoint+0x378>
 8004352:	2c3e      	cmp	r4, #62	@ 0x3e
 8004354:	d812      	bhi.n	800437c <USB_ActivateEndpoint+0x3f0>
 8004356:	ea4f 0c54 	mov.w	ip, r4, lsr #1
 800435a:	f014 0f01 	tst.w	r4, #1
 800435e:	d001      	beq.n	8004364 <USB_ActivateEndpoint+0x3d8>
 8004360:	f10c 0c01 	add.w	ip, ip, #1
 8004364:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 8004368:	b2a4      	uxth	r4, r4
 800436a:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 800436e:	fa1f fc8c 	uxth.w	ip, ip
 8004372:	ea44 040c 	orr.w	r4, r4, ip
 8004376:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 800437a:	e016      	b.n	80043aa <USB_ActivateEndpoint+0x41e>
 800437c:	ea4f 1c54 	mov.w	ip, r4, lsr #5
 8004380:	f014 0f1f 	tst.w	r4, #31
 8004384:	d101      	bne.n	800438a <USB_ActivateEndpoint+0x3fe>
 8004386:	f10c 3cff 	add.w	ip, ip, #4294967295
 800438a:	f8b2 4406 	ldrh.w	r4, [r2, #1030]	@ 0x406
 800438e:	b2a4      	uxth	r4, r4
 8004390:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 8004394:	fa1f fc8c 	uxth.w	ip, ip
 8004398:	ea44 040c 	orr.w	r4, r4, ip
 800439c:	f444 4400 	orr.w	r4, r4, #32768	@ 0x8000
 80043a0:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 80043a4:	e001      	b.n	80043aa <USB_ActivateEndpoint+0x41e>
 80043a6:	2a01      	cmp	r2, #1
 80043a8:	d01b      	beq.n	80043e2 <USB_ActivateEndpoint+0x456>

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80043aa:	f891 c000 	ldrb.w	ip, [r1]
 80043ae:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 80043b2:	b292      	uxth	r2, r2
 80043b4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80043b8:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80043bc:	f482 5240 	eor.w	r2, r2, #12288	@ 0x3000
 80043c0:	f248 0480 	movw	r4, #32896	@ 0x8080
 80043c4:	4322      	orrs	r2, r4
 80043c6:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80043ca:	7809      	ldrb	r1, [r1, #0]
 80043cc:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80043d0:	b292      	uxth	r2, r2
 80043d2:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 80043d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043da:	4322      	orrs	r2, r4
 80043dc:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 80043e0:	bd10      	pop	{r4, pc}
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80043e2:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80043e6:	fa13 f282 	uxtah	r2, r3, r2
 80043ea:	780c      	ldrb	r4, [r1, #0]
 80043ec:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80043f0:	8a0c      	ldrh	r4, [r1, #16]
 80043f2:	f8a2 4406 	strh.w	r4, [r2, #1030]	@ 0x406
 80043f6:	e7d8      	b.n	80043aa <USB_ActivateEndpoint+0x41e>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80043f8:	780c      	ldrb	r4, [r1, #0]
 80043fa:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 80043fe:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8004402:	d00c      	beq.n	800441e <USB_ActivateEndpoint+0x492>
 8004404:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8004408:	b292      	uxth	r2, r2
 800440a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800440e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004412:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8004416:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800441a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800441e:	780c      	ldrb	r4, [r1, #0]
 8004420:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8004424:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8004428:	d00c      	beq.n	8004444 <USB_ActivateEndpoint+0x4b8>
 800442a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800442e:	b292      	uxth	r2, r2
 8004430:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004434:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004438:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800443c:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8004440:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      if (ep->type != EP_TYPE_ISOC)
 8004444:	78ca      	ldrb	r2, [r1, #3]
 8004446:	2a01      	cmp	r2, #1
 8004448:	d01e      	beq.n	8004488 <USB_ActivateEndpoint+0x4fc>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800444a:	780c      	ldrb	r4, [r1, #0]
 800444c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8004450:	b292      	uxth	r2, r2
 8004452:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004456:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800445a:	f082 0220 	eor.w	r2, r2, #32
 800445e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004462:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004466:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800446a:	7809      	ldrb	r1, [r1, #0]
 800446c:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8004470:	b292      	uxth	r2, r2
 8004472:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004476:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800447a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800447e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004482:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8004486:	e7ab      	b.n	80043e0 <USB_ActivateEndpoint+0x454>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004488:	780c      	ldrb	r4, [r1, #0]
 800448a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800448e:	b292      	uxth	r2, r2
 8004490:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8004494:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004498:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800449c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80044a0:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 80044a4:	e7e1      	b.n	800446a <USB_ActivateEndpoint+0x4de>

080044a6 <USB_DeactivateEndpoint>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 80044a6:	7b0b      	ldrb	r3, [r1, #12]
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d146      	bne.n	800453a <USB_DeactivateEndpoint+0x94>
  {
    if (ep->is_in != 0U)
 80044ac:	784b      	ldrb	r3, [r1, #1]
 80044ae:	b313      	cbz	r3, 80044f6 <USB_DeactivateEndpoint+0x50>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80044b0:	780a      	ldrb	r2, [r1, #0]
 80044b2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80044b6:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80044ba:	d00c      	beq.n	80044d6 <USB_DeactivateEndpoint+0x30>
 80044bc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044ca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044ce:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80044d2:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80044d6:	780a      	ldrb	r2, [r1, #0]
 80044d8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80044dc:	b29b      	uxth	r3, r3
 80044de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80044e2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80044ee:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 80044f2:	2000      	movs	r0, #0
 80044f4:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80044f6:	780a      	ldrb	r2, [r1, #0]
 80044f8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80044fc:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8004500:	d00c      	beq.n	800451c <USB_DeactivateEndpoint+0x76>
 8004502:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004506:	b29b      	uxth	r3, r3
 8004508:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800450c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004510:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004514:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004518:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800451c:	780a      	ldrb	r2, [r1, #0]
 800451e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004522:	b29b      	uxth	r3, r3
 8004524:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004528:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800452c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004530:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004534:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8004538:	e7db      	b.n	80044f2 <USB_DeactivateEndpoint+0x4c>
    if (ep->is_in == 0U)
 800453a:	784b      	ldrb	r3, [r1, #1]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d14e      	bne.n	80045de <USB_DeactivateEndpoint+0x138>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004540:	780a      	ldrb	r2, [r1, #0]
 8004542:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004546:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 800454a:	d00c      	beq.n	8004566 <USB_DeactivateEndpoint+0xc0>
 800454c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004550:	b29b      	uxth	r3, r3
 8004552:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800455a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800455e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004562:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004566:	780a      	ldrb	r2, [r1, #0]
 8004568:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800456c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8004570:	d00c      	beq.n	800458c <USB_DeactivateEndpoint+0xe6>
 8004572:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004576:	b29b      	uxth	r3, r3
 8004578:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800457c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004580:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004584:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004588:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 800458c:	780a      	ldrb	r2, [r1, #0]
 800458e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004592:	b29b      	uxth	r3, r3
 8004594:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004598:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800459c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80045a0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80045a4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80045a8:	780a      	ldrb	r2, [r1, #0]
 80045aa:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80045ae:	b29b      	uxth	r3, r3
 80045b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80045b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045b8:	f248 0c80 	movw	ip, #32896	@ 0x8080
 80045bc:	ea43 030c 	orr.w	r3, r3, ip
 80045c0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80045c4:	780a      	ldrb	r2, [r1, #0]
 80045c6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80045d4:	ea43 030c 	orr.w	r3, r3, ip
 80045d8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 80045dc:	e789      	b.n	80044f2 <USB_DeactivateEndpoint+0x4c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80045de:	780a      	ldrb	r2, [r1, #0]
 80045e0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80045e4:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 80045e8:	d00c      	beq.n	8004604 <USB_DeactivateEndpoint+0x15e>
 80045ea:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80045ee:	b29b      	uxth	r3, r3
 80045f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80045f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80045fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004600:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004604:	780a      	ldrb	r2, [r1, #0]
 8004606:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800460a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800460e:	d00c      	beq.n	800462a <USB_DeactivateEndpoint+0x184>
 8004610:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004614:	b29b      	uxth	r3, r3
 8004616:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800461a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800461e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004622:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004626:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 800462a:	780a      	ldrb	r2, [r1, #0]
 800462c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004630:	b29b      	uxth	r3, r3
 8004632:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004636:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800463a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800463e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004642:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004646:	780a      	ldrb	r2, [r1, #0]
 8004648:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800464c:	b29b      	uxth	r3, r3
 800464e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004652:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004656:	f248 0c80 	movw	ip, #32896	@ 0x8080
 800465a:	ea43 030c 	orr.w	r3, r3, ip
 800465e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004662:	780a      	ldrb	r2, [r1, #0]
 8004664:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004668:	b29b      	uxth	r3, r3
 800466a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800466e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004672:	ea43 030c 	orr.w	r3, r3, ip
 8004676:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 800467a:	e73a      	b.n	80044f2 <USB_DeactivateEndpoint+0x4c>

0800467c <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 800467c:	784b      	ldrb	r3, [r1, #1]
 800467e:	b18b      	cbz	r3, 80046a4 <USB_EPSetStall+0x28>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8004680:	780a      	ldrb	r2, [r1, #0]
 8004682:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004686:	b29b      	uxth	r3, r3
 8004688:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800468c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004690:	f083 0310 	eor.w	r3, r3, #16
 8004694:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004698:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800469c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
  }

  return HAL_OK;
}
 80046a0:	2000      	movs	r0, #0
 80046a2:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80046a4:	780a      	ldrb	r2, [r1, #0]
 80046a6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80046aa:	b29b      	uxth	r3, r3
 80046ac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80046b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046b4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80046b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80046bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046c0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 80046c4:	e7ec      	b.n	80046a0 <USB_EPSetStall+0x24>

080046c6 <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 80046c6:	784b      	ldrb	r3, [r1, #1]
 80046c8:	b333      	cbz	r3, 8004718 <USB_EPClearStall+0x52>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80046ca:	780a      	ldrb	r2, [r1, #0]
 80046cc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80046d0:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80046d4:	d00c      	beq.n	80046f0 <USB_EPClearStall+0x2a>
 80046d6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80046da:	b29b      	uxth	r3, r3
 80046dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80046e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80046e8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80046ec:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

    if (ep->type != EP_TYPE_ISOC)
 80046f0:	78cb      	ldrb	r3, [r1, #3]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d033      	beq.n	800475e <USB_EPClearStall+0x98>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80046f6:	780a      	ldrb	r2, [r1, #0]
 80046f8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004702:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004706:	f083 0320 	eor.w	r3, r3, #32
 800470a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800470e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004712:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8004716:	e022      	b.n	800475e <USB_EPClearStall+0x98>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004718:	780a      	ldrb	r2, [r1, #0]
 800471a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800471e:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8004722:	d00c      	beq.n	800473e <USB_EPClearStall+0x78>
 8004724:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004728:	b29b      	uxth	r3, r3
 800472a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800472e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004732:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004736:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800473a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800473e:	780a      	ldrb	r2, [r1, #0]
 8004740:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004744:	b29b      	uxth	r3, r3
 8004746:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800474a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800474e:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 8004752:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004756:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800475a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 800475e:	2000      	movs	r0, #0
 8004760:	4770      	bx	lr

08004762 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8004762:	b911      	cbnz	r1, 800476a <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8004764:	2380      	movs	r3, #128	@ 0x80
 8004766:	f8a0 304c 	strh.w	r3, [r0, #76]	@ 0x4c
  }

  return HAL_OK;
}
 800476a:	2000      	movs	r0, #0
 800476c:	4770      	bx	lr

0800476e <USB_DevConnect>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800476e:	f8b0 3058 	ldrh.w	r3, [r0, #88]	@ 0x58
 8004772:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004776:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800477a:	b29b      	uxth	r3, r3
 800477c:	f8a0 3058 	strh.w	r3, [r0, #88]	@ 0x58

  return HAL_OK;
}
 8004780:	2000      	movs	r0, #0
 8004782:	4770      	bx	lr

08004784 <USB_ReadInterrupts>:
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8004784:	f8b0 0044 	ldrh.w	r0, [r0, #68]	@ 0x44
  return tmpreg;
}
 8004788:	b280      	uxth	r0, r0
 800478a:	4770      	bx	lr

0800478c <USB_WritePMA>:
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800478c:	3301      	adds	r3, #1
 800478e:	085b      	lsrs	r3, r3, #1
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8004790:	4402      	add	r2, r0
 8004792:	f502 6280 	add.w	r2, r2, #1024	@ 0x400

  for (count = n; count != 0U; count--)
 8004796:	e008      	b.n	80047aa <USB_WritePMA+0x1e>
  {
    WrVal = pBuf[0];
 8004798:	7808      	ldrb	r0, [r1, #0]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800479a:	f891 c001 	ldrb.w	ip, [r1, #1]
 800479e:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
    *pdwVal = (WrVal & 0xFFFFU);
 80047a2:	f822 0b02 	strh.w	r0, [r2], #2
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
    pBuf++;
 80047a6:	3102      	adds	r1, #2
  for (count = n; count != 0U; count--)
 80047a8:	3b01      	subs	r3, #1
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d1f4      	bne.n	8004798 <USB_WritePMA+0xc>
  }
}
 80047ae:	4770      	bx	lr

080047b0 <USB_EPStartXfer>:
{
 80047b0:	b570      	push	{r4, r5, r6, lr}
 80047b2:	4605      	mov	r5, r0
 80047b4:	460c      	mov	r4, r1
  if (ep->is_in == 1U)
 80047b6:	784b      	ldrb	r3, [r1, #1]
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d01a      	beq.n	80047f2 <USB_EPStartXfer+0x42>
    if (ep->doublebuffer == 0U)
 80047bc:	7b0b      	ldrb	r3, [r1, #12]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	f040 8292 	bne.w	8004ce8 <USB_EPStartXfer+0x538>
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 80047c4:	698b      	ldr	r3, [r1, #24]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	f040 8265 	bne.w	8004c96 <USB_EPStartXfer+0x4e6>
 80047cc:	78cb      	ldrb	r3, [r1, #3]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	f040 8261 	bne.w	8004c96 <USB_EPStartXfer+0x4e6>
        PCD_SET_OUT_STATUS(USBx, ep->num);
 80047d4:	780a      	ldrb	r2, [r1, #0]
 80047d6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80047da:	b29b      	uxth	r3, r3
 80047dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80047e0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047e4:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80047e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80047ec:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 80047f0:	e25f      	b.n	8004cb2 <USB_EPStartXfer+0x502>
    if (ep->xfer_len > ep->maxpacket)
 80047f2:	698e      	ldr	r6, [r1, #24]
 80047f4:	690a      	ldr	r2, [r1, #16]
 80047f6:	4296      	cmp	r6, r2
 80047f8:	d900      	bls.n	80047fc <USB_EPStartXfer+0x4c>
      len = ep->maxpacket;
 80047fa:	4616      	mov	r6, r2
    if (ep->doublebuffer == 0U)
 80047fc:	7b21      	ldrb	r1, [r4, #12]
 80047fe:	b341      	cbz	r1, 8004852 <USB_EPStartXfer+0xa2>
      if (ep->type == EP_TYPE_BULK)
 8004800:	78e1      	ldrb	r1, [r4, #3]
 8004802:	2902      	cmp	r1, #2
 8004804:	d047      	beq.n	8004896 <USB_EPStartXfer+0xe6>
        ep->xfer_len_db -= len;
 8004806:	6a22      	ldr	r2, [r4, #32]
 8004808:	1b92      	subs	r2, r2, r6
 800480a:	6222      	str	r2, [r4, #32]
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800480c:	7822      	ldrb	r2, [r4, #0]
 800480e:	f835 1022 	ldrh.w	r1, [r5, r2, lsl #2]
 8004812:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8004816:	f000 81f6 	beq.w	8004c06 <USB_EPStartXfer+0x456>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800481a:	2b00      	cmp	r3, #0
 800481c:	f040 81e3 	bne.w	8004be6 <USB_EPStartXfer+0x436>
 8004820:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8004824:	fa15 f383 	uxtah	r3, r5, r3
 8004828:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 800482c:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	@ 0x406
 8004830:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004834:	f8a2 3406 	strh.w	r3, [r2, #1030]	@ 0x406
 8004838:	2e00      	cmp	r6, #0
 800483a:	f040 81b4 	bne.w	8004ba6 <USB_EPStartXfer+0x3f6>
 800483e:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	@ 0x406
 8004842:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004846:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800484a:	b29b      	uxth	r3, r3
 800484c:	f8a2 3406 	strh.w	r3, [r2, #1030]	@ 0x406
 8004850:	e1d2      	b.n	8004bf8 <USB_EPStartXfer+0x448>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8004852:	b2b6      	uxth	r6, r6
 8004854:	4633      	mov	r3, r6
 8004856:	88e2      	ldrh	r2, [r4, #6]
 8004858:	6961      	ldr	r1, [r4, #20]
 800485a:	4628      	mov	r0, r5
 800485c:	f7ff ff96 	bl	800478c <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004860:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8004864:	fa15 f383 	uxtah	r3, r5, r3
 8004868:	7822      	ldrb	r2, [r4, #0]
 800486a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800486e:	f8a3 6402 	strh.w	r6, [r3, #1026]	@ 0x402
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004872:	7822      	ldrb	r2, [r4, #0]
 8004874:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8004878:	b29b      	uxth	r3, r3
 800487a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800487e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004882:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 8004886:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800488a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800488e:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 8004892:	2000      	movs	r0, #0
 8004894:	e224      	b.n	8004ce0 <USB_EPStartXfer+0x530>
        if (ep->xfer_len_db > ep->maxpacket)
 8004896:	6a23      	ldr	r3, [r4, #32]
 8004898:	429a      	cmp	r2, r3
 800489a:	f080 8166 	bcs.w	8004b6a <USB_EPStartXfer+0x3ba>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800489e:	7822      	ldrb	r2, [r4, #0]
 80048a0:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80048aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80048ae:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80048b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80048b6:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
          ep->xfer_len_db -= len;
 80048ba:	6a23      	ldr	r3, [r4, #32]
 80048bc:	1b9b      	subs	r3, r3, r6
 80048be:	6223      	str	r3, [r4, #32]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80048c0:	7823      	ldrb	r3, [r4, #0]
 80048c2:	f835 2023 	ldrh.w	r2, [r5, r3, lsl #2]
 80048c6:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80048ca:	f000 80a7 	beq.w	8004a1c <USB_EPStartXfer+0x26c>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80048ce:	7862      	ldrb	r2, [r4, #1]
 80048d0:	bbb2      	cbnz	r2, 8004940 <USB_EPStartXfer+0x190>
 80048d2:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 80048d6:	fa15 f282 	uxtah	r2, r5, r2
 80048da:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80048de:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 80048e2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80048e6:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 80048ea:	b94e      	cbnz	r6, 8004900 <USB_EPStartXfer+0x150>
 80048ec:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 80048f0:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80048f4:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80048f8:	b292      	uxth	r2, r2
 80048fa:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 80048fe:	e021      	b.n	8004944 <USB_EPStartXfer+0x194>
 8004900:	2e3e      	cmp	r6, #62	@ 0x3e
 8004902:	d80d      	bhi.n	8004920 <USB_EPStartXfer+0x170>
 8004904:	0872      	lsrs	r2, r6, #1
 8004906:	f016 0f01 	tst.w	r6, #1
 800490a:	d000      	beq.n	800490e <USB_EPStartXfer+0x15e>
 800490c:	3201      	adds	r2, #1
 800490e:	f8b3 1406 	ldrh.w	r1, [r3, #1030]	@ 0x406
 8004912:	b289      	uxth	r1, r1
 8004914:	0292      	lsls	r2, r2, #10
 8004916:	b292      	uxth	r2, r2
 8004918:	430a      	orrs	r2, r1
 800491a:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 800491e:	e011      	b.n	8004944 <USB_EPStartXfer+0x194>
 8004920:	0971      	lsrs	r1, r6, #5
 8004922:	f016 0f1f 	tst.w	r6, #31
 8004926:	d100      	bne.n	800492a <USB_EPStartXfer+0x17a>
 8004928:	3901      	subs	r1, #1
 800492a:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 800492e:	b292      	uxth	r2, r2
 8004930:	0289      	lsls	r1, r1, #10
 8004932:	b289      	uxth	r1, r1
 8004934:	430a      	orrs	r2, r1
 8004936:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800493a:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 800493e:	e001      	b.n	8004944 <USB_EPStartXfer+0x194>
 8004940:	2a01      	cmp	r2, #1
 8004942:	d029      	beq.n	8004998 <USB_EPStartXfer+0x1e8>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004944:	b2b3      	uxth	r3, r6
 8004946:	8962      	ldrh	r2, [r4, #10]
 8004948:	6961      	ldr	r1, [r4, #20]
 800494a:	4628      	mov	r0, r5
 800494c:	f7ff ff1e 	bl	800478c <USB_WritePMA>
            ep->xfer_buff += len;
 8004950:	6963      	ldr	r3, [r4, #20]
 8004952:	4433      	add	r3, r6
 8004954:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 8004956:	6a23      	ldr	r3, [r4, #32]
 8004958:	6922      	ldr	r2, [r4, #16]
 800495a:	4293      	cmp	r3, r2
 800495c:	d926      	bls.n	80049ac <USB_EPStartXfer+0x1fc>
              ep->xfer_len_db -= len;
 800495e:	1b9b      	subs	r3, r3, r6
 8004960:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004962:	7863      	ldrb	r3, [r4, #1]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d145      	bne.n	80049f4 <USB_EPStartXfer+0x244>
 8004968:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 800496c:	fa15 f383 	uxtah	r3, r5, r3
 8004970:	7822      	ldrb	r2, [r4, #0]
 8004972:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004976:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 800497a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800497e:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8004982:	b9be      	cbnz	r6, 80049b4 <USB_EPStartXfer+0x204>
 8004984:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8004988:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800498c:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8004990:	b292      	uxth	r2, r2
 8004992:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8004996:	e02f      	b.n	80049f8 <USB_EPStartXfer+0x248>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004998:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 800499c:	fa15 f282 	uxtah	r2, r5, r2
 80049a0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80049a4:	b2b2      	uxth	r2, r6
 80049a6:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 80049aa:	e7cb      	b.n	8004944 <USB_EPStartXfer+0x194>
              ep->xfer_len_db = 0U;
 80049ac:	2200      	movs	r2, #0
 80049ae:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 80049b0:	461e      	mov	r6, r3
 80049b2:	e7d6      	b.n	8004962 <USB_EPStartXfer+0x1b2>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80049b4:	2e3e      	cmp	r6, #62	@ 0x3e
 80049b6:	d80d      	bhi.n	80049d4 <USB_EPStartXfer+0x224>
 80049b8:	0872      	lsrs	r2, r6, #1
 80049ba:	f016 0f01 	tst.w	r6, #1
 80049be:	d000      	beq.n	80049c2 <USB_EPStartXfer+0x212>
 80049c0:	3201      	adds	r2, #1
 80049c2:	f8b3 1402 	ldrh.w	r1, [r3, #1026]	@ 0x402
 80049c6:	b289      	uxth	r1, r1
 80049c8:	0292      	lsls	r2, r2, #10
 80049ca:	b292      	uxth	r2, r2
 80049cc:	430a      	orrs	r2, r1
 80049ce:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 80049d2:	e011      	b.n	80049f8 <USB_EPStartXfer+0x248>
 80049d4:	0971      	lsrs	r1, r6, #5
 80049d6:	f016 0f1f 	tst.w	r6, #31
 80049da:	d100      	bne.n	80049de <USB_EPStartXfer+0x22e>
 80049dc:	3901      	subs	r1, #1
 80049de:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 80049e2:	b292      	uxth	r2, r2
 80049e4:	0289      	lsls	r1, r1, #10
 80049e6:	b289      	uxth	r1, r1
 80049e8:	430a      	orrs	r2, r1
 80049ea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80049ee:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 80049f2:	e001      	b.n	80049f8 <USB_EPStartXfer+0x248>
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d006      	beq.n	8004a06 <USB_EPStartXfer+0x256>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80049f8:	b2b3      	uxth	r3, r6
 80049fa:	8922      	ldrh	r2, [r4, #8]
 80049fc:	6961      	ldr	r1, [r4, #20]
 80049fe:	4628      	mov	r0, r5
 8004a00:	f7ff fec4 	bl	800478c <USB_WritePMA>
 8004a04:	e735      	b.n	8004872 <USB_EPStartXfer+0xc2>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004a06:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8004a0a:	fa15 f383 	uxtah	r3, r5, r3
 8004a0e:	7822      	ldrb	r2, [r4, #0]
 8004a10:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004a14:	b2b2      	uxth	r2, r6
 8004a16:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8004a1a:	e7ed      	b.n	80049f8 <USB_EPStartXfer+0x248>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004a1c:	7862      	ldrb	r2, [r4, #1]
 8004a1e:	bbb2      	cbnz	r2, 8004a8e <USB_EPStartXfer+0x2de>
 8004a20:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 8004a24:	fa15 f282 	uxtah	r2, r5, r2
 8004a28:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004a2c:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8004a30:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004a34:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8004a38:	b94e      	cbnz	r6, 8004a4e <USB_EPStartXfer+0x29e>
 8004a3a:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8004a3e:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8004a42:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8004a46:	b292      	uxth	r2, r2
 8004a48:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8004a4c:	e021      	b.n	8004a92 <USB_EPStartXfer+0x2e2>
 8004a4e:	2e3e      	cmp	r6, #62	@ 0x3e
 8004a50:	d80d      	bhi.n	8004a6e <USB_EPStartXfer+0x2be>
 8004a52:	0872      	lsrs	r2, r6, #1
 8004a54:	f016 0f01 	tst.w	r6, #1
 8004a58:	d000      	beq.n	8004a5c <USB_EPStartXfer+0x2ac>
 8004a5a:	3201      	adds	r2, #1
 8004a5c:	f8b3 1402 	ldrh.w	r1, [r3, #1026]	@ 0x402
 8004a60:	b289      	uxth	r1, r1
 8004a62:	0292      	lsls	r2, r2, #10
 8004a64:	b292      	uxth	r2, r2
 8004a66:	430a      	orrs	r2, r1
 8004a68:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8004a6c:	e011      	b.n	8004a92 <USB_EPStartXfer+0x2e2>
 8004a6e:	0971      	lsrs	r1, r6, #5
 8004a70:	f016 0f1f 	tst.w	r6, #31
 8004a74:	d100      	bne.n	8004a78 <USB_EPStartXfer+0x2c8>
 8004a76:	3901      	subs	r1, #1
 8004a78:	f8b3 2402 	ldrh.w	r2, [r3, #1026]	@ 0x402
 8004a7c:	b292      	uxth	r2, r2
 8004a7e:	0289      	lsls	r1, r1, #10
 8004a80:	b289      	uxth	r1, r1
 8004a82:	430a      	orrs	r2, r1
 8004a84:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004a88:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8004a8c:	e001      	b.n	8004a92 <USB_EPStartXfer+0x2e2>
 8004a8e:	2a01      	cmp	r2, #1
 8004a90:	d029      	beq.n	8004ae6 <USB_EPStartXfer+0x336>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004a92:	b2b3      	uxth	r3, r6
 8004a94:	8922      	ldrh	r2, [r4, #8]
 8004a96:	6961      	ldr	r1, [r4, #20]
 8004a98:	4628      	mov	r0, r5
 8004a9a:	f7ff fe77 	bl	800478c <USB_WritePMA>
            ep->xfer_buff += len;
 8004a9e:	6963      	ldr	r3, [r4, #20]
 8004aa0:	4433      	add	r3, r6
 8004aa2:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 8004aa4:	6a23      	ldr	r3, [r4, #32]
 8004aa6:	6922      	ldr	r2, [r4, #16]
 8004aa8:	4293      	cmp	r3, r2
 8004aaa:	d926      	bls.n	8004afa <USB_EPStartXfer+0x34a>
              ep->xfer_len_db -= len;
 8004aac:	1b9b      	subs	r3, r3, r6
 8004aae:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004ab0:	7863      	ldrb	r3, [r4, #1]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d145      	bne.n	8004b42 <USB_EPStartXfer+0x392>
 8004ab6:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8004aba:	fa15 f383 	uxtah	r3, r5, r3
 8004abe:	7822      	ldrb	r2, [r4, #0]
 8004ac0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ac4:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8004ac8:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004acc:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8004ad0:	b9be      	cbnz	r6, 8004b02 <USB_EPStartXfer+0x352>
 8004ad2:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8004ad6:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8004ada:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8004ade:	b292      	uxth	r2, r2
 8004ae0:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8004ae4:	e02f      	b.n	8004b46 <USB_EPStartXfer+0x396>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004ae6:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 8004aea:	fa15 f282 	uxtah	r2, r5, r2
 8004aee:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004af2:	b2b2      	uxth	r2, r6
 8004af4:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
 8004af8:	e7cb      	b.n	8004a92 <USB_EPStartXfer+0x2e2>
              ep->xfer_len_db = 0U;
 8004afa:	2200      	movs	r2, #0
 8004afc:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 8004afe:	461e      	mov	r6, r3
 8004b00:	e7d6      	b.n	8004ab0 <USB_EPStartXfer+0x300>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004b02:	2e3e      	cmp	r6, #62	@ 0x3e
 8004b04:	d80d      	bhi.n	8004b22 <USB_EPStartXfer+0x372>
 8004b06:	0872      	lsrs	r2, r6, #1
 8004b08:	f016 0f01 	tst.w	r6, #1
 8004b0c:	d000      	beq.n	8004b10 <USB_EPStartXfer+0x360>
 8004b0e:	3201      	adds	r2, #1
 8004b10:	f8b3 1406 	ldrh.w	r1, [r3, #1030]	@ 0x406
 8004b14:	b289      	uxth	r1, r1
 8004b16:	0292      	lsls	r2, r2, #10
 8004b18:	b292      	uxth	r2, r2
 8004b1a:	430a      	orrs	r2, r1
 8004b1c:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8004b20:	e011      	b.n	8004b46 <USB_EPStartXfer+0x396>
 8004b22:	0971      	lsrs	r1, r6, #5
 8004b24:	f016 0f1f 	tst.w	r6, #31
 8004b28:	d100      	bne.n	8004b2c <USB_EPStartXfer+0x37c>
 8004b2a:	3901      	subs	r1, #1
 8004b2c:	f8b3 2406 	ldrh.w	r2, [r3, #1030]	@ 0x406
 8004b30:	b292      	uxth	r2, r2
 8004b32:	0289      	lsls	r1, r1, #10
 8004b34:	b289      	uxth	r1, r1
 8004b36:	430a      	orrs	r2, r1
 8004b38:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b3c:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8004b40:	e001      	b.n	8004b46 <USB_EPStartXfer+0x396>
 8004b42:	2b01      	cmp	r3, #1
 8004b44:	d006      	beq.n	8004b54 <USB_EPStartXfer+0x3a4>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004b46:	b2b3      	uxth	r3, r6
 8004b48:	8962      	ldrh	r2, [r4, #10]
 8004b4a:	6961      	ldr	r1, [r4, #20]
 8004b4c:	4628      	mov	r0, r5
 8004b4e:	f7ff fe1d 	bl	800478c <USB_WritePMA>
 8004b52:	e68e      	b.n	8004872 <USB_EPStartXfer+0xc2>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004b54:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8004b58:	fa15 f383 	uxtah	r3, r5, r3
 8004b5c:	7822      	ldrb	r2, [r4, #0]
 8004b5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004b62:	b2b2      	uxth	r2, r6
 8004b64:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
 8004b68:	e7ed      	b.n	8004b46 <USB_EPStartXfer+0x396>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8004b6a:	7821      	ldrb	r1, [r4, #0]
 8004b6c:	f835 2021 	ldrh.w	r2, [r5, r1, lsl #2]
 8004b70:	b292      	uxth	r2, r2
 8004b72:	f422 42e2 	bic.w	r2, r2, #28928	@ 0x7100
 8004b76:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8004b7a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004b7e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004b82:	f825 2021 	strh.w	r2, [r5, r1, lsl #2]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8004b86:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 8004b8a:	fa15 f282 	uxtah	r2, r5, r2
 8004b8e:	7821      	ldrb	r1, [r4, #0]
 8004b90:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004b9a:	8922      	ldrh	r2, [r4, #8]
 8004b9c:	6961      	ldr	r1, [r4, #20]
 8004b9e:	4628      	mov	r0, r5
 8004ba0:	f7ff fdf4 	bl	800478c <USB_WritePMA>
 8004ba4:	e665      	b.n	8004872 <USB_EPStartXfer+0xc2>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004ba6:	2e3e      	cmp	r6, #62	@ 0x3e
 8004ba8:	d80d      	bhi.n	8004bc6 <USB_EPStartXfer+0x416>
 8004baa:	0873      	lsrs	r3, r6, #1
 8004bac:	f016 0f01 	tst.w	r6, #1
 8004bb0:	d000      	beq.n	8004bb4 <USB_EPStartXfer+0x404>
 8004bb2:	3301      	adds	r3, #1
 8004bb4:	f8b2 1406 	ldrh.w	r1, [r2, #1030]	@ 0x406
 8004bb8:	b289      	uxth	r1, r1
 8004bba:	029b      	lsls	r3, r3, #10
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	430b      	orrs	r3, r1
 8004bc0:	f8a2 3406 	strh.w	r3, [r2, #1030]	@ 0x406
 8004bc4:	e018      	b.n	8004bf8 <USB_EPStartXfer+0x448>
 8004bc6:	0971      	lsrs	r1, r6, #5
 8004bc8:	f016 0f1f 	tst.w	r6, #31
 8004bcc:	d100      	bne.n	8004bd0 <USB_EPStartXfer+0x420>
 8004bce:	3901      	subs	r1, #1
 8004bd0:	f8b2 3406 	ldrh.w	r3, [r2, #1030]	@ 0x406
 8004bd4:	b29b      	uxth	r3, r3
 8004bd6:	0289      	lsls	r1, r1, #10
 8004bd8:	b289      	uxth	r1, r1
 8004bda:	430b      	orrs	r3, r1
 8004bdc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004be0:	f8a2 3406 	strh.w	r3, [r2, #1030]	@ 0x406
 8004be4:	e008      	b.n	8004bf8 <USB_EPStartXfer+0x448>
 8004be6:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8004bea:	fa15 f383 	uxtah	r3, r5, r3
 8004bee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004bf2:	b2b2      	uxth	r2, r6
 8004bf4:	f8a3 2406 	strh.w	r2, [r3, #1030]	@ 0x406
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004bf8:	b2b3      	uxth	r3, r6
 8004bfa:	8962      	ldrh	r2, [r4, #10]
 8004bfc:	6961      	ldr	r1, [r4, #20]
 8004bfe:	4628      	mov	r0, r5
 8004c00:	f7ff fdc4 	bl	800478c <USB_WritePMA>
 8004c04:	e635      	b.n	8004872 <USB_EPStartXfer+0xc2>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8004c06:	bbb3      	cbnz	r3, 8004c76 <USB_EPStartXfer+0x4c6>
 8004c08:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8004c0c:	fa15 f383 	uxtah	r3, r5, r3
 8004c10:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
 8004c14:	f8b2 3402 	ldrh.w	r3, [r2, #1026]	@ 0x402
 8004c18:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004c1c:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
 8004c20:	b94e      	cbnz	r6, 8004c36 <USB_EPStartXfer+0x486>
 8004c22:	f8b2 3402 	ldrh.w	r3, [r2, #1026]	@ 0x402
 8004c26:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c2a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c2e:	b29b      	uxth	r3, r3
 8004c30:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
 8004c34:	e028      	b.n	8004c88 <USB_EPStartXfer+0x4d8>
 8004c36:	2e3e      	cmp	r6, #62	@ 0x3e
 8004c38:	d80d      	bhi.n	8004c56 <USB_EPStartXfer+0x4a6>
 8004c3a:	0873      	lsrs	r3, r6, #1
 8004c3c:	f016 0f01 	tst.w	r6, #1
 8004c40:	d000      	beq.n	8004c44 <USB_EPStartXfer+0x494>
 8004c42:	3301      	adds	r3, #1
 8004c44:	f8b2 1402 	ldrh.w	r1, [r2, #1026]	@ 0x402
 8004c48:	b289      	uxth	r1, r1
 8004c4a:	029b      	lsls	r3, r3, #10
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	430b      	orrs	r3, r1
 8004c50:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
 8004c54:	e018      	b.n	8004c88 <USB_EPStartXfer+0x4d8>
 8004c56:	0971      	lsrs	r1, r6, #5
 8004c58:	f016 0f1f 	tst.w	r6, #31
 8004c5c:	d100      	bne.n	8004c60 <USB_EPStartXfer+0x4b0>
 8004c5e:	3901      	subs	r1, #1
 8004c60:	f8b2 3402 	ldrh.w	r3, [r2, #1026]	@ 0x402
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	0289      	lsls	r1, r1, #10
 8004c68:	b289      	uxth	r1, r1
 8004c6a:	430b      	orrs	r3, r1
 8004c6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004c70:	f8a2 3402 	strh.w	r3, [r2, #1026]	@ 0x402
 8004c74:	e008      	b.n	8004c88 <USB_EPStartXfer+0x4d8>
 8004c76:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8004c7a:	fa15 f383 	uxtah	r3, r5, r3
 8004c7e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004c82:	b2b2      	uxth	r2, r6
 8004c84:	f8a3 2402 	strh.w	r2, [r3, #1026]	@ 0x402
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004c88:	b2b3      	uxth	r3, r6
 8004c8a:	8922      	ldrh	r2, [r4, #8]
 8004c8c:	6961      	ldr	r1, [r4, #20]
 8004c8e:	4628      	mov	r0, r5
 8004c90:	f7ff fd7c 	bl	800478c <USB_WritePMA>
 8004c94:	e5ed      	b.n	8004872 <USB_EPStartXfer+0xc2>
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8004c96:	7822      	ldrb	r2, [r4, #0]
 8004c98:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8004c9c:	b29b      	uxth	r3, r3
 8004c9e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8004ca2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ca6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004caa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cae:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
      if (ep->xfer_len > ep->maxpacket)
 8004cb2:	69a3      	ldr	r3, [r4, #24]
 8004cb4:	6922      	ldr	r2, [r4, #16]
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d913      	bls.n	8004ce2 <USB_EPStartXfer+0x532>
        ep->xfer_len -= ep->maxpacket;
 8004cba:	1a9b      	subs	r3, r3, r2
 8004cbc:	61a3      	str	r3, [r4, #24]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004cbe:	7822      	ldrb	r2, [r4, #0]
 8004cc0:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004cca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cce:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 8004cd2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004cd6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cda:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 8004cde:	2000      	movs	r0, #0
}
 8004ce0:	bd70      	pop	{r4, r5, r6, pc}
        ep->xfer_len = 0U;
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	61a3      	str	r3, [r4, #24]
 8004ce6:	e7ea      	b.n	8004cbe <USB_EPStartXfer+0x50e>
      if (ep->type == EP_TYPE_BULK)
 8004ce8:	78cb      	ldrb	r3, [r1, #3]
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d004      	beq.n	8004cf8 <USB_EPStartXfer+0x548>
      else if (ep->type == EP_TYPE_ISOC)
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d121      	bne.n	8004d36 <USB_EPStartXfer+0x586>
        ep->xfer_len = 0U;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	618b      	str	r3, [r1, #24]
 8004cf6:	e7e2      	b.n	8004cbe <USB_EPStartXfer+0x50e>
        if (ep->xfer_count != 0U)
 8004cf8:	69cb      	ldr	r3, [r1, #28]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d0df      	beq.n	8004cbe <USB_EPStartXfer+0x50e>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8004cfe:	780a      	ldrb	r2, [r1, #0]
 8004d00:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8004d04:	b299      	uxth	r1, r3
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8004d06:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8004d0a:	d010      	beq.n	8004d2e <USB_EPStartXfer+0x57e>
 8004d0c:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8004d10:	d0d5      	beq.n	8004cbe <USB_EPStartXfer+0x50e>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8004d12:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8004d16:	b29b      	uxth	r3, r3
 8004d18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d24:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8004d28:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 8004d2c:	e7c7      	b.n	8004cbe <USB_EPStartXfer+0x50e>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8004d2e:	f011 0f40 	tst.w	r1, #64	@ 0x40
 8004d32:	d1c4      	bne.n	8004cbe <USB_EPStartXfer+0x50e>
 8004d34:	e7ed      	b.n	8004d12 <USB_EPStartXfer+0x562>
        return HAL_ERROR;
 8004d36:	2001      	movs	r0, #1
 8004d38:	e7d2      	b.n	8004ce0 <USB_EPStartXfer+0x530>

08004d3a <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8004d3a:	b410      	push	{r4}
  uint32_t n = (uint32_t)wNBytes >> 1;
 8004d3c:	085c      	lsrs	r4, r3, #1
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8004d3e:	4402      	add	r2, r0
 8004d40:	f502 6280 	add.w	r2, r2, #1024	@ 0x400

  for (count = n; count != 0U; count--)
 8004d44:	e007      	b.n	8004d56 <USB_ReadPMA+0x1c>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8004d46:	f832 0b02 	ldrh.w	r0, [r2], #2
    pdwVal++;
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8004d4a:	7008      	strb	r0, [r1, #0]
    pBuf++;
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8004d4c:	f3c0 2007 	ubfx	r0, r0, #8, #8
 8004d50:	7048      	strb	r0, [r1, #1]
    pBuf++;
 8004d52:	3102      	adds	r1, #2
  for (count = n; count != 0U; count--)
 8004d54:	3c01      	subs	r4, #1
 8004d56:	2c00      	cmp	r4, #0
 8004d58:	d1f5      	bne.n	8004d46 <USB_ReadPMA+0xc>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8004d5a:	f013 0f01 	tst.w	r3, #1
 8004d5e:	d001      	beq.n	8004d64 <USB_ReadPMA+0x2a>
  {
    RdVal = *pdwVal;
 8004d60:	8813      	ldrh	r3, [r2, #0]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8004d62:	700b      	strb	r3, [r1, #0]
  }
}
 8004d64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d68:	4770      	bx	lr
	...

08004d6c <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004d6c:	4a03      	ldr	r2, [pc, #12]	@ (8004d7c <SystemInit+0x10>)
 8004d6e:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 8004d72:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004d76:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004d7a:	4770      	bx	lr
 8004d7c:	e000ed00 	.word	0xe000ed00

08004d80 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 8004d80:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8004d82:	2200      	movs	r2, #0
 8004d84:	490f      	ldr	r1, [pc, #60]	@ (8004dc4 <MX_USB_Device_Init+0x44>)
 8004d86:	4810      	ldr	r0, [pc, #64]	@ (8004dc8 <MX_USB_Device_Init+0x48>)
 8004d88:	f000 fb61 	bl	800544e <USBD_Init>
 8004d8c:	b970      	cbnz	r0, 8004dac <MX_USB_Device_Init+0x2c>
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 8004d8e:	490f      	ldr	r1, [pc, #60]	@ (8004dcc <MX_USB_Device_Init+0x4c>)
 8004d90:	480d      	ldr	r0, [pc, #52]	@ (8004dc8 <MX_USB_Device_Init+0x48>)
 8004d92:	f000 fb73 	bl	800547c <USBD_RegisterClass>
 8004d96:	b960      	cbnz	r0, 8004db2 <MX_USB_Device_Init+0x32>
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 8004d98:	490d      	ldr	r1, [pc, #52]	@ (8004dd0 <MX_USB_Device_Init+0x50>)
 8004d9a:	480b      	ldr	r0, [pc, #44]	@ (8004dc8 <MX_USB_Device_Init+0x48>)
 8004d9c:	f000 f994 	bl	80050c8 <USBD_CDC_RegisterInterface>
 8004da0:	b950      	cbnz	r0, 8004db8 <MX_USB_Device_Init+0x38>
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 8004da2:	4809      	ldr	r0, [pc, #36]	@ (8004dc8 <MX_USB_Device_Init+0x48>)
 8004da4:	f000 fb81 	bl	80054aa <USBD_Start>
 8004da8:	b948      	cbnz	r0, 8004dbe <MX_USB_Device_Init+0x3e>
    Error_Handler();
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 8004daa:	bd08      	pop	{r3, pc}
    Error_Handler();
 8004dac:	f7fb faf0 	bl	8000390 <Error_Handler>
 8004db0:	e7ed      	b.n	8004d8e <MX_USB_Device_Init+0xe>
    Error_Handler();
 8004db2:	f7fb faed 	bl	8000390 <Error_Handler>
 8004db6:	e7ef      	b.n	8004d98 <MX_USB_Device_Init+0x18>
    Error_Handler();
 8004db8:	f7fb faea 	bl	8000390 <Error_Handler>
 8004dbc:	e7f1      	b.n	8004da2 <MX_USB_Device_Init+0x22>
    Error_Handler();
 8004dbe:	f7fb fae7 	bl	8000390 <Error_Handler>
}
 8004dc2:	e7f2      	b.n	8004daa <MX_USB_Device_Init+0x2a>
 8004dc4:	2000017c 	.word	0x2000017c
 8004dc8:	200004b0 	.word	0x200004b0
 8004dcc:	200000f0 	.word	0x200000f0
 8004dd0:	20000134 	.word	0x20000134

08004dd4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8004dd4:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004dd6:	f8d0 42bc 	ldr.w	r4, [r0, #700]	@ 0x2bc

  if (hcdc == NULL)
 8004dda:	b184      	cbz	r4, 8004dfe <USBD_CDC_EP0_RxReady+0x2a>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8004ddc:	f8d0 32c0 	ldr.w	r3, [r0, #704]	@ 0x2c0
 8004de0:	b17b      	cbz	r3, 8004e02 <USBD_CDC_EP0_RxReady+0x2e>
 8004de2:	f894 0200 	ldrb.w	r0, [r4, #512]	@ 0x200
 8004de6:	28ff      	cmp	r0, #255	@ 0xff
 8004de8:	d00d      	beq.n	8004e06 <USBD_CDC_EP0_RxReady+0x32>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	f894 2201 	ldrb.w	r2, [r4, #513]	@ 0x201
 8004df0:	4621      	mov	r1, r4
 8004df2:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8004df4:	23ff      	movs	r3, #255	@ 0xff
 8004df6:	f884 3200 	strb.w	r3, [r4, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8004dfa:	2000      	movs	r0, #0
}
 8004dfc:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 8004dfe:	2003      	movs	r0, #3
 8004e00:	e7fc      	b.n	8004dfc <USBD_CDC_EP0_RxReady+0x28>
  return (uint8_t)USBD_OK;
 8004e02:	2000      	movs	r0, #0
 8004e04:	e7fa      	b.n	8004dfc <USBD_CDC_EP0_RxReady+0x28>
 8004e06:	2000      	movs	r0, #0
 8004e08:	e7f8      	b.n	8004dfc <USBD_CDC_EP0_RxReady+0x28>
	...

08004e0c <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8004e0c:	2343      	movs	r3, #67	@ 0x43
 8004e0e:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgFSDesc;
}
 8004e10:	4800      	ldr	r0, [pc, #0]	@ (8004e14 <USBD_CDC_GetFSCfgDesc+0x8>)
 8004e12:	4770      	bx	lr
 8004e14:	20000068 	.word	0x20000068

08004e18 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8004e18:	2343      	movs	r3, #67	@ 0x43
 8004e1a:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgHSDesc;
}
 8004e1c:	4800      	ldr	r0, [pc, #0]	@ (8004e20 <USBD_CDC_GetHSCfgDesc+0x8>)
 8004e1e:	4770      	bx	lr
 8004e20:	200000ac 	.word	0x200000ac

08004e24 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8004e24:	2343      	movs	r3, #67	@ 0x43
 8004e26:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
}
 8004e28:	4800      	ldr	r0, [pc, #0]	@ (8004e2c <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8004e2a:	4770      	bx	lr
 8004e2c:	20000024 	.word	0x20000024

08004e30 <USBD_CDC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8004e30:	230a      	movs	r3, #10
 8004e32:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 8004e34:	4800      	ldr	r0, [pc, #0]	@ (8004e38 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8004e36:	4770      	bx	lr
 8004e38:	20000128 	.word	0x20000128

08004e3c <USBD_CDC_DataOut>:
{
 8004e3c:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004e3e:	f8d0 52bc 	ldr.w	r5, [r0, #700]	@ 0x2bc
  if (pdev->pClassData == NULL)
 8004e42:	b175      	cbz	r5, 8004e62 <USBD_CDC_DataOut+0x26>
 8004e44:	4604      	mov	r4, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8004e46:	f000 fad4 	bl	80053f2 <USBD_LL_GetRxDataSize>
 8004e4a:	f8c5 020c 	str.w	r0, [r5, #524]	@ 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8004e4e:	f8d4 32c0 	ldr.w	r3, [r4, #704]	@ 0x2c0
 8004e52:	68db      	ldr	r3, [r3, #12]
 8004e54:	f505 7103 	add.w	r1, r5, #524	@ 0x20c
 8004e58:	f8d5 0204 	ldr.w	r0, [r5, #516]	@ 0x204
 8004e5c:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8004e5e:	2000      	movs	r0, #0
}
 8004e60:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 8004e62:	2003      	movs	r0, #3
 8004e64:	e7fc      	b.n	8004e60 <USBD_CDC_DataOut+0x24>

08004e66 <USBD_CDC_DataIn>:
{
 8004e66:	b510      	push	{r4, lr}
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8004e68:	f8d0 42c4 	ldr.w	r4, [r0, #708]	@ 0x2c4
  if (pdev->pClassData == NULL)
 8004e6c:	f8d0 32bc 	ldr.w	r3, [r0, #700]	@ 0x2bc
 8004e70:	b353      	cbz	r3, 8004ec8 <USBD_CDC_DataIn+0x62>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8004e72:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8004e76:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8004e7a:	6992      	ldr	r2, [r2, #24]
 8004e7c:	b14a      	cbz	r2, 8004e92 <USBD_CDC_DataIn+0x2c>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8004e7e:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 8004e82:	eb04 04cc 	add.w	r4, r4, ip, lsl #3
 8004e86:	6a24      	ldr	r4, [r4, #32]
 8004e88:	fbb2 fcf4 	udiv	ip, r2, r4
 8004e8c:	fb04 221c 	mls	r2, r4, ip, r2
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8004e90:	b172      	cbz	r2, 8004eb0 <USBD_CDC_DataIn+0x4a>
    hcdc->TxState = 0U;
 8004e92:	2200      	movs	r2, #0
 8004e94:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8004e98:	f8d0 22c0 	ldr.w	r2, [r0, #704]	@ 0x2c0
 8004e9c:	6914      	ldr	r4, [r2, #16]
 8004e9e:	b1ac      	cbz	r4, 8004ecc <USBD_CDC_DataIn+0x66>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8004ea0:	460a      	mov	r2, r1
 8004ea2:	f503 7104 	add.w	r1, r3, #528	@ 0x210
 8004ea6:	f8d3 0208 	ldr.w	r0, [r3, #520]	@ 0x208
 8004eaa:	47a0      	blx	r4
  return (uint8_t)USBD_OK;
 8004eac:	2000      	movs	r0, #0
}
 8004eae:	bd10      	pop	{r4, pc}
    pdev->ep_in[epnum].total_length = 0U;
 8004eb0:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8004eb4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8004eb8:	2400      	movs	r4, #0
 8004eba:	619c      	str	r4, [r3, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8004ebc:	4623      	mov	r3, r4
 8004ebe:	4622      	mov	r2, r4
 8004ec0:	f000 fa87 	bl	80053d2 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 8004ec4:	4620      	mov	r0, r4
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8004ec6:	e7f2      	b.n	8004eae <USBD_CDC_DataIn+0x48>
    return (uint8_t)USBD_FAIL;
 8004ec8:	2003      	movs	r0, #3
 8004eca:	e7f0      	b.n	8004eae <USBD_CDC_DataIn+0x48>
  return (uint8_t)USBD_OK;
 8004ecc:	2000      	movs	r0, #0
 8004ece:	e7ee      	b.n	8004eae <USBD_CDC_DataIn+0x48>

08004ed0 <USBD_CDC_Setup>:
{
 8004ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ed2:	b083      	sub	sp, #12
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8004ed4:	f8d0 62bc 	ldr.w	r6, [r0, #700]	@ 0x2bc
  uint8_t ifalt = 0U;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	f88d 3007 	strb.w	r3, [sp, #7]
  uint16_t status_info = 0U;
 8004ede:	f8ad 3004 	strh.w	r3, [sp, #4]
  if (hcdc == NULL)
 8004ee2:	2e00      	cmp	r6, #0
 8004ee4:	d069      	beq.n	8004fba <USBD_CDC_Setup+0xea>
 8004ee6:	4607      	mov	r7, r0
 8004ee8:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8004eea:	780b      	ldrb	r3, [r1, #0]
 8004eec:	f013 0560 	ands.w	r5, r3, #96	@ 0x60
 8004ef0:	d02a      	beq.n	8004f48 <USBD_CDC_Setup+0x78>
 8004ef2:	2d20      	cmp	r5, #32
 8004ef4:	d15b      	bne.n	8004fae <USBD_CDC_Setup+0xde>
      if (req->wLength != 0U)
 8004ef6:	88ca      	ldrh	r2, [r1, #6]
 8004ef8:	b1f2      	cbz	r2, 8004f38 <USBD_CDC_Setup+0x68>
        if ((req->bmRequest & 0x80U) != 0U)
 8004efa:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004efe:	d00f      	beq.n	8004f20 <USBD_CDC_Setup+0x50>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004f00:	f8d0 32c0 	ldr.w	r3, [r0, #704]	@ 0x2c0
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	4631      	mov	r1, r6
 8004f08:	7860      	ldrb	r0, [r4, #1]
 8004f0a:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8004f0c:	88e2      	ldrh	r2, [r4, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8004f0e:	2a07      	cmp	r2, #7
 8004f10:	bf28      	it	cs
 8004f12:	2207      	movcs	r2, #7
 8004f14:	4631      	mov	r1, r6
 8004f16:	4638      	mov	r0, r7
 8004f18:	f000 fff8 	bl	8005f0c <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8004f1c:	2500      	movs	r5, #0
 8004f1e:	e049      	b.n	8004fb4 <USBD_CDC_Setup+0xe4>
          hcdc->CmdOpCode = req->bRequest;
 8004f20:	784b      	ldrb	r3, [r1, #1]
 8004f22:	f886 3200 	strb.w	r3, [r6, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8004f26:	798b      	ldrb	r3, [r1, #6]
 8004f28:	f886 3201 	strb.w	r3, [r6, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8004f2c:	88ca      	ldrh	r2, [r1, #6]
 8004f2e:	4631      	mov	r1, r6
 8004f30:	f001 f801 	bl	8005f36 <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 8004f34:	2500      	movs	r5, #0
 8004f36:	e03d      	b.n	8004fb4 <USBD_CDC_Setup+0xe4>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8004f38:	f8d0 32c0 	ldr.w	r3, [r0, #704]	@ 0x2c0
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	7848      	ldrb	r0, [r1, #1]
 8004f42:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 8004f44:	2500      	movs	r5, #0
 8004f46:	e035      	b.n	8004fb4 <USBD_CDC_Setup+0xe4>
      switch (req->bRequest)
 8004f48:	784e      	ldrb	r6, [r1, #1]
 8004f4a:	2e0b      	cmp	r6, #11
 8004f4c:	d82b      	bhi.n	8004fa6 <USBD_CDC_Setup+0xd6>
 8004f4e:	e8df f006 	tbb	[pc, r6]
 8004f52:	3106      	.short	0x3106
 8004f54:	2a2a2a2a 	.word	0x2a2a2a2a
 8004f58:	2a2a2a2a 	.word	0x2a2a2a2a
 8004f5c:	2214      	.short	0x2214
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004f5e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004f62:	2b03      	cmp	r3, #3
 8004f64:	d003      	beq.n	8004f6e <USBD_CDC_Setup+0x9e>
            USBD_CtlError(pdev, req);
 8004f66:	f000 fbf9 	bl	800575c <USBD_CtlError>
            ret = USBD_FAIL;
 8004f6a:	2503      	movs	r5, #3
 8004f6c:	e022      	b.n	8004fb4 <USBD_CDC_Setup+0xe4>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8004f6e:	2202      	movs	r2, #2
 8004f70:	a901      	add	r1, sp, #4
 8004f72:	f000 ffcb 	bl	8005f0c <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8004f76:	4635      	mov	r5, r6
 8004f78:	e01c      	b.n	8004fb4 <USBD_CDC_Setup+0xe4>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8004f7a:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004f7e:	2b03      	cmp	r3, #3
 8004f80:	d003      	beq.n	8004f8a <USBD_CDC_Setup+0xba>
            USBD_CtlError(pdev, req);
 8004f82:	f000 fbeb 	bl	800575c <USBD_CtlError>
            ret = USBD_FAIL;
 8004f86:	2503      	movs	r5, #3
 8004f88:	e014      	b.n	8004fb4 <USBD_CDC_Setup+0xe4>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f10d 0107 	add.w	r1, sp, #7
 8004f90:	f000 ffbc 	bl	8005f0c <USBD_CtlSendData>
 8004f94:	e00e      	b.n	8004fb4 <USBD_CDC_Setup+0xe4>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8004f96:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8004f9a:	2b03      	cmp	r3, #3
 8004f9c:	d00a      	beq.n	8004fb4 <USBD_CDC_Setup+0xe4>
            USBD_CtlError(pdev, req);
 8004f9e:	f000 fbdd 	bl	800575c <USBD_CtlError>
            ret = USBD_FAIL;
 8004fa2:	2503      	movs	r5, #3
 8004fa4:	e006      	b.n	8004fb4 <USBD_CDC_Setup+0xe4>
          USBD_CtlError(pdev, req);
 8004fa6:	f000 fbd9 	bl	800575c <USBD_CtlError>
          ret = USBD_FAIL;
 8004faa:	2503      	movs	r5, #3
          break;
 8004fac:	e002      	b.n	8004fb4 <USBD_CDC_Setup+0xe4>
      USBD_CtlError(pdev, req);
 8004fae:	f000 fbd5 	bl	800575c <USBD_CtlError>
      ret = USBD_FAIL;
 8004fb2:	2503      	movs	r5, #3
}
 8004fb4:	4628      	mov	r0, r5
 8004fb6:	b003      	add	sp, #12
 8004fb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 8004fba:	2503      	movs	r5, #3
 8004fbc:	e7fa      	b.n	8004fb4 <USBD_CDC_Setup+0xe4>

08004fbe <USBD_CDC_DeInit>:
{
 8004fbe:	b538      	push	{r3, r4, r5, lr}
 8004fc0:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8004fc2:	2181      	movs	r1, #129	@ 0x81
 8004fc4:	f000 f9cf 	bl	8005366 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8004fc8:	2500      	movs	r5, #0
 8004fca:	8725      	strh	r5, [r4, #56]	@ 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8004fcc:	2101      	movs	r1, #1
 8004fce:	4620      	mov	r0, r4
 8004fd0:	f000 f9c9 	bl	8005366 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8004fd4:	f8a4 5178 	strh.w	r5, [r4, #376]	@ 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8004fd8:	2182      	movs	r1, #130	@ 0x82
 8004fda:	4620      	mov	r0, r4
 8004fdc:	f000 f9c3 	bl	8005366 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8004fe0:	f8a4 504c 	strh.w	r5, [r4, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8004fe4:	f8a4 504e 	strh.w	r5, [r4, #78]	@ 0x4e
  if (pdev->pClassData != NULL)
 8004fe8:	f8d4 32bc 	ldr.w	r3, [r4, #700]	@ 0x2bc
 8004fec:	b14b      	cbz	r3, 8005002 <USBD_CDC_DeInit+0x44>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8004fee:	f8d4 32c0 	ldr.w	r3, [r4, #704]	@ 0x2c0
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8004ff6:	f8d4 02bc 	ldr.w	r0, [r4, #700]	@ 0x2bc
 8004ffa:	f000 fa27 	bl	800544c <USBD_static_free>
    pdev->pClassData = NULL;
 8004ffe:	f8c4 52bc 	str.w	r5, [r4, #700]	@ 0x2bc
}
 8005002:	2000      	movs	r0, #0
 8005004:	bd38      	pop	{r3, r4, r5, pc}

08005006 <USBD_CDC_Init>:
{
 8005006:	b570      	push	{r4, r5, r6, lr}
 8005008:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800500a:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800500e:	f000 fa19 	bl	8005444 <USBD_static_malloc>
  if (hcdc == NULL)
 8005012:	b3b8      	cbz	r0, 8005084 <USBD_CDC_Init+0x7e>
 8005014:	4606      	mov	r6, r0
  pdev->pClassData = (void *)hcdc;
 8005016:	f8c4 02bc 	str.w	r0, [r4, #700]	@ 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800501a:	7c23      	ldrb	r3, [r4, #16]
 800501c:	bbbb      	cbnz	r3, 800508e <USBD_CDC_Init+0x88>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800501e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005022:	2202      	movs	r2, #2
 8005024:	2181      	movs	r1, #129	@ 0x81
 8005026:	4620      	mov	r0, r4
 8005028:	f000 f992 	bl	8005350 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800502c:	2501      	movs	r5, #1
 800502e:	8725      	strh	r5, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005030:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005034:	2202      	movs	r2, #2
 8005036:	4629      	mov	r1, r5
 8005038:	4620      	mov	r0, r4
 800503a:	f000 f989 	bl	8005350 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800503e:	f8a4 5178 	strh.w	r5, [r4, #376]	@ 0x178
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8005042:	2310      	movs	r3, #16
 8005044:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005048:	2308      	movs	r3, #8
 800504a:	2203      	movs	r2, #3
 800504c:	2182      	movs	r1, #130	@ 0x82
 800504e:	4620      	mov	r0, r4
 8005050:	f000 f97e 	bl	8005350 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8005054:	2301      	movs	r3, #1
 8005056:	f8a4 304c 	strh.w	r3, [r4, #76]	@ 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800505a:	f8d4 32c0 	ldr.w	r3, [r4, #704]	@ 0x2c0
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4798      	blx	r3
  hcdc->TxState = 0U;
 8005062:	2300      	movs	r3, #0
 8005064:	f8c6 3214 	str.w	r3, [r6, #532]	@ 0x214
  hcdc->RxState = 0U;
 8005068:	f8c6 3218 	str.w	r3, [r6, #536]	@ 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800506c:	7c25      	ldrb	r5, [r4, #16]
 800506e:	bb15      	cbnz	r5, 80050b6 <USBD_CDC_Init+0xb0>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8005070:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005074:	f8d6 2204 	ldr.w	r2, [r6, #516]	@ 0x204
 8005078:	2101      	movs	r1, #1
 800507a:	4620      	mov	r0, r4
 800507c:	f000 f9b1 	bl	80053e2 <USBD_LL_PrepareReceive>
}
 8005080:	4628      	mov	r0, r5
 8005082:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassData = NULL;
 8005084:	2300      	movs	r3, #0
 8005086:	f8c4 32bc 	str.w	r3, [r4, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800508a:	2502      	movs	r5, #2
 800508c:	e7f8      	b.n	8005080 <USBD_CDC_Init+0x7a>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800508e:	2340      	movs	r3, #64	@ 0x40
 8005090:	2202      	movs	r2, #2
 8005092:	2181      	movs	r1, #129	@ 0x81
 8005094:	4620      	mov	r0, r4
 8005096:	f000 f95b 	bl	8005350 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800509a:	2501      	movs	r5, #1
 800509c:	8725      	strh	r5, [r4, #56]	@ 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800509e:	2340      	movs	r3, #64	@ 0x40
 80050a0:	2202      	movs	r2, #2
 80050a2:	4629      	mov	r1, r5
 80050a4:	4620      	mov	r0, r4
 80050a6:	f000 f953 	bl	8005350 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80050aa:	f8a4 5178 	strh.w	r5, [r4, #376]	@ 0x178
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80050ae:	2310      	movs	r3, #16
 80050b0:	f8a4 304e 	strh.w	r3, [r4, #78]	@ 0x4e
 80050b4:	e7c8      	b.n	8005048 <USBD_CDC_Init+0x42>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80050b6:	2340      	movs	r3, #64	@ 0x40
 80050b8:	f8d6 2204 	ldr.w	r2, [r6, #516]	@ 0x204
 80050bc:	2101      	movs	r1, #1
 80050be:	4620      	mov	r0, r4
 80050c0:	f000 f98f 	bl	80053e2 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 80050c4:	2500      	movs	r5, #0
 80050c6:	e7db      	b.n	8005080 <USBD_CDC_Init+0x7a>

080050c8 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 80050c8:	b119      	cbz	r1, 80050d2 <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 80050ca:	f8c0 12c0 	str.w	r1, [r0, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 80050ce:	2000      	movs	r0, #0
 80050d0:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 80050d2:	2003      	movs	r0, #3
}
 80050d4:	4770      	bx	lr

080050d6 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80050d6:	f8d0 32bc 	ldr.w	r3, [r0, #700]	@ 0x2bc

  if (hcdc == NULL)
 80050da:	b12b      	cbz	r3, 80050e8 <USBD_CDC_SetTxBuffer+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->TxBuffer = pbuff;
 80050dc:	f8c3 1208 	str.w	r1, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80050e0:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80050e4:	2000      	movs	r0, #0
 80050e6:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 80050e8:	2003      	movs	r0, #3
}
 80050ea:	4770      	bx	lr

080050ec <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80050ec:	f8d0 32bc 	ldr.w	r3, [r0, #700]	@ 0x2bc

  if (hcdc == NULL)
 80050f0:	b11b      	cbz	r3, 80050fa <USBD_CDC_SetRxBuffer+0xe>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;
 80050f2:	f8c3 1204 	str.w	r1, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 80050f6:	2000      	movs	r0, #0
 80050f8:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 80050fa:	2003      	movs	r0, #3
}
 80050fc:	4770      	bx	lr

080050fe <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80050fe:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005100:	f8d0 22bc 	ldr.w	r2, [r0, #700]	@ 0x2bc

  if (pdev->pClassData == NULL)
 8005104:	b192      	cbz	r2, 800512c <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005106:	7c04      	ldrb	r4, [r0, #16]
 8005108:	b944      	cbnz	r4, 800511c <USBD_CDC_ReceivePacket+0x1e>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800510a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800510e:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 8005112:	2101      	movs	r1, #1
 8005114:	f000 f965 	bl	80053e2 <USBD_LL_PrepareReceive>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
}
 8005118:	4620      	mov	r0, r4
 800511a:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800511c:	2340      	movs	r3, #64	@ 0x40
 800511e:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 8005122:	2101      	movs	r1, #1
 8005124:	f000 f95d 	bl	80053e2 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8005128:	2400      	movs	r4, #0
 800512a:	e7f5      	b.n	8005118 <USBD_CDC_ReceivePacket+0x1a>
    return (uint8_t)USBD_FAIL;
 800512c:	2403      	movs	r4, #3
 800512e:	e7f3      	b.n	8005118 <USBD_CDC_ReceivePacket+0x1a>

08005130 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8005130:	2000      	movs	r0, #0
 8005132:	4770      	bx	lr

08005134 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8005134:	2000      	movs	r0, #0
 8005136:	4770      	bx	lr

08005138 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 8005138:	2000      	movs	r0, #0
 800513a:	4770      	bx	lr

0800513c <CDC_Receive_FS>:
{
 800513c:	b510      	push	{r4, lr}
 800513e:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8005140:	4c04      	ldr	r4, [pc, #16]	@ (8005154 <CDC_Receive_FS+0x18>)
 8005142:	4620      	mov	r0, r4
 8005144:	f7ff ffd2 	bl	80050ec <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8005148:	4620      	mov	r0, r4
 800514a:	f7ff ffd8 	bl	80050fe <USBD_CDC_ReceivePacket>
}
 800514e:	2000      	movs	r0, #0
 8005150:	bd10      	pop	{r4, pc}
 8005152:	bf00      	nop
 8005154:	200004b0 	.word	0x200004b0

08005158 <CDC_Init_FS>:
{
 8005158:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800515a:	4c06      	ldr	r4, [pc, #24]	@ (8005174 <CDC_Init_FS+0x1c>)
 800515c:	2200      	movs	r2, #0
 800515e:	4906      	ldr	r1, [pc, #24]	@ (8005178 <CDC_Init_FS+0x20>)
 8005160:	4620      	mov	r0, r4
 8005162:	f7ff ffb8 	bl	80050d6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8005166:	4905      	ldr	r1, [pc, #20]	@ (800517c <CDC_Init_FS+0x24>)
 8005168:	4620      	mov	r0, r4
 800516a:	f7ff ffbf 	bl	80050ec <USBD_CDC_SetRxBuffer>
}
 800516e:	2000      	movs	r0, #0
 8005170:	bd10      	pop	{r4, pc}
 8005172:	bf00      	nop
 8005174:	200004b0 	.word	0x200004b0
 8005178:	20000780 	.word	0x20000780
 800517c:	20000f80 	.word	0x20000f80

08005180 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8005180:	2803      	cmp	r0, #3
 8005182:	d805      	bhi.n	8005190 <USBD_Get_USB_Status+0x10>
 8005184:	e8df f000 	tbb	[pc, r0]
 8005188:	05020405 	.word	0x05020405
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800518c:	2001      	movs	r0, #1
    break;
 800518e:	4770      	bx	lr
      usb_status = USBD_FAIL;
 8005190:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8005192:	4770      	bx	lr

08005194 <SystemClockConfig_Resume>:
{
 8005194:	b508      	push	{r3, lr}
  SystemClock_Config();
 8005196:	f7fb fa8d 	bl	80006b4 <SystemClock_Config>
}
 800519a:	bd08      	pop	{r3, pc}

0800519c <HAL_PCD_MspInit>:
{
 800519c:	b510      	push	{r4, lr}
 800519e:	b096      	sub	sp, #88	@ 0x58
 80051a0:	4604      	mov	r4, r0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80051a2:	2254      	movs	r2, #84	@ 0x54
 80051a4:	2100      	movs	r1, #0
 80051a6:	a801      	add	r0, sp, #4
 80051a8:	f000 ff1b 	bl	8005fe2 <memset>
  if(pcdHandle->Instance==USB)
 80051ac:	6822      	ldr	r2, [r4, #0]
 80051ae:	4b12      	ldr	r3, [pc, #72]	@ (80051f8 <HAL_PCD_MspInit+0x5c>)
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d001      	beq.n	80051b8 <HAL_PCD_MspInit+0x1c>
}
 80051b4:	b016      	add	sp, #88	@ 0x58
 80051b6:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80051b8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80051bc:	9301      	str	r3, [sp, #4]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80051be:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80051c2:	9310      	str	r3, [sp, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80051c4:	a801      	add	r0, sp, #4
 80051c6:	f7fd fcc7 	bl	8002b58 <HAL_RCCEx_PeriphCLKConfig>
 80051ca:	b990      	cbnz	r0, 80051f2 <HAL_PCD_MspInit+0x56>
    __HAL_RCC_USB_CLK_ENABLE();
 80051cc:	4b0b      	ldr	r3, [pc, #44]	@ (80051fc <HAL_PCD_MspInit+0x60>)
 80051ce:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80051d0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80051d4:	659a      	str	r2, [r3, #88]	@ 0x58
 80051d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051d8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80051dc:	9300      	str	r3, [sp, #0]
 80051de:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 80051e0:	2200      	movs	r2, #0
 80051e2:	4611      	mov	r1, r2
 80051e4:	2014      	movs	r0, #20
 80051e6:	f7fb fb5d 	bl	80008a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 80051ea:	2014      	movs	r0, #20
 80051ec:	f7fb fb6a 	bl	80008c4 <HAL_NVIC_EnableIRQ>
}
 80051f0:	e7e0      	b.n	80051b4 <HAL_PCD_MspInit+0x18>
      Error_Handler();
 80051f2:	f7fb f8cd 	bl	8000390 <Error_Handler>
 80051f6:	e7e9      	b.n	80051cc <HAL_PCD_MspInit+0x30>
 80051f8:	40005c00 	.word	0x40005c00
 80051fc:	40021000 	.word	0x40021000

08005200 <HAL_PCD_SetupStageCallback>:
{
 8005200:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8005202:	f500 7126 	add.w	r1, r0, #664	@ 0x298
 8005206:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 800520a:	f000 f963 	bl	80054d4 <USBD_LL_SetupStage>
}
 800520e:	bd08      	pop	{r3, pc}

08005210 <HAL_PCD_DataOutStageCallback>:
{
 8005210:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8005212:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8005216:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800521a:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 800521e:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 8005222:	f000 f983 	bl	800552c <USBD_LL_DataOutStage>
}
 8005226:	bd08      	pop	{r3, pc}

08005228 <HAL_PCD_DataInStageCallback>:
{
 8005228:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800522a:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800522e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8005232:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005234:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 8005238:	f000 f9b2 	bl	80055a0 <USBD_LL_DataInStage>
}
 800523c:	bd08      	pop	{r3, pc}

0800523e <HAL_PCD_SOFCallback>:
{
 800523e:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8005240:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 8005244:	f000 fa4f 	bl	80056e6 <USBD_LL_SOF>
}
 8005248:	bd08      	pop	{r3, pc}

0800524a <HAL_PCD_ResetCallback>:
{
 800524a:	b510      	push	{r4, lr}
 800524c:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800524e:	7943      	ldrb	r3, [r0, #5]
 8005250:	2b02      	cmp	r3, #2
 8005252:	d109      	bne.n	8005268 <HAL_PCD_ResetCallback+0x1e>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8005254:	2101      	movs	r1, #1
 8005256:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
 800525a:	f000 fa2b 	bl	80056b4 <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800525e:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
 8005262:	f000 f9fa 	bl	800565a <USBD_LL_Reset>
}
 8005266:	bd10      	pop	{r4, pc}
    Error_Handler();
 8005268:	f7fb f892 	bl	8000390 <Error_Handler>
 800526c:	e7f2      	b.n	8005254 <HAL_PCD_ResetCallback+0xa>
	...

08005270 <HAL_PCD_SuspendCallback>:
{
 8005270:	b510      	push	{r4, lr}
 8005272:	4604      	mov	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8005274:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 8005278:	f000 fa1f 	bl	80056ba <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 800527c:	7a63      	ldrb	r3, [r4, #9]
 800527e:	b123      	cbz	r3, 800528a <HAL_PCD_SuspendCallback+0x1a>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8005280:	4a02      	ldr	r2, [pc, #8]	@ (800528c <HAL_PCD_SuspendCallback+0x1c>)
 8005282:	6913      	ldr	r3, [r2, #16]
 8005284:	f043 0306 	orr.w	r3, r3, #6
 8005288:	6113      	str	r3, [r2, #16]
}
 800528a:	bd10      	pop	{r4, pc}
 800528c:	e000ed00 	.word	0xe000ed00

08005290 <HAL_PCD_ResumeCallback>:
{
 8005290:	b510      	push	{r4, lr}
 8005292:	4604      	mov	r4, r0
  if (hpcd->Init.low_power_enable)
 8005294:	7a43      	ldrb	r3, [r0, #9]
 8005296:	b923      	cbnz	r3, 80052a2 <HAL_PCD_ResumeCallback+0x12>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8005298:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
 800529c:	f000 fa17 	bl	80056ce <USBD_LL_Resume>
}
 80052a0:	bd10      	pop	{r4, pc}
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80052a2:	4a04      	ldr	r2, [pc, #16]	@ (80052b4 <HAL_PCD_ResumeCallback+0x24>)
 80052a4:	6913      	ldr	r3, [r2, #16]
 80052a6:	f023 0306 	bic.w	r3, r3, #6
 80052aa:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80052ac:	f7ff ff72 	bl	8005194 <SystemClockConfig_Resume>
 80052b0:	e7f2      	b.n	8005298 <HAL_PCD_ResumeCallback+0x8>
 80052b2:	bf00      	nop
 80052b4:	e000ed00 	.word	0xe000ed00

080052b8 <USBD_LL_Init>:
{
 80052b8:	b510      	push	{r4, lr}
 80052ba:	4604      	mov	r4, r0
  hpcd_USB_FS.pData = pdev;
 80052bc:	481e      	ldr	r0, [pc, #120]	@ (8005338 <USBD_LL_Init+0x80>)
 80052be:	f8c0 42d8 	str.w	r4, [r0, #728]	@ 0x2d8
  pdev->pData = &hpcd_USB_FS;
 80052c2:	f8c4 02c4 	str.w	r0, [r4, #708]	@ 0x2c4
  hpcd_USB_FS.Instance = USB;
 80052c6:	4b1d      	ldr	r3, [pc, #116]	@ (800533c <USBD_LL_Init+0x84>)
 80052c8:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80052ca:	2308      	movs	r3, #8
 80052cc:	7103      	strb	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80052ce:	2302      	movs	r3, #2
 80052d0:	7143      	strb	r3, [r0, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80052d2:	71c3      	strb	r3, [r0, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 80052d4:	2300      	movs	r3, #0
 80052d6:	7203      	strb	r3, [r0, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80052d8:	7243      	strb	r3, [r0, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80052da:	7283      	strb	r3, [r0, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80052dc:	72c3      	strb	r3, [r0, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80052de:	f7fc f83f 	bl	8001360 <HAL_PCD_Init>
 80052e2:	bb30      	cbnz	r0, 8005332 <USBD_LL_Init+0x7a>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80052e4:	2318      	movs	r3, #24
 80052e6:	2200      	movs	r2, #0
 80052e8:	4611      	mov	r1, r2
 80052ea:	f8d4 02c4 	ldr.w	r0, [r4, #708]	@ 0x2c4
 80052ee:	f7fc ff6b 	bl	80021c8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80052f2:	2358      	movs	r3, #88	@ 0x58
 80052f4:	2200      	movs	r2, #0
 80052f6:	2180      	movs	r1, #128	@ 0x80
 80052f8:	f8d4 02c4 	ldr.w	r0, [r4, #708]	@ 0x2c4
 80052fc:	f7fc ff64 	bl	80021c8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8005300:	23c0      	movs	r3, #192	@ 0xc0
 8005302:	2200      	movs	r2, #0
 8005304:	2181      	movs	r1, #129	@ 0x81
 8005306:	f8d4 02c4 	ldr.w	r0, [r4, #708]	@ 0x2c4
 800530a:	f7fc ff5d 	bl	80021c8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800530e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8005312:	2200      	movs	r2, #0
 8005314:	2101      	movs	r1, #1
 8005316:	f8d4 02c4 	ldr.w	r0, [r4, #708]	@ 0x2c4
 800531a:	f7fc ff55 	bl	80021c8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800531e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005322:	2200      	movs	r2, #0
 8005324:	2182      	movs	r1, #130	@ 0x82
 8005326:	f8d4 02c4 	ldr.w	r0, [r4, #708]	@ 0x2c4
 800532a:	f7fc ff4d 	bl	80021c8 <HAL_PCDEx_PMAConfig>
}
 800532e:	2000      	movs	r0, #0
 8005330:	bd10      	pop	{r4, pc}
    Error_Handler( );
 8005332:	f7fb f82d 	bl	8000390 <Error_Handler>
 8005336:	e7d5      	b.n	80052e4 <USBD_LL_Init+0x2c>
 8005338:	200019a0 	.word	0x200019a0
 800533c:	40005c00 	.word	0x40005c00

08005340 <USBD_LL_Start>:
{
 8005340:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8005342:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
 8005346:	f7fc f866 	bl	8001416 <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800534a:	f7ff ff19 	bl	8005180 <USBD_Get_USB_Status>
}
 800534e:	bd08      	pop	{r3, pc}

08005350 <USBD_LL_OpenEP>:
{
 8005350:	b508      	push	{r3, lr}
 8005352:	4694      	mov	ip, r2
 8005354:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8005356:	4663      	mov	r3, ip
 8005358:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
 800535c:	f7fc fdf7 	bl	8001f4e <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005360:	f7ff ff0e 	bl	8005180 <USBD_Get_USB_Status>
}
 8005364:	bd08      	pop	{r3, pc}

08005366 <USBD_LL_CloseEP>:
{
 8005366:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8005368:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
 800536c:	f7fc fe32 	bl	8001fd4 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005370:	f7ff ff06 	bl	8005180 <USBD_Get_USB_Status>
}
 8005374:	bd08      	pop	{r3, pc}

08005376 <USBD_LL_StallEP>:
{
 8005376:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8005378:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
 800537c:	f7fc feac 	bl	80020d8 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005380:	f7ff fefe 	bl	8005180 <USBD_Get_USB_Status>
}
 8005384:	bd08      	pop	{r3, pc}

08005386 <USBD_LL_ClearStallEP>:
{
 8005386:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8005388:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
 800538c:	f7fc fedd 	bl	800214a <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8005390:	f7ff fef6 	bl	8005180 <USBD_Get_USB_Status>
}
 8005394:	bd08      	pop	{r3, pc}

08005396 <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8005396:	f8d0 32c4 	ldr.w	r3, [r0, #708]	@ 0x2c4
  if((ep_addr & 0x80) == 0x80)
 800539a:	f011 0f80 	tst.w	r1, #128	@ 0x80
 800539e:	d108      	bne.n	80053b2 <USBD_LL_IsStallEP+0x1c>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80053a0:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80053a4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80053a8:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80053ac:	f893 0152 	ldrb.w	r0, [r3, #338]	@ 0x152
}
 80053b0:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80053b2:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80053b6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80053ba:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80053be:	7c98      	ldrb	r0, [r3, #18]
 80053c0:	4770      	bx	lr

080053c2 <USBD_LL_SetUSBAddress>:
{
 80053c2:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80053c4:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
 80053c8:	f7fc fcd5 	bl	8001d76 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80053cc:	f7ff fed8 	bl	8005180 <USBD_Get_USB_Status>
}
 80053d0:	bd08      	pop	{r3, pc}

080053d2 <USBD_LL_Transmit>:
{
 80053d2:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80053d4:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
 80053d8:	f7fc fe58 	bl	800208c <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80053dc:	f7ff fed0 	bl	8005180 <USBD_Get_USB_Status>
}
 80053e0:	bd08      	pop	{r3, pc}

080053e2 <USBD_LL_PrepareReceive>:
{
 80053e2:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80053e4:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
 80053e8:	f7fc fe2a 	bl	8002040 <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80053ec:	f7ff fec8 	bl	8005180 <USBD_Get_USB_Status>
}
 80053f0:	bd08      	pop	{r3, pc}

080053f2 <USBD_LL_GetRxDataSize>:
{
 80053f2:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80053f4:	f8d0 02c4 	ldr.w	r0, [r0, #708]	@ 0x2c4
 80053f8:	f7fc fe3f 	bl	800207a <HAL_PCD_EP_GetRxCount>
}
 80053fc:	bd08      	pop	{r3, pc}
	...

08005400 <HAL_PCDEx_LPM_Callback>:
{
 8005400:	b510      	push	{r4, lr}
 8005402:	4604      	mov	r4, r0
  switch (msg)
 8005404:	b169      	cbz	r1, 8005422 <HAL_PCDEx_LPM_Callback+0x22>
 8005406:	2901      	cmp	r1, #1
 8005408:	d111      	bne.n	800542e <HAL_PCDEx_LPM_Callback+0x2e>
    USBD_LL_Suspend(hpcd->pData);
 800540a:	f8d0 02d8 	ldr.w	r0, [r0, #728]	@ 0x2d8
 800540e:	f000 f954 	bl	80056ba <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8005412:	7a63      	ldrb	r3, [r4, #9]
 8005414:	b15b      	cbz	r3, 800542e <HAL_PCDEx_LPM_Callback+0x2e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8005416:	4a0a      	ldr	r2, [pc, #40]	@ (8005440 <HAL_PCDEx_LPM_Callback+0x40>)
 8005418:	6913      	ldr	r3, [r2, #16]
 800541a:	f043 0306 	orr.w	r3, r3, #6
 800541e:	6113      	str	r3, [r2, #16]
}
 8005420:	e005      	b.n	800542e <HAL_PCDEx_LPM_Callback+0x2e>
    if (hpcd->Init.low_power_enable)
 8005422:	7a43      	ldrb	r3, [r0, #9]
 8005424:	b923      	cbnz	r3, 8005430 <HAL_PCDEx_LPM_Callback+0x30>
    USBD_LL_Resume(hpcd->pData);
 8005426:	f8d4 02d8 	ldr.w	r0, [r4, #728]	@ 0x2d8
 800542a:	f000 f950 	bl	80056ce <USBD_LL_Resume>
}
 800542e:	bd10      	pop	{r4, pc}
      SystemClockConfig_Resume();
 8005430:	f7ff feb0 	bl	8005194 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8005434:	4a02      	ldr	r2, [pc, #8]	@ (8005440 <HAL_PCDEx_LPM_Callback+0x40>)
 8005436:	6913      	ldr	r3, [r2, #16]
 8005438:	f023 0306 	bic.w	r3, r3, #6
 800543c:	6113      	str	r3, [r2, #16]
 800543e:	e7f2      	b.n	8005426 <HAL_PCDEx_LPM_Callback+0x26>
 8005440:	e000ed00 	.word	0xe000ed00

08005444 <USBD_static_malloc>:
}
 8005444:	4800      	ldr	r0, [pc, #0]	@ (8005448 <USBD_static_malloc+0x4>)
 8005446:	4770      	bx	lr
 8005448:	20001780 	.word	0x20001780

0800544c <USBD_static_free>:
}
 800544c:	4770      	bx	lr

0800544e <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800544e:	b198      	cbz	r0, 8005478 <USBD_Init+0x2a>
{
 8005450:	b508      	push	{r3, lr}
 8005452:	4603      	mov	r3, r0
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8005454:	2000      	movs	r0, #0
 8005456:	f8c3 02b8 	str.w	r0, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800545a:	f8c3 02c0 	str.w	r0, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800545e:	f8c3 02cc 	str.w	r0, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8005462:	b109      	cbz	r1, 8005468 <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 8005464:	f8c3 12b4 	str.w	r1, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005468:	2101      	movs	r1, #1
 800546a:	f883 129c 	strb.w	r1, [r3, #668]	@ 0x29c
  pdev->id = id;
 800546e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8005470:	4618      	mov	r0, r3
 8005472:	f7ff ff21 	bl	80052b8 <USBD_LL_Init>

  return ret;
}
 8005476:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8005478:	2003      	movs	r0, #3
}
 800547a:	4770      	bx	lr

0800547c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800547c:	b510      	push	{r4, lr}
 800547e:	b082      	sub	sp, #8
  uint16_t len = 0U;
 8005480:	2300      	movs	r3, #0
 8005482:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 8005486:	b161      	cbz	r1, 80054a2 <USBD_RegisterClass+0x26>
 8005488:	4604      	mov	r4, r0
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800548a:	f8c0 12b8 	str.w	r1, [r0, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800548e:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8005490:	b14b      	cbz	r3, 80054a6 <USBD_RegisterClass+0x2a>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8005492:	f10d 0006 	add.w	r0, sp, #6
 8005496:	4798      	blx	r3
 8005498:	f8c4 02cc 	str.w	r0, [r4, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800549c:	2000      	movs	r0, #0
}
 800549e:	b002      	add	sp, #8
 80054a0:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 80054a2:	2003      	movs	r0, #3
 80054a4:	e7fb      	b.n	800549e <USBD_RegisterClass+0x22>
  return USBD_OK;
 80054a6:	2000      	movs	r0, #0
 80054a8:	e7f9      	b.n	800549e <USBD_RegisterClass+0x22>

080054aa <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 80054aa:	b508      	push	{r3, lr}
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 80054ac:	f7ff ff48 	bl	8005340 <USBD_LL_Start>
}
 80054b0:	bd08      	pop	{r3, pc}

080054b2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80054b2:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 80054b4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80054b8:	b113      	cbz	r3, 80054c0 <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4798      	blx	r3
  }

  return ret;
}
 80054be:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 80054c0:	2003      	movs	r0, #3
 80054c2:	e7fc      	b.n	80054be <USBD_SetClassConfig+0xc>

080054c4 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80054c4:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80054c6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80054ca:	b10b      	cbz	r3, 80054d0 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 80054cc:	685b      	ldr	r3, [r3, #4]
 80054ce:	4798      	blx	r3
  }

  return USBD_OK;
}
 80054d0:	2000      	movs	r0, #0
 80054d2:	bd08      	pop	{r3, pc}

080054d4 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80054d4:	b538      	push	{r3, r4, r5, lr}
 80054d6:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80054d8:	f200 25aa 	addw	r5, r0, #682	@ 0x2aa
 80054dc:	4628      	mov	r0, r5
 80054de:	f000 f929 	bl	8005734 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80054e2:	2301      	movs	r3, #1
 80054e4:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80054e8:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	@ 0x2b0
 80054ec:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80054f0:	f894 12aa 	ldrb.w	r1, [r4, #682]	@ 0x2aa
 80054f4:	f001 031f 	and.w	r3, r1, #31
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d007      	beq.n	800550c <USBD_LL_SetupStage+0x38>
 80054fc:	2b02      	cmp	r3, #2
 80054fe:	d00a      	beq.n	8005516 <USBD_LL_SetupStage+0x42>
 8005500:	b973      	cbnz	r3, 8005520 <USBD_LL_SetupStage+0x4c>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8005502:	4629      	mov	r1, r5
 8005504:	4620      	mov	r0, r4
 8005506:	f000 fae4 	bl	8005ad2 <USBD_StdDevReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 800550a:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800550c:	4629      	mov	r1, r5
 800550e:	4620      	mov	r0, r4
 8005510:	f000 fb17 	bl	8005b42 <USBD_StdItfReq>
      break;
 8005514:	e7f9      	b.n	800550a <USBD_LL_SetupStage+0x36>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8005516:	4629      	mov	r1, r5
 8005518:	4620      	mov	r0, r4
 800551a:	f000 fb46 	bl	8005baa <USBD_StdEPReq>
      break;
 800551e:	e7f4      	b.n	800550a <USBD_LL_SetupStage+0x36>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005520:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 8005524:	4620      	mov	r0, r4
 8005526:	f7ff ff26 	bl	8005376 <USBD_LL_StallEP>
      break;
 800552a:	e7ee      	b.n	800550a <USBD_LL_SetupStage+0x36>

0800552c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800552c:	b538      	push	{r3, r4, r5, lr}
 800552e:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8005530:	460d      	mov	r5, r1
 8005532:	bb39      	cbnz	r1, 8005584 <USBD_LL_DataOutStage+0x58>
 8005534:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005536:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 800553a:	2a03      	cmp	r2, #3
 800553c:	d001      	beq.n	8005542 <USBD_LL_DataOutStage+0x16>
        }
      }
    }
  }

  return USBD_OK;
 800553e:	4608      	mov	r0, r1
}
 8005540:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8005542:	f8d0 115c 	ldr.w	r1, [r0, #348]	@ 0x15c
 8005546:	f8d0 2160 	ldr.w	r2, [r0, #352]	@ 0x160
 800554a:	4291      	cmp	r1, r2
 800554c:	d808      	bhi.n	8005560 <USBD_LL_DataOutStage+0x34>
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800554e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005552:	2b03      	cmp	r3, #3
 8005554:	d00f      	beq.n	8005576 <USBD_LL_DataOutStage+0x4a>
        (void)USBD_CtlSendStatus(pdev);
 8005556:	4620      	mov	r0, r4
 8005558:	f000 fd04 	bl	8005f64 <USBD_CtlSendStatus>
  return USBD_OK;
 800555c:	4628      	mov	r0, r5
 800555e:	e7ef      	b.n	8005540 <USBD_LL_DataOutStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8005560:	1a89      	subs	r1, r1, r2
 8005562:	f8c0 115c 	str.w	r1, [r0, #348]	@ 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8005566:	428a      	cmp	r2, r1
 8005568:	bf28      	it	cs
 800556a:	460a      	movcs	r2, r1
 800556c:	4619      	mov	r1, r3
 800556e:	f000 fcf1 	bl	8005f54 <USBD_CtlContinueRx>
  return USBD_OK;
 8005572:	4628      	mov	r0, r5
 8005574:	e7e4      	b.n	8005540 <USBD_LL_DataOutStage+0x14>
          if (pdev->pClass->EP0_RxReady != NULL)
 8005576:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800557a:	691b      	ldr	r3, [r3, #16]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d0ea      	beq.n	8005556 <USBD_LL_DataOutStage+0x2a>
            pdev->pClass->EP0_RxReady(pdev);
 8005580:	4798      	blx	r3
 8005582:	e7e8      	b.n	8005556 <USBD_LL_DataOutStage+0x2a>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005584:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005588:	2b03      	cmp	r3, #3
 800558a:	d001      	beq.n	8005590 <USBD_LL_DataOutStage+0x64>
  return USBD_OK;
 800558c:	2000      	movs	r0, #0
 800558e:	e7d7      	b.n	8005540 <USBD_LL_DataOutStage+0x14>
      if (pdev->pClass->DataOut != NULL)
 8005590:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005594:	699b      	ldr	r3, [r3, #24]
 8005596:	b10b      	cbz	r3, 800559c <USBD_LL_DataOutStage+0x70>
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8005598:	4798      	blx	r3
        if (ret != USBD_OK)
 800559a:	e7d1      	b.n	8005540 <USBD_LL_DataOutStage+0x14>
  return USBD_OK;
 800559c:	2000      	movs	r0, #0
 800559e:	e7cf      	b.n	8005540 <USBD_LL_DataOutStage+0x14>

080055a0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80055a0:	b538      	push	{r3, r4, r5, lr}
 80055a2:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80055a4:	460d      	mov	r5, r1
 80055a6:	2900      	cmp	r1, #0
 80055a8:	d149      	bne.n	800563e <USBD_LL_DataInStage+0x9e>
 80055aa:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 80055ac:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 80055b0:	2a02      	cmp	r2, #2
 80055b2:	d005      	beq.n	80055c0 <USBD_LL_DataInStage+0x20>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 80055b4:	f894 32a0 	ldrb.w	r3, [r4, #672]	@ 0x2a0
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d03b      	beq.n	8005634 <USBD_LL_DataInStage+0x94>
        }
      }
    }
  }

  return USBD_OK;
 80055bc:	4628      	mov	r0, r5
}
 80055be:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 80055c0:	69c2      	ldr	r2, [r0, #28]
 80055c2:	6a01      	ldr	r1, [r0, #32]
 80055c4:	428a      	cmp	r2, r1
 80055c6:	d80d      	bhi.n	80055e4 <USBD_LL_DataInStage+0x44>
        if ((pep->maxpacket == pep->rem_length) &&
 80055c8:	428a      	cmp	r2, r1
 80055ca:	d017      	beq.n	80055fc <USBD_LL_DataInStage+0x5c>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80055cc:	f894 329c 	ldrb.w	r3, [r4, #668]	@ 0x29c
 80055d0:	2b03      	cmp	r3, #3
 80055d2:	d027      	beq.n	8005624 <USBD_LL_DataInStage+0x84>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80055d4:	2180      	movs	r1, #128	@ 0x80
 80055d6:	4620      	mov	r0, r4
 80055d8:	f7ff fecd 	bl	8005376 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80055dc:	4620      	mov	r0, r4
 80055de:	f000 fccc 	bl	8005f7a <USBD_CtlReceiveStatus>
 80055e2:	e7e7      	b.n	80055b4 <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 80055e4:	1a52      	subs	r2, r2, r1
 80055e6:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 80055e8:	4619      	mov	r1, r3
 80055ea:	f000 fc9c 	bl	8005f26 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80055ee:	2300      	movs	r3, #0
 80055f0:	461a      	mov	r2, r3
 80055f2:	4619      	mov	r1, r3
 80055f4:	4620      	mov	r0, r4
 80055f6:	f7ff fef4 	bl	80053e2 <USBD_LL_PrepareReceive>
 80055fa:	e7db      	b.n	80055b4 <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 80055fc:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 80055fe:	4299      	cmp	r1, r3
 8005600:	d8e4      	bhi.n	80055cc <USBD_LL_DataInStage+0x2c>
            (pep->total_length < pdev->ep0_data_len))
 8005602:	f8d0 2298 	ldr.w	r2, [r0, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005606:	4293      	cmp	r3, r2
 8005608:	d2e0      	bcs.n	80055cc <USBD_LL_DataInStage+0x2c>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800560a:	2200      	movs	r2, #0
 800560c:	4611      	mov	r1, r2
 800560e:	f000 fc8a 	bl	8005f26 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8005612:	2100      	movs	r1, #0
 8005614:	f8c4 1298 	str.w	r1, [r4, #664]	@ 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005618:	460b      	mov	r3, r1
 800561a:	460a      	mov	r2, r1
 800561c:	4620      	mov	r0, r4
 800561e:	f7ff fee0 	bl	80053e2 <USBD_LL_PrepareReceive>
 8005622:	e7c7      	b.n	80055b4 <USBD_LL_DataInStage+0x14>
            if (pdev->pClass->EP0_TxSent != NULL)
 8005624:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 8005628:	68db      	ldr	r3, [r3, #12]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d0d2      	beq.n	80055d4 <USBD_LL_DataInStage+0x34>
              pdev->pClass->EP0_TxSent(pdev);
 800562e:	4620      	mov	r0, r4
 8005630:	4798      	blx	r3
 8005632:	e7cf      	b.n	80055d4 <USBD_LL_DataInStage+0x34>
      pdev->dev_test_mode = 0U;
 8005634:	2300      	movs	r3, #0
 8005636:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
  return USBD_OK;
 800563a:	4628      	mov	r0, r5
 800563c:	e7bf      	b.n	80055be <USBD_LL_DataInStage+0x1e>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800563e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005642:	2b03      	cmp	r3, #3
 8005644:	d001      	beq.n	800564a <USBD_LL_DataInStage+0xaa>
  return USBD_OK;
 8005646:	2000      	movs	r0, #0
 8005648:	e7b9      	b.n	80055be <USBD_LL_DataInStage+0x1e>
      if (pdev->pClass->DataIn != NULL)
 800564a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 800564e:	695b      	ldr	r3, [r3, #20]
 8005650:	b10b      	cbz	r3, 8005656 <USBD_LL_DataInStage+0xb6>
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8005652:	4798      	blx	r3
        if (ret != USBD_OK)
 8005654:	e7b3      	b.n	80055be <USBD_LL_DataInStage+0x1e>
  return USBD_OK;
 8005656:	2000      	movs	r0, #0
 8005658:	e7b1      	b.n	80055be <USBD_LL_DataInStage+0x1e>

0800565a <USBD_LL_Reset>:
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800565a:	2301      	movs	r3, #1
 800565c:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005660:	2300      	movs	r3, #0
 8005662:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294
  pdev->dev_config = 0U;
 8005666:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 8005668:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800566c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005670:	b1f3      	cbz	r3, 80056b0 <USBD_LL_Reset+0x56>
{
 8005672:	b570      	push	{r4, r5, r6, lr}
 8005674:	4604      	mov	r4, r0
  {
    return USBD_FAIL;
  }

  if (pdev->pClassData != NULL)
 8005676:	f8d0 22bc 	ldr.w	r2, [r0, #700]	@ 0x2bc
 800567a:	b11a      	cbz	r2, 8005684 <USBD_LL_Reset+0x2a>
  {
    if (pdev->pClass->DeInit != NULL)
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	b10b      	cbz	r3, 8005684 <USBD_LL_Reset+0x2a>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005680:	2100      	movs	r1, #0
 8005682:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005684:	2340      	movs	r3, #64	@ 0x40
 8005686:	2200      	movs	r2, #0
 8005688:	4611      	mov	r1, r2
 800568a:	4620      	mov	r0, r4
 800568c:	f7ff fe60 	bl	8005350 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005690:	2601      	movs	r6, #1
 8005692:	f8a4 6164 	strh.w	r6, [r4, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005696:	2540      	movs	r5, #64	@ 0x40
 8005698:	f8c4 5160 	str.w	r5, [r4, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800569c:	462b      	mov	r3, r5
 800569e:	2200      	movs	r2, #0
 80056a0:	2180      	movs	r1, #128	@ 0x80
 80056a2:	4620      	mov	r0, r4
 80056a4:	f7ff fe54 	bl	8005350 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80056a8:	84a6      	strh	r6, [r4, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80056aa:	6225      	str	r5, [r4, #32]

  return USBD_OK;
 80056ac:	2000      	movs	r0, #0
}
 80056ae:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 80056b0:	2003      	movs	r0, #3
}
 80056b2:	4770      	bx	lr

080056b4 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 80056b4:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 80056b6:	2000      	movs	r0, #0
 80056b8:	4770      	bx	lr

080056ba <USBD_LL_Suspend>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state = pdev->dev_state;
 80056ba:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80056c4:	2304      	movs	r3, #4
 80056c6:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 80056ca:	2000      	movs	r0, #0
 80056cc:	4770      	bx	lr

080056ce <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80056ce:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80056d2:	2b04      	cmp	r3, #4
 80056d4:	d001      	beq.n	80056da <USBD_LL_Resume+0xc>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 80056d6:	2000      	movs	r0, #0
 80056d8:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 80056da:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 80056de:	b2db      	uxtb	r3, r3
 80056e0:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
 80056e4:	e7f7      	b.n	80056d6 <USBD_LL_Resume+0x8>

080056e6 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80056e6:	b508      	push	{r3, lr}
  if (pdev->pClass == NULL)
 80056e8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80056ec:	b153      	cbz	r3, 8005704 <USBD_LL_SOF+0x1e>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80056ee:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 80056f2:	2a03      	cmp	r2, #3
 80056f4:	d001      	beq.n	80056fa <USBD_LL_SOF+0x14>
    {
      (void)pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
 80056f6:	2000      	movs	r0, #0
}
 80056f8:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 80056fa:	69db      	ldr	r3, [r3, #28]
 80056fc:	b123      	cbz	r3, 8005708 <USBD_LL_SOF+0x22>
      (void)pdev->pClass->SOF(pdev);
 80056fe:	4798      	blx	r3
  return USBD_OK;
 8005700:	2000      	movs	r0, #0
 8005702:	e7f9      	b.n	80056f8 <USBD_LL_SOF+0x12>
    return USBD_FAIL;
 8005704:	2003      	movs	r0, #3
 8005706:	e7f7      	b.n	80056f8 <USBD_LL_SOF+0x12>
  return USBD_OK;
 8005708:	2000      	movs	r0, #0
 800570a:	e7f5      	b.n	80056f8 <USBD_LL_SOF+0x12>

0800570c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800570c:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 800570e:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8005710:	e002      	b.n	8005718 <USBD_GetLen+0xc>
  {
    len++;
 8005712:	3001      	adds	r0, #1
 8005714:	b2c0      	uxtb	r0, r0
    pbuff++;
 8005716:	3301      	adds	r3, #1
  while (*pbuff != (uint8_t)'\0')
 8005718:	781a      	ldrb	r2, [r3, #0]
 800571a:	2a00      	cmp	r2, #0
 800571c:	d1f9      	bne.n	8005712 <USBD_GetLen+0x6>
  }

  return len;
}
 800571e:	4770      	bx	lr

08005720 <USBD_SetFeature>:
{
 8005720:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005722:	884b      	ldrh	r3, [r1, #2]
 8005724:	2b01      	cmp	r3, #1
 8005726:	d000      	beq.n	800572a <USBD_SetFeature+0xa>
}
 8005728:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 800572a:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800572e:	f000 fc19 	bl	8005f64 <USBD_CtlSendStatus>
}
 8005732:	e7f9      	b.n	8005728 <USBD_SetFeature+0x8>

08005734 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8005734:	780b      	ldrb	r3, [r1, #0]
 8005736:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 8005738:	784b      	ldrb	r3, [r1, #1]
 800573a:	7043      	strb	r3, [r0, #1]
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 800573c:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 800573e:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8005740:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8005744:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 8005746:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 8005748:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 800574a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 800574e:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 8005750:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 8005752:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 8005754:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 8005758:	80c3      	strh	r3, [r0, #6]
}
 800575a:	4770      	bx	lr

0800575c <USBD_CtlError>:
{
 800575c:	b510      	push	{r4, lr}
 800575e:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 8005760:	2180      	movs	r1, #128	@ 0x80
 8005762:	f7ff fe08 	bl	8005376 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8005766:	2100      	movs	r1, #0
 8005768:	4620      	mov	r0, r4
 800576a:	f7ff fe04 	bl	8005376 <USBD_LL_StallEP>
}
 800576e:	bd10      	pop	{r4, pc}

08005770 <USBD_GetDescriptor>:
{
 8005770:	b530      	push	{r4, r5, lr}
 8005772:	b083      	sub	sp, #12
 8005774:	4605      	mov	r5, r0
 8005776:	460c      	mov	r4, r1
  uint16_t len = 0U;
 8005778:	2300      	movs	r3, #0
 800577a:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 800577e:	884a      	ldrh	r2, [r1, #2]
 8005780:	0a13      	lsrs	r3, r2, #8
 8005782:	3b01      	subs	r3, #1
 8005784:	2b0e      	cmp	r3, #14
 8005786:	f200 80bb 	bhi.w	8005900 <USBD_GetDescriptor+0x190>
 800578a:	e8df f003 	tbb	[pc, r3]
 800578e:	2f15      	.short	0x2f15
 8005790:	9db9b943 	.word	0x9db9b943
 8005794:	b9b9b9aa 	.word	0xb9b9b9aa
 8005798:	b9b9b9b9 	.word	0xb9b9b9b9
 800579c:	08          	.byte	0x08
 800579d:	00          	.byte	0x00
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800579e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80057a2:	69db      	ldr	r3, [r3, #28]
 80057a4:	b123      	cbz	r3, 80057b0 <USBD_GetDescriptor+0x40>
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80057a6:	f10d 0106 	add.w	r1, sp, #6
 80057aa:	7c00      	ldrb	r0, [r0, #16]
 80057ac:	4798      	blx	r3
  if (err != 0U)
 80057ae:	e00a      	b.n	80057c6 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 80057b0:	4621      	mov	r1, r4
 80057b2:	f7ff ffd3 	bl	800575c <USBD_CtlError>
  if (err != 0U)
 80057b6:	e0a6      	b.n	8005906 <USBD_GetDescriptor+0x196>
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80057b8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f10d 0106 	add.w	r1, sp, #6
 80057c2:	7c00      	ldrb	r0, [r0, #16]
 80057c4:	4798      	blx	r3
  if (req->wLength != 0U)
 80057c6:	88e2      	ldrh	r2, [r4, #6]
 80057c8:	2a00      	cmp	r2, #0
 80057ca:	f000 80a3 	beq.w	8005914 <USBD_GetDescriptor+0x1a4>
    if (len != 0U)
 80057ce:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	f000 8099 	beq.w	800590a <USBD_GetDescriptor+0x19a>
      len = MIN(len, req->wLength);
 80057d8:	429a      	cmp	r2, r3
 80057da:	bf28      	it	cs
 80057dc:	461a      	movcs	r2, r3
 80057de:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80057e2:	4601      	mov	r1, r0
 80057e4:	4628      	mov	r0, r5
 80057e6:	f000 fb91 	bl	8005f0c <USBD_CtlSendData>
 80057ea:	e08c      	b.n	8005906 <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80057ec:	7c03      	ldrb	r3, [r0, #16]
 80057ee:	b943      	cbnz	r3, 8005802 <USBD_GetDescriptor+0x92>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80057f0:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80057f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057f6:	f10d 0006 	add.w	r0, sp, #6
 80057fa:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80057fc:	2302      	movs	r3, #2
 80057fe:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8005800:	e7e1      	b.n	80057c6 <USBD_GetDescriptor+0x56>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8005802:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005806:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005808:	f10d 0006 	add.w	r0, sp, #6
 800580c:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800580e:	2302      	movs	r3, #2
 8005810:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8005812:	e7d8      	b.n	80057c6 <USBD_GetDescriptor+0x56>
      switch ((uint8_t)(req->wValue))
 8005814:	b2d2      	uxtb	r2, r2
 8005816:	2a05      	cmp	r2, #5
 8005818:	d852      	bhi.n	80058c0 <USBD_GetDescriptor+0x150>
 800581a:	e8df f002 	tbb	[pc, r2]
 800581e:	1003      	.short	0x1003
 8005820:	44372a1d 	.word	0x44372a1d
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8005824:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	b123      	cbz	r3, 8005836 <USBD_GetDescriptor+0xc6>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800582c:	f10d 0106 	add.w	r1, sp, #6
 8005830:	7c00      	ldrb	r0, [r0, #16]
 8005832:	4798      	blx	r3
  if (err != 0U)
 8005834:	e7c7      	b.n	80057c6 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8005836:	4621      	mov	r1, r4
 8005838:	f7ff ff90 	bl	800575c <USBD_CtlError>
  if (err != 0U)
 800583c:	e063      	b.n	8005906 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800583e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005842:	689b      	ldr	r3, [r3, #8]
 8005844:	b123      	cbz	r3, 8005850 <USBD_GetDescriptor+0xe0>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8005846:	f10d 0106 	add.w	r1, sp, #6
 800584a:	7c00      	ldrb	r0, [r0, #16]
 800584c:	4798      	blx	r3
  if (err != 0U)
 800584e:	e7ba      	b.n	80057c6 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8005850:	4621      	mov	r1, r4
 8005852:	f7ff ff83 	bl	800575c <USBD_CtlError>
  if (err != 0U)
 8005856:	e056      	b.n	8005906 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8005858:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800585c:	68db      	ldr	r3, [r3, #12]
 800585e:	b123      	cbz	r3, 800586a <USBD_GetDescriptor+0xfa>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8005860:	f10d 0106 	add.w	r1, sp, #6
 8005864:	7c00      	ldrb	r0, [r0, #16]
 8005866:	4798      	blx	r3
  if (err != 0U)
 8005868:	e7ad      	b.n	80057c6 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800586a:	4621      	mov	r1, r4
 800586c:	f7ff ff76 	bl	800575c <USBD_CtlError>
  if (err != 0U)
 8005870:	e049      	b.n	8005906 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8005872:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005876:	691b      	ldr	r3, [r3, #16]
 8005878:	b123      	cbz	r3, 8005884 <USBD_GetDescriptor+0x114>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800587a:	f10d 0106 	add.w	r1, sp, #6
 800587e:	7c00      	ldrb	r0, [r0, #16]
 8005880:	4798      	blx	r3
  if (err != 0U)
 8005882:	e7a0      	b.n	80057c6 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 8005884:	4621      	mov	r1, r4
 8005886:	f7ff ff69 	bl	800575c <USBD_CtlError>
  if (err != 0U)
 800588a:	e03c      	b.n	8005906 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800588c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8005890:	695b      	ldr	r3, [r3, #20]
 8005892:	b123      	cbz	r3, 800589e <USBD_GetDescriptor+0x12e>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8005894:	f10d 0106 	add.w	r1, sp, #6
 8005898:	7c00      	ldrb	r0, [r0, #16]
 800589a:	4798      	blx	r3
  if (err != 0U)
 800589c:	e793      	b.n	80057c6 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 800589e:	4621      	mov	r1, r4
 80058a0:	f7ff ff5c 	bl	800575c <USBD_CtlError>
  if (err != 0U)
 80058a4:	e02f      	b.n	8005906 <USBD_GetDescriptor+0x196>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80058a6:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80058aa:	699b      	ldr	r3, [r3, #24]
 80058ac:	b123      	cbz	r3, 80058b8 <USBD_GetDescriptor+0x148>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80058ae:	f10d 0106 	add.w	r1, sp, #6
 80058b2:	7c00      	ldrb	r0, [r0, #16]
 80058b4:	4798      	blx	r3
  if (err != 0U)
 80058b6:	e786      	b.n	80057c6 <USBD_GetDescriptor+0x56>
            USBD_CtlError(pdev, req);
 80058b8:	4621      	mov	r1, r4
 80058ba:	f7ff ff4f 	bl	800575c <USBD_CtlError>
  if (err != 0U)
 80058be:	e022      	b.n	8005906 <USBD_GetDescriptor+0x196>
          USBD_CtlError(pdev, req);
 80058c0:	4621      	mov	r1, r4
 80058c2:	f7ff ff4b 	bl	800575c <USBD_CtlError>
  if (err != 0U)
 80058c6:	e01e      	b.n	8005906 <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80058c8:	7c03      	ldrb	r3, [r0, #16]
 80058ca:	b933      	cbnz	r3, 80058da <USBD_GetDescriptor+0x16a>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80058cc:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80058d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058d2:	f10d 0006 	add.w	r0, sp, #6
 80058d6:	4798      	blx	r3
  if (err != 0U)
 80058d8:	e775      	b.n	80057c6 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 80058da:	4621      	mov	r1, r4
 80058dc:	f7ff ff3e 	bl	800575c <USBD_CtlError>
  if (err != 0U)
 80058e0:	e011      	b.n	8005906 <USBD_GetDescriptor+0x196>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80058e2:	7c03      	ldrb	r3, [r0, #16]
 80058e4:	b943      	cbnz	r3, 80058f8 <USBD_GetDescriptor+0x188>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80058e6:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 80058ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80058ec:	f10d 0006 	add.w	r0, sp, #6
 80058f0:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80058f2:	2307      	movs	r3, #7
 80058f4:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80058f6:	e766      	b.n	80057c6 <USBD_GetDescriptor+0x56>
        USBD_CtlError(pdev, req);
 80058f8:	4621      	mov	r1, r4
 80058fa:	f7ff ff2f 	bl	800575c <USBD_CtlError>
  if (err != 0U)
 80058fe:	e002      	b.n	8005906 <USBD_GetDescriptor+0x196>
      USBD_CtlError(pdev, req);
 8005900:	4621      	mov	r1, r4
 8005902:	f7ff ff2b 	bl	800575c <USBD_CtlError>
}
 8005906:	b003      	add	sp, #12
 8005908:	bd30      	pop	{r4, r5, pc}
      USBD_CtlError(pdev, req);
 800590a:	4621      	mov	r1, r4
 800590c:	4628      	mov	r0, r5
 800590e:	f7ff ff25 	bl	800575c <USBD_CtlError>
 8005912:	e7f8      	b.n	8005906 <USBD_GetDescriptor+0x196>
    (void)USBD_CtlSendStatus(pdev);
 8005914:	4628      	mov	r0, r5
 8005916:	f000 fb25 	bl	8005f64 <USBD_CtlSendStatus>
 800591a:	e7f4      	b.n	8005906 <USBD_GetDescriptor+0x196>

0800591c <USBD_SetAddress>:
{
 800591c:	b538      	push	{r3, r4, r5, lr}
 800591e:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8005920:	888b      	ldrh	r3, [r1, #4]
 8005922:	b9f3      	cbnz	r3, 8005962 <USBD_SetAddress+0x46>
 8005924:	88cb      	ldrh	r3, [r1, #6]
 8005926:	b9e3      	cbnz	r3, 8005962 <USBD_SetAddress+0x46>
 8005928:	884b      	ldrh	r3, [r1, #2]
 800592a:	2b7f      	cmp	r3, #127	@ 0x7f
 800592c:	d819      	bhi.n	8005962 <USBD_SetAddress+0x46>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800592e:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005932:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005936:	2b03      	cmp	r3, #3
 8005938:	d00c      	beq.n	8005954 <USBD_SetAddress+0x38>
      pdev->dev_address = dev_addr;
 800593a:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800593e:	4629      	mov	r1, r5
 8005940:	f7ff fd3f 	bl	80053c2 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8005944:	4620      	mov	r0, r4
 8005946:	f000 fb0d 	bl	8005f64 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800594a:	b135      	cbz	r5, 800595a <USBD_SetAddress+0x3e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800594c:	2302      	movs	r3, #2
 800594e:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8005952:	e009      	b.n	8005968 <USBD_SetAddress+0x4c>
      USBD_CtlError(pdev, req);
 8005954:	f7ff ff02 	bl	800575c <USBD_CtlError>
 8005958:	e006      	b.n	8005968 <USBD_SetAddress+0x4c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800595a:	2301      	movs	r3, #1
 800595c:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8005960:	e002      	b.n	8005968 <USBD_SetAddress+0x4c>
    USBD_CtlError(pdev, req);
 8005962:	4620      	mov	r0, r4
 8005964:	f7ff fefa 	bl	800575c <USBD_CtlError>
}
 8005968:	bd38      	pop	{r3, r4, r5, pc}
	...

0800596c <USBD_SetConfig>:
{
 800596c:	b570      	push	{r4, r5, r6, lr}
 800596e:	4604      	mov	r4, r0
 8005970:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 8005972:	788d      	ldrb	r5, [r1, #2]
 8005974:	4b2e      	ldr	r3, [pc, #184]	@ (8005a30 <USBD_SetConfig+0xc4>)
 8005976:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8005978:	2d01      	cmp	r5, #1
 800597a:	d810      	bhi.n	800599e <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 800597c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005980:	b2da      	uxtb	r2, r3
 8005982:	2b02      	cmp	r3, #2
 8005984:	d00f      	beq.n	80059a6 <USBD_SetConfig+0x3a>
 8005986:	2a03      	cmp	r2, #3
 8005988:	d023      	beq.n	80059d2 <USBD_SetConfig+0x66>
      USBD_CtlError(pdev, req);
 800598a:	f7ff fee7 	bl	800575c <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800598e:	4b28      	ldr	r3, [pc, #160]	@ (8005a30 <USBD_SetConfig+0xc4>)
 8005990:	7819      	ldrb	r1, [r3, #0]
 8005992:	4620      	mov	r0, r4
 8005994:	f7ff fd96 	bl	80054c4 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8005998:	2503      	movs	r5, #3
}
 800599a:	4628      	mov	r0, r5
 800599c:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 800599e:	f7ff fedd 	bl	800575c <USBD_CtlError>
    return USBD_FAIL;
 80059a2:	2503      	movs	r5, #3
 80059a4:	e7f9      	b.n	800599a <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 80059a6:	b18d      	cbz	r5, 80059cc <USBD_SetConfig+0x60>
        pdev->dev_config = cfgidx;
 80059a8:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80059aa:	4629      	mov	r1, r5
 80059ac:	f7ff fd81 	bl	80054b2 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 80059b0:	4605      	mov	r5, r0
 80059b2:	b120      	cbz	r0, 80059be <USBD_SetConfig+0x52>
          USBD_CtlError(pdev, req);
 80059b4:	4631      	mov	r1, r6
 80059b6:	4620      	mov	r0, r4
 80059b8:	f7ff fed0 	bl	800575c <USBD_CtlError>
 80059bc:	e7ed      	b.n	800599a <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 80059be:	4620      	mov	r0, r4
 80059c0:	f000 fad0 	bl	8005f64 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80059c4:	2303      	movs	r3, #3
 80059c6:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 80059ca:	e7e6      	b.n	800599a <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 80059cc:	f000 faca 	bl	8005f64 <USBD_CtlSendStatus>
 80059d0:	e7e3      	b.n	800599a <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 80059d2:	b1cd      	cbz	r5, 8005a08 <USBD_SetConfig+0x9c>
      else if (cfgidx != pdev->dev_config)
 80059d4:	6841      	ldr	r1, [r0, #4]
 80059d6:	428d      	cmp	r5, r1
 80059d8:	d025      	beq.n	8005a26 <USBD_SetConfig+0xba>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80059da:	b2c9      	uxtb	r1, r1
 80059dc:	f7ff fd72 	bl	80054c4 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80059e0:	4b13      	ldr	r3, [pc, #76]	@ (8005a30 <USBD_SetConfig+0xc4>)
 80059e2:	7819      	ldrb	r1, [r3, #0]
 80059e4:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80059e6:	4620      	mov	r0, r4
 80059e8:	f7ff fd63 	bl	80054b2 <USBD_SetClassConfig>
        if (ret != USBD_OK)
 80059ec:	4605      	mov	r5, r0
 80059ee:	b1b0      	cbz	r0, 8005a1e <USBD_SetConfig+0xb2>
          USBD_CtlError(pdev, req);
 80059f0:	4631      	mov	r1, r6
 80059f2:	4620      	mov	r0, r4
 80059f4:	f7ff feb2 	bl	800575c <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80059f8:	7921      	ldrb	r1, [r4, #4]
 80059fa:	4620      	mov	r0, r4
 80059fc:	f7ff fd62 	bl	80054c4 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8005a00:	2302      	movs	r3, #2
 8005a02:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8005a06:	e7c8      	b.n	800599a <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8005a08:	2302      	movs	r3, #2
 8005a0a:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8005a0e:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8005a10:	4629      	mov	r1, r5
 8005a12:	f7ff fd57 	bl	80054c4 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8005a16:	4620      	mov	r0, r4
 8005a18:	f000 faa4 	bl	8005f64 <USBD_CtlSendStatus>
 8005a1c:	e7bd      	b.n	800599a <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 8005a1e:	4620      	mov	r0, r4
 8005a20:	f000 faa0 	bl	8005f64 <USBD_CtlSendStatus>
 8005a24:	e7b9      	b.n	800599a <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8005a26:	f000 fa9d 	bl	8005f64 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8005a2a:	2500      	movs	r5, #0
 8005a2c:	e7b5      	b.n	800599a <USBD_SetConfig+0x2e>
 8005a2e:	bf00      	nop
 8005a30:	20001c7c 	.word	0x20001c7c

08005a34 <USBD_GetConfig>:
{
 8005a34:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 8005a36:	88cb      	ldrh	r3, [r1, #6]
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d10b      	bne.n	8005a54 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 8005a3c:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005a40:	b2da      	uxtb	r2, r3
 8005a42:	2b02      	cmp	r3, #2
 8005a44:	d909      	bls.n	8005a5a <USBD_GetConfig+0x26>
 8005a46:	2a03      	cmp	r2, #3
 8005a48:	d111      	bne.n	8005a6e <USBD_GetConfig+0x3a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	1d01      	adds	r1, r0, #4
 8005a4e:	f000 fa5d 	bl	8005f0c <USBD_CtlSendData>
        break;
 8005a52:	e001      	b.n	8005a58 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 8005a54:	f7ff fe82 	bl	800575c <USBD_CtlError>
}
 8005a58:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 8005a5a:	b252      	sxtb	r2, r2
 8005a5c:	b13a      	cbz	r2, 8005a6e <USBD_GetConfig+0x3a>
        pdev->dev_default_config = 0U;
 8005a5e:	4601      	mov	r1, r0
 8005a60:	2300      	movs	r3, #0
 8005a62:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8005a66:	2201      	movs	r2, #1
 8005a68:	f000 fa50 	bl	8005f0c <USBD_CtlSendData>
        break;
 8005a6c:	e7f4      	b.n	8005a58 <USBD_GetConfig+0x24>
        USBD_CtlError(pdev, req);
 8005a6e:	f7ff fe75 	bl	800575c <USBD_CtlError>
}
 8005a72:	e7f1      	b.n	8005a58 <USBD_GetConfig+0x24>

08005a74 <USBD_GetStatus>:
{
 8005a74:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8005a76:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005a7a:	3b01      	subs	r3, #1
 8005a7c:	2b02      	cmp	r3, #2
 8005a7e:	d812      	bhi.n	8005aa6 <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 8005a80:	88cb      	ldrh	r3, [r1, #6]
 8005a82:	2b02      	cmp	r3, #2
 8005a84:	d10c      	bne.n	8005aa0 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8005a86:	2301      	movs	r3, #1
 8005a88:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 8005a8a:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 8005a8e:	b10b      	cbz	r3, 8005a94 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8005a90:	2303      	movs	r3, #3
 8005a92:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8005a94:	2202      	movs	r2, #2
 8005a96:	f100 010c 	add.w	r1, r0, #12
 8005a9a:	f000 fa37 	bl	8005f0c <USBD_CtlSendData>
}
 8005a9e:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 8005aa0:	f7ff fe5c 	bl	800575c <USBD_CtlError>
        break;
 8005aa4:	e7fb      	b.n	8005a9e <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 8005aa6:	f7ff fe59 	bl	800575c <USBD_CtlError>
}
 8005aaa:	e7f8      	b.n	8005a9e <USBD_GetStatus+0x2a>

08005aac <USBD_ClrFeature>:
{
 8005aac:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8005aae:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005ab2:	3b01      	subs	r3, #1
 8005ab4:	2b02      	cmp	r3, #2
 8005ab6:	d809      	bhi.n	8005acc <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8005ab8:	884b      	ldrh	r3, [r1, #2]
 8005aba:	2b01      	cmp	r3, #1
 8005abc:	d000      	beq.n	8005ac0 <USBD_ClrFeature+0x14>
}
 8005abe:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8005ac6:	f000 fa4d 	bl	8005f64 <USBD_CtlSendStatus>
 8005aca:	e7f8      	b.n	8005abe <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 8005acc:	f7ff fe46 	bl	800575c <USBD_CtlError>
}
 8005ad0:	e7f5      	b.n	8005abe <USBD_ClrFeature+0x12>

08005ad2 <USBD_StdDevReq>:
{
 8005ad2:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005ad4:	780c      	ldrb	r4, [r1, #0]
 8005ad6:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8005ada:	2c20      	cmp	r4, #32
 8005adc:	d006      	beq.n	8005aec <USBD_StdDevReq+0x1a>
 8005ade:	2c40      	cmp	r4, #64	@ 0x40
 8005ae0:	d004      	beq.n	8005aec <USBD_StdDevReq+0x1a>
 8005ae2:	b154      	cbz	r4, 8005afa <USBD_StdDevReq+0x28>
      USBD_CtlError(pdev, req);
 8005ae4:	f7ff fe3a 	bl	800575c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8005ae8:	2400      	movs	r4, #0
      break;
 8005aea:	e004      	b.n	8005af6 <USBD_StdDevReq+0x24>
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005aec:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	4798      	blx	r3
 8005af4:	4604      	mov	r4, r0
}
 8005af6:	4620      	mov	r0, r4
 8005af8:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 8005afa:	784d      	ldrb	r5, [r1, #1]
 8005afc:	2d09      	cmp	r5, #9
 8005afe:	d81d      	bhi.n	8005b3c <USBD_StdDevReq+0x6a>
 8005b00:	e8df f005 	tbb	[pc, r5]
 8005b04:	161c1912 	.word	0x161c1912
 8005b08:	1c05081c 	.word	0x1c05081c
 8005b0c:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 8005b0e:	f7ff fe2f 	bl	8005770 <USBD_GetDescriptor>
          break;
 8005b12:	e7f0      	b.n	8005af6 <USBD_StdDevReq+0x24>
          USBD_SetAddress(pdev, req);
 8005b14:	f7ff ff02 	bl	800591c <USBD_SetAddress>
          break;
 8005b18:	e7ed      	b.n	8005af6 <USBD_StdDevReq+0x24>
          ret = USBD_SetConfig(pdev, req);
 8005b1a:	f7ff ff27 	bl	800596c <USBD_SetConfig>
 8005b1e:	4604      	mov	r4, r0
          break;
 8005b20:	e7e9      	b.n	8005af6 <USBD_StdDevReq+0x24>
          USBD_GetConfig(pdev, req);
 8005b22:	f7ff ff87 	bl	8005a34 <USBD_GetConfig>
          break;
 8005b26:	e7e6      	b.n	8005af6 <USBD_StdDevReq+0x24>
          USBD_GetStatus(pdev, req);
 8005b28:	f7ff ffa4 	bl	8005a74 <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 8005b2c:	462c      	mov	r4, r5
          break;
 8005b2e:	e7e2      	b.n	8005af6 <USBD_StdDevReq+0x24>
          USBD_SetFeature(pdev, req);
 8005b30:	f7ff fdf6 	bl	8005720 <USBD_SetFeature>
          break;
 8005b34:	e7df      	b.n	8005af6 <USBD_StdDevReq+0x24>
          USBD_ClrFeature(pdev, req);
 8005b36:	f7ff ffb9 	bl	8005aac <USBD_ClrFeature>
          break;
 8005b3a:	e7dc      	b.n	8005af6 <USBD_StdDevReq+0x24>
          USBD_CtlError(pdev, req);
 8005b3c:	f7ff fe0e 	bl	800575c <USBD_CtlError>
          break;
 8005b40:	e7d9      	b.n	8005af6 <USBD_StdDevReq+0x24>

08005b42 <USBD_StdItfReq>:
{
 8005b42:	b570      	push	{r4, r5, r6, lr}
 8005b44:	4605      	mov	r5, r0
 8005b46:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005b48:	780b      	ldrb	r3, [r1, #0]
 8005b4a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005b4e:	2b20      	cmp	r3, #32
 8005b50:	d007      	beq.n	8005b62 <USBD_StdItfReq+0x20>
 8005b52:	2b40      	cmp	r3, #64	@ 0x40
 8005b54:	d005      	beq.n	8005b62 <USBD_StdItfReq+0x20>
 8005b56:	b123      	cbz	r3, 8005b62 <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 8005b58:	f7ff fe00 	bl	800575c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8005b5c:	2600      	movs	r6, #0
}
 8005b5e:	4630      	mov	r0, r6
 8005b60:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 8005b62:	f895 329c 	ldrb.w	r3, [r5, #668]	@ 0x29c
 8005b66:	3b01      	subs	r3, #1
 8005b68:	2b02      	cmp	r3, #2
 8005b6a:	d818      	bhi.n	8005b9e <USBD_StdItfReq+0x5c>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005b6c:	7923      	ldrb	r3, [r4, #4]
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d80f      	bhi.n	8005b92 <USBD_StdItfReq+0x50>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005b72:	f8d5 32b8 	ldr.w	r3, [r5, #696]	@ 0x2b8
 8005b76:	689b      	ldr	r3, [r3, #8]
 8005b78:	4621      	mov	r1, r4
 8005b7a:	4628      	mov	r0, r5
 8005b7c:	4798      	blx	r3
 8005b7e:	4606      	mov	r6, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 8005b80:	88e3      	ldrh	r3, [r4, #6]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d1eb      	bne.n	8005b5e <USBD_StdItfReq+0x1c>
 8005b86:	2800      	cmp	r0, #0
 8005b88:	d1e9      	bne.n	8005b5e <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 8005b8a:	4628      	mov	r0, r5
 8005b8c:	f000 f9ea 	bl	8005f64 <USBD_CtlSendStatus>
 8005b90:	e7e5      	b.n	8005b5e <USBD_StdItfReq+0x1c>
            USBD_CtlError(pdev, req);
 8005b92:	4621      	mov	r1, r4
 8005b94:	4628      	mov	r0, r5
 8005b96:	f7ff fde1 	bl	800575c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8005b9a:	2600      	movs	r6, #0
 8005b9c:	e7df      	b.n	8005b5e <USBD_StdItfReq+0x1c>
          USBD_CtlError(pdev, req);
 8005b9e:	4621      	mov	r1, r4
 8005ba0:	4628      	mov	r0, r5
 8005ba2:	f7ff fddb 	bl	800575c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8005ba6:	2600      	movs	r6, #0
          break;
 8005ba8:	e7d9      	b.n	8005b5e <USBD_StdItfReq+0x1c>

08005baa <USBD_StdEPReq>:
{
 8005baa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bac:	4606      	mov	r6, r0
 8005bae:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 8005bb0:	888b      	ldrh	r3, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005bb2:	780c      	ldrb	r4, [r1, #0]
 8005bb4:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8005bb8:	2c20      	cmp	r4, #32
 8005bba:	d008      	beq.n	8005bce <USBD_StdEPReq+0x24>
 8005bbc:	b2d9      	uxtb	r1, r3
 8005bbe:	2c40      	cmp	r4, #64	@ 0x40
 8005bc0:	d005      	beq.n	8005bce <USBD_StdEPReq+0x24>
 8005bc2:	b16c      	cbz	r4, 8005be0 <USBD_StdEPReq+0x36>
      USBD_CtlError(pdev, req);
 8005bc4:	4629      	mov	r1, r5
 8005bc6:	f7ff fdc9 	bl	800575c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8005bca:	2400      	movs	r4, #0
      break;
 8005bcc:	e006      	b.n	8005bdc <USBD_StdEPReq+0x32>
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005bce:	f8d6 32b8 	ldr.w	r3, [r6, #696]	@ 0x2b8
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	4629      	mov	r1, r5
 8005bd6:	4630      	mov	r0, r6
 8005bd8:	4798      	blx	r3
 8005bda:	4604      	mov	r4, r0
}
 8005bdc:	4620      	mov	r0, r4
 8005bde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      switch (req->bRequest)
 8005be0:	786f      	ldrb	r7, [r5, #1]
 8005be2:	2f01      	cmp	r7, #1
 8005be4:	d02f      	beq.n	8005c46 <USBD_StdEPReq+0x9c>
 8005be6:	2f03      	cmp	r7, #3
 8005be8:	d005      	beq.n	8005bf6 <USBD_StdEPReq+0x4c>
 8005bea:	2f00      	cmp	r7, #0
 8005bec:	d059      	beq.n	8005ca2 <USBD_StdEPReq+0xf8>
          USBD_CtlError(pdev, req);
 8005bee:	4629      	mov	r1, r5
 8005bf0:	f7ff fdb4 	bl	800575c <USBD_CtlError>
          break;
 8005bf4:	e7f2      	b.n	8005bdc <USBD_StdEPReq+0x32>
          switch (pdev->dev_state)
 8005bf6:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005bfa:	b2da      	uxtb	r2, r3
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	d005      	beq.n	8005c0c <USBD_StdEPReq+0x62>
 8005c00:	2a03      	cmp	r2, #3
 8005c02:	d012      	beq.n	8005c2a <USBD_StdEPReq+0x80>
              USBD_CtlError(pdev, req);
 8005c04:	4629      	mov	r1, r5
 8005c06:	f7ff fda9 	bl	800575c <USBD_CtlError>
              break;
 8005c0a:	e7e7      	b.n	8005bdc <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005c0c:	b109      	cbz	r1, 8005c12 <USBD_StdEPReq+0x68>
 8005c0e:	2980      	cmp	r1, #128	@ 0x80
 8005c10:	d104      	bne.n	8005c1c <USBD_StdEPReq+0x72>
                USBD_CtlError(pdev, req);
 8005c12:	4629      	mov	r1, r5
 8005c14:	4630      	mov	r0, r6
 8005c16:	f7ff fda1 	bl	800575c <USBD_CtlError>
 8005c1a:	e7df      	b.n	8005bdc <USBD_StdEPReq+0x32>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8005c1c:	f7ff fbab 	bl	8005376 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8005c20:	2180      	movs	r1, #128	@ 0x80
 8005c22:	4630      	mov	r0, r6
 8005c24:	f7ff fba7 	bl	8005376 <USBD_LL_StallEP>
 8005c28:	e7d8      	b.n	8005bdc <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005c2a:	886b      	ldrh	r3, [r5, #2]
 8005c2c:	b923      	cbnz	r3, 8005c38 <USBD_StdEPReq+0x8e>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005c2e:	b119      	cbz	r1, 8005c38 <USBD_StdEPReq+0x8e>
 8005c30:	2980      	cmp	r1, #128	@ 0x80
 8005c32:	d001      	beq.n	8005c38 <USBD_StdEPReq+0x8e>
 8005c34:	88eb      	ldrh	r3, [r5, #6]
 8005c36:	b11b      	cbz	r3, 8005c40 <USBD_StdEPReq+0x96>
              (void)USBD_CtlSendStatus(pdev);
 8005c38:	4630      	mov	r0, r6
 8005c3a:	f000 f993 	bl	8005f64 <USBD_CtlSendStatus>
              break;
 8005c3e:	e7cd      	b.n	8005bdc <USBD_StdEPReq+0x32>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8005c40:	f7ff fb99 	bl	8005376 <USBD_LL_StallEP>
 8005c44:	e7f8      	b.n	8005c38 <USBD_StdEPReq+0x8e>
          switch (pdev->dev_state)
 8005c46:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8005c4a:	b2da      	uxtb	r2, r3
 8005c4c:	2b02      	cmp	r3, #2
 8005c4e:	d005      	beq.n	8005c5c <USBD_StdEPReq+0xb2>
 8005c50:	2a03      	cmp	r2, #3
 8005c52:	d012      	beq.n	8005c7a <USBD_StdEPReq+0xd0>
              USBD_CtlError(pdev, req);
 8005c54:	4629      	mov	r1, r5
 8005c56:	f7ff fd81 	bl	800575c <USBD_CtlError>
              break;
 8005c5a:	e7bf      	b.n	8005bdc <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005c5c:	b109      	cbz	r1, 8005c62 <USBD_StdEPReq+0xb8>
 8005c5e:	2980      	cmp	r1, #128	@ 0x80
 8005c60:	d104      	bne.n	8005c6c <USBD_StdEPReq+0xc2>
                USBD_CtlError(pdev, req);
 8005c62:	4629      	mov	r1, r5
 8005c64:	4630      	mov	r0, r6
 8005c66:	f7ff fd79 	bl	800575c <USBD_CtlError>
 8005c6a:	e7b7      	b.n	8005bdc <USBD_StdEPReq+0x32>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8005c6c:	f7ff fb83 	bl	8005376 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8005c70:	2180      	movs	r1, #128	@ 0x80
 8005c72:	4630      	mov	r0, r6
 8005c74:	f7ff fb7f 	bl	8005376 <USBD_LL_StallEP>
 8005c78:	e7b0      	b.n	8005bdc <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005c7a:	886b      	ldrh	r3, [r5, #2]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d1ad      	bne.n	8005bdc <USBD_StdEPReq+0x32>
                if ((ep_addr & 0x7FU) != 0x00U)
 8005c80:	f011 0f7f 	tst.w	r1, #127	@ 0x7f
 8005c84:	d10a      	bne.n	8005c9c <USBD_StdEPReq+0xf2>
                (void)USBD_CtlSendStatus(pdev);
 8005c86:	4630      	mov	r0, r6
 8005c88:	f000 f96c 	bl	8005f64 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005c8c:	f8d6 32b8 	ldr.w	r3, [r6, #696]	@ 0x2b8
 8005c90:	689b      	ldr	r3, [r3, #8]
 8005c92:	4629      	mov	r1, r5
 8005c94:	4630      	mov	r0, r6
 8005c96:	4798      	blx	r3
 8005c98:	4604      	mov	r4, r0
 8005c9a:	e79f      	b.n	8005bdc <USBD_StdEPReq+0x32>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8005c9c:	f7ff fb73 	bl	8005386 <USBD_LL_ClearStallEP>
 8005ca0:	e7f1      	b.n	8005c86 <USBD_StdEPReq+0xdc>
          switch (pdev->dev_state)
 8005ca2:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
 8005ca6:	b2d0      	uxtb	r0, r2
 8005ca8:	2a02      	cmp	r2, #2
 8005caa:	d007      	beq.n	8005cbc <USBD_StdEPReq+0x112>
 8005cac:	2803      	cmp	r0, #3
 8005cae:	d02b      	beq.n	8005d08 <USBD_StdEPReq+0x15e>
              USBD_CtlError(pdev, req);
 8005cb0:	4629      	mov	r1, r5
 8005cb2:	4630      	mov	r0, r6
 8005cb4:	f7ff fd52 	bl	800575c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8005cb8:	463c      	mov	r4, r7
              break;
 8005cba:	e78f      	b.n	8005bdc <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005cbc:	b109      	cbz	r1, 8005cc2 <USBD_StdEPReq+0x118>
 8005cbe:	2980      	cmp	r1, #128	@ 0x80
 8005cc0:	d113      	bne.n	8005cea <USBD_StdEPReq+0x140>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005cc2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005cc6:	d116      	bne.n	8005cf6 <USBD_StdEPReq+0x14c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005cc8:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005ccc:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8005cd0:	0089      	lsls	r1, r1, #2
 8005cd2:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8005cd6:	4431      	add	r1, r6
 8005cd8:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8005cde:	2202      	movs	r2, #2
 8005ce0:	4630      	mov	r0, r6
 8005ce2:	f000 f913 	bl	8005f0c <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8005ce6:	463c      	mov	r4, r7
              break;
 8005ce8:	e778      	b.n	8005bdc <USBD_StdEPReq+0x32>
                USBD_CtlError(pdev, req);
 8005cea:	4629      	mov	r1, r5
 8005cec:	4630      	mov	r0, r6
 8005cee:	f7ff fd35 	bl	800575c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8005cf2:	463c      	mov	r4, r7
                break;
 8005cf4:	e772      	b.n	8005bdc <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005cf6:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 8005cfa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8005cfe:	0089      	lsls	r1, r1, #2
 8005d00:	3110      	adds	r1, #16
 8005d02:	4431      	add	r1, r6
 8005d04:	3104      	adds	r1, #4
 8005d06:	e7e8      	b.n	8005cda <USBD_StdEPReq+0x130>
              if ((ep_addr & 0x80U) == 0x80U)
 8005d08:	b25b      	sxtb	r3, r3
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	db1f      	blt.n	8005d4e <USBD_StdEPReq+0x1a4>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8005d0e:	f001 020f 	and.w	r2, r1, #15
 8005d12:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005d16:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8005d1a:	f8b2 2164 	ldrh.w	r2, [r2, #356]	@ 0x164
 8005d1e:	b32a      	cbz	r2, 8005d6c <USBD_StdEPReq+0x1c2>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	db29      	blt.n	8005d78 <USBD_StdEPReq+0x1ce>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005d24:	f001 037f 	and.w	r3, r1, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005d28:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005d2c:	009c      	lsls	r4, r3, #2
 8005d2e:	f504 74a8 	add.w	r4, r4, #336	@ 0x150
 8005d32:	4434      	add	r4, r6
 8005d34:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8005d36:	b109      	cbz	r1, 8005d3c <USBD_StdEPReq+0x192>
 8005d38:	2980      	cmp	r1, #128	@ 0x80
 8005d3a:	d126      	bne.n	8005d8a <USBD_StdEPReq+0x1e0>
                pep->status = 0x0000U;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8005d40:	2202      	movs	r2, #2
 8005d42:	4621      	mov	r1, r4
 8005d44:	4630      	mov	r0, r6
 8005d46:	f000 f8e1 	bl	8005f0c <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8005d4a:	463c      	mov	r4, r7
              break;
 8005d4c:	e746      	b.n	8005bdc <USBD_StdEPReq+0x32>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005d4e:	f001 020f 	and.w	r2, r1, #15
 8005d52:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8005d56:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8005d5a:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 8005d5c:	2a00      	cmp	r2, #0
 8005d5e:	d1df      	bne.n	8005d20 <USBD_StdEPReq+0x176>
                  USBD_CtlError(pdev, req);
 8005d60:	4629      	mov	r1, r5
 8005d62:	4630      	mov	r0, r6
 8005d64:	f7ff fcfa 	bl	800575c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8005d68:	463c      	mov	r4, r7
                  break;
 8005d6a:	e737      	b.n	8005bdc <USBD_StdEPReq+0x32>
                  USBD_CtlError(pdev, req);
 8005d6c:	4629      	mov	r1, r5
 8005d6e:	4630      	mov	r0, r6
 8005d70:	f7ff fcf4 	bl	800575c <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8005d74:	463c      	mov	r4, r7
                  break;
 8005d76:	e731      	b.n	8005bdc <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005d78:	f001 037f 	and.w	r3, r1, #127	@ 0x7f
 8005d7c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8005d80:	009c      	lsls	r4, r3, #2
 8005d82:	3410      	adds	r4, #16
 8005d84:	4434      	add	r4, r6
 8005d86:	3404      	adds	r4, #4
 8005d88:	e7d5      	b.n	8005d36 <USBD_StdEPReq+0x18c>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8005d8a:	4630      	mov	r0, r6
 8005d8c:	f7ff fb03 	bl	8005396 <USBD_LL_IsStallEP>
 8005d90:	b110      	cbz	r0, 8005d98 <USBD_StdEPReq+0x1ee>
                pep->status = 0x0001U;
 8005d92:	2301      	movs	r3, #1
 8005d94:	6023      	str	r3, [r4, #0]
 8005d96:	e7d3      	b.n	8005d40 <USBD_StdEPReq+0x196>
                pep->status = 0x0000U;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	6023      	str	r3, [r4, #0]
 8005d9c:	e7d0      	b.n	8005d40 <USBD_StdEPReq+0x196>

08005d9e <USBD_GetString>:
  if (desc == NULL)
 8005d9e:	b1d0      	cbz	r0, 8005dd6 <USBD_GetString+0x38>
{
 8005da0:	b570      	push	{r4, r5, r6, lr}
 8005da2:	460d      	mov	r5, r1
 8005da4:	4616      	mov	r6, r2
 8005da6:	4604      	mov	r4, r0
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8005da8:	f7ff fcb0 	bl	800570c <USBD_GetLen>
 8005dac:	1c43      	adds	r3, r0, #1
 8005dae:	005b      	lsls	r3, r3, #1
 8005db0:	b29b      	uxth	r3, r3
 8005db2:	8033      	strh	r3, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 8005db4:	702b      	strb	r3, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8005db6:	2303      	movs	r3, #3
 8005db8:	706b      	strb	r3, [r5, #1]
  idx++;
 8005dba:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 8005dbc:	e007      	b.n	8005dce <USBD_GetString+0x30>
    unicode[idx] = *pdesc;
 8005dbe:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 8005dc0:	3401      	adds	r4, #1
    idx++;
 8005dc2:	1c5a      	adds	r2, r3, #1
 8005dc4:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 8005dc6:	2100      	movs	r1, #0
 8005dc8:	54a9      	strb	r1, [r5, r2]
    idx++;
 8005dca:	3302      	adds	r3, #2
 8005dcc:	b2db      	uxtb	r3, r3
  while (*pdesc != (uint8_t)'\0')
 8005dce:	7822      	ldrb	r2, [r4, #0]
 8005dd0:	2a00      	cmp	r2, #0
 8005dd2:	d1f4      	bne.n	8005dbe <USBD_GetString+0x20>
}
 8005dd4:	bd70      	pop	{r4, r5, r6, pc}
 8005dd6:	4770      	bx	lr

08005dd8 <USBD_CDC_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 8005dd8:	2312      	movs	r3, #18
 8005dda:	800b      	strh	r3, [r1, #0]
  return USBD_CDC_DeviceDesc;
}
 8005ddc:	4800      	ldr	r0, [pc, #0]	@ (8005de0 <USBD_CDC_DeviceDescriptor+0x8>)
 8005dde:	4770      	bx	lr
 8005de0:	20000168 	.word	0x20000168

08005de4 <USBD_CDC_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8005de4:	2304      	movs	r3, #4
 8005de6:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8005de8:	4800      	ldr	r0, [pc, #0]	@ (8005dec <USBD_CDC_LangIDStrDescriptor+0x8>)
 8005dea:	4770      	bx	lr
 8005dec:	20000164 	.word	0x20000164

08005df0 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8005df0:	2300      	movs	r3, #0
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d21e      	bcs.n	8005e34 <IntToUnicode+0x44>
{
 8005df6:	b500      	push	{lr}
 8005df8:	e010      	b.n	8005e1c <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8005dfa:	f10c 0c37 	add.w	ip, ip, #55	@ 0x37
 8005dfe:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 8005e02:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 8005e04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8005e08:	f10c 0c01 	add.w	ip, ip, #1
 8005e0c:	f04f 0e00 	mov.w	lr, #0
 8005e10:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 8005e14:	3301      	adds	r3, #1
 8005e16:	b2db      	uxtb	r3, r3
 8005e18:	4293      	cmp	r3, r2
 8005e1a:	d209      	bcs.n	8005e30 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 8005e1c:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 8005e20:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
 8005e24:	d2e9      	bcs.n	8005dfa <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 8005e26:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 8005e2a:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 8005e2e:	e7e8      	b.n	8005e02 <IntToUnicode+0x12>
  }
}
 8005e30:	f85d fb04 	ldr.w	pc, [sp], #4
 8005e34:	4770      	bx	lr
	...

08005e38 <Get_SerialNum>:
{
 8005e38:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8005e3a:	4b0b      	ldr	r3, [pc, #44]	@ (8005e68 <Get_SerialNum+0x30>)
 8005e3c:	f8d3 0590 	ldr.w	r0, [r3, #1424]	@ 0x590
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8005e40:	f8d3 4594 	ldr.w	r4, [r3, #1428]	@ 0x594
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8005e44:	f8d3 3598 	ldr.w	r3, [r3, #1432]	@ 0x598
  if (deviceserial0 != 0)
 8005e48:	18c0      	adds	r0, r0, r3
 8005e4a:	d100      	bne.n	8005e4e <Get_SerialNum+0x16>
}
 8005e4c:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8005e4e:	4d07      	ldr	r5, [pc, #28]	@ (8005e6c <Get_SerialNum+0x34>)
 8005e50:	2208      	movs	r2, #8
 8005e52:	4629      	mov	r1, r5
 8005e54:	f7ff ffcc 	bl	8005df0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8005e58:	2204      	movs	r2, #4
 8005e5a:	f105 0110 	add.w	r1, r5, #16
 8005e5e:	4620      	mov	r0, r4
 8005e60:	f7ff ffc6 	bl	8005df0 <IntToUnicode>
}
 8005e64:	e7f2      	b.n	8005e4c <Get_SerialNum+0x14>
 8005e66:	bf00      	nop
 8005e68:	1fff7000 	.word	0x1fff7000
 8005e6c:	2000014a 	.word	0x2000014a

08005e70 <USBD_CDC_SerialStrDescriptor>:
{
 8005e70:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8005e72:	231a      	movs	r3, #26
 8005e74:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 8005e76:	f7ff ffdf 	bl	8005e38 <Get_SerialNum>
}
 8005e7a:	4801      	ldr	r0, [pc, #4]	@ (8005e80 <USBD_CDC_SerialStrDescriptor+0x10>)
 8005e7c:	bd08      	pop	{r3, pc}
 8005e7e:	bf00      	nop
 8005e80:	20000148 	.word	0x20000148

08005e84 <USBD_CDC_ProductStrDescriptor>:
{
 8005e84:	b508      	push	{r3, lr}
 8005e86:	460a      	mov	r2, r1
  if(speed == 0)
 8005e88:	b928      	cbnz	r0, 8005e96 <USBD_CDC_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8005e8a:	4905      	ldr	r1, [pc, #20]	@ (8005ea0 <USBD_CDC_ProductStrDescriptor+0x1c>)
 8005e8c:	4805      	ldr	r0, [pc, #20]	@ (8005ea4 <USBD_CDC_ProductStrDescriptor+0x20>)
 8005e8e:	f7ff ff86 	bl	8005d9e <USBD_GetString>
}
 8005e92:	4803      	ldr	r0, [pc, #12]	@ (8005ea0 <USBD_CDC_ProductStrDescriptor+0x1c>)
 8005e94:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8005e96:	4902      	ldr	r1, [pc, #8]	@ (8005ea0 <USBD_CDC_ProductStrDescriptor+0x1c>)
 8005e98:	4802      	ldr	r0, [pc, #8]	@ (8005ea4 <USBD_CDC_ProductStrDescriptor+0x20>)
 8005e9a:	f7ff ff80 	bl	8005d9e <USBD_GetString>
 8005e9e:	e7f8      	b.n	8005e92 <USBD_CDC_ProductStrDescriptor+0xe>
 8005ea0:	20001c80 	.word	0x20001c80
 8005ea4:	0800638c 	.word	0x0800638c

08005ea8 <USBD_CDC_ManufacturerStrDescriptor>:
{
 8005ea8:	b510      	push	{r4, lr}
 8005eaa:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8005eac:	4c03      	ldr	r4, [pc, #12]	@ (8005ebc <USBD_CDC_ManufacturerStrDescriptor+0x14>)
 8005eae:	4621      	mov	r1, r4
 8005eb0:	4803      	ldr	r0, [pc, #12]	@ (8005ec0 <USBD_CDC_ManufacturerStrDescriptor+0x18>)
 8005eb2:	f7ff ff74 	bl	8005d9e <USBD_GetString>
}
 8005eb6:	4620      	mov	r0, r4
 8005eb8:	bd10      	pop	{r4, pc}
 8005eba:	bf00      	nop
 8005ebc:	20001c80 	.word	0x20001c80
 8005ec0:	080063a4 	.word	0x080063a4

08005ec4 <USBD_CDC_ConfigStrDescriptor>:
{
 8005ec4:	b508      	push	{r3, lr}
 8005ec6:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8005ec8:	b928      	cbnz	r0, 8005ed6 <USBD_CDC_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8005eca:	4905      	ldr	r1, [pc, #20]	@ (8005ee0 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 8005ecc:	4805      	ldr	r0, [pc, #20]	@ (8005ee4 <USBD_CDC_ConfigStrDescriptor+0x20>)
 8005ece:	f7ff ff66 	bl	8005d9e <USBD_GetString>
}
 8005ed2:	4803      	ldr	r0, [pc, #12]	@ (8005ee0 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 8005ed4:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8005ed6:	4902      	ldr	r1, [pc, #8]	@ (8005ee0 <USBD_CDC_ConfigStrDescriptor+0x1c>)
 8005ed8:	4802      	ldr	r0, [pc, #8]	@ (8005ee4 <USBD_CDC_ConfigStrDescriptor+0x20>)
 8005eda:	f7ff ff60 	bl	8005d9e <USBD_GetString>
 8005ede:	e7f8      	b.n	8005ed2 <USBD_CDC_ConfigStrDescriptor+0xe>
 8005ee0:	20001c80 	.word	0x20001c80
 8005ee4:	080063b8 	.word	0x080063b8

08005ee8 <USBD_CDC_InterfaceStrDescriptor>:
{
 8005ee8:	b508      	push	{r3, lr}
 8005eea:	460a      	mov	r2, r1
  if(speed == 0)
 8005eec:	b928      	cbnz	r0, 8005efa <USBD_CDC_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8005eee:	4905      	ldr	r1, [pc, #20]	@ (8005f04 <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 8005ef0:	4805      	ldr	r0, [pc, #20]	@ (8005f08 <USBD_CDC_InterfaceStrDescriptor+0x20>)
 8005ef2:	f7ff ff54 	bl	8005d9e <USBD_GetString>
}
 8005ef6:	4803      	ldr	r0, [pc, #12]	@ (8005f04 <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 8005ef8:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8005efa:	4902      	ldr	r1, [pc, #8]	@ (8005f04 <USBD_CDC_InterfaceStrDescriptor+0x1c>)
 8005efc:	4802      	ldr	r0, [pc, #8]	@ (8005f08 <USBD_CDC_InterfaceStrDescriptor+0x20>)
 8005efe:	f7ff ff4e 	bl	8005d9e <USBD_GetString>
 8005f02:	e7f8      	b.n	8005ef6 <USBD_CDC_InterfaceStrDescriptor+0xe>
 8005f04:	20001c80 	.word	0x20001c80
 8005f08:	080063c4 	.word	0x080063c4

08005f0c <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8005f0c:	b508      	push	{r3, lr}
 8005f0e:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8005f10:	2202      	movs	r2, #2
 8005f12:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8005f16:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8005f18:	61c3      	str	r3, [r0, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8005f1a:	460a      	mov	r2, r1
 8005f1c:	2100      	movs	r1, #0
 8005f1e:	f7ff fa58 	bl	80053d2 <USBD_LL_Transmit>

  return USBD_OK;
}
 8005f22:	2000      	movs	r0, #0
 8005f24:	bd08      	pop	{r3, pc}

08005f26 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8005f26:	b508      	push	{r3, lr}
 8005f28:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8005f2a:	460a      	mov	r2, r1
 8005f2c:	2100      	movs	r1, #0
 8005f2e:	f7ff fa50 	bl	80053d2 <USBD_LL_Transmit>

  return USBD_OK;
}
 8005f32:	2000      	movs	r0, #0
 8005f34:	bd08      	pop	{r3, pc}

08005f36 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8005f36:	b508      	push	{r3, lr}
 8005f38:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8005f3a:	2203      	movs	r2, #3
 8005f3c:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8005f40:	f8c0 3158 	str.w	r3, [r0, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8005f44:	f8c0 315c 	str.w	r3, [r0, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8005f48:	460a      	mov	r2, r1
 8005f4a:	2100      	movs	r1, #0
 8005f4c:	f7ff fa49 	bl	80053e2 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8005f50:	2000      	movs	r0, #0
 8005f52:	bd08      	pop	{r3, pc}

08005f54 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8005f54:	b508      	push	{r3, lr}
 8005f56:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8005f58:	460a      	mov	r2, r1
 8005f5a:	2100      	movs	r1, #0
 8005f5c:	f7ff fa41 	bl	80053e2 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8005f60:	2000      	movs	r0, #0
 8005f62:	bd08      	pop	{r3, pc}

08005f64 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8005f64:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8005f66:	2204      	movs	r2, #4
 8005f68:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	461a      	mov	r2, r3
 8005f70:	4619      	mov	r1, r3
 8005f72:	f7ff fa2e 	bl	80053d2 <USBD_LL_Transmit>

  return USBD_OK;
}
 8005f76:	2000      	movs	r0, #0
 8005f78:	bd08      	pop	{r3, pc}

08005f7a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8005f7a:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8005f7c:	2205      	movs	r2, #5
 8005f7e:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005f82:	2300      	movs	r3, #0
 8005f84:	461a      	mov	r2, r3
 8005f86:	4619      	mov	r1, r3
 8005f88:	f7ff fa2b 	bl	80053e2 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8005f8c:	2000      	movs	r0, #0
 8005f8e:	bd08      	pop	{r3, pc}

08005f90 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005f90:	480d      	ldr	r0, [pc, #52]	@ (8005fc8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005f92:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005f94:	f7fe feea 	bl	8004d6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005f98:	480c      	ldr	r0, [pc, #48]	@ (8005fcc <LoopForever+0x6>)
  ldr r1, =_edata
 8005f9a:	490d      	ldr	r1, [pc, #52]	@ (8005fd0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005f9c:	4a0d      	ldr	r2, [pc, #52]	@ (8005fd4 <LoopForever+0xe>)
  movs r3, #0
 8005f9e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005fa0:	e002      	b.n	8005fa8 <LoopCopyDataInit>

08005fa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005fa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005fa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005fa6:	3304      	adds	r3, #4

08005fa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005fa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005faa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005fac:	d3f9      	bcc.n	8005fa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005fae:	4a0a      	ldr	r2, [pc, #40]	@ (8005fd8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005fb0:	4c0a      	ldr	r4, [pc, #40]	@ (8005fdc <LoopForever+0x16>)
  movs r3, #0
 8005fb2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005fb4:	e001      	b.n	8005fba <LoopFillZerobss>

08005fb6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005fb6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005fb8:	3204      	adds	r2, #4

08005fba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005fba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005fbc:	d3fb      	bcc.n	8005fb6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005fbe:	f000 f819 	bl	8005ff4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005fc2:	f7fa fbb3 	bl	800072c <main>

08005fc6 <LoopForever>:

LoopForever:
    b LoopForever
 8005fc6:	e7fe      	b.n	8005fc6 <LoopForever>
  ldr   r0, =_estack
 8005fc8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005fcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005fd0:	2000019c 	.word	0x2000019c
  ldr r2, =_sidata
 8005fd4:	080063e4 	.word	0x080063e4
  ldr r2, =_sbss
 8005fd8:	2000019c 	.word	0x2000019c
  ldr r4, =_ebss
 8005fdc:	20001e80 	.word	0x20001e80

08005fe0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005fe0:	e7fe      	b.n	8005fe0 <ADC1_2_IRQHandler>

08005fe2 <memset>:
 8005fe2:	4402      	add	r2, r0
 8005fe4:	4603      	mov	r3, r0
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d100      	bne.n	8005fec <memset+0xa>
 8005fea:	4770      	bx	lr
 8005fec:	f803 1b01 	strb.w	r1, [r3], #1
 8005ff0:	e7f9      	b.n	8005fe6 <memset+0x4>
	...

08005ff4 <__libc_init_array>:
 8005ff4:	b570      	push	{r4, r5, r6, lr}
 8005ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800602c <__libc_init_array+0x38>)
 8005ff8:	4d0d      	ldr	r5, [pc, #52]	@ (8006030 <__libc_init_array+0x3c>)
 8005ffa:	1b5b      	subs	r3, r3, r5
 8005ffc:	109c      	asrs	r4, r3, #2
 8005ffe:	2600      	movs	r6, #0
 8006000:	42a6      	cmp	r6, r4
 8006002:	d109      	bne.n	8006018 <__libc_init_array+0x24>
 8006004:	f000 f996 	bl	8006334 <_init>
 8006008:	4d0a      	ldr	r5, [pc, #40]	@ (8006034 <__libc_init_array+0x40>)
 800600a:	4b0b      	ldr	r3, [pc, #44]	@ (8006038 <__libc_init_array+0x44>)
 800600c:	1b5b      	subs	r3, r3, r5
 800600e:	109c      	asrs	r4, r3, #2
 8006010:	2600      	movs	r6, #0
 8006012:	42a6      	cmp	r6, r4
 8006014:	d105      	bne.n	8006022 <__libc_init_array+0x2e>
 8006016:	bd70      	pop	{r4, r5, r6, pc}
 8006018:	f855 3b04 	ldr.w	r3, [r5], #4
 800601c:	4798      	blx	r3
 800601e:	3601      	adds	r6, #1
 8006020:	e7ee      	b.n	8006000 <__libc_init_array+0xc>
 8006022:	f855 3b04 	ldr.w	r3, [r5], #4
 8006026:	4798      	blx	r3
 8006028:	3601      	adds	r6, #1
 800602a:	e7f2      	b.n	8006012 <__libc_init_array+0x1e>
 800602c:	080063dc 	.word	0x080063dc
 8006030:	080063dc 	.word	0x080063dc
 8006034:	080063dc 	.word	0x080063dc
 8006038:	080063e0 	.word	0x080063e0

0800603c <__udivmoddi4>:
 800603c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006040:	9d08      	ldr	r5, [sp, #32]
 8006042:	460f      	mov	r7, r1
 8006044:	4604      	mov	r4, r0
 8006046:	468c      	mov	ip, r1
 8006048:	2b00      	cmp	r3, #0
 800604a:	d148      	bne.n	80060de <__udivmoddi4+0xa2>
 800604c:	428a      	cmp	r2, r1
 800604e:	4616      	mov	r6, r2
 8006050:	d961      	bls.n	8006116 <__udivmoddi4+0xda>
 8006052:	fab2 f382 	clz	r3, r2
 8006056:	b14b      	cbz	r3, 800606c <__udivmoddi4+0x30>
 8006058:	f1c3 0220 	rsb	r2, r3, #32
 800605c:	fa01 fc03 	lsl.w	ip, r1, r3
 8006060:	fa20 f202 	lsr.w	r2, r0, r2
 8006064:	409e      	lsls	r6, r3
 8006066:	ea42 0c0c 	orr.w	ip, r2, ip
 800606a:	409c      	lsls	r4, r3
 800606c:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 8006070:	b2b7      	uxth	r7, r6
 8006072:	fbbc f1fe 	udiv	r1, ip, lr
 8006076:	0c22      	lsrs	r2, r4, #16
 8006078:	fb0e cc11 	mls	ip, lr, r1, ip
 800607c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8006080:	fb01 f007 	mul.w	r0, r1, r7
 8006084:	4290      	cmp	r0, r2
 8006086:	d909      	bls.n	800609c <__udivmoddi4+0x60>
 8006088:	18b2      	adds	r2, r6, r2
 800608a:	f101 3cff 	add.w	ip, r1, #4294967295
 800608e:	f080 80ee 	bcs.w	800626e <__udivmoddi4+0x232>
 8006092:	4290      	cmp	r0, r2
 8006094:	f240 80eb 	bls.w	800626e <__udivmoddi4+0x232>
 8006098:	3902      	subs	r1, #2
 800609a:	4432      	add	r2, r6
 800609c:	1a12      	subs	r2, r2, r0
 800609e:	b2a4      	uxth	r4, r4
 80060a0:	fbb2 f0fe 	udiv	r0, r2, lr
 80060a4:	fb0e 2210 	mls	r2, lr, r0, r2
 80060a8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80060ac:	fb00 f707 	mul.w	r7, r0, r7
 80060b0:	42a7      	cmp	r7, r4
 80060b2:	d909      	bls.n	80060c8 <__udivmoddi4+0x8c>
 80060b4:	1934      	adds	r4, r6, r4
 80060b6:	f100 32ff 	add.w	r2, r0, #4294967295
 80060ba:	f080 80da 	bcs.w	8006272 <__udivmoddi4+0x236>
 80060be:	42a7      	cmp	r7, r4
 80060c0:	f240 80d7 	bls.w	8006272 <__udivmoddi4+0x236>
 80060c4:	4434      	add	r4, r6
 80060c6:	3802      	subs	r0, #2
 80060c8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80060cc:	1be4      	subs	r4, r4, r7
 80060ce:	2100      	movs	r1, #0
 80060d0:	b11d      	cbz	r5, 80060da <__udivmoddi4+0x9e>
 80060d2:	40dc      	lsrs	r4, r3
 80060d4:	2300      	movs	r3, #0
 80060d6:	e9c5 4300 	strd	r4, r3, [r5]
 80060da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060de:	428b      	cmp	r3, r1
 80060e0:	d906      	bls.n	80060f0 <__udivmoddi4+0xb4>
 80060e2:	b10d      	cbz	r5, 80060e8 <__udivmoddi4+0xac>
 80060e4:	e9c5 0100 	strd	r0, r1, [r5]
 80060e8:	2100      	movs	r1, #0
 80060ea:	4608      	mov	r0, r1
 80060ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060f0:	fab3 f183 	clz	r1, r3
 80060f4:	2900      	cmp	r1, #0
 80060f6:	d148      	bne.n	800618a <__udivmoddi4+0x14e>
 80060f8:	42bb      	cmp	r3, r7
 80060fa:	d302      	bcc.n	8006102 <__udivmoddi4+0xc6>
 80060fc:	4282      	cmp	r2, r0
 80060fe:	f200 8107 	bhi.w	8006310 <__udivmoddi4+0x2d4>
 8006102:	1a84      	subs	r4, r0, r2
 8006104:	eb67 0203 	sbc.w	r2, r7, r3
 8006108:	2001      	movs	r0, #1
 800610a:	4694      	mov	ip, r2
 800610c:	2d00      	cmp	r5, #0
 800610e:	d0e4      	beq.n	80060da <__udivmoddi4+0x9e>
 8006110:	e9c5 4c00 	strd	r4, ip, [r5]
 8006114:	e7e1      	b.n	80060da <__udivmoddi4+0x9e>
 8006116:	2a00      	cmp	r2, #0
 8006118:	f000 8092 	beq.w	8006240 <__udivmoddi4+0x204>
 800611c:	fab2 f382 	clz	r3, r2
 8006120:	2b00      	cmp	r3, #0
 8006122:	f040 80a8 	bne.w	8006276 <__udivmoddi4+0x23a>
 8006126:	1a8a      	subs	r2, r1, r2
 8006128:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800612c:	fa1f fc86 	uxth.w	ip, r6
 8006130:	2101      	movs	r1, #1
 8006132:	0c20      	lsrs	r0, r4, #16
 8006134:	fbb2 f7fe 	udiv	r7, r2, lr
 8006138:	fb0e 2217 	mls	r2, lr, r7, r2
 800613c:	ea40 4202 	orr.w	r2, r0, r2, lsl #16
 8006140:	fb0c f007 	mul.w	r0, ip, r7
 8006144:	4290      	cmp	r0, r2
 8006146:	d907      	bls.n	8006158 <__udivmoddi4+0x11c>
 8006148:	18b2      	adds	r2, r6, r2
 800614a:	f107 38ff 	add.w	r8, r7, #4294967295
 800614e:	d202      	bcs.n	8006156 <__udivmoddi4+0x11a>
 8006150:	4290      	cmp	r0, r2
 8006152:	f200 80e2 	bhi.w	800631a <__udivmoddi4+0x2de>
 8006156:	4647      	mov	r7, r8
 8006158:	1a12      	subs	r2, r2, r0
 800615a:	b2a4      	uxth	r4, r4
 800615c:	fbb2 f0fe 	udiv	r0, r2, lr
 8006160:	fb0e 2210 	mls	r2, lr, r0, r2
 8006164:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006168:	fb0c fc00 	mul.w	ip, ip, r0
 800616c:	45a4      	cmp	ip, r4
 800616e:	d907      	bls.n	8006180 <__udivmoddi4+0x144>
 8006170:	1934      	adds	r4, r6, r4
 8006172:	f100 32ff 	add.w	r2, r0, #4294967295
 8006176:	d202      	bcs.n	800617e <__udivmoddi4+0x142>
 8006178:	45a4      	cmp	ip, r4
 800617a:	f200 80cb 	bhi.w	8006314 <__udivmoddi4+0x2d8>
 800617e:	4610      	mov	r0, r2
 8006180:	eba4 040c 	sub.w	r4, r4, ip
 8006184:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8006188:	e7a2      	b.n	80060d0 <__udivmoddi4+0x94>
 800618a:	f1c1 0620 	rsb	r6, r1, #32
 800618e:	408b      	lsls	r3, r1
 8006190:	fa22 fc06 	lsr.w	ip, r2, r6
 8006194:	ea4c 0c03 	orr.w	ip, ip, r3
 8006198:	fa07 f401 	lsl.w	r4, r7, r1
 800619c:	fa20 f306 	lsr.w	r3, r0, r6
 80061a0:	40f7      	lsrs	r7, r6
 80061a2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80061a6:	4323      	orrs	r3, r4
 80061a8:	fa00 f801 	lsl.w	r8, r0, r1
 80061ac:	fa1f fe8c 	uxth.w	lr, ip
 80061b0:	fbb7 f0f9 	udiv	r0, r7, r9
 80061b4:	0c1c      	lsrs	r4, r3, #16
 80061b6:	fb09 7710 	mls	r7, r9, r0, r7
 80061ba:	ea44 4407 	orr.w	r4, r4, r7, lsl #16
 80061be:	fb00 f70e 	mul.w	r7, r0, lr
 80061c2:	42a7      	cmp	r7, r4
 80061c4:	fa02 f201 	lsl.w	r2, r2, r1
 80061c8:	d90a      	bls.n	80061e0 <__udivmoddi4+0x1a4>
 80061ca:	eb1c 0404 	adds.w	r4, ip, r4
 80061ce:	f100 3aff 	add.w	sl, r0, #4294967295
 80061d2:	f080 809b 	bcs.w	800630c <__udivmoddi4+0x2d0>
 80061d6:	42a7      	cmp	r7, r4
 80061d8:	f240 8098 	bls.w	800630c <__udivmoddi4+0x2d0>
 80061dc:	3802      	subs	r0, #2
 80061de:	4464      	add	r4, ip
 80061e0:	1be4      	subs	r4, r4, r7
 80061e2:	b29f      	uxth	r7, r3
 80061e4:	fbb4 f3f9 	udiv	r3, r4, r9
 80061e8:	fb09 4413 	mls	r4, r9, r3, r4
 80061ec:	ea47 4404 	orr.w	r4, r7, r4, lsl #16
 80061f0:	fb03 fe0e 	mul.w	lr, r3, lr
 80061f4:	45a6      	cmp	lr, r4
 80061f6:	d909      	bls.n	800620c <__udivmoddi4+0x1d0>
 80061f8:	eb1c 0404 	adds.w	r4, ip, r4
 80061fc:	f103 37ff 	add.w	r7, r3, #4294967295
 8006200:	f080 8082 	bcs.w	8006308 <__udivmoddi4+0x2cc>
 8006204:	45a6      	cmp	lr, r4
 8006206:	d97f      	bls.n	8006308 <__udivmoddi4+0x2cc>
 8006208:	3b02      	subs	r3, #2
 800620a:	4464      	add	r4, ip
 800620c:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8006210:	eba4 040e 	sub.w	r4, r4, lr
 8006214:	fba0 e702 	umull	lr, r7, r0, r2
 8006218:	42bc      	cmp	r4, r7
 800621a:	4673      	mov	r3, lr
 800621c:	46b9      	mov	r9, r7
 800621e:	d363      	bcc.n	80062e8 <__udivmoddi4+0x2ac>
 8006220:	d060      	beq.n	80062e4 <__udivmoddi4+0x2a8>
 8006222:	b15d      	cbz	r5, 800623c <__udivmoddi4+0x200>
 8006224:	ebb8 0203 	subs.w	r2, r8, r3
 8006228:	eb64 0409 	sbc.w	r4, r4, r9
 800622c:	fa04 f606 	lsl.w	r6, r4, r6
 8006230:	fa22 f301 	lsr.w	r3, r2, r1
 8006234:	431e      	orrs	r6, r3
 8006236:	40cc      	lsrs	r4, r1
 8006238:	e9c5 6400 	strd	r6, r4, [r5]
 800623c:	2100      	movs	r1, #0
 800623e:	e74c      	b.n	80060da <__udivmoddi4+0x9e>
 8006240:	0862      	lsrs	r2, r4, #1
 8006242:	0848      	lsrs	r0, r1, #1
 8006244:	ea42 71c1 	orr.w	r1, r2, r1, lsl #31
 8006248:	0c0b      	lsrs	r3, r1, #16
 800624a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800624e:	b28a      	uxth	r2, r1
 8006250:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006254:	fbb3 f1f6 	udiv	r1, r3, r6
 8006258:	07e4      	lsls	r4, r4, #31
 800625a:	46b4      	mov	ip, r6
 800625c:	4637      	mov	r7, r6
 800625e:	46b6      	mov	lr, r6
 8006260:	231f      	movs	r3, #31
 8006262:	fbb0 f0f6 	udiv	r0, r0, r6
 8006266:	1bd2      	subs	r2, r2, r7
 8006268:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800626c:	e761      	b.n	8006132 <__udivmoddi4+0xf6>
 800626e:	4661      	mov	r1, ip
 8006270:	e714      	b.n	800609c <__udivmoddi4+0x60>
 8006272:	4610      	mov	r0, r2
 8006274:	e728      	b.n	80060c8 <__udivmoddi4+0x8c>
 8006276:	f1c3 0120 	rsb	r1, r3, #32
 800627a:	fa20 f201 	lsr.w	r2, r0, r1
 800627e:	409e      	lsls	r6, r3
 8006280:	fa27 f101 	lsr.w	r1, r7, r1
 8006284:	409f      	lsls	r7, r3
 8006286:	433a      	orrs	r2, r7
 8006288:	ea4f 4e16 	mov.w	lr, r6, lsr #16
 800628c:	fa1f fc86 	uxth.w	ip, r6
 8006290:	fbb1 f7fe 	udiv	r7, r1, lr
 8006294:	fb0e 1017 	mls	r0, lr, r7, r1
 8006298:	0c11      	lsrs	r1, r2, #16
 800629a:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800629e:	fb07 f80c 	mul.w	r8, r7, ip
 80062a2:	4588      	cmp	r8, r1
 80062a4:	fa04 f403 	lsl.w	r4, r4, r3
 80062a8:	d93a      	bls.n	8006320 <__udivmoddi4+0x2e4>
 80062aa:	1871      	adds	r1, r6, r1
 80062ac:	f107 30ff 	add.w	r0, r7, #4294967295
 80062b0:	d201      	bcs.n	80062b6 <__udivmoddi4+0x27a>
 80062b2:	4588      	cmp	r8, r1
 80062b4:	d81f      	bhi.n	80062f6 <__udivmoddi4+0x2ba>
 80062b6:	eba1 0108 	sub.w	r1, r1, r8
 80062ba:	fbb1 f8fe 	udiv	r8, r1, lr
 80062be:	fb08 f70c 	mul.w	r7, r8, ip
 80062c2:	fb0e 1118 	mls	r1, lr, r8, r1
 80062c6:	b292      	uxth	r2, r2
 80062c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80062cc:	42ba      	cmp	r2, r7
 80062ce:	d22f      	bcs.n	8006330 <__udivmoddi4+0x2f4>
 80062d0:	18b2      	adds	r2, r6, r2
 80062d2:	f108 31ff 	add.w	r1, r8, #4294967295
 80062d6:	d2c6      	bcs.n	8006266 <__udivmoddi4+0x22a>
 80062d8:	42ba      	cmp	r2, r7
 80062da:	d2c4      	bcs.n	8006266 <__udivmoddi4+0x22a>
 80062dc:	f1a8 0102 	sub.w	r1, r8, #2
 80062e0:	4432      	add	r2, r6
 80062e2:	e7c0      	b.n	8006266 <__udivmoddi4+0x22a>
 80062e4:	45f0      	cmp	r8, lr
 80062e6:	d29c      	bcs.n	8006222 <__udivmoddi4+0x1e6>
 80062e8:	ebbe 0302 	subs.w	r3, lr, r2
 80062ec:	eb67 070c 	sbc.w	r7, r7, ip
 80062f0:	3801      	subs	r0, #1
 80062f2:	46b9      	mov	r9, r7
 80062f4:	e795      	b.n	8006222 <__udivmoddi4+0x1e6>
 80062f6:	eba6 0808 	sub.w	r8, r6, r8
 80062fa:	4441      	add	r1, r8
 80062fc:	1eb8      	subs	r0, r7, #2
 80062fe:	fbb1 f8fe 	udiv	r8, r1, lr
 8006302:	fb08 f70c 	mul.w	r7, r8, ip
 8006306:	e7dc      	b.n	80062c2 <__udivmoddi4+0x286>
 8006308:	463b      	mov	r3, r7
 800630a:	e77f      	b.n	800620c <__udivmoddi4+0x1d0>
 800630c:	4650      	mov	r0, sl
 800630e:	e767      	b.n	80061e0 <__udivmoddi4+0x1a4>
 8006310:	4608      	mov	r0, r1
 8006312:	e6fb      	b.n	800610c <__udivmoddi4+0xd0>
 8006314:	4434      	add	r4, r6
 8006316:	3802      	subs	r0, #2
 8006318:	e732      	b.n	8006180 <__udivmoddi4+0x144>
 800631a:	3f02      	subs	r7, #2
 800631c:	4432      	add	r2, r6
 800631e:	e71b      	b.n	8006158 <__udivmoddi4+0x11c>
 8006320:	eba1 0108 	sub.w	r1, r1, r8
 8006324:	4638      	mov	r0, r7
 8006326:	fbb1 f8fe 	udiv	r8, r1, lr
 800632a:	fb08 f70c 	mul.w	r7, r8, ip
 800632e:	e7c8      	b.n	80062c2 <__udivmoddi4+0x286>
 8006330:	4641      	mov	r1, r8
 8006332:	e798      	b.n	8006266 <__udivmoddi4+0x22a>

08006334 <_init>:
 8006334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006336:	bf00      	nop
 8006338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800633a:	bc08      	pop	{r3}
 800633c:	469e      	mov	lr, r3
 800633e:	4770      	bx	lr

08006340 <_fini>:
 8006340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006342:	bf00      	nop
 8006344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006346:	bc08      	pop	{r3}
 8006348:	469e      	mov	lr, r3
 800634a:	4770      	bx	lr
