# Design-a-Synchronous-and-asynchronous-FIFO-using-Verilog
The main objective is to design a 64-bit Single port RAM, Dual port RAM and ROM using Verilog and validate the design by using a testbench.(Tools- Xilinx Vivado HLx) 
