// Seed: 486222162
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output supply0 id_2;
  inout wire id_1;
  logic id_4;
  ;
  wire id_5;
  wire id_6;
  localparam id_7 = 1 ^ -1'h0;
  parameter integer id_8 = 1;
  logic id_9;
  ;
  logic id_10 = ~id_5;
  wire id_11;
  wire [-1 : -1] id_12;
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd36
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  input wire id_2;
  output logic [7:0] id_1;
  assign id_1 = id_2;
  parameter id_4 = 1;
  id_5 :
  assert property (@(posedge 1) id_3)
  else id_1[-1] = id_3;
  always @(id_5 & id_5 or posedge id_3) id_5 <= id_2;
  always @(posedge 1 || {id_3, -1'b0, 'b0, 1}) if (id_4) id_1[id_3] = -1;
  wire id_6;
  initial begin : LABEL_0
    if ("") begin : LABEL_1
      id_5 <= id_2;
    end
  end
  assign id_1[-1 :-1] = id_4;
  assign id_6 = -1'b0;
  assign id_5 = id_3 - -1'b0;
  logic [1 : ""] id_7 = id_7;
  wire id_8;
  assign id_6 = id_8;
  wire id_9;
  assign id_8 = id_5;
  wire id_10;
  wire id_11;
  logic [1 : ""] id_12;
  wire id_13;
  wire id_14;
  always @(1 or id_4[-1 :-1]);
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8
  );
endmodule
