# ERROR: No extended dataflow license exists
# do ../modelsim_script.tcl
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:28 on May 02,2019
# vlog -reportprogress 300 ../testbench.v ../../systolic array.v 
# ** Error: (vlog-7) Failed to open design unit file "../testbench.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:13:28 on May 02,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/16.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./../modelsim_script.tcl line 5
# C:/intelFPGA/16.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog  ../testbench.v ../../systolic array.v "
