static T_1\r\nF_1 ( struct V_1 * V_2 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nstruct V_5 * V_6 = V_5 ( V_2 ) ;\r\nswitch ( F_3 ( V_6 -> V_4 ) -> V_7 ) {\r\ncase 0x50 :\r\ncase 0x84 :\r\ncase 0x86 :\r\ncase 0x98 :\r\ncase 0xa0 :\r\nreturn F_4 ( V_4 , 0x004700 ) ;\r\ncase 0x92 :\r\ncase 0x94 :\r\ncase 0x96 :\r\nreturn F_4 ( V_4 , 0x004800 ) ;\r\ndefault:\r\nreturn 0x00000000 ;\r\n}\r\n}\r\nstatic T_1\r\nF_5 ( struct V_1 * V_2 , T_1 V_8 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nstruct V_5 * V_6 = V_5 ( V_2 ) ;\r\nT_1 V_9 , V_10 = F_6 ( V_2 , V_11 ) ;\r\nT_1 V_12 = F_4 ( V_4 , 0x00e18c ) ;\r\nint V_13 , V_14 , V_15 , V_16 ;\r\nswitch ( F_3 ( V_6 -> V_4 ) -> V_7 ) {\r\ncase 0x50 :\r\ncase 0xa0 :\r\nswitch ( V_8 ) {\r\ncase 0x4020 :\r\ncase 0x4028 : V_16 = ! ! ( V_12 & 0x00000004 ) ; break;\r\ncase 0x4008 : V_16 = ! ! ( V_12 & 0x00000008 ) ; break;\r\ncase 0x4030 : V_16 = 0 ; break;\r\ndefault:\r\nF_7 ( V_6 , L_1 , V_8 ) ;\r\nreturn 0 ;\r\n}\r\nV_9 = F_4 ( V_4 , 0x00e81c + ( V_16 * 0x0c ) ) ;\r\nV_10 *= ( V_9 & 0x01000000 ) ? 2 : 4 ;\r\nV_13 = ( V_9 & 0x00070000 ) >> 16 ;\r\nV_14 = ( ( V_9 & 0x0000ff00 ) >> 8 ) + 1 ;\r\nV_15 = ( ( V_9 & 0x000000ff ) >> 0 ) + 1 ;\r\nbreak;\r\ncase 0x84 :\r\ncase 0x86 :\r\ncase 0x92 :\r\nV_9 = F_4 ( V_4 , 0x00e81c ) ;\r\nV_13 = ( V_9 & 0x00070000 ) >> 16 ;\r\nV_14 = ( V_9 & 0x0000ff00 ) >> 8 ;\r\nV_15 = ( V_9 & 0x000000ff ) >> 0 ;\r\nbreak;\r\ncase 0x94 :\r\ncase 0x96 :\r\ncase 0x98 :\r\nV_12 = F_4 ( V_4 , 0x00c050 ) ;\r\nswitch ( V_8 ) {\r\ncase 0x4020 : V_12 = ( V_12 & 0x00000003 ) >> 0 ; break;\r\ncase 0x4008 : V_12 = ( V_12 & 0x0000000c ) >> 2 ; break;\r\ncase 0x4028 : V_12 = ( V_12 & 0x00001800 ) >> 11 ; break;\r\ncase 0x4030 : V_12 = 3 ; break;\r\ndefault:\r\nF_7 ( V_6 , L_1 , V_8 ) ;\r\nreturn 0 ;\r\n}\r\nswitch ( V_12 ) {\r\ncase 0 : V_16 = 1 ; break;\r\ncase 1 : return F_6 ( V_2 , V_11 ) ;\r\ncase 2 : return F_6 ( V_2 , V_17 ) ;\r\ncase 3 : V_16 = 0 ; break;\r\n}\r\nV_9 = F_4 ( V_4 , 0x00e81c + ( V_16 * 0x28 ) ) ;\r\nV_13 = ( F_4 ( V_4 , 0x00e824 + ( V_16 * 0x28 ) ) >> 16 ) & 7 ;\r\nV_13 += ( V_9 & 0x00070000 ) >> 16 ;\r\nV_14 = ( V_9 & 0x0000ff00 ) >> 8 ;\r\nV_15 = ( V_9 & 0x000000ff ) >> 0 ;\r\nbreak;\r\ndefault:\r\nF_8 ( 1 ) ;\r\n}\r\nif ( V_15 )\r\nreturn ( V_10 * V_14 / V_15 ) >> V_13 ;\r\nreturn 0 ;\r\n}\r\nstatic T_1\r\nF_9 ( struct V_1 * V_2 , T_1 V_8 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nstruct V_5 * V_6 = V_5 ( V_2 ) ;\r\nT_1 V_18 , V_19 = F_4 ( V_4 , 0x00c040 ) ;\r\nswitch ( V_8 ) {\r\ncase 0x004028 :\r\nV_18 = ! ! ( V_19 & 0x00200000 ) ;\r\nbreak;\r\ncase 0x004020 :\r\nV_18 = ! ! ( V_19 & 0x00400000 ) ;\r\nbreak;\r\ncase 0x004008 :\r\nV_18 = ! ! ( V_19 & 0x00010000 ) ;\r\nbreak;\r\ncase 0x004030 :\r\nV_18 = ! ! ( V_19 & 0x02000000 ) ;\r\nbreak;\r\ncase 0x00e810 :\r\nreturn F_6 ( V_2 , V_11 ) ;\r\ndefault:\r\nF_7 ( V_6 , L_2 , V_8 ) ;\r\nreturn 0 ;\r\n}\r\nif ( V_18 )\r\nreturn F_6 ( V_2 , V_17 ) ;\r\nreturn F_5 ( V_2 , V_8 ) ;\r\n}\r\nstatic T_1\r\nF_10 ( struct V_1 * V_2 , T_1 V_8 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nstruct V_5 * V_6 = V_5 ( V_2 ) ;\r\nT_1 V_19 = F_4 ( V_4 , 0x00c040 ) ;\r\nT_1 V_20 = F_4 ( V_4 , V_8 + 0 ) ;\r\nT_1 V_9 = F_4 ( V_4 , V_8 + 4 ) ;\r\nT_1 V_10 = F_9 ( V_2 , V_8 ) ;\r\nT_1 V_21 = 0 ;\r\nint V_22 , V_23 , V_24 , V_25 ;\r\nif ( V_8 == 0x004028 && ( V_19 & 0x00100000 ) ) {\r\nif ( F_3 ( V_6 -> V_4 ) -> V_7 != 0xa0 )\r\nreturn F_6 ( V_2 , V_26 ) ;\r\n}\r\nV_23 = ( V_9 & 0xff000000 ) >> 24 ;\r\nV_25 = ( V_9 & 0x00ff0000 ) >> 16 ;\r\nV_22 = ( V_9 & 0x0000ff00 ) >> 8 ;\r\nV_24 = ( V_9 & 0x000000ff ) ;\r\nif ( ( V_20 & 0x80000000 ) && V_24 ) {\r\nV_21 = V_10 * V_22 / V_24 ;\r\nif ( ( V_20 & 0x40000100 ) == 0x40000000 ) {\r\nif ( V_25 )\r\nV_21 = V_21 * V_23 / V_25 ;\r\nelse\r\nV_21 = 0 ;\r\n}\r\n}\r\nreturn V_21 ;\r\n}\r\nstatic T_1\r\nF_6 ( struct V_1 * V_2 , enum V_27 V_18 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nstruct V_5 * V_6 = V_5 ( V_2 ) ;\r\nT_1 V_19 = F_4 ( V_4 , 0x00c040 ) ;\r\nT_1 V_13 = 0 ;\r\nswitch ( V_18 ) {\r\ncase V_11 :\r\nreturn V_4 -> V_28 ;\r\ncase V_17 :\r\nreturn 100000 ;\r\ncase V_29 :\r\nreturn F_6 ( V_2 , V_17 ) * 27778 / 10000 ;\r\ncase V_30 :\r\nreturn F_6 ( V_2 , V_29 ) * 3 ;\r\ncase V_31 :\r\nreturn F_6 ( V_2 , V_29 ) * 3 / 2 ;\r\ncase V_32 :\r\nswitch ( V_19 & 0x30000000 ) {\r\ncase 0x00000000 : return F_6 ( V_2 , V_17 ) ;\r\ncase 0x10000000 : break;\r\ncase 0x20000000 :\r\ncase 0x30000000 : return F_6 ( V_2 , V_29 ) ;\r\n}\r\nbreak;\r\ncase V_33 :\r\nif ( ! ( V_19 & 0x00100000 ) )\r\nV_13 = ( F_4 ( V_4 , 0x004028 ) & 0x00070000 ) >> 16 ;\r\nswitch ( V_19 & 0x00000003 ) {\r\ncase 0x00000000 : return F_6 ( V_2 , V_11 ) >> V_13 ;\r\ncase 0x00000001 : return F_6 ( V_2 , V_26 ) ;\r\ncase 0x00000002 : return F_10 ( V_2 , 0x004020 ) >> V_13 ;\r\ncase 0x00000003 : return F_10 ( V_2 , 0x004028 ) >> V_13 ;\r\n}\r\nbreak;\r\ncase V_34 :\r\nV_13 = ( F_4 ( V_4 , 0x004020 ) & 0x00070000 ) >> 16 ;\r\nswitch ( V_19 & 0x00000030 ) {\r\ncase 0x00000000 :\r\nif ( V_19 & 0x00000080 )\r\nreturn F_6 ( V_2 , V_32 ) >> V_13 ;\r\nreturn F_6 ( V_2 , V_11 ) >> V_13 ;\r\ncase 0x00000010 : break;\r\ncase 0x00000020 : return F_10 ( V_2 , 0x004028 ) >> V_13 ;\r\ncase 0x00000030 : return F_10 ( V_2 , 0x004020 ) >> V_13 ;\r\n}\r\nbreak;\r\ncase V_35 :\r\nV_13 = ( F_4 ( V_4 , 0x004008 ) & 0x00070000 ) >> 16 ;\r\nif ( F_4 ( V_4 , 0x004008 ) & 0x00000200 ) {\r\nswitch ( V_19 & 0x0000c000 ) {\r\ncase 0x00000000 :\r\nreturn F_6 ( V_2 , V_11 ) >> V_13 ;\r\ncase 0x00008000 :\r\ncase 0x0000c000 :\r\nreturn F_6 ( V_2 , V_17 ) >> V_13 ;\r\n}\r\n} else {\r\nreturn F_10 ( V_2 , 0x004008 ) >> V_13 ;\r\n}\r\nbreak;\r\ncase V_36 :\r\nV_13 = ( F_1 ( V_2 ) & 0x00000700 ) >> 8 ;\r\nswitch ( F_3 ( V_6 -> V_4 ) -> V_7 ) {\r\ncase 0x84 :\r\ncase 0x86 :\r\ncase 0x92 :\r\ncase 0x94 :\r\ncase 0x96 :\r\ncase 0xa0 :\r\nswitch ( V_19 & 0x00000c00 ) {\r\ncase 0x00000000 :\r\nif ( F_3 ( V_6 -> V_4 ) -> V_7 == 0xa0 )\r\nreturn F_6 ( V_2 , V_33 ) >> V_13 ;\r\nreturn F_6 ( V_2 , V_11 ) >> V_13 ;\r\ncase 0x00000400 :\r\nreturn 0 ;\r\ncase 0x00000800 :\r\nif ( V_19 & 0x01000000 )\r\nreturn F_10 ( V_2 , 0x004028 ) >> V_13 ;\r\nreturn F_10 ( V_2 , 0x004030 ) >> V_13 ;\r\ncase 0x00000c00 :\r\nreturn F_6 ( V_2 , V_33 ) >> V_13 ;\r\n}\r\nbreak;\r\ncase 0x98 :\r\nswitch ( V_19 & 0x00000c00 ) {\r\ncase 0x00000000 :\r\nreturn F_6 ( V_2 , V_33 ) >> V_13 ;\r\ncase 0x00000400 :\r\nreturn 0 ;\r\ncase 0x00000800 :\r\nreturn F_6 ( V_2 , V_31 ) >> V_13 ;\r\ncase 0x00000c00 :\r\nreturn F_6 ( V_2 , V_35 ) >> V_13 ;\r\n}\r\nbreak;\r\n}\r\nbreak;\r\ncase V_26 :\r\nswitch ( F_3 ( V_6 -> V_4 ) -> V_7 ) {\r\ncase 0x50 :\r\ncase 0xa0 :\r\nreturn F_10 ( V_2 , 0x00e810 ) >> 2 ;\r\ncase 0x84 :\r\ncase 0x86 :\r\ncase 0x92 :\r\ncase 0x94 :\r\ncase 0x96 :\r\ncase 0x98 :\r\nV_13 = ( F_1 ( V_2 ) & 0x00000007 ) >> 0 ;\r\nswitch ( V_19 & 0x0c000000 ) {\r\ncase 0x00000000 : return F_6 ( V_2 , V_17 ) ;\r\ncase 0x04000000 : break;\r\ncase 0x08000000 : return F_6 ( V_2 , V_29 ) ;\r\ncase 0x0c000000 :\r\nreturn F_6 ( V_2 , V_30 ) >> V_13 ;\r\n}\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\ndefault:\r\nbreak;\r\n}\r\nF_11 ( V_6 , L_3 , V_18 , V_19 ) ;\r\nreturn 0 ;\r\n}\r\nint\r\nF_12 ( struct V_1 * V_2 , struct V_37 * V_38 )\r\n{\r\nstruct V_5 * V_6 = V_5 ( V_2 ) ;\r\nif ( F_3 ( V_6 -> V_4 ) -> V_7 == 0xaa ||\r\nF_3 ( V_6 -> V_4 ) -> V_7 == 0xac )\r\nreturn 0 ;\r\nV_38 -> V_39 = F_6 ( V_2 , V_33 ) ;\r\nV_38 -> V_40 = F_6 ( V_2 , V_34 ) ;\r\nV_38 -> V_41 = F_6 ( V_2 , V_35 ) ;\r\nif ( F_3 ( V_6 -> V_4 ) -> V_7 != 0x50 ) {\r\nV_38 -> V_42 = F_6 ( V_2 , V_36 ) ;\r\nV_38 -> V_43 = F_6 ( V_2 , V_26 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_1\r\nF_13 ( struct V_1 * V_2 , T_1 V_44 , struct V_45 * V_46 ,\r\nT_1 V_21 , int * V_22 , int * V_24 , int * V_47 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nstruct V_48 * V_49 = V_48 ( V_4 ) ;\r\nstruct V_50 * V_51 = V_50 ( V_4 ) ;\r\nstruct V_52 V_9 ;\r\nint V_53 ;\r\nV_53 = F_14 ( V_49 , V_44 , V_46 ) ;\r\nif ( V_53 )\r\nreturn 0 ;\r\nV_46 -> V_54 . V_55 = 0 ;\r\nV_46 -> V_56 = F_9 ( V_2 , V_44 ) ;\r\nif ( ! V_46 -> V_56 )\r\nreturn 0 ;\r\nV_53 = V_51 -> V_57 ( V_51 , V_46 , V_21 , & V_9 ) ;\r\nif ( V_53 == 0 )\r\nreturn 0 ;\r\n* V_22 = V_9 . V_22 ;\r\n* V_24 = V_9 . V_24 ;\r\n* V_47 = V_9 . V_47 ;\r\nreturn V_53 ;\r\n}\r\nstatic inline T_1\r\nF_15 ( T_1 V_18 , T_1 V_58 , int * div )\r\n{\r\nT_1 V_59 = V_18 , V_60 = V_18 ;\r\nfor ( * div = 0 ; * div <= 7 ; ( * div ) ++ ) {\r\nif ( V_59 <= V_58 ) {\r\nV_60 = V_59 << ( * div ? 1 : 0 ) ;\r\nbreak;\r\n}\r\nV_59 >>= 1 ;\r\n}\r\nif ( V_58 - V_59 <= V_60 - V_58 )\r\nreturn V_59 ;\r\n( * div ) -- ;\r\nreturn V_60 ;\r\n}\r\nstatic inline T_1\r\nF_16 ( T_1 V_61 , T_1 V_62 )\r\n{\r\nreturn ( ( V_61 / 1000 ) == ( V_62 / 1000 ) ) ;\r\n}\r\nstatic void\r\nF_17 ( struct V_63 * V_64 )\r\n{\r\nstruct V_65 * V_66 = V_64 -> V_67 ;\r\nstruct V_68 * V_69 = & V_66 -> V_70 ;\r\nF_18 ( V_69 , 0x1002d4 , 0x00000001 ) ;\r\n}\r\nstatic void\r\nF_19 ( struct V_63 * V_64 )\r\n{\r\nstruct V_65 * V_66 = V_64 -> V_67 ;\r\nstruct V_68 * V_69 = & V_66 -> V_70 ;\r\nF_18 ( V_69 , 0x1002d0 , 0x00000001 ) ;\r\n}\r\nstatic void\r\nF_20 ( struct V_63 * V_64 , bool V_71 )\r\n{\r\nstruct V_65 * V_66 = V_64 -> V_67 ;\r\nstruct V_68 * V_69 = & V_66 -> V_70 ;\r\nF_18 ( V_69 , 0x100210 , V_71 ? 0x80000000 : 0x00000000 ) ;\r\n}\r\nstatic void\r\nF_21 ( struct V_63 * V_64 , bool V_71 )\r\n{\r\nstruct V_65 * V_66 = V_64 -> V_67 ;\r\nstruct V_68 * V_69 = & V_66 -> V_70 ;\r\nF_18 ( V_69 , 0x1002dc , V_71 ? 0x00000001 : 0x00000000 ) ;\r\n}\r\nstatic void\r\nF_22 ( struct V_63 * V_64 , T_1 V_72 )\r\n{\r\nstruct V_65 * V_66 = V_64 -> V_67 ;\r\nstruct V_68 * V_69 = & V_66 -> V_70 ;\r\nif ( V_72 > 1000 )\r\nF_23 ( V_69 , ( V_72 + 500 ) / 1000 ) ;\r\n}\r\nstatic T_1\r\nF_24 ( struct V_63 * V_64 , int V_73 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_64 -> V_2 ) ;\r\nif ( V_73 <= 1 )\r\nreturn F_4 ( V_4 , 0x1002c0 + ( ( V_73 - 0 ) * 4 ) ) ;\r\nif ( V_73 <= 3 )\r\nreturn F_4 ( V_4 , 0x1002e0 + ( ( V_73 - 2 ) * 4 ) ) ;\r\nreturn 0 ;\r\n}\r\nstatic void\r\nF_25 ( struct V_63 * V_64 , int V_73 , T_1 V_74 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_64 -> V_2 ) ;\r\nstruct V_75 * V_76 = V_75 ( V_4 ) ;\r\nstruct V_65 * V_66 = V_64 -> V_67 ;\r\nstruct V_68 * V_69 = & V_66 -> V_70 ;\r\nif ( V_73 <= 1 ) {\r\nif ( V_76 -> V_77 . V_78 > 1 )\r\nF_18 ( V_69 , 0x1002c8 + ( ( V_73 - 0 ) * 4 ) , V_74 ) ;\r\nF_18 ( V_69 , 0x1002c0 + ( ( V_73 - 0 ) * 4 ) , V_74 ) ;\r\n} else\r\nif ( V_73 <= 3 ) {\r\nif ( V_76 -> V_77 . V_78 > 1 )\r\nF_18 ( V_69 , 0x1002e8 + ( ( V_73 - 2 ) * 4 ) , V_74 ) ;\r\nF_18 ( V_69 , 0x1002e0 + ( ( V_73 - 2 ) * 4 ) , V_74 ) ;\r\n}\r\n}\r\nstatic void\r\nF_26 ( struct V_63 * V_64 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_64 -> V_2 ) ;\r\nstruct V_65 * V_66 = V_64 -> V_67 ;\r\nstruct V_68 * V_69 = & V_66 -> V_70 ;\r\nT_1 V_20 = F_4 ( V_4 , 0x004008 ) ;\r\nV_66 -> V_79 = F_4 ( V_4 , 0x00c040 ) ;\r\nV_66 -> V_79 &= ~ 0xc0000000 ;\r\nV_66 -> V_79 |= 0x0000c000 ;\r\nF_18 ( V_69 , 0xc040 , V_66 -> V_79 ) ;\r\nF_18 ( V_69 , 0x4008 , V_20 | 0x00000200 ) ;\r\nif ( V_66 -> V_80 & 0x80000000 )\r\nF_18 ( V_69 , 0x400c , V_66 -> V_81 ) ;\r\nF_18 ( V_69 , 0x4008 , V_66 -> V_80 ) ;\r\n}\r\nstatic void\r\nF_27 ( struct V_63 * V_64 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_64 -> V_2 ) ;\r\nstruct V_65 * V_66 = V_64 -> V_67 ;\r\nstruct V_37 * V_38 = V_66 -> V_38 ;\r\nstruct V_68 * V_69 = & V_66 -> V_70 ;\r\nint V_82 ;\r\nfor ( V_82 = 0 ; V_82 < 9 ; V_82 ++ ) {\r\nT_1 V_44 = 0x100220 + ( V_82 * 4 ) ;\r\nT_1 V_83 = F_4 ( V_4 , V_44 ) ;\r\nif ( V_83 != V_38 -> V_84 . V_44 [ V_82 ] )\r\nF_18 ( V_69 , V_44 , V_38 -> V_84 . V_44 [ V_82 ] ) ;\r\n}\r\n}\r\nstatic int\r\nF_28 ( struct V_1 * V_2 , struct V_37 * V_38 ,\r\nstruct V_65 * V_66 )\r\n{\r\nstruct V_5 * V_6 = V_5 ( V_2 ) ;\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nT_1 V_85 = 0 ;\r\nstruct V_63 V_64 = {\r\n. V_2 = V_2 ,\r\n. V_86 = F_17 ,\r\n. V_87 = F_19 ,\r\n. V_88 = F_20 ,\r\n. V_89 = F_21 ,\r\n. V_90 = F_22 ,\r\n. V_91 = F_24 ,\r\n. V_92 = F_25 ,\r\n. V_93 = F_26 ,\r\n. V_94 = F_27 ,\r\n. V_67 = V_66\r\n} ;\r\nstruct V_68 * V_69 = & V_66 -> V_70 ;\r\nstruct V_45 V_46 ;\r\nint V_14 , V_15 , V_13 ;\r\nint V_53 ;\r\nV_66 -> V_80 = F_4 ( V_4 , 0x004008 ) ;\r\nV_66 -> V_80 &= ~ 0x81ff0200 ;\r\nif ( F_16 ( V_38 -> V_41 , F_6 ( V_2 , V_17 ) ) ) {\r\nV_66 -> V_80 |= 0x00000200 | ( V_46 . V_95 << 19 ) ;\r\n} else {\r\nV_53 = F_13 ( V_2 , 0x4008 , & V_46 , V_38 -> V_41 , & V_14 , & V_15 , & V_13 ) ;\r\nif ( V_53 == 0 )\r\nreturn - V_96 ;\r\nV_66 -> V_80 |= 0x80000000 | ( V_13 << 22 ) | ( V_13 << 16 ) ;\r\nV_66 -> V_80 |= V_46 . V_95 << 19 ;\r\nV_66 -> V_81 = ( V_14 << 8 ) | V_15 ;\r\n}\r\nF_29 ( V_69 ) ;\r\nif ( V_85 ) {\r\nF_30 ( V_69 , V_85 , 0x00 ) ;\r\nF_30 ( V_69 , V_85 , 0x01 ) ;\r\n}\r\nif ( F_3 ( V_6 -> V_4 ) -> V_7 >= 0x92 )\r\nF_18 ( V_69 , 0x611200 , 0x00003300 ) ;\r\nF_31 ( V_69 , 0x10 , 0 ) ;\r\nF_30 ( V_69 , 0x00 , 0x01 ) ;\r\nV_53 = F_32 ( & V_64 , V_38 ) ;\r\nif ( V_53 )\r\nreturn V_53 ;\r\nF_31 ( V_69 , 0x10 , 1 ) ;\r\nF_30 ( V_69 , 0x00 , 0x00 ) ;\r\nif ( F_3 ( V_6 -> V_4 ) -> V_7 >= 0x92 )\r\nF_18 ( V_69 , 0x611200 , 0x00003330 ) ;\r\nF_33 ( V_69 ) ;\r\nreturn 0 ;\r\n}\r\nvoid *\r\nF_34 ( struct V_1 * V_2 , struct V_37 * V_38 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nstruct V_5 * V_6 = V_5 ( V_2 ) ;\r\nstruct V_65 * V_66 ;\r\nstruct V_68 * V_69 ;\r\nstruct V_45 V_46 ;\r\nT_1 V_97 , V_19 , V_98 , V_20 ;\r\nint V_21 , V_53 = - V_96 ;\r\nint V_14 , V_15 , V_99 , V_100 ;\r\nif ( F_3 ( V_6 -> V_4 ) -> V_7 == 0xaa ||\r\nF_3 ( V_6 -> V_4 ) -> V_7 == 0xac )\r\nreturn F_35 ( - V_101 ) ;\r\nV_66 = F_36 ( sizeof( * V_66 ) , V_102 ) ;\r\nif ( ! V_66 )\r\nreturn F_35 ( - V_103 ) ;\r\nV_66 -> V_38 = V_38 ;\r\nV_66 -> V_70 . V_104 = 0 ;\r\nif ( V_38 -> V_41 ) {\r\nV_53 = F_28 ( V_2 , V_38 , V_66 ) ;\r\nif ( V_53 )\r\ngoto error;\r\nV_66 -> V_105 = V_38 -> V_106 ;\r\n}\r\nV_98 = F_1 ( V_2 ) ;\r\nV_19 = V_66 -> V_79 ;\r\nV_69 = & V_66 -> V_107 ;\r\nF_29 ( V_69 ) ;\r\nF_31 ( V_69 , 0x10 , 0 ) ;\r\nF_30 ( V_69 , 0x00 , 0x01 ) ;\r\nif ( V_38 -> V_42 ) {\r\nV_19 &= ~ 0x00000c00 ;\r\nV_98 &= ~ 0x00000700 ;\r\n}\r\nif ( V_38 -> V_43 ) {\r\nV_19 &= ~ 0x0c000000 ;\r\nV_98 &= ~ 0x00000007 ;\r\n}\r\nF_18 ( V_69 , 0x00c040 , V_19 ) ;\r\nif ( V_38 -> V_42 ) {\r\nV_21 = F_15 ( V_38 -> V_39 , V_38 -> V_42 , & V_99 ) ;\r\nif ( F_3 ( V_6 -> V_4 ) -> V_7 != 0x98 )\r\nV_97 = F_10 ( V_2 , 0x004030 ) ;\r\nelse\r\nV_97 = F_6 ( V_2 , V_31 ) ;\r\nV_97 = F_15 ( V_97 , V_38 -> V_42 , & V_100 ) ;\r\nif ( abs ( ( int ) V_38 -> V_42 - V_21 ) <=\r\nabs ( ( int ) V_38 -> V_42 - V_97 ) ) {\r\nif ( F_3 ( V_6 -> V_4 ) -> V_7 != 0x98 )\r\nV_19 |= 0x00000c00 ;\r\nV_98 |= V_99 << 8 ;\r\n} else {\r\nV_19 |= 0x00000800 ;\r\nV_98 |= V_100 << 8 ;\r\n}\r\n}\r\nif ( V_38 -> V_43 ) {\r\nif ( F_16 ( V_38 -> V_43 , F_6 ( V_2 , V_17 ) ) ) {\r\nV_19 |= 0x00000000 ;\r\n} else\r\nif ( F_16 ( V_38 -> V_43 , F_6 ( V_2 , V_29 ) ) ) {\r\nV_19 |= 0x08000000 ;\r\n} else {\r\nV_21 = F_6 ( V_2 , V_29 ) * 3 ;\r\nV_21 = F_15 ( V_21 , V_38 -> V_43 , & V_99 ) ;\r\nV_19 |= 0x0c000000 ;\r\nV_98 |= V_99 ;\r\n}\r\n}\r\nswitch ( F_3 ( V_6 -> V_4 ) -> V_7 ) {\r\ncase 0x92 :\r\ncase 0x94 :\r\ncase 0x96 :\r\nF_18 ( V_69 , 0x004800 , V_98 ) ;\r\nbreak;\r\ndefault:\r\nF_18 ( V_69 , 0x004700 , V_98 ) ;\r\nbreak;\r\n}\r\nF_18 ( V_69 , 0x00c040 , V_19 ) ;\r\nif ( F_3 ( V_6 -> V_4 ) -> V_7 < 0x92 )\r\nV_19 = ( V_19 & ~ 0x001000b0 ) | 0x00100080 ;\r\nelse\r\nV_19 = ( V_19 & ~ 0x000000b3 ) | 0x00000081 ;\r\nF_18 ( V_69 , 0x00c040 , V_19 ) ;\r\nV_21 = F_13 ( V_2 , 0x4028 , & V_46 , V_38 -> V_39 , & V_14 , & V_15 , & V_99 ) ;\r\nif ( V_21 == 0 )\r\ngoto error;\r\nV_20 = F_4 ( V_4 , 0x004028 ) & ~ 0xc03f0100 ;\r\nV_19 &= ~ 0x00100000 ;\r\nV_19 |= 3 ;\r\nF_18 ( V_69 , 0x004028 , 0x80000000 | ( V_99 << 19 ) | ( V_99 << 16 ) | V_20 ) ;\r\nF_18 ( V_69 , 0x00402c , ( V_14 << 8 ) | V_15 ) ;\r\nV_20 = F_4 ( V_4 , 0x004020 ) & ~ 0xc03f0100 ;\r\nif ( V_99 -- && V_38 -> V_40 == ( V_38 -> V_39 << 1 ) ) {\r\nF_18 ( V_69 , 0x004020 , ( V_99 << 19 ) | ( V_99 << 16 ) | V_20 ) ;\r\nF_18 ( V_69 , 0x00c040 , 0x00000020 | V_19 ) ;\r\n} else {\r\nV_21 = F_13 ( V_2 , 0x4020 , & V_46 , V_38 -> V_40 , & V_14 , & V_15 , & V_99 ) ;\r\nif ( V_21 == 0 )\r\ngoto error;\r\nV_20 |= 0x80000000 ;\r\nF_18 ( V_69 , 0x004020 , ( V_99 << 19 ) | ( V_99 << 16 ) | V_20 ) ;\r\nF_18 ( V_69 , 0x004024 , ( V_14 << 8 ) | V_15 ) ;\r\nF_18 ( V_69 , 0x00c040 , 0x00000030 | V_19 ) ;\r\n}\r\nF_31 ( V_69 , 0x10 , 1 ) ;\r\nF_30 ( V_69 , 0x00 , 0x00 ) ;\r\nF_33 ( V_69 ) ;\r\nreturn V_66 ;\r\nerror:\r\nF_37 ( V_66 ) ;\r\nreturn F_35 ( V_53 ) ;\r\n}\r\nstatic int\r\nF_38 ( struct V_1 * V_2 , struct V_68 * V_69 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nstruct V_5 * V_6 = V_5 ( V_2 ) ;\r\nT_1 V_108 , V_109 ;\r\nint V_82 ;\r\nif ( F_3 ( V_6 -> V_4 ) -> V_7 < 0x94 ) {\r\nV_108 = 0x001400 ;\r\nV_109 = 0x00000003 ;\r\n} else {\r\nV_108 = 0x080000 ;\r\nV_109 = 0x00000001 ;\r\n}\r\nF_39 ( V_4 , 0x001098 , 0x00000008 , 0x00000000 ) ;\r\nF_40 ( V_4 , 0x001304 , 0x00000000 ) ;\r\nif ( F_3 ( V_6 -> V_4 ) -> V_7 >= 0x92 )\r\nF_40 ( V_4 , 0x001318 , 0x00000000 ) ;\r\nfor ( V_82 = 0 ; V_82 < V_69 -> V_104 / 4 ; V_82 ++ )\r\nF_40 ( V_4 , V_108 + ( V_82 * 4 ) , V_69 -> V_110 . T_1 [ V_82 ] ) ;\r\nF_39 ( V_4 , 0x001098 , 0x00000018 , 0x00000018 ) ;\r\nF_40 ( V_4 , 0x00130c , V_109 ) ;\r\nif ( ! F_41 ( V_4 , 0x001308 , 0x00000100 , 0x00000000 ) ) {\r\nF_7 ( V_6 , L_4 ) ;\r\nF_7 ( V_6 , L_5 , F_4 ( V_4 , 0x001308 ) ) ;\r\nfor ( V_82 = 0 ; V_82 < V_69 -> V_104 / 4 ; V_82 ++ ) {\r\nF_7 ( V_6 , L_6 , 0x1400 + ( V_82 * 4 ) ,\r\nF_4 ( V_4 , 0x001400 + ( V_82 * 4 ) ) ) ;\r\n}\r\nreturn - V_111 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint\r\nF_42 ( struct V_1 * V_2 , void * V_74 )\r\n{\r\nstruct V_3 * V_4 = F_2 ( V_2 ) ;\r\nstruct V_65 * V_66 = V_74 ;\r\nstruct V_112 V_15 ;\r\nint V_53 = - V_113 ;\r\nF_39 ( V_4 , 0x002504 , 0x00000001 , 0x00000001 ) ;\r\nif ( ! F_41 ( V_4 , 0x002504 , 0x00000010 , 0x00000010 ) )\r\ngoto V_114;\r\nif ( ! F_41 ( V_4 , 0x00251c , 0x0000003f , 0x0000003f ) )\r\ngoto V_114;\r\n#define F_43 ( V_61 , V_62 ) nouveau_bios_run_init_table((a), (b), NULL, 0)\r\nif ( V_66 -> V_70 . V_104 ) {\r\nif ( ! F_44 ( V_2 , 'M' , & V_15 ) && V_15 . V_115 == 1 ) {\r\nif ( V_15 . V_116 >= 6 )\r\nF_43 ( V_2 , F_45 ( V_15 . V_74 [ 5 ] ) ) ;\r\nif ( V_15 . V_116 >= 8 )\r\nF_43 ( V_2 , F_45 ( V_15 . V_74 [ 7 ] ) ) ;\r\nif ( V_15 . V_116 >= 10 )\r\nF_43 ( V_2 , F_45 ( V_15 . V_74 [ 9 ] ) ) ;\r\nF_43 ( V_2 , V_66 -> V_105 ) ;\r\n}\r\nV_53 = F_38 ( V_2 , & V_66 -> V_70 ) ;\r\nif ( V_53 )\r\ngoto V_114;\r\n}\r\nV_53 = F_38 ( V_2 , & V_66 -> V_107 ) ;\r\nV_114:\r\nF_39 ( V_4 , 0x002504 , 0x00000001 , 0x00000000 ) ;\r\nF_37 ( V_66 ) ;\r\nreturn V_53 ;\r\n}
