$date
	Sun Oct 01 15:34:36 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_flipflop_tb $end
$var wire 1 ! q $end
$var wire 1 " not_q $end
$var reg 1 # clock $end
$var reg 1 $ reset $end
$var reg 1 % toggle $end
$scope module tff $end
$var wire 1 # clock $end
$var wire 1 $ reset $end
$var wire 1 % toggle $end
$var reg 1 " not_q $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
1#
x"
x!
$end
#1
0#
1$
#2
1"
0!
1#
#3
0#
0$
#4
1!
0"
1#
1%
#5
0#
0%
#6
0!
1"
1#
1%
#7
0#
#8
1!
0"
1#
#9
0#
0%
#10
1#
#11
0#
#12
0!
1"
1#
1%
#13
0#
#14
1#
0%
#15
0#
#16
1#
#17
0#
#18
1#
#19
0#
#20
1#
#21
0#
#22
1#
#23
0#
#24
1#
