// Seed: 2967660541
module module_0 (
    output supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    input tri1 id_3,
    input uwire id_4,
    output tri id_5,
    output tri0 id_6,
    output tri id_7,
    output wire id_8,
    output wand id_9,
    input tri0 id_10,
    input wand id_11,
    output tri0 id_12,
    input uwire id_13,
    output tri id_14,
    output wor id_15,
    output supply1 id_16,
    output tri id_17,
    output wire id_18,
    input tri0 id_19,
    input tri1 id_20
);
  wire id_22 = 1;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input uwire id_6,
    input tri0 id_7,
    output supply1 id_8,
    output uwire id_9,
    output tri id_10,
    input tri1 id_11,
    output supply1 id_12,
    input supply1 id_13,
    output supply1 id_14,
    input uwire id_15,
    input supply0 id_16,
    input uwire id_17,
    input uwire id_18,
    output tri0 id_19,
    input wor id_20
);
  tri1 id_22;
  assign id_9 = 1;
  module_0(
      id_2,
      id_10,
      id_4,
      id_4,
      id_11,
      id_19,
      id_0,
      id_12,
      id_19,
      id_10,
      id_4,
      id_15,
      id_22,
      id_22,
      id_8,
      id_10,
      id_22,
      id_10,
      id_1,
      id_18,
      id_4
  );
  assign id_22 = id_4;
endmodule
