INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/led_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'led_driver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pwm'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/sensor_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sensor_driver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/sound_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sound_logic'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
ERROR: [VRFC 10-3628] partially associated formal 'led_l0_o' cannot have actual OPEN [C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/top.vhd:154]
ERROR: [VRFC 10-3628] partially associated formal 'led_l1_o' cannot have actual OPEN [C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/top.vhd:155]
ERROR: [VRFC 10-3628] partially associated formal 'led_l2_o' cannot have actual OPEN [C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/top.vhd:156]
ERROR: [VRFC 10-3628] partially associated formal 'led_l3_o' cannot have actual OPEN [C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/top.vhd:157]
ERROR: [VRFC 10-3628] partially associated formal 'led_m0_o' cannot have actual OPEN [C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/top.vhd:158]
ERROR: [VRFC 10-3628] partially associated formal 'led_m1_o' cannot have actual OPEN [C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/top.vhd:159]
ERROR: [VRFC 10-3628] partially associated formal 'led_m2_o' cannot have actual OPEN [C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/top.vhd:160]
ERROR: [VRFC 10-3628] partially associated formal 'led_m3_o' cannot have actual OPEN [C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/top.vhd:161]
ERROR: [VRFC 10-3628] partially associated formal 'led_r0_o' cannot have actual OPEN [C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/top.vhd:162]
ERROR: [VRFC 10-3628] partially associated formal 'led_r1_o' cannot have actual OPEN [C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/top.vhd:163]
ERROR: [VRFC 10-3628] partially associated formal 'led_r2_o' cannot have actual OPEN [C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/top.vhd:164]
ERROR: [VRFC 10-3628] partially associated formal 'led_r3_o' cannot have actual OPEN [C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/top.vhd:165]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/top.vhd:57]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Ventus/Documents/VivadoDocs/Digital_electronic_project/Vivado_project/DE1_project.srcs/sources_1/new/top.vhd' ignored due to errors
