{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542662535543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542662535552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 18:22:15 2018 " "Processing started: Mon Nov 19 18:22:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542662535552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542662535552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tpf -c tpf " "Command: quartus_map --read_settings_files=on --write_settings_files=off tpf -c tpf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542662535552 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542662536569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542662536569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcountto9.v 1 1 " "Found 1 design units, including 1 entities, in source file upcountto9.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcountto9 " "Found entity 1: upcountto9" {  } { { "upcountto9.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/upcountto9.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542662547000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542662547000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upcountto6.v 1 1 " "Found 1 design units, including 1 entities, in source file upcountto6.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcountto6 " "Found entity 1: upcountto6" {  } { { "upcountto6.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/upcountto6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542662547013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542662547013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.v 1 1 " "Found 1 design units, including 1 entities, in source file segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Found entity 1: segment" {  } { { "segment.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542662547025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542662547025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tpf.v 1 1 " "Found 1 design units, including 1 entities, in source file tpf.v" { { "Info" "ISGN_ENTITY_NAME" "1 tpf " "Found entity 1: tpf" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/tpf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542662547037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542662547037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga640x480.v 1 1 " "Found 1 design units, including 1 entities, in source file vga640x480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga640x480 " "Found entity 1: vga640x480" {  } { { "vga640x480.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/vga640x480.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542662547049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542662547049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Matías/Documents/tp3electro/tpf-team-4/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542662547058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542662547058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_assignment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_assignment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_assignment " "Found entity 1: seven_segment_assignment" {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/seven_segment_assignment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542662547070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542662547070 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst tpf.v(27) " "Verilog HDL Implicit Net warning at tpf.v(27): created implicit net for \"rst\"" {  } { { "tpf.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/tpf.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542662547071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_a_1 seven_segment_assignment.v(10) " "Verilog HDL Implicit Net warning at seven_segment_assignment.v(10): created implicit net for \"seg_a_1\"" {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/seven_segment_assignment.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542662547071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_b_1 seven_segment_assignment.v(11) " "Verilog HDL Implicit Net warning at seven_segment_assignment.v(11): created implicit net for \"seg_b_1\"" {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/seven_segment_assignment.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542662547071 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_c_1 seven_segment_assignment.v(12) " "Verilog HDL Implicit Net warning at seven_segment_assignment.v(12): created implicit net for \"seg_c_1\"" {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/seven_segment_assignment.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542662547072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_d_1 seven_segment_assignment.v(13) " "Verilog HDL Implicit Net warning at seven_segment_assignment.v(13): created implicit net for \"seg_d_1\"" {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/seven_segment_assignment.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542662547072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_e_1 seven_segment_assignment.v(14) " "Verilog HDL Implicit Net warning at seven_segment_assignment.v(14): created implicit net for \"seg_e_1\"" {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/seven_segment_assignment.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542662547072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_f_1 seven_segment_assignment.v(15) " "Verilog HDL Implicit Net warning at seven_segment_assignment.v(15): created implicit net for \"seg_f_1\"" {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/seven_segment_assignment.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542662547072 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seg_g_1 seven_segment_assignment.v(16) " "Verilog HDL Implicit Net warning at seven_segment_assignment.v(16): created implicit net for \"seg_g_1\"" {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/seven_segment_assignment.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542662547072 ""}
{ "Error" "EVRFX_VERI_2101_UNCONVERTED" "seven_segment_assignment.v(1) " "Verilog HDL error at seven_segment_assignment.v(1): declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/seven_segment_assignment.v" 1 0 0 } }  } 0 10773 "Verilog HDL error at %1!s!: declaring module ports or function arguments with unpacked array types requires SystemVerilog extensions" 0 0 "Analysis & Synthesis" 0 -1 1542662547087 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "init_offset_X seven_segment_assignment.v(10) " "Verilog HDL error at seven_segment_assignment.v(10): object \"init_offset_X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/seven_segment_assignment.v" 10 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542662547087 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "init_offset_X seven_segment_assignment.v(11) " "Verilog HDL error at seven_segment_assignment.v(11): object \"init_offset_X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/seven_segment_assignment.v" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542662547088 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "init_offset_X seven_segment_assignment.v(12) " "Verilog HDL error at seven_segment_assignment.v(12): object \"init_offset_X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/seven_segment_assignment.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542662547088 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "init_offset_X seven_segment_assignment.v(13) " "Verilog HDL error at seven_segment_assignment.v(13): object \"init_offset_X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/seven_segment_assignment.v" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542662547088 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "init_offset_X seven_segment_assignment.v(14) " "Verilog HDL error at seven_segment_assignment.v(14): object \"init_offset_X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/seven_segment_assignment.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542662547088 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "init_offset_X seven_segment_assignment.v(15) " "Verilog HDL error at seven_segment_assignment.v(15): object \"init_offset_X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/seven_segment_assignment.v" 15 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542662547088 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "init_offset_X seven_segment_assignment.v(16) " "Verilog HDL error at seven_segment_assignment.v(16): object \"init_offset_X\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "seven_segment_assignment.v" "" { Text "C:/Users/Matías/Documents/tp3electro/tpf-team-4/seven_segment_assignment.v" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1542662547088 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 9 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4722 " "Peak virtual memory: 4722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542662547151 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 19 18:22:27 2018 " "Processing ended: Mon Nov 19 18:22:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542662547151 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542662547151 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542662547151 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542662547151 ""}
