#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov  8 14:43:22 2024
# Process ID: 70576
# Current directory: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/vivado.jou
# Running On: GU603VV, OS: Linux, CPU Frequency: 1769.078 MHz, CPU Physical cores: 10, Host memory: 16403 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lohitaksh/FPGA_project/Divider/Divider_hls/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lohitaksh/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/utils_1/imports/synth_1/design_2_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/utils_1/imports/synth_1/design_2_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-1810] synth_design options have changed between reference and incremental; A full resynthesis will be run
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 70660
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1984.242 ; gain = 361.797 ; free physical = 8338 ; free virtual = 25587
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.875; parent = 1171.325; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2991.609; parent = 1987.215; children = 1004.395
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_BitShift_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_BitShift_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_BitShift_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_BitShift_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_BitShift_1_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_BitShift_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_BitShift_1_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_BitShift_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_TwoOneMux_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_TwoOneMux_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_TwoOneMux_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_TwoOneMux_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_TwoOneMux_0_1' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_TwoOneMux_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_TwoOneMux_0_1' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_TwoOneMux_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_c_addsub_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_c_addsub_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_c_addsub_1_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_c_addsub_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_c_addsub_1_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_c_addsub_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_cordic_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_cordic_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_cordic_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_cordic_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_dout_tvalid' of module 'design_1_cordic_0_0' is unconnected for instance 'cordic_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:87]
WARNING: [Synth 8-7023] instance 'cordic_0' of module 'design_1_cordic_0_0' has 5 connections declared, but only 4 given [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:87]
INFO: [Synth 8-6157] synthesizing module 'design_1_div_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_div_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_div_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_div_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ap_idle' of module 'design_1_div_0_0' is unconnected for instance 'div_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:92]
WARNING: [Synth 8-7071] port 'ap_ready' of module 'design_1_div_0_0' is unconnected for instance 'div_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:92]
WARNING: [Synth 8-7023] instance 'div_0' of module 'design_1_div_0_0' has 9 connections declared, but only 7 given [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:92]
INFO: [Synth 8-6157] synthesizing module 'design_1_splitter_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_splitter_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_splitter_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_splitter_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbip_multadd_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_xbip_multadd_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbip_multadd_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/.Xil/Vivado-70576-GU603VV/realtime/design_1_xbip_multadd_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'PCOUT' of module 'design_1_xbip_multadd_0_0' is unconnected for instance 'xbip_multadd_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:104]
WARNING: [Synth 8-7023] instance 'xbip_multadd_0' of module 'design_1_xbip_multadd_0_0' has 9 connections declared, but only 8 given [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:104]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_2_0' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/synth/design_1_xlconstant_2_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant__parameterized1' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_2_0' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/synth/design_1_xlconstant_2_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2051.180 ; gain = 428.734 ; free physical = 8353 ; free virtual = 25591
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.875; parent = 1171.325; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3055.578; parent = 2051.184; children = 1004.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2068.992 ; gain = 446.547 ; free physical = 8353 ; free virtual = 25591
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.875; parent = 1171.325; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3073.391; parent = 2068.996; children = 1004.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2068.992 ; gain = 446.547 ; free physical = 8353 ; free virtual = 25591
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.875; parent = 1171.325; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3073.391; parent = 2068.996; children = 1004.395
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2068.992 ; gain = 0.000 ; free physical = 8353 ; free virtual = 25591
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xbip_multadd_0_0/design_1_xbip_multadd_0_0/design_1_xbip_multadd_0_0_in_context.xdc] for cell 'design_1_i/xbip_multadd_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_xbip_multadd_0_0/design_1_xbip_multadd_0_0/design_1_xbip_multadd_0_0_in_context.xdc] for cell 'design_1_i/xbip_multadd_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_cordic_0_0/design_1_cordic_0_0/design_1_cordic_0_0_in_context.xdc] for cell 'design_1_i/cordic_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_cordic_0_0/design_1_cordic_0_0/design_1_cordic_0_0_in_context.xdc] for cell 'design_1_i/cordic_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_0_0/design_1_c_addsub_0_0/design_1_c_addsub_0_0_in_context.xdc] for cell 'design_1_i/c_addsub_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/design_1_c_addsub_1_0/design_1_c_addsub_1_0_in_context.xdc] for cell 'design_1_i/c_addsub_1'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_c_addsub_1_0/design_1_c_addsub_1_0/design_1_c_addsub_1_0_in_context.xdc] for cell 'design_1_i/c_addsub_1'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_0/design_1_TwoOneMux_0_0/design_1_TwoOneMux_0_0_in_context.xdc] for cell 'design_1_i/TwoOneMux_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_0/design_1_TwoOneMux_0_0/design_1_TwoOneMux_0_0_in_context.xdc] for cell 'design_1_i/TwoOneMux_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1_in_context.xdc] for cell 'design_1_i/TwoOneMux_1'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1/design_1_TwoOneMux_0_1_in_context.xdc] for cell 'design_1_i/TwoOneMux_1'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_splitter_0_0/design_1_splitter_0_0/design_1_splitter_0_0_in_context.xdc] for cell 'design_1_i/splitter_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_splitter_0_0/design_1_splitter_0_0/design_1_splitter_0_0_in_context.xdc] for cell 'design_1_i/splitter_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_div_0_0/design_1_div_0_0/design_1_div_0_0_in_context.xdc] for cell 'design_1_i/div_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_div_0_0/design_1_div_0_0/design_1_div_0_0_in_context.xdc] for cell 'design_1_i/div_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_0_0/design_1_BitShift_0_0/design_1_BitShift_0_0_in_context.xdc] for cell 'design_1_i/BitShift_0'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_0_0/design_1_BitShift_0_0/design_1_BitShift_0_0_in_context.xdc] for cell 'design_1_i/BitShift_0'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0/design_1_BitShift_1_0_in_context.xdc] for cell 'design_1_i/BitShift_1'
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.gen/sources_1/bd/design_1/ip/design_1_BitShift_1_0/design_1_BitShift_1_0/design_1_BitShift_1_0_in_context.xdc] for cell 'design_1_i/BitShift_1'
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2117.918 ; gain = 0.000 ; free physical = 8361 ; free virtual = 25599
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2117.918 ; gain = 0.000 ; free physical = 8361 ; free virtual = 25599
WARNING: [Timing 38-316] Clock period '1000.000' specified during out-of-context synthesis of instance 'design_1_i/cordic_0' at clock pin 'aclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/lohitaksh/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8343 ; free virtual = 25581
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.875; parent = 1171.325; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3090.301; parent = 2085.906; children = 1004.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8343 ; free virtual = 25581
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.875; parent = 1171.325; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3090.301; parent = 2085.906; children = 1004.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xbip_multadd_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/cordic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/c_addsub_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/c_addsub_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/TwoOneMux_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/TwoOneMux_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/splitter_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/div_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/BitShift_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/BitShift_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8343 ; free virtual = 25581
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.875; parent = 1171.325; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3090.301; parent = 2085.906; children = 1004.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8343 ; free virtual = 25582
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.875; parent = 1171.325; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3090.301; parent = 2085.906; children = 1004.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8343 ; free virtual = 25582
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.875; parent = 1171.325; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3090.301; parent = 2085.906; children = 1004.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8343 ; free virtual = 25582
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.875; parent = 1171.325; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3090.301; parent = 2085.906; children = 1004.395
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : synth_design options have changed between reference and incremental


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8357 ; free virtual = 25599
Synthesis current peak Physical Memory [PSS] (MB): peak = 1376.875; parent = 1171.325; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3090.301; parent = 2085.906; children = 1004.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8354 ; free virtual = 25596
Synthesis current peak Physical Memory [PSS] (MB): peak = 1462.309; parent = 1256.803; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3090.301; parent = 2085.906; children = 1004.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8354 ; free virtual = 25596
Synthesis current peak Physical Memory [PSS] (MB): peak = 1462.496; parent = 1256.990; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3090.301; parent = 2085.906; children = 1004.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8338 ; free virtual = 25580
Synthesis current peak Physical Memory [PSS] (MB): peak = 1463.039; parent = 1257.533; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3090.301; parent = 2085.906; children = 1004.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8355 ; free virtual = 25598
Synthesis current peak Physical Memory [PSS] (MB): peak = 1463.203; parent = 1257.697; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3090.301; parent = 2085.906; children = 1004.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8355 ; free virtual = 25598
Synthesis current peak Physical Memory [PSS] (MB): peak = 1463.219; parent = 1257.713; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3090.301; parent = 2085.906; children = 1004.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8355 ; free virtual = 25598
Synthesis current peak Physical Memory [PSS] (MB): peak = 1463.234; parent = 1257.729; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3090.301; parent = 2085.906; children = 1004.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8355 ; free virtual = 25598
Synthesis current peak Physical Memory [PSS] (MB): peak = 1463.297; parent = 1257.791; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3090.301; parent = 2085.906; children = 1004.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8355 ; free virtual = 25598
Synthesis current peak Physical Memory [PSS] (MB): peak = 1463.297; parent = 1257.791; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3090.301; parent = 2085.906; children = 1004.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8355 ; free virtual = 25598
Synthesis current peak Physical Memory [PSS] (MB): peak = 1463.312; parent = 1257.807; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3090.301; parent = 2085.906; children = 1004.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------+----------+
|      |BlackBox name             |Instances |
+------+--------------------------+----------+
|1     |design_1_BitShift_0_0     |         1|
|2     |design_1_BitShift_1_0     |         1|
|3     |design_1_TwoOneMux_0_0    |         1|
|4     |design_1_TwoOneMux_0_1    |         1|
|5     |design_1_c_addsub_0_0     |         1|
|6     |design_1_c_addsub_1_0     |         1|
|7     |design_1_cordic_0_0       |         1|
|8     |design_1_div_0_0          |         1|
|9     |design_1_splitter_0_0     |         1|
|10    |design_1_xbip_multadd_0_0 |         1|
+------+--------------------------+----------+

Report Cell Usage: 
+------+------------------------+------+
|      |Cell                    |Count |
+------+------------------------+------+
|1     |design_1_BitShift_0     |     1|
|2     |design_1_BitShift_1     |     1|
|3     |design_1_TwoOneMux_0    |     2|
|5     |design_1_c_addsub_0     |     1|
|6     |design_1_c_addsub_1     |     1|
|7     |design_1_cordic_0       |     1|
|8     |design_1_div_0          |     1|
|9     |design_1_splitter_0     |     1|
|10    |design_1_xbip_multadd_0 |     1|
|11    |IBUF                    |    36|
|12    |OBUF                    |    33|
+------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8355 ; free virtual = 25598
Synthesis current peak Physical Memory [PSS] (MB): peak = 1463.344; parent = 1257.838; children = 205.550
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3090.301; parent = 2085.906; children = 1004.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2117.918 ; gain = 446.547 ; free physical = 8355 ; free virtual = 25598
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2117.918 ; gain = 495.473 ; free physical = 8355 ; free virtual = 25598
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2117.918 ; gain = 0.000 ; free physical = 8475 ; free virtual = 25717
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2117.918 ; gain = 0.000 ; free physical = 8475 ; free virtual = 25717
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a8c21488
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 2117.918 ; gain = 620.762 ; free physical = 8620 ; free virtual = 25862
INFO: [Common 17-1381] The checkpoint '/home/lohitaksh/FPGA_project/hyperbolic/hyperbolic.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  8 14:43:46 2024...
