CAPI=1
[main]
description = JTAG Tap

[verilog]
src_files = rtl/verilog/tap_top.v

