INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinix Projects/async_fifo_rtl/async_fifo_rtl.srcs/sources_1/new/async_fifo_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinix Projects/async_fifo_rtl/async_fifo_rtl.srcs/sources_1/new/fifo_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinix Projects/async_fifo_rtl/async_fifo_rtl.srcs/sources_1/new/rptr_empty.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rptr_empty
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinix Projects/async_fifo_rtl/async_fifo_rtl.srcs/sources_1/new/sync_r2w.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_r2w
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinix Projects/async_fifo_rtl/async_fifo_rtl.srcs/sources_1/new/sync_w2r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_w2r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinix Projects/async_fifo_rtl/async_fifo_rtl.srcs/sources_1/new/wptr_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wptr_full
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinix Projects/async_fifo_rtl/async_fifo_rtl.srcs/sources_1/new/async_fifo_rtl_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo_rtl_tb
