{"vcs1":{"timestamp_begin":1747281412.949487307, "rt":3.40, "ut":3.22, "st":0.10}}
{"vcselab":{"timestamp_begin":1747281416.400173193, "rt":0.19, "ut":0.13, "st":0.04}}
{"link":{"timestamp_begin":1747281416.629999642, "rt":0.17, "ut":0.11, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747281412.778743238}
{"VCS_COMP_START_TIME": 1747281412.778743238}
{"VCS_COMP_END_TIME": 1747281416.846003980}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 ./rtl/adder.sv ./tb/tb_adder.sv"}
{"vcs1": {"peak_mem": 333096}}
{"vcselab": {"peak_mem": 162240}}
