# CNN4HW_TOP - CNNåŠ é€Ÿå™¨é¡¶å±‚æ¨¡å—ä½¿ç”¨æŒ‡å— (ä¿®æ­£ç‰ˆ)

## ğŸ“‹ æ¨¡å—æ¦‚è¿°

`CNN4HW_TOP` æ˜¯HLS CNN IP (`hls_cnn_2d_100s`) çš„æ˜“ç”¨åŒ…è£…æ¨¡å—ï¼Œæä¾›ç®€åŒ–çš„æ¥å£ç”¨äºCNNæ¨ç†åŠ é€Ÿã€‚

### å…³é”®ç‰¹æ€§
- âœ… ç®€åŒ–çš„æ§åˆ¶æ¥å£ï¼ˆstart/doneä¿¡å·ï¼‰
- âœ… ç®€å•çš„æ•°æ®æ¥å£ï¼ˆç±»ä¼¼å†…å­˜è¯»å†™ï¼‰
- âœ… å†…éƒ¨å¤„ç†AXI Streamåè®®
- âœ… æ”¯æŒè¿ç»­æ¨ç†
- âœ… 200MHzå·¥ä½œé¢‘ç‡ï¼ˆæœ€é«˜230MHzï¼‰

---

## ğŸ”Œ æ¥å£è¯´æ˜

### ç«¯å£åˆ—è¡¨

| ç«¯å£å | æ–¹å‘ | ä½å®½ | è¯´æ˜ | å¼•è„šä½ç½® |
|--------|------|------|------|----------|
| **æ—¶é’Ÿå’Œå¤ä½** | | | | |
| `clk` | Input | 1 | ç³»ç»Ÿæ—¶é’Ÿ (æ¨è200MHz) | E13 |
| `rst_n` | Input | 1 | ä½ç”µå¹³æœ‰æ•ˆå¤ä½ | H11 |
| **æ§åˆ¶ä¿¡å·** | | | | |
| `start` | Input | 1 | å¼€å§‹æ¨ç†ï¼ˆè„‰å†²ä¿¡å·ï¼‰ | G11 |
| `done` | Output | 1 | æ¨ç†å®Œæˆï¼ˆè„‰å†²ä¿¡å·ï¼‰ | J14 |
| `idle` | Output | 1 | IPç©ºé—²ï¼Œå¯ä»¥å¼€å§‹æ–°æ¨ç† | H14 |
| `ready` | Output | 1 | IPå‡†å¤‡å¥½æ¥æ”¶æ•°æ® | H13 |
| **è¾“å…¥æ•°æ®æ¥å£ï¼ˆAXI Streamæ¡æ‰‹ï¼‰** | | | | |
| `input_data[15:0]` | Input | 16 | è¾“å…¥åƒç´ æ•°æ®ï¼ˆap_fixed<16,2>ï¼‰ | G9-C11 |
| `input_valid` | Input | 1 | è¾“å…¥æ•°æ®æœ‰æ•ˆä¿¡å· | J12 |
| `input_ready` | Output | 1 | å‡†å¤‡æ¥æ”¶è¾“å…¥æ•°æ®ä¿¡å· | G14 |
| **è¾“å‡ºæ•°æ®æ¥å£ï¼ˆAXI Streamæ¡æ‰‹ï¼‰** | | | | |
| `output_data[15:0]` | Output | 16 | è¾“å‡ºç»“æœï¼ˆap_fixed<16,2>ï¼‰ | J15-B14 |
| `output_valid` | Output | 1 | è¾“å‡ºæ•°æ®æœ‰æ•ˆä¿¡å· | J13 |
| `output_ready` | Input | 1 | å‡†å¤‡æ¥æ”¶è¾“å‡ºï¼ˆé€šå¸¸ä¿æŒä¸º1ï¼‰ | H12 |

### ä¿¡å·è¯¦ç»†è¯´æ˜

#### 1. æ—¶é’Ÿä¸å¤ä½
- **`clk`**: å…¨å±€ç³»ç»Ÿæ—¶é’Ÿï¼Œæ¨è200MHzï¼ˆå‘¨æœŸ5nsï¼‰ï¼Œæœ€å¤§æ”¯æŒ230MHz
- **`rst_n`**: **ä½ç”µå¹³æœ‰æ•ˆ**åŒæ­¥å¤ä½ï¼Œå¤ä½æœŸé—´åº”ä¿æŒä½ç”µå¹³è‡³å°‘10ä¸ªæ—¶é’Ÿå‘¨æœŸ

#### 2. æ§åˆ¶ä¿¡å·ï¼ˆAP Controlåè®®ï¼‰
- **`start`**:
  - åŠŸèƒ½ï¼šå¯åŠ¨ä¸€æ¬¡æ¨ç†
  - æ—¶åºï¼šåœ¨`idle=1`æ—¶æ‹‰é«˜1ä¸ªå‘¨æœŸï¼ˆè„‰å†²ï¼‰
  - æ³¨æ„ï¼š**ä¸è¦**åœ¨æ¨ç†æœŸé—´é‡å¤è§¦å‘

- **`done`**:
  - åŠŸèƒ½ï¼šæŒ‡ç¤ºæ¨ç†å®Œæˆ
  - æ—¶åºï¼šæ¨ç†å®Œæˆæ—¶æ‹‰é«˜1ä¸ªå‘¨æœŸï¼ˆè„‰å†²ï¼‰
  - ç”¨é€”ï¼šå¯ç”¨äºè§¦å‘åç»­å¤„ç†é€»è¾‘

- **`idle`**:
  - åŠŸèƒ½ï¼šIPç©ºé—²çŠ¶æ€æŒ‡ç¤º
  - é€»è¾‘ï¼š`idle=1` è¡¨ç¤ºå¯ä»¥æ¥å—æ–°çš„æ¨ç†è¯·æ±‚
  - æ³¨æ„ï¼šå¤ä½å`idle`åº”è¯¥ä¸º1

- **`ready`**:
  - åŠŸèƒ½ï¼šIPå°±ç»ªçŠ¶æ€
  - é€»è¾‘ï¼šé€šå¸¸åœ¨æ¨ç†å¼€å§‹åå˜ä¸º0ï¼Œå®Œæˆåæ¢å¤ä¸º1

#### 3. è¾“å…¥æ•°æ®æ¥å£ï¼ˆAXI Streamåè®®ï¼‰
- **æ¡æ‰‹æœºåˆ¶**: `input_valid` AND `input_ready` = æ•°æ®ä¼ è¾“æˆåŠŸ
- **æ•°æ®ä¼ è¾“**:
  ```
  å½“ input_valid=1 ä¸” input_ready=1 æ—¶ï¼Œinput_dataè¢«æˆåŠŸæ¥æ”¶
  å¦‚æœ input_ready=0ï¼Œå¿…é¡»ä¿æŒ input_data å’Œ input_valid ä¸å˜ï¼Œç›´åˆ°æ¡æ‰‹æˆåŠŸ
  ```
- **èƒŒå‹æ”¯æŒ**: `input_ready`å¯èƒ½ä¸º0ï¼Œè¡¨ç¤ºIPæš‚æ—¶æ— æ³•æ¥æ”¶æ•°æ®

#### 4. è¾“å‡ºæ•°æ®æ¥å£ï¼ˆAXI Streamåè®®ï¼‰
- **æ¡æ‰‹æœºåˆ¶**: `output_valid` AND `output_ready` = æ•°æ®ä¼ è¾“æˆåŠŸ
- **Testbenchå»ºè®®**: ä¿æŒ`output_ready=1`ä»¥ç®€åŒ–æµ‹è¯•
- **è¾“å‡ºæ—¶åº**: æ¨ç†å®Œæˆåï¼Œ`output_valid`æ‹‰é«˜ï¼Œä¿æŒç›´åˆ°æ¡æ‰‹æˆåŠŸ

---

## ğŸ“Š ç½‘ç»œæ¶æ„ä¸æ•°æ®æ ¼å¼

### è¾“å…¥æ•°æ®è§„æ ¼

| å‚æ•° | å€¼ | è¯´æ˜ |
|------|-----|------|
| **è¾“å…¥å½¢çŠ¶** | **(4, 256, 1)** | **4è¡Œ Ã— 256åˆ— Ã— 1é€šé“** |
| **æ€»åƒç´ æ•°** | **1024** | 4Ã—256=1024ï¼ˆæ³¨æ„ï¼šä¸æ˜¯32Ã—32ï¼‰ |
| **æ•°æ®ç±»å‹** | `ap_fixed<16,2>` | 16ä½å®šç‚¹æ•°ï¼Œ2ä½æ•´æ•°ï¼Œ14ä½å°æ•° |
| **æ•°å€¼èŒƒå›´** | [-2.0, 2.0) | æœ‰ç¬¦å·å®šç‚¹æ•° |
| **ä¼ è¾“é¡ºåº** | è¡Œä¼˜å…ˆï¼ˆRow-majorï¼‰ | é€è¡Œæ‰«æ |

**æ•°æ®é¡ºåºç¤ºä¾‹**:
```
Pixel #0:    input[0][0]     (ç¬¬0è¡Œç¬¬0åˆ—)
Pixel #1:    input[0][1]     (ç¬¬0è¡Œç¬¬1åˆ—)
...
Pixel #255:  input[0][255]   (ç¬¬0è¡Œç¬¬255åˆ—)
Pixel #256:  input[1][0]     (ç¬¬1è¡Œç¬¬0åˆ—)
Pixel #257:  input[1][1]     (ç¬¬1è¡Œç¬¬1åˆ—)
...
Pixel #511:  input[1][255]   (ç¬¬1è¡Œç¬¬255åˆ—)
Pixel #512:  input[2][0]     (ç¬¬2è¡Œç¬¬0åˆ—)
...
Pixel #767:  input[2][255]   (ç¬¬2è¡Œç¬¬255åˆ—)
Pixel #768:  input[3][0]     (ç¬¬3è¡Œç¬¬0åˆ—)
...
Pixel #1023: input[3][255]   (ç¬¬3è¡Œç¬¬255åˆ—)
```

### è¾“å‡ºæ•°æ®è§„æ ¼

| å‚æ•° | å€¼ | è¯´æ˜ |
|------|-----|------|
| **è¾“å‡ºå½¢çŠ¶** | **(1,)** | å•ä¸ªæ ‡é‡å€¼ |
| **æ•°æ®ç±»å‹** | `ap_fixed<16,2>` | 16ä½å®šç‚¹æ•° |
| **æ•°å€¼èŒƒå›´** | [0.0, 1.0] | Sigmoidæ¿€æ´»å‡½æ•°è¾“å‡º |
| **è¯­ä¹‰** | äºŒåˆ†ç±»æ¦‚ç‡ | >0.5ä¸ºæ­£ç±»ï¼Œ<0.5ä¸ºè´Ÿç±» |

### ç½‘ç»œå±‚ç»“æ„

```
è¾“å…¥å±‚: (4, 256, 1)
   â†“
Conv2D Layer 2:
   - å·ç§¯æ ¸: 4Ã—10
   - æ»¤æ³¢å™¨æ•°: 20
   - æ­¥é•¿: (1,1)
   - æ¿€æ´»: ReLU
   - è¾“å‡º: (1, 247, 20)
   â†“
Conv2D Layer 4:
   - å·ç§¯æ ¸: 1Ã—10
   - æ»¤æ³¢å™¨æ•°: 10
   - æ­¥é•¿: (1,1)
   - æ¿€æ´»: ReLU
   - è¾“å‡º: (1, 238, 10)
   â†“
Flatten Layer 6:
   - å±•å¹³: 1Ã—238Ã—10 â†’ 2380
   â†“
Dense Layer 7:
   - å…¨è¿æ¥: 2380 â†’ 1
   - æ¿€æ´»: Sigmoid
   - è¾“å‡º: (1,) - åˆ†ç±»æ¦‚ç‡
```

---

## â±ï¸ æ€§èƒ½å‚æ•°ï¼ˆåŸºäºHLSç»¼åˆæŠ¥å‘Šï¼‰

| å‚æ•° | å€¼ | è¯´æ˜ |
|------|-----|------|
| **æ—¶é’Ÿé¢‘ç‡** | 200 MHz (æ¨è) | 5nså‘¨æœŸ |
| **æœ€å¤§æ—¶é’Ÿé¢‘ç‡** | ~230 MHz | å™¨ä»¶ä¾èµ– |
| **æ¨ç†å»¶è¿Ÿ** | **6,162 å‘¨æœŸ** | **30.81 Î¼s** @ 200MHz |
| **ååé—´éš”** | **6,148 å‘¨æœŸ** | **30.74 Î¼s** @ 200MHz |
| **ååç‡** | **~32,500 æ¨ç†/ç§’** | 1/30.74Î¼s @ 200MHz |
| **è¾“å…¥ä¼ è¾“æ—¶é—´** | ~1024 å‘¨æœŸ | å–å†³äºæ¡æ‰‹é€Ÿåº¦ |
| **èµ„æºä½¿ç”¨ï¼ˆä¼°ç®—ï¼‰** | | åŸºäºxcku5p-ffvb676-2-e |
| - LUT | ~95K | ~44% |
| - FF | ~95K | ~22% |
| - DSP | ~648 | ~35% |
| - BRAM | ~11.5 | ~2.4% |

**æ€§èƒ½æ•°æ®æ¥æº**: `hls_cnn_2d_100s_prj/solution1/syn/report/hls_cnn_2d_100s_csynth.xml`

---

## ğŸš€ ä½¿ç”¨æ–¹æ³•

### æ–¹æ³•1: åŸºæœ¬ä½¿ç”¨æµç¨‹ï¼ˆTestbenchæ¨èï¼‰

```verilog
// ========== åˆå§‹åŒ– ==========
initial begin
    clk = 0;
    rst_n = 0;
    start = 0;
    input_data = 0;
    input_valid = 0;
    output_ready = 1;  // å§‹ç»ˆå‡†å¤‡å¥½æ¥æ”¶è¾“å‡º

    // å¤ä½10ä¸ªå‘¨æœŸ
    repeat(10) @(posedge clk);
    rst_n = 1;
    repeat(5) @(posedge clk);
end

// ========== å•æ¬¡æ¨ç† ==========
integer i;
reg [15:0] test_image [0:1023];  // 4Ã—256=1024åƒç´ 

task run_inference;
    begin
        // æ­¥éª¤1: ç­‰å¾…IPç©ºé—²
        wait(idle == 1);
        @(posedge clk);

        // æ­¥éª¤2: å‘é€startè„‰å†²ï¼ˆ1å‘¨æœŸï¼‰
        start <= 1;
        @(posedge clk);
        start <= 0;

        // æ­¥éª¤3: å‘é€1024ä¸ªåƒç´ ï¼ˆAXI Streamæ¡æ‰‹ï¼‰
        for (i = 0; i < 1024; i = i + 1) begin
            input_data <= test_image[i];
            input_valid <= 1;
            @(posedge clk);

            // ç­‰å¾…æ¡æ‰‹æˆåŠŸ
            while (!input_ready) begin
                @(posedge clk);
            end
        end

        // æ­¥éª¤4: ç»“æŸè¾“å…¥
        input_valid <= 0;
        input_data <= 0;

        // æ­¥éª¤5: ç­‰å¾…è¾“å‡ºæœ‰æ•ˆ
        wait(output_valid == 1);
        @(posedge clk);
        $display("Output Result: %h (decimal: %f)",
                 output_data,
                 $itor(output_data) / 16384.0);  // ap_fixed<16,2>è½¬æ¢

        // æ­¥éª¤6: ç­‰å¾…å®Œæˆä¿¡å·
        wait(done == 1);
        @(posedge clk);
        $display("Inference completed!");
    end
endtask
```

### æ–¹æ³•2: è¿ç»­æ¨ç†ï¼ˆæµæ°´çº¿æ¨¡å¼ï¼‰

```verilog
// å¯ä»¥åœ¨doneä¿¡å·åç«‹å³å¼€å§‹ä¸‹ä¸€æ¬¡æ¨ç†
// æ— éœ€ç­‰å¾…é¢å¤–å‘¨æœŸï¼ˆå¦‚æœidleå·²ç»ä¸º1ï¼‰

task continuous_inference(input integer num_inferences);
    integer j;
    begin
        for (j = 0; j < num_inferences; j = j + 1) begin
            // ç­‰å¾…ç©ºé—²
            wait(idle == 1);

            // å¯åŠ¨æ¨ç†
            @(posedge clk);
            start <= 1;
            @(posedge clk);
            start <= 0;

            // å‘é€æ•°æ®...
            // (çœç•¥æ•°æ®ä¼ è¾“ä»£ç )

            // æ¥æ”¶ç»“æœ
            wait(output_valid == 1);
            // å¤„ç†ç»“æœ...

            wait(done == 1);
            $display("Inference %0d completed", j);
        end
    end
endtask
```

---

## ğŸ“Š æ—¶åºå›¾ï¼ˆä¿®æ­£ç‰ˆï¼‰

### å•æ¬¡æ¨ç†å®Œæ•´æ—¶åº

```
æ—¶é’Ÿå‘¨æœŸ:    0    1    2    3    4    5    ...  1026 1027 ...  6160 6161 6162 6163
             ___  ___  ___  ___  ___  ___       ___  ___       ___  ___  ___  ___
clk      ___|   |___|   |___|   |___|   |___...|   |___|   ...|   |___|   |___|   |___

rst_n    ____________________________________________________________________...______

idle     ___________________________                                         ________
                                    |_______________________________________|

                  ___
start    ________|   |______________________________________________________________

                      ___  ___  ___      ___
input_data XXXXXXXXXX_D0__D1__D2_...___D1023_XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

                      __________________
input_valid ________|                  |_______________________________________________

input_ready ________|__________________|_______________________________________________
                    (æ¡æ‰‹æˆåŠŸï¼Œæ¯å‘¨æœŸä¼ è¾“1ä¸ªåƒç´ )

                                                                           ___
output_valid _____________________________________________________________|   |________

                                                                           ___
output_data  XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX_RES________

                                                                               ___
done         _________________________________________________________________|   |____

è¯´æ˜:
- å‘¨æœŸ0-10: å¤ä½é˜¶æ®µ
- å‘¨æœŸ2: startè„‰å†²
- å‘¨æœŸ3-1026: è¾“å…¥æ•°æ®ä¼ è¾“ï¼ˆ1024åƒç´ ï¼‰
- å‘¨æœŸ1027-6161: æ¨ç†è®¡ç®—
- å‘¨æœŸ6161: output_validæ‹‰é«˜ï¼Œè¾“å‡ºç»“æœå¯è¯»
- å‘¨æœŸ6162: doneè„‰å†²ï¼Œæ¨ç†å®Œæˆ
- æ€»å»¶è¿Ÿ: ~6162å‘¨æœŸï¼ˆ30.81Î¼s @ 200MHzï¼‰
```

### AXI Streamæ¡æ‰‹æ—¶åºç»†èŠ‚

```
åœºæ™¯1: æ¡æ‰‹æˆåŠŸï¼ˆinput_ready=1ï¼‰
         ___      ___      ___
clk  ___|   |____|   |____|   |____

         _________
valid   |___________|________
         _________
data    X__DATA1__|__DATA2__
         _________________
ready   |___________________|

ç»“æœ: DATA1åœ¨ç¬¬1ä¸ªä¸Šå‡æ²¿è¢«æ¥æ”¶


åœºæ™¯2: èƒŒå‹ï¼ˆinput_ready=0ï¼‰
         ___      ___      ___      ___
clk  ___|   |____|   |____|   |____|   |____

         _____________________________
valid   |_____________________________|
         _____________________________
data    X__________DATA1_____________|
                    _______________
ready   ___________|_______________|

ç»“æœ: DATA1åœ¨ç¬¬3ä¸ªä¸Šå‡æ²¿æ‰è¢«æ¥æ”¶ï¼ˆå¿…é¡»ä¿æŒvalidå’Œdataä¸å˜ï¼‰
```

---

## âš ï¸ å…³é”®æ³¨æ„äº‹é¡¹ï¼ˆTestbenchå¼€å‘å¿…è¯»ï¼‰

### 1. å¤ä½æ—¶åºè¦æ±‚
```verilog
// æ­£ç¡®çš„å¤ä½åºåˆ—
initial begin
    rst_n = 0;           // åˆå§‹å¤ä½
    #100;                // è‡³å°‘10ä¸ªæ—¶é’Ÿå‘¨æœŸ
    @(posedge clk);
    rst_n = 1;           // é‡Šæ”¾å¤ä½
    repeat(5) @(posedge clk);  // ç­‰å¾…ç¨³å®š
    // å¼€å§‹æµ‹è¯•...
end
```

### 2. startä¿¡å·æ—¶åº
- âœ… **æ­£ç¡®**: startå¿…é¡»æ˜¯1å‘¨æœŸè„‰å†²
  ```verilog
  @(posedge clk);
  start <= 1;
  @(posedge clk);
  start <= 0;
  ```
- âŒ **é”™è¯¯**: æŒç»­æ‹‰é«˜start
  ```verilog
  start <= 1;  // ä¼šå¯¼è‡´å¤šæ¬¡å¯åŠ¨ï¼
  ```

### 3. AXI Streamæ¡æ‰‹åè®®
- **è§„åˆ™1**: æ•°æ®å‘é€æ–¹è®¾ç½®`valid=1`åï¼Œ**ä¸èƒ½**æ”¹å˜`data`ï¼Œç›´åˆ°æ¡æ‰‹æˆåŠŸ
- **è§„åˆ™2**: æ¡æ‰‹æˆåŠŸ = `valid=1` AND `ready=1`åœ¨åŒä¸€ä¸ªæ—¶é’Ÿä¸Šå‡æ²¿
- **è§„åˆ™3**: `ready`å¯ä»¥åœ¨`valid`ä¹‹å‰ã€åŒæ—¶æˆ–ä¹‹åæ‹‰é«˜
- **è§„åˆ™4**: Testbenchå»ºè®®ï¼šä¿æŒ`output_ready=1`ä»¥é¿å…è¾“å‡ºé˜»å¡

### 4. æ•°æ®æ ¼å¼è½¬æ¢ï¼ˆVerilog â†” Pythonï¼‰

#### Python â†’ Verilog (ap_fixed<16,2>)
```python
import numpy as np

def float_to_apfixed16_2(value):
    """å°†æµ®ç‚¹æ•°è½¬æ¢ä¸ºap_fixed<16,2>çš„16ä½è¡¨ç¤º"""
    # ap_fixed<16,2>: 1ç¬¦å·ä½ + 1æ•´æ•°ä½ + 14å°æ•°ä½
    # èŒƒå›´: [-2.0, 2.0)
    # ç²¾åº¦: 1/2^14 = 0.00006103515625

    # æˆªæ–­åˆ°èŒƒå›´å†…
    value = np.clip(value, -2.0, 1.9999)

    # ç¼©æ”¾å¹¶è½¬ä¸ºæ•´æ•°
    scaled = int(value * (2**14))  # å·¦ç§»14ä½

    # å¤„ç†è´Ÿæ•°ï¼ˆäºŒè¿›åˆ¶è¡¥ç ï¼‰
    if scaled < 0:
        scaled = scaled & 0xFFFF  # 16ä½è¡¥ç 

    return scaled

# ç¤ºä¾‹
test_values = [-0.5, 0.0, 0.5, 1.0]
for val in test_values:
    hex_val = float_to_apfixed16_2(val)
    print(f"{val:6.3f} â†’ 0x{hex_val:04X} ({hex_val:5d})")
```

è¾“å‡º:
```
-0.500 â†’ 0xE000 (57344)
 0.000 â†’ 0x0000 (    0)
 0.500 â†’ 0x2000 ( 8192)
 1.000 â†’ 0x4000 (16384)
```

#### Verilog â†’ Python (ap_fixed<16,2>)
```python
def apfixed16_2_to_float(hex_value):
    """å°†16ä½ap_fixed<16,2>è½¬æ¢ä¸ºæµ®ç‚¹æ•°"""
    # è½¬ä¸ºæœ‰ç¬¦å·æ•´æ•°ï¼ˆäºŒè¿›åˆ¶è¡¥ç ï¼‰
    if hex_value & 0x8000:  # ç¬¦å·ä½ä¸º1
        signed_int = hex_value - 65536
    else:
        signed_int = hex_value

    # å³ç§»14ä½ï¼ˆé™¤ä»¥2^14ï¼‰
    return signed_int / (2**14)

# ç¤ºä¾‹
test_hex = [0xE000, 0x0000, 0x2000, 0x4000, 0x3333]
for hex_val in test_hex:
    float_val = apfixed16_2_to_float(hex_val)
    print(f"0x{hex_val:04X} â†’ {float_val:8.5f}")
```

### 5. Testbenchæ•°æ®åŠ è½½

```verilog
// æ–¹æ³•1: ä»æ–‡æœ¬æ–‡ä»¶åŠ è½½ï¼ˆæ¨èï¼‰
reg [15:0] test_image [0:1023];
initial begin
    $readmemh("test_input.hex", test_image);  // åå…­è¿›åˆ¶æ ¼å¼
    // æˆ–
    // $readmemb("test_input.bin", test_image);  // äºŒè¿›åˆ¶æ ¼å¼
end

// æ–¹æ³•2: Pythonç”ŸæˆVerilogæ•°ç»„
// Pythonä»£ç :
//   with open("test_data.v", "w") as f:
//       f.write("initial begin\n")
//       for i, val in enumerate(input_array):
//           hex_val = float_to_apfixed16_2(val)
//           f.write(f"    test_image[{i}] = 16'h{hex_val:04X};\n")
//       f.write("end\n")

`include "test_data.v"  // åŒ…å«ç”Ÿæˆçš„åˆå§‹åŒ–ä»£ç 
```

### 6. å¸¸è§é”™è¯¯æ’æŸ¥

| ç—‡çŠ¶ | å¯èƒ½åŸå›  | è§£å†³æ–¹æ³• |
|------|----------|----------|
| `idle`å§‹ç»ˆä¸º0 | å¤ä½æœªé‡Šæ”¾ | æ£€æŸ¥`rst_n`æ—¶åº |
| æ— è¾“å‡º | è¾“å…¥æ•°æ®æœªå‘é€å®Œæ•´ | æ£€æŸ¥æ˜¯å¦å‘é€äº†1024ä¸ªåƒç´  |
| `output_valid`å§‹ç»ˆä¸º0 | `start`æœªè§¦å‘ | æ£€æŸ¥startè„‰å†²æ—¶åº |
| ä»¿çœŸå¡æ­» | ç­‰å¾…æ¡æ‰‹ä½†`ready`å§‹ç»ˆä¸º0 | æ£€æŸ¥IPæ˜¯å¦æ­£ç¡®å®ä¾‹åŒ– |
| è¾“å‡ºç»“æœé”™è¯¯ | æ•°æ®æ ¼å¼è½¬æ¢é”™è¯¯ | éªŒè¯ap_fixed<16,2>ç¼–ç  |

---

## ğŸ“ Testbenchæ¨¡æ¿

### å®Œæ•´Testbenchç¤ºä¾‹

```verilog
`timescale 1ns / 1ps

module CNN4HW_TOP_tb;

    // ========== æ—¶é’Ÿä¸å¤ä½ ==========
    reg clk;
    reg rst_n;

    // ========== æ§åˆ¶ä¿¡å· ==========
    reg start;
    wire done;
    wire idle;
    wire ready;

    // ========== æ•°æ®æ¥å£ ==========
    reg [15:0] input_data;
    reg input_valid;
    wire input_ready;

    wire [15:0] output_data;
    wire output_valid;
    reg output_ready;

    // ========== æµ‹è¯•æ•°æ® ==========
    reg [15:0] test_image [0:1023];
    reg [15:0] expected_output;
    integer i;

    // ========== DUTå®ä¾‹åŒ– ==========
    CNN4HW_TOP uut (
        .clk(clk),
        .rst_n(rst_n),
        .start(start),
        .done(done),
        .idle(idle),
        .ready(ready),
        .input_data(input_data),
        .input_valid(input_valid),
        .input_ready(input_ready),
        .output_data(output_data),
        .output_valid(output_valid),
        .output_ready(output_ready)
    );

    // ========== æ—¶é’Ÿç”Ÿæˆ: 200MHz (5nså‘¨æœŸ) ==========
    always #2.5 clk = ~clk;

    // ========== åˆå§‹åŒ– ==========
    initial begin
        // ä¿¡å·åˆå§‹åŒ–
        clk = 0;
        rst_n = 0;
        start = 0;
        input_data = 0;
        input_valid = 0;
        output_ready = 1;  // å§‹ç»ˆå‡†å¤‡æ¥æ”¶

        // åŠ è½½æµ‹è¯•æ•°æ®
        $readmemh("test_input.hex", test_image);
        expected_output = 16'h3000;  // ç¤ºä¾‹æœŸæœ›å€¼

        // å¤ä½åºåˆ—
        repeat(10) @(posedge clk);
        rst_n = 1;
        $display("[%0t] Reset released", $time);
        repeat(5) @(posedge clk);

        // è¿è¡Œæµ‹è¯•
        run_inference();

        // ç»“æŸä»¿çœŸ
        #1000;
        $display("[%0t] Simulation finished", $time);
        $finish;
    end

    // ========== æ¨ç†ä»»åŠ¡ ==========
    task run_inference;
        real output_float;
        begin
            $display("[%0t] Starting inference...", $time);

            // ç­‰å¾…ç©ºé—²
            wait(idle == 1);
            @(posedge clk);

            // å‘é€startè„‰å†²
            start <= 1;
            @(posedge clk);
            start <= 0;
            $display("[%0t] Start pulse sent", $time);

            // å‘é€1024ä¸ªåƒç´ 
            for (i = 0; i < 1024; i = i + 1) begin
                input_data <= test_image[i];
                input_valid <= 1;
                @(posedge clk);

                // ç­‰å¾…æ¡æ‰‹
                while (!input_ready) begin
                    @(posedge clk);
                end

                if (i % 256 == 0) begin
                    $display("[%0t] Sent %0d pixels", $time, i);
                end
            end

            // ç»“æŸè¾“å…¥
            input_valid <= 0;
            input_data <= 0;
            $display("[%0t] All 1024 pixels sent", $time);

            // ç­‰å¾…è¾“å‡º
            wait(output_valid == 1);
            @(posedge clk);

            // è½¬æ¢ä¸ºæµ®ç‚¹æ•°æ˜¾ç¤º
            output_float = $itor($signed(output_data)) / 16384.0;
            $display("[%0t] Output received: 0x%04h (float: %f)",
                     $time, output_data, output_float);

            // æ£€æŸ¥ç»“æœ
            if (output_data == expected_output) begin
                $display("PASS: Output matches expected value");
            end else begin
                $display("FAIL: Expected 0x%04h, got 0x%04h",
                         expected_output, output_data);
            end

            // ç­‰å¾…å®Œæˆ
            wait(done == 1);
            @(posedge clk);
            $display("[%0t] Inference completed", $time);
        end
    endtask

    // ========== è¶…æ—¶ç›‘æ§ ==========
    initial begin
        #10_000_000;  // 10msè¶…æ—¶
        $display("ERROR: Simulation timeout!");
        $finish;
    end

    // ========== æ³¢å½¢è½¬å‚¨ ==========
    initial begin
        $dumpfile("cnn_top_tb.vcd");
        $dumpvars(0, CNN4HW_TOP_tb);
    end

endmodule
```

### Pythonæµ‹è¯•æ•°æ®ç”Ÿæˆè„šæœ¬

```python
#!/usr/bin/env python3
"""
ç”ŸæˆCNN testbenchçš„æµ‹è¯•æ•°æ®
"""
import numpy as np

def float_to_apfixed16_2(value):
    """è½¬æ¢æµ®ç‚¹æ•°ä¸ºap_fixed<16,2>"""
    value = np.clip(value, -2.0, 1.9999)
    scaled = int(value * (2**14))
    if scaled < 0:
        scaled = scaled & 0xFFFF
    return scaled

# åŠ è½½çœŸå®æ•°æ®
input_data = np.load("X_pkl-filtered_float32_N_4_256_1.npy")
sample = input_data[0]  # å–ç¬¬ä¸€ä¸ªæ ·æœ¬ (4, 256, 1)

# å±•å¹³ä¸º1024åƒç´ ï¼ˆè¡Œä¼˜å…ˆï¼‰
pixels = sample.reshape(-1)  # (1024,)

# è½¬æ¢ä¸ºhexæ ¼å¼
with open("test_input.hex", "w") as f:
    for pixel in pixels:
        hex_val = float_to_apfixed16_2(pixel)
        f.write(f"{hex_val:04X}\n")

print(f"Generated test_input.hex with {len(pixels)} pixels")
print(f"Value range: [{pixels.min():.4f}, {pixels.max():.4f}]")
```

---

## ğŸ“š ç›¸å…³æ–‡ä»¶

- **é¡¶å±‚è®¾è®¡**: `CNN4HW_TOP.v` - åŒ…è£…æ¨¡å—
- **Testbench**: `CNN4HW_TOP_tb.v` - éªŒè¯æµ‹è¯•
- **çº¦æŸæ–‡ä»¶**: `CNN_iCube_FPGA_b1/CNN_iCube_FPGA_b1.srcs/constrs_1/new/cons4test.xdc`
- **HLS IP**: `hls_cnn_2d_100s/hls_cnn_2d_100s_prj/solution1/impl/ip`
- **é…ç½®æ–‡ä»¶**: `hls_cnn_2d_100s/hls4ml_config.yml`
- **æ€§èƒ½æŠ¥å‘Š**: `hls_cnn_2d_100s_prj/solution1/syn/report/hls_cnn_2d_100s_csynth.xml`

---

## ğŸ”„ ç‰ˆæœ¬å†å²

- **v0.03 (2025-10-14)**: ä¿®æ­£è¾“å…¥å°ºå¯¸ã€æ€§èƒ½å‚æ•°ï¼Œæ·»åŠ è¯¦ç»†testbenchæŒ‡å—
- v0.02 (2025-10-14): æ·»åŠ HLS CNN IPåŒ…è£…
- v0.01 (2025-10-14): åˆå§‹ç‰ˆæœ¬

---

## ğŸ“§ æ”¯æŒä¸è°ƒè¯•

### ä»¿çœŸè°ƒè¯•æ­¥éª¤
1. ç”Ÿæˆæµ‹è¯•æ•°æ®: `python generate_test_data.py`
2. ç¼–è¯‘testbench: `vlog CNN4HW_TOP.v CNN4HW_TOP_tb.v`
3. è¿è¡Œä»¿çœŸ: `vsim -do "run -all" CNN4HW_TOP_tb`
4. æŸ¥çœ‹æ³¢å½¢: `gtkwave cnn_top_tb.vcd`

### å…³é”®æ³¢å½¢æ£€æŸ¥ç‚¹
- [ ] `rst_n`åœ¨t=0æ—¶ä¸º0ï¼Œç„¶åé‡Šæ”¾
- [ ] `idle`åœ¨å¤ä½åå˜ä¸º1
- [ ] `start`è„‰å†²ä¸º1ä¸ªæ—¶é’Ÿå‘¨æœŸ
- [ ] `input_valid`å’Œ`input_ready`æ¡æ‰‹1024æ¬¡
- [ ] `output_valid`åœ¨~6161å‘¨æœŸåæ‹‰é«˜
- [ ] `done`è„‰å†²åœ¨outputä¹‹å
