<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="34" />
   <name preferredWidth="186" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="548" />
   <clocksource preferredWidth="547" />
   <frequency preferredWidth="529" />
  </columns>
 </clocktable>
 <window width="1936" height="1056" x="-8" y="-8" />
 <library
   expandedCategories="Library/Interface Protocols/Transceiver PHY,Library/Peripherals,Library/Qsys Interconnect,Library/Qsys Interconnect/Memory-Mapped,Library/Interface Protocols/DisplayPort,Library/Memories and Memory Controllers/External Memory Interfaces/Pattern Generators,Library/Memories and Memory Controllers/External Memory Interfaces/RLDRAM 3 Interfaces,Library/Configuration &amp; Programming,Library/Bridges,Library/Interface Protocols/Serial,Library/Memories and Memory Controllers/On-Chip,Library/Interface Protocols/RapidIO,Library/Interface Protocols/Ethernet/Submodules,Library/Interface Protocols/Ethernet/Example,Library/Memories and Memory Controllers/External Memory Interfaces/QDR II Interfaces,Project,Library/Bridges/Memory-Mapped,Library/DSP/Error Detection_Correction,Library/Memories and Memory Controllers/External Memory Interfaces,Library/Verification,Library/Qsys Interconnect/AXI Interface,Library/PLL,Library/Merlin Components,Library/Memories and Memory Controllers/External Memory Interfaces/DDR3 Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Models,Library/Interface Protocols/SDI,Library/Interface Protocols/Interlaken,Library/Memories and Memory Controllers/External Memory Interfaces/LPDDR2 Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/DDR Interfaces,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Interfaces,Library/DSP/Video and Image Processing,Library/Interface Protocols/Ethernet/Example Designs,Library/Peripherals/Debug and Performance,Library/Bridges/Streaming,Library/Qsys Interconnect/Interrupt,Library/Interface Protocols/Ethernet,Library/Memories and Memory Controllers/External Memory Interfaces/DDR2 Interfaces,Library/Verification/Simulation,Library/Memories and Memory Controllers/External Memory Interfaces/RLDRAM II Interfaces,Library/Qsys Interconnect/Tri-State Components,Project/System,Library/Interface Protocols/PCI,Library/DSP,Library/Peripherals/Microcontroller Peripherals,Library/Interface Protocols,Library/Memories and Memory Controllers,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Interfaces/Flash,Library/Embedded Processors,Library/DSP/Filters,Library,Library/Peripherals/Display,Library/Verification/Debug &amp; Performance,Library/Memories and Memory Controllers/External Memory Interfaces/Performance Monitors" />
 <hdlexample language="VERILOG" />
 <generation block_symbol_file="0" />
</preferences>
