(declare-fun temp626_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp626_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp626_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp626_4 () (_ BitVec 64))
(declare-fun temp626_5 () (_ BitVec 64))
(declare-fun temp626_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp626_7 () (_ BitVec 64))
(declare-fun temp626_8 () (_ BitVec 64))
(declare-fun temp626_9 () (_ BitVec 64))
(declare-fun temp626_10 () (_ BitVec 64))
(declare-fun temp626_11 () (_ BitVec 64))
(declare-fun temp626_12 () (_ BitVec 64))
(declare-fun temp626_13 () (_ BitVec 64))
(declare-fun temp626_14 () (_ BitVec 64))
(declare-fun temp626_15 () (_ BitVec 64))
(declare-fun temp626_16 () (_ BitVec 64))
(declare-fun temp626_17 () (_ BitVec 64))
(declare-fun temp626_18 () (_ BitVec 64))
(declare-fun temp626_19 () (_ BitVec 64))
(declare-fun temp626_20 () (_ BitVec 64))
(declare-fun temp626_21 () (_ BitVec 64))
(declare-fun temp626_22 () (_ BitVec 64))
(declare-fun temp626_23 () (_ BitVec 64))
(declare-fun temp626_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp626_25 () (_ BitVec 64))
(declare-fun var5707197 () (_ BitVec 64))
(declare-fun var5707209 () (_ BitVec 64))
(assert (= temp626_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp626_1)))
(assert (= temp626_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp626_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp626_3 #xffffffffffffffff))
(assert (= var71509 temp626_3))
(assert (= temp626_4 #x0000000000000000))
(assert (= temp626_5 temp626_4))
(assert (= temp626_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp626_5)))
(assert (= temp626_7 #x0000000000000001))
(assert (= temp626_8 temp626_7))
(assert (= temp626_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp626_8)))
(assert (= temp626_10 #x0000000000000002))
(assert (= temp626_11 temp626_10))
(assert (= temp626_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp626_11)))
(assert (= temp626_13 #x0000000000000003))
(assert (= temp626_14 temp626_13))
(assert (= temp626_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp626_14)))
(assert (= temp626_16 #x0000000000000004))
(assert (= temp626_17 temp626_16))
(assert (= temp626_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp626_17)))
(assert (= temp626_19 #x0000000000000005))
(assert (= temp626_20 temp626_19))
(assert (= temp626_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp626_20)))
(assert (= temp626_22 #x0000000000000000))
(assert (= temp626_23
   (ite (bvslt var71509 temp626_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp626_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp626_23)))
(assert (= var75972 temp626_24))
(assert (bvslt (ite (bvslt var71509 temp626_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp626_25 #x0000000000000001))
(assert (= var5707197 temp626_25))
(assert (= var5707209 var5707197))
(model-add temp626_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp626_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp626_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp626_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp626_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp626_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp626_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp626_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp626_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp626_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp626_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp626_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp626_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp626_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp626_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp626_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp626_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp626_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp626_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp626_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp626_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp626_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp626_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp626_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp626_25 () (_ BitVec 64) #x0000000000000001)
(model-add var5707197 () (_ BitVec 64) #x0000000000000001)
(model-add var5707209 () (_ BitVec 64) #x0000000000000001)






