#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000013d5cb0a450 .scope module, "priority_fifo_tb" "priority_fifo_tb" 2 1;
 .timescale 0 0;
v0000013d5cb13ad0_0 .var "clk", 0 0;
v0000013d5cb13cb0_0 .var "data_in", 7 0;
v0000013d5cb13170_0 .net "data_out", 7 0, v0000013d5cb138f0_0;  1 drivers
v0000013d5cb13210_0 .net "empty", 0 0, v0000013d5cb13350_0;  1 drivers
v0000013d5cb7b350_0 .net "full", 0 0, v0000013d5cb13d50_0;  1 drivers
v0000013d5cb7adb0_0 .var "priority_in", 0 0;
v0000013d5cb7aef0_0 .var "read_en", 0 0;
v0000013d5cb7c2f0_0 .var "reset", 0 0;
v0000013d5cb7b3f0_0 .var "write_en", 0 0;
S_0000013d5cb1fa50 .scope module, "uut" "priority_fifo" 2 10, 3 1 0, S_0000013d5cb0a450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /INPUT 1 "priority_in";
    .port_info 6 /OUTPUT 8 "data_out";
    .port_info 7 /OUTPUT 1 "empty";
    .port_info 8 /OUTPUT 1 "full";
P_0000013d5cac6df0 .param/l "DEPTH" 0 3 1, +C4<00000000000000000000000000001000>;
P_0000013d5cac6e28 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000001000>;
v0000013d5cac6c80_0 .net/s *"_ivl_10", 31 0, L_0000013d5cb7ad10;  1 drivers
L_0000013d5cb7c908 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000013d5cac6ff0_0 .net/2s *"_ivl_14", 31 0, L_0000013d5cb7c908;  1 drivers
v0000013d5cac6a90_0 .net/s *"_ivl_16", 31 0, L_0000013d5cb7b2b0;  1 drivers
L_0000013d5cb7c950 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0000013d5cb1fbe0_0 .net/2s *"_ivl_18", 31 0, L_0000013d5cb7c950;  1 drivers
v0000013d5cb1fc80_0 .net/s *"_ivl_20", 31 0, L_0000013d5cb7bdf0;  1 drivers
L_0000013d5cb7c878 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000013d5cb1fd20_0 .net/2s *"_ivl_4", 31 0, L_0000013d5cb7c878;  1 drivers
v0000013d5cb13f30_0 .net/s *"_ivl_6", 31 0, L_0000013d5cb7bc10;  1 drivers
L_0000013d5cb7c8c0 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0000013d5cb132b0_0 .net/2s *"_ivl_8", 31 0, L_0000013d5cb7c8c0;  1 drivers
v0000013d5cb13fd0_0 .net "clk", 0 0, v0000013d5cb13ad0_0;  1 drivers
v0000013d5cb133f0_0 .net "data_in", 7 0, v0000013d5cb13cb0_0;  1 drivers
v0000013d5cb138f0_0 .var "data_out", 7 0;
v0000013d5cb13350_0 .var "empty", 0 0;
v0000013d5cb13d50_0 .var "full", 0 0;
v0000013d5cb13b70_0 .net "high_empty", 0 0, L_0000013d5cb7b710;  1 drivers
v0000013d5cb137b0 .array "high_fifo", 7 0, 7 0;
v0000013d5cb13490_0 .net "high_full", 0 0, L_0000013d5cb7b170;  1 drivers
v0000013d5cb135d0_0 .var/i "high_head", 31 0;
v0000013d5cb13670_0 .var/i "high_tail", 31 0;
v0000013d5cb13df0_0 .net "low_empty", 0 0, L_0000013d5cb7c390;  1 drivers
v0000013d5cb13990 .array "low_fifo", 7 0, 7 0;
v0000013d5cb13e90_0 .net "low_full", 0 0, L_0000013d5cb7bb70;  1 drivers
v0000013d5cb13530_0 .var/i "low_head", 31 0;
v0000013d5cb13710_0 .var/i "low_tail", 31 0;
v0000013d5cb13850_0 .net "priority_in", 0 0, v0000013d5cb7adb0_0;  1 drivers
v0000013d5cb14070_0 .net "read_en", 0 0, v0000013d5cb7aef0_0;  1 drivers
v0000013d5cb13a30_0 .net "reset", 0 0, v0000013d5cb7c2f0_0;  1 drivers
v0000013d5cb13c10_0 .net "write_en", 0 0, v0000013d5cb7b3f0_0;  1 drivers
E_0000013d5cb082c0 .event posedge, v0000013d5cb13a30_0, v0000013d5cb13fd0_0;
L_0000013d5cb7b710 .cmp/eq 32, v0000013d5cb135d0_0, v0000013d5cb13670_0;
L_0000013d5cb7c390 .cmp/eq 32, v0000013d5cb13530_0, v0000013d5cb13710_0;
L_0000013d5cb7bc10 .arith/sum 32, v0000013d5cb13670_0, L_0000013d5cb7c878;
L_0000013d5cb7ad10 .arith/mod.s 32, L_0000013d5cb7bc10, L_0000013d5cb7c8c0;
L_0000013d5cb7b170 .cmp/eq 32, L_0000013d5cb7ad10, v0000013d5cb135d0_0;
L_0000013d5cb7b2b0 .arith/sum 32, v0000013d5cb13710_0, L_0000013d5cb7c908;
L_0000013d5cb7bdf0 .arith/mod.s 32, L_0000013d5cb7b2b0, L_0000013d5cb7c950;
L_0000013d5cb7bb70 .cmp/eq 32, L_0000013d5cb7bdf0, v0000013d5cb13530_0;
    .scope S_0000013d5cb1fa50;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013d5cb135d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013d5cb13670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013d5cb13530_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000013d5cb13710_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0000013d5cb1fa50;
T_1 ;
    %wait E_0000013d5cb082c0;
    %load/vec4 v0000013d5cb13a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013d5cb135d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013d5cb13670_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013d5cb13530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000013d5cb13710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000013d5cb138f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000013d5cb13350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000013d5cb13d50_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000013d5cb13c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000013d5cb13850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0000013d5cb13490_0;
    %nor/r;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0000013d5cb133f0_0;
    %ix/getv/s 3, v0000013d5cb13670_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013d5cb137b0, 0, 4;
    %load/vec4 v0000013d5cb13670_0;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %assign/vec4 v0000013d5cb13670_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000013d5cb13850_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.9, 9;
    %load/vec4 v0000013d5cb13e90_0;
    %nor/r;
    %and;
T_1.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0000013d5cb133f0_0;
    %ix/getv/s 3, v0000013d5cb13710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000013d5cb13990, 0, 4;
    %load/vec4 v0000013d5cb13710_0;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %assign/vec4 v0000013d5cb13710_0, 0;
T_1.7 ;
T_1.5 ;
T_1.2 ;
    %load/vec4 v0000013d5cb14070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0000013d5cb13b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %ix/getv/s 4, v0000013d5cb135d0_0;
    %load/vec4a v0000013d5cb137b0, 4;
    %assign/vec4 v0000013d5cb138f0_0, 0;
    %load/vec4 v0000013d5cb135d0_0;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %assign/vec4 v0000013d5cb135d0_0, 0;
    %jmp T_1.13;
T_1.12 ;
    %load/vec4 v0000013d5cb13df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %ix/getv/s 4, v0000013d5cb13530_0;
    %load/vec4a v0000013d5cb13990, 4;
    %assign/vec4 v0000013d5cb138f0_0, 0;
    %load/vec4 v0000013d5cb13530_0;
    %addi 1, 0, 32;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %assign/vec4 v0000013d5cb13530_0, 0;
T_1.14 ;
T_1.13 ;
T_1.10 ;
    %load/vec4 v0000013d5cb13b70_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_1.16, 8;
    %load/vec4 v0000013d5cb13df0_0;
    %and;
T_1.16;
    %assign/vec4 v0000013d5cb13350_0, 0;
    %load/vec4 v0000013d5cb13490_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_1.17, 8;
    %load/vec4 v0000013d5cb13e90_0;
    %and;
T_1.17;
    %assign/vec4 v0000013d5cb13d50_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000013d5cb0a450;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013d5cb13ad0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000013d5cb0a450;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000013d5cb13ad0_0;
    %inv;
    %store/vec4 v0000013d5cb13ad0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000013d5cb0a450;
T_4 ;
    %vpi_call 2 27 "$dumpfile", "priority_fifo.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000013d5cb0a450 {0 0 0};
    %vpi_call 2 31 "$display", "Time\011Read\011Write\011Priority\011DataIn\011DataOut\011Empty\011Full" {0 0 0};
    %vpi_call 2 32 "$monitor", "%0t\011%b\011%b\011%b\011\011%h\011%h\011%b\011%b", $time, v0000013d5cb7aef0_0, v0000013d5cb7b3f0_0, v0000013d5cb7adb0_0, v0000013d5cb13cb0_0, v0000013d5cb13170_0, v0000013d5cb13210_0, v0000013d5cb7b350_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013d5cb7c2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013d5cb7b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013d5cb7aef0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000013d5cb13cb0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013d5cb7adb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013d5cb7c2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013d5cb7b3f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013d5cb7adb0_0, 0, 1;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000013d5cb13cb0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000013d5cb13cb0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013d5cb7adb0_0, 0, 1;
    %pushi/vec4 187, 0, 8;
    %store/vec4 v0000013d5cb13cb0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 221, 0, 8;
    %store/vec4 v0000013d5cb13cb0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013d5cb7b3f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000013d5cb7aef0_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000013d5cb7aef0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Fifo_TB.v";
    "Fifo.v";
