Abouzeid, F., Clerc, S., Renaudin, M., and Sicard, G.2008. Design solutions for ultra-low voltage. InProceedings of the Edition of the Faible Tension Faible Consommation (FTFC).
Bol, D., Ambroise, R., Flandre, D., and Legat, J.-D.2008a. Analysis and minimization of practical energy in 45nm subthreshold logic circuits. InProceedings of the IEEE International Conference on Computer Design (ICCDâ€™08). 294--300.
David Bol , Renaud Ambroise , Denis Flandre , Jean-Didier Legat, Impact of Technology Scaling on Digital Subthreshold Circuits, Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, p.179-184, April 07-09, 2008[doi>10.1109/ISVLSI.2008.75]
Benton H. Calhoun , Anantha Chandrakasan, Characterizing and modeling minimum energy operation for subthreshold circuits, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA[doi>10.1145/1013235.1013265]
Calhoun, B., Wang, A., and Chandrakasan, A.2005. Modeling and sizing for minimum energy operation in subthreshold circuits.IEEE J. Solid-State Circ. 40, 9, 1778--1786.
Ik Joon Chang , Jae-Joon Kim , Kaushik Roy, Robust level converter design for sub-threshold logic, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165579]
Chavan, A. and MacDonald, E.2008. Ultra low voltage level shifters to interface sub and super threshold reconfigurable logic cells. InProceedings of the IEEE Aerospace Conference. 1--6.
Darnell, M.1985. Error control coding: Fundamentals and applications.IEE Proc. Comm. Radar Signal Process. F132, 1, 68.
Graniello, B., Chavan, A., Rodriguez, B., and MacDonald, E.2005. Optimized circuit styles for subthreshold logic. InProceedings of the International Electro Conference.
Scott Hanson , Dennis Sylvester , David Blaauw, A new technique for jointly optimizing gate sizing and supply voltage in ultra-low energy circuits, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165653]
Scott Hanson , Bo Zhai , David Blaauw , Dennis Sylvester , Andres Bryant , Xinlin Wang, Energy optimality and variability in subthreshold design, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165660]
Scott Hanson , Mingoo Seok , Dennis Sylvester , David Blaauw, Nanometer device scaling in subthreshold circuits, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278656]
John Keane , Hanyong Eom , Tae-Hyoung Kim , Sachin Sapatnekar , Chris Kim, Subthreshold logical effort: a systematic framework for optimal subthreshold device sizing, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147022]
Masgonty, J.-M., Cserveny, S., Arm, C., Pfister, P.-D., and Piguet, C.2001. Low-power low-voltage standard cell libraries with a limited number of cells. InProceedings of the Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS).
Mini Nanua , David Blaauw, Investigating Crosstalk in Sub-Threshold Circuits, Proceedings of the 8th International Symposium on Quality Electronic Design, p.639-646, March 26-28, 2007[doi>10.1109/ISQED.2007.95]
Pelgrom, M., Duinmaijer, A. C. J., and Welbers, A.1989. Matching properties of mos transistors.IEEE J. Solid-State Circ. 24, 5, 1433--1439.
Hendrawan Soeleman , Kaushik Roy , Bipul C. Paul, Robust subthreshold logic for ultra-low power operation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.1, p.90-100, Feb. 2001[doi>10.1109/92.920822]
Sylvester, D.2006. Ic design strategies at ultra-low voltages. InProceedings of the IEEE Austin Conference on Integrated Systems and Circuits.
Verma, N., Kwong, J., and Chandrakasan, A.2008. Nanometer mosfet variation in minimum energy subthreshold circuits.IEEE Trans. Electron. Dev. 55, 1, 163--174.
Wang, A. and Chandrakasan, A.2005. A 180-mv subthreshold fft processor using a minimum energy design methodology.IEEE J. Solid-State Circ. 40, 1, 310--319.
