<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond226_fu_56_p2" SOURCE="" VARIABLE="exitcond226" MODULE="atax_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next21_fu_62_p2" SOURCE="" VARIABLE="indvars_iv_next21" MODULE="atax_Pipeline_VITIS_LOOP_43_1" LOOP="VITIS_LOOP_43_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond_flatten_fu_113_p2" SOURCE="" VARIABLE="exitcond_flatten" MODULE="atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4" LOOP="VITIS_LOOP_47_2_VITIS_LOOP_56_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvar_flatten_next_fu_119_p2" SOURCE="" VARIABLE="indvar_flatten_next" MODULE="atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4" LOOP="VITIS_LOOP_47_2_VITIS_LOOP_56_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond1542_fu_139_p2" SOURCE="" VARIABLE="exitcond1542" MODULE="atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4" LOOP="VITIS_LOOP_47_2_VITIS_LOOP_56_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="indvars_iv12_mid2_fu_145_p3" SOURCE="" VARIABLE="indvars_iv12_mid2" MODULE="atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4" LOOP="VITIS_LOOP_47_2_VITIS_LOOP_56_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="vla_u9_23fixp1_d0" SOURCE="" VARIABLE="tmp" MODULE="atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4" LOOP="VITIS_LOOP_47_2_VITIS_LOOP_56_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next13_fu_162_p2" SOURCE="" VARIABLE="indvars_iv_next13" MODULE="atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4" LOOP="VITIS_LOOP_47_2_VITIS_LOOP_56_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond3_fu_107_p2" SOURCE="" VARIABLE="exitcond3" MODULE="atax_Pipeline_VITIS_LOOP_63_5" LOOP="VITIS_LOOP_63_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next_fu_113_p2" SOURCE="" VARIABLE="indvars_iv_next" MODULE="atax_Pipeline_VITIS_LOOP_63_5" LOOP="VITIS_LOOP_63_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op uitofp" ID="" IMPL="auto" LATENCY="1" OPTYPE="uitofp" PRAGMA="" RTLNAME="uitofp_32ns_32_2_no_dsp_1_U6" SOURCE="" VARIABLE="tmp_1" MODULE="atax_Pipeline_VITIS_LOOP_63_5" LOOP="VITIS_LOOP_63_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U5" SOURCE="" VARIABLE="tmp_2" MODULE="atax_Pipeline_VITIS_LOOP_63_5" LOOP="VITIS_LOOP_63_5" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage ram_s2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="vla_u9_23fixp1_U" SOURCE="" VARIABLE="vla_u9_23fixp1" MODULE="atax" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="atax" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="atax" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
