{
  "module_name": "echoaudio_dsp.h",
  "hash_id": "549166bd439a7c9ce2b8ec27ca17e97c161f9f1fec0164ad2fc86573a7cb7f5e",
  "original_prompt": "Ingested from linux-6.6.14/sound/pci/echoaudio/echoaudio_dsp.h",
  "human_readable_source": " \n\n#ifndef _ECHO_DSP_\n#define _ECHO_DSP_\n\n\n \n#if defined(ECHOGALS_FAMILY)\n\n#define NUM_ASIC_TESTS\t\t5\n#define READ_DSP_TIMEOUT\t1000000L\t \n\n \n#elif defined(ECHO24_FAMILY)\n\n#define DSP_56361\t\t\t \n#define READ_DSP_TIMEOUT\t100000L\t\t \n\n \n#elif defined(ECHO3G_FAMILY)\n\n#define DSP_56361\n#define READ_DSP_TIMEOUT \t100000L\t\t \n#define MIN_MTC_1X_RATE\t\t32000\n\n \n#elif defined(INDIGO_FAMILY)\n\n#define DSP_56361\n#define READ_DSP_TIMEOUT\t100000L\t\t \n\n#else\n\n#error No family is defined\n\n#endif\n\n\n\n \n\n#define DSP_MAXAUDIOINPUTS\t\t16\t \n#define DSP_MAXAUDIOOUTPUTS\t\t16\t \n#define DSP_MAXPIPES\t\t\t32\t \n\n\n \n\n#define CHI32_CONTROL_REG\t\t4\n#define CHI32_STATUS_REG\t\t5\n#define CHI32_VECTOR_REG\t\t6\n#define CHI32_DATA_REG\t\t\t7\n\n\n \n\n#define CHI32_VECTOR_BUSY\t\t0x00000001\n#define CHI32_STATUS_REG_HF3\t\t0x00000008\n#define CHI32_STATUS_REG_HF4\t\t0x00000010\n#define CHI32_STATUS_REG_HF5\t\t0x00000020\n#define CHI32_STATUS_HOST_READ_FULL\t0x00000004\n#define CHI32_STATUS_HOST_WRITE_EMPTY\t0x00000002\n#define CHI32_STATUS_IRQ\t\t0x00000040\n\n\n \n\n#define DSP_FNC_SET_COMMPAGE_ADDR\t\t0x02\n#define DSP_FNC_LOAD_LAYLA_ASIC\t\t\t0xa0\n#define DSP_FNC_LOAD_GINA24_ASIC\t\t0xa0\n#define DSP_FNC_LOAD_MONA_PCI_CARD_ASIC\t\t0xa0\n#define DSP_FNC_LOAD_LAYLA24_PCI_CARD_ASIC\t0xa0\n#define DSP_FNC_LOAD_MONA_EXTERNAL_ASIC\t\t0xa1\n#define DSP_FNC_LOAD_LAYLA24_EXTERNAL_ASIC\t0xa1\n#define DSP_FNC_LOAD_3G_ASIC\t\t\t0xa0\n\n\n \n\n#define MIDI_IN_STATE_NORMAL\t0\n#define MIDI_IN_STATE_TS_HIGH\t1\n#define MIDI_IN_STATE_TS_LOW\t2\n#define MIDI_IN_STATE_F1_DATA \t3\n#define MIDI_IN_SKIP_DATA\t(-1)\n\n\n \n\n#define LAYLA24_MAGIC_NUMBER\t\t\t677376000\n#define LAYLA24_CONTINUOUS_CLOCK\t\t0x000e\n\n\n \n\n#define DSP_VC_RESET\t\t\t\t0x80ff\n\n#ifndef DSP_56361\n\n#define DSP_VC_ACK_INT\t\t\t\t0x8073\n#define DSP_VC_SET_VMIXER_GAIN\t\t\t0x0000\t \n#define DSP_VC_START_TRANSFER\t\t\t0x0075\t \n#define DSP_VC_METERS_ON\t\t\t0x0079\n#define DSP_VC_METERS_OFF\t\t\t0x007b\n#define DSP_VC_UPDATE_OUTVOL\t\t\t0x007d\t \n#define DSP_VC_UPDATE_INGAIN\t\t\t0x007f\t \n#define DSP_VC_ADD_AUDIO_BUFFER\t\t\t0x0081\t \n#define DSP_VC_TEST_ASIC\t\t\t0x00eb\n#define DSP_VC_UPDATE_CLOCKS\t\t\t0x00ef\t \n#define DSP_VC_SET_LAYLA_SAMPLE_RATE\t\t0x00f1\t \n#define DSP_VC_SET_GD_AUDIO_STATE\t\t0x00f1\t \n#define DSP_VC_WRITE_CONTROL_REG\t\t0x00f1\t \n#define DSP_VC_MIDI_WRITE\t\t\t0x00f5\t \n#define DSP_VC_STOP_TRANSFER\t\t\t0x00f7\t \n#define DSP_VC_UPDATE_FLAGS\t\t\t0x00fd\t \n#define DSP_VC_GO_COMATOSE\t\t\t0x00f9\n\n#else  \n\n \n#define DSP_VC_ACK_INT\t\t\t\t0x80F5\n#define DSP_VC_SET_VMIXER_GAIN\t\t\t0x00DB\t \n#define DSP_VC_START_TRANSFER\t\t\t0x00DD\t \n#define DSP_VC_METERS_ON\t\t\t0x00EF\n#define DSP_VC_METERS_OFF\t\t\t0x00F1\n#define DSP_VC_UPDATE_OUTVOL\t\t\t0x00E3\t \n#define DSP_VC_UPDATE_INGAIN\t\t\t0x00E5\t \n#define DSP_VC_ADD_AUDIO_BUFFER\t\t\t0x00E1\t \n#define DSP_VC_TEST_ASIC\t\t\t0x00ED\n#define DSP_VC_UPDATE_CLOCKS\t\t\t0x00E9\t \n#define DSP_VC_SET_LAYLA24_FREQUENCY_REG\t0x00E9\t \n#define DSP_VC_SET_LAYLA_SAMPLE_RATE\t\t0x00EB\t \n#define DSP_VC_SET_GD_AUDIO_STATE\t\t0x00EB\t \n#define DSP_VC_WRITE_CONTROL_REG\t\t0x00EB\t \n#define DSP_VC_MIDI_WRITE\t\t\t0x00E7\t \n#define DSP_VC_STOP_TRANSFER\t\t\t0x00DF\t \n#define DSP_VC_UPDATE_FLAGS\t\t\t0x00FB\t \n#define DSP_VC_GO_COMATOSE\t\t\t0x00d9\n\n#endif  \n\n\n \n\n#define HANDSHAKE_TIMEOUT\t\t20000\t \n#define VECTOR_BUSY_TIMEOUT\t\t100000\t \n#define MIDI_OUT_DELAY_USEC\t\t2000\t \n\n\n \n\n#define DSP_FLAG_MIDI_INPUT\t\t0x0001\t \n#define DSP_FLAG_SPDIF_NONAUDIO\t\t0x0002\t \n#define DSP_FLAG_PROFESSIONAL_SPDIF\t0x0008\t \n\n\n \n\n#define GLDM_CLOCK_DETECT_BIT_WORD\t0x0002\n#define GLDM_CLOCK_DETECT_BIT_SUPER\t0x0004\n#define GLDM_CLOCK_DETECT_BIT_SPDIF\t0x0008\n#define GLDM_CLOCK_DETECT_BIT_ESYNC\t0x0010\n\n\n \n\n#define GML_CLOCK_DETECT_BIT_WORD96\t0x0002\n#define GML_CLOCK_DETECT_BIT_WORD48\t0x0004\n#define GML_CLOCK_DETECT_BIT_SPDIF48\t0x0008\n#define GML_CLOCK_DETECT_BIT_SPDIF96\t0x0010\n#define GML_CLOCK_DETECT_BIT_WORD\t(GML_CLOCK_DETECT_BIT_WORD96 | GML_CLOCK_DETECT_BIT_WORD48)\n#define GML_CLOCK_DETECT_BIT_SPDIF\t(GML_CLOCK_DETECT_BIT_SPDIF48 | GML_CLOCK_DETECT_BIT_SPDIF96)\n#define GML_CLOCK_DETECT_BIT_ESYNC\t0x0020\n#define GML_CLOCK_DETECT_BIT_ADAT\t0x0040\n\n\n \n\n#define LAYLA20_CLOCK_INTERNAL\t\t0\n#define LAYLA20_CLOCK_SPDIF\t\t1\n#define LAYLA20_CLOCK_WORD\t\t2\n#define LAYLA20_CLOCK_SUPER\t\t3\n\n\n \n\n#define GD_CLOCK_NOCHANGE\t\t0\n#define GD_CLOCK_44\t\t\t1\n#define GD_CLOCK_48\t\t\t2\n#define GD_CLOCK_SPDIFIN\t\t3\n#define GD_CLOCK_UNDEF\t\t\t0xff\n\n\n \n\n#define GD_SPDIF_STATUS_NOCHANGE\t0\n#define GD_SPDIF_STATUS_44\t\t1\n#define GD_SPDIF_STATUS_48\t\t2\n#define GD_SPDIF_STATUS_UNDEF\t\t0xff\n\n\n \n\n#define LAYLA20_OUTPUT_CLOCK_SUPER\t0\n#define LAYLA20_OUTPUT_CLOCK_WORD\t1\n\n\n \n\n#define GD24_96000\t0x0\n#define GD24_48000\t0x1\n#define GD24_44100\t0x2\n#define GD24_32000\t0x3\n#define GD24_22050\t0x4\n#define GD24_16000\t0x5\n#define GD24_11025\t0x6\n#define GD24_8000\t0x7\n#define GD24_88200\t0x8\n#define GD24_EXT_SYNC\t0x9\n\n\n \n\n#define ASIC_ALREADY_LOADED\t0x1\n#define ASIC_NOT_LOADED\t\t0x0\n\n\n \n\n#define DSP_AUDIOFORM_MS_8\t0\t \n#define DSP_AUDIOFORM_MS_16LE\t1\t \n#define DSP_AUDIOFORM_MS_24LE\t2\t \n#define DSP_AUDIOFORM_MS_32LE\t3\t \n#define DSP_AUDIOFORM_SS_8\t4\t \n#define DSP_AUDIOFORM_SS_16LE\t5\t \n#define DSP_AUDIOFORM_SS_24LE\t6\t \n#define DSP_AUDIOFORM_SS_32LE\t7\t \n#define DSP_AUDIOFORM_MM_32LE\t8\t \n#define DSP_AUDIOFORM_MM_32BE\t9\t \n#define DSP_AUDIOFORM_SS_32BE\t10\t \n#define DSP_AUDIOFORM_INVALID\t0xFF\t \n\n\n \n\n#define DSP_AUDIOFORM_SUPER_INTERLEAVE_16LE\t0x40\n#define DSP_AUDIOFORM_SUPER_INTERLEAVE_24LE\t0xc0\n#define DSP_AUDIOFORM_SUPER_INTERLEAVE_32LE\t0x80\n\n\n \n\n#define GML_CONVERTER_ENABLE\t0x0010\n#define GML_SPDIF_PRO_MODE\t0x0020\t \n#define GML_SPDIF_SAMPLE_RATE0\t0x0040\n#define GML_SPDIF_SAMPLE_RATE1\t0x0080\n#define GML_SPDIF_TWO_CHANNEL\t0x0100\t \n#define GML_SPDIF_NOT_AUDIO\t0x0200\n#define GML_SPDIF_COPY_PERMIT\t0x0400\n#define GML_SPDIF_24_BIT\t0x0800\t \n#define GML_ADAT_MODE\t\t0x1000\t \n#define GML_SPDIF_OPTICAL_MODE\t0x2000\t \n#define GML_SPDIF_CDROM_MODE\t0x3000\t \n#define GML_DOUBLE_SPEED_MODE\t0x4000\t \n\n#define GML_DIGITAL_IN_AUTO_MUTE 0x800000\n\n#define GML_96KHZ\t\t(0x0 | GML_DOUBLE_SPEED_MODE)\n#define GML_88KHZ\t\t(0x1 | GML_DOUBLE_SPEED_MODE)\n#define GML_48KHZ\t\t0x2\n#define GML_44KHZ\t\t0x3\n#define GML_32KHZ\t\t0x4\n#define GML_22KHZ\t\t0x5\n#define GML_16KHZ\t\t0x6\n#define GML_11KHZ\t\t0x7\n#define GML_8KHZ\t\t0x8\n#define GML_SPDIF_CLOCK\t\t0x9\n#define GML_ADAT_CLOCK\t\t0xA\n#define GML_WORD_CLOCK\t\t0xB\n#define GML_ESYNC_CLOCK\t\t0xC\n#define GML_ESYNCx2_CLOCK\t0xD\n\n#define GML_CLOCK_CLEAR_MASK\t\t0xffffbff0\n#define GML_SPDIF_RATE_CLEAR_MASK\t(~(GML_SPDIF_SAMPLE_RATE0|GML_SPDIF_SAMPLE_RATE1))\n#define GML_DIGITAL_MODE_CLEAR_MASK\t0xffffcfff\n#define GML_SPDIF_FORMAT_CLEAR_MASK\t0xfffff01f\n\n\n \n\n#define MIA_32000\t0x0040\n#define MIA_44100\t0x0042\n#define MIA_48000\t0x0041\n#define MIA_88200\t0x0142\n#define MIA_96000\t0x0141\n\n#define MIA_SPDIF\t0x00000044\n#define MIA_SPDIF96\t0x00000144\n\n#define MIA_MIDI_REV\t1\t \n\n\n \n\n#define E3G_CONVERTER_ENABLE\t0x0010\n#define E3G_SPDIF_PRO_MODE\t0x0020\t \n#define E3G_SPDIF_SAMPLE_RATE0\t0x0040\n#define E3G_SPDIF_SAMPLE_RATE1\t0x0080\n#define E3G_SPDIF_TWO_CHANNEL\t0x0100\t \n#define E3G_SPDIF_NOT_AUDIO\t0x0200\n#define E3G_SPDIF_COPY_PERMIT\t0x0400\n#define E3G_SPDIF_24_BIT\t0x0800\t \n#define E3G_DOUBLE_SPEED_MODE\t0x4000\t \n#define E3G_PHANTOM_POWER\t0x8000\t \n\n#define E3G_96KHZ\t\t(0x0 | E3G_DOUBLE_SPEED_MODE)\n#define E3G_88KHZ\t\t(0x1 | E3G_DOUBLE_SPEED_MODE)\n#define E3G_48KHZ\t\t0x2\n#define E3G_44KHZ\t\t0x3\n#define E3G_32KHZ\t\t0x4\n#define E3G_22KHZ\t\t0x5\n#define E3G_16KHZ\t\t0x6\n#define E3G_11KHZ\t\t0x7\n#define E3G_8KHZ\t\t0x8\n#define E3G_SPDIF_CLOCK\t\t0x9\n#define E3G_ADAT_CLOCK\t\t0xA\n#define E3G_WORD_CLOCK\t\t0xB\n#define E3G_CONTINUOUS_CLOCK\t0xE\n\n#define E3G_ADAT_MODE\t\t0x1000\n#define E3G_SPDIF_OPTICAL_MODE\t0x2000\n\n#define E3G_CLOCK_CLEAR_MASK\t\t0xbfffbff0\n#define E3G_DIGITAL_MODE_CLEAR_MASK\t0xffffcfff\n#define E3G_SPDIF_FORMAT_CLEAR_MASK\t0xfffff01f\n\n \n#define E3G_CLOCK_DETECT_BIT_WORD96\t0x0001\n#define E3G_CLOCK_DETECT_BIT_WORD48\t0x0002\n#define E3G_CLOCK_DETECT_BIT_SPDIF48\t0x0004\n#define E3G_CLOCK_DETECT_BIT_ADAT\t0x0004\n#define E3G_CLOCK_DETECT_BIT_SPDIF96\t0x0008\n#define E3G_CLOCK_DETECT_BIT_WORD\t(E3G_CLOCK_DETECT_BIT_WORD96|E3G_CLOCK_DETECT_BIT_WORD48)\n#define E3G_CLOCK_DETECT_BIT_SPDIF\t(E3G_CLOCK_DETECT_BIT_SPDIF48|E3G_CLOCK_DETECT_BIT_SPDIF96)\n\n \n#define E3G_MAGIC_NUMBER\t\t677376000\n#define E3G_FREQ_REG_DEFAULT\t\t(E3G_MAGIC_NUMBER / 48000 - 2)\n#define E3G_FREQ_REG_MAX\t\t0xffff\n\n \n#define E3G_GINA3G_BOX_TYPE\t\t0x00\n#define E3G_LAYLA3G_BOX_TYPE\t\t0x10\n#define E3G_ASIC_NOT_LOADED\t\t0xffff\n#define E3G_BOX_TYPE_MASK\t\t0xf0\n\n \n#define INDIGO_EXPRESS_32000\t\t0x02\n#define INDIGO_EXPRESS_44100\t\t0x01\n#define INDIGO_EXPRESS_48000\t\t0x00\n#define INDIGO_EXPRESS_DOUBLE_SPEED\t0x10\n#define INDIGO_EXPRESS_QUAD_SPEED\t0x04\n#define INDIGO_EXPRESS_CLOCK_MASK\t0x17\n\n\n \n\n#define GL20_INPUT_GAIN_MAGIC_NUMBER\t0xC8\n\n\n \n\n#define DSP_LOAD_ATTEMPT_PERIOD\t\t1000000L\t \n\n\n \n\n#define MONITOR_ARRAY_SIZE\t0x180\n#define VMIXER_ARRAY_SIZE\t0x40\n#define MIDI_OUT_BUFFER_SIZE\t32\n#define MIDI_IN_BUFFER_SIZE\t256\n#define MAX_PLAY_TAPS\t\t168\n#define MAX_REC_TAPS\t\t192\n#define DSP_MIDI_OUT_FIFO_SIZE\t64\n\n\n \n\n#define MAX_SGLIST_ENTRIES 512\n\nstruct sg_entry {\n\t__le32 addr;\n\t__le32 size;\n};\n\n\n \n\nstruct comm_page {\t\t \n\t__le32 comm_size;\t \n\t__le32 flags;\t\t \n\t__le32 unused;\t\t \n\t__le32 sample_rate;\t \n\t__le32 handshake;\t \n\t__le32 cmd_start;\t \n\t__le32 cmd_stop;\t \n\t__le32 cmd_reset;\t \n\t__le16 audio_format[DSP_MAXPIPES];\t \n\tstruct sg_entry sglist_addr[DSP_MAXPIPES];\n\t\t\t\t \n\t__le32 position[DSP_MAXPIPES];\n\t\t\t\t \n\ts8 vu_meter[DSP_MAXPIPES];\n\t\t\t\t \n\ts8 peak_meter[DSP_MAXPIPES];\n\t\t\t\t \n\ts8 line_out_level[DSP_MAXAUDIOOUTPUTS];\n\t\t\t\t \n\ts8 line_in_level[DSP_MAXAUDIOINPUTS];\n\t\t\t\t \n\ts8 monitors[MONITOR_ARRAY_SIZE];\n\t\t\t\t \n\t__le32 play_coeff[MAX_PLAY_TAPS];\n\t\t\t \n\t__le32 rec_coeff[MAX_REC_TAPS];\n\t\t\t \n\t__le16 midi_input[MIDI_IN_BUFFER_SIZE];\n\t\t\t \n\tu8 gd_clock_state;\t \n\tu8 gd_spdif_status;\t \n\tu8 gd_resampler_state;\t \n\tu8 filler2;\t\t \n\t__le32 nominal_level_mask;\t \n\t__le16 input_clock;\t \n\t__le16 output_clock;\t \n\t__le32 status_clocks;\t \n\t__le32 ext_box_status;\t \n\t__le32 cmd_add_buffer;\t \n\t__le32 midi_out_free_count;\n\t\t\t \n\t__le32 unused2;\t\t \n\t__le32 control_register;\n\t\t\t \n\t__le32 e3g_frq_register;\t \n\tu8 filler[24];\t\t \n\ts8 vmixer[VMIXER_ARRAY_SIZE];\n\t\t\t\t \n\tu8 midi_output[MIDI_OUT_BUFFER_SIZE];\n\t\t\t\t \n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}