$date
	Sat Dec  7 20:30:40 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Not_test $end
$scope module not1 $end
$var wire 1 ! in $end
$var wire 1 " out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
x!
$end
#1
1"
0!
#2
0"
1!
#3
