module top_module(input start, 
						input clk,
						input rst,
						output reg CE_n,
						output reg OE_n,
						output reg WE_n,
						output reg UB_n,
						output reg LB_n,
						output reg [19:0] addr,
						inout [15:0] IO,
						output [6:0]seven1,
						output [6:0]seven2,
						output [6:0]seven3,
						output [6:0]seven4,
						output [6:0]seven5,
						output [6:0]seven6,
						output [6:0]seven7,
						output [6:0]seven8);)