
GoldenProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d950  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000126ac  0800db00  0800db00  0001db00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080201ac  080201ac  00043168  2**0
                  CONTENTS
  4 .ARM          00000008  080201ac  080201ac  000301ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080201b4  080201b4  00043168  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080201b4  080201b4  000301b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080201b8  080201b8  000301b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00003168  20000000  080201bc  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c98  20003168  08023324  00043168  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004e00  08023324  00044e00  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00043168  2**0
                  CONTENTS, READONLY
 12 .comment      000000bc  00000000  00000000  00043198  2**0
                  CONTENTS, READONLY
 13 .debug_info   00030940  00000000  00000000  00043254  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006579  00000000  00000000  00073b94  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019f0  00000000  00000000  0007a110  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000128c  00000000  00000000  0007bb00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00030402  00000000  00000000  0007cd8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00025e67  00000000  00000000  000ad18e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00121812  00000000  00000000  000d2ff5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007920  00000000  00000000  001f4808  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  001fc128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    00009652  00000000  00000000  001fc1a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00001220  00000000  00000000  002057fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20003168 	.word	0x20003168
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800dae8 	.word	0x0800dae8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000316c 	.word	0x2000316c
 80001ec:	0800dae8 	.word	0x0800dae8

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bdc:	f000 b970 	b.w	8000ec0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9e08      	ldr	r6, [sp, #32]
 8000bfe:	460d      	mov	r5, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	460f      	mov	r7, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4694      	mov	ip, r2
 8000c0c:	d965      	bls.n	8000cda <__udivmoddi4+0xe2>
 8000c0e:	fab2 f382 	clz	r3, r2
 8000c12:	b143      	cbz	r3, 8000c26 <__udivmoddi4+0x2e>
 8000c14:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c18:	f1c3 0220 	rsb	r2, r3, #32
 8000c1c:	409f      	lsls	r7, r3
 8000c1e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c22:	4317      	orrs	r7, r2
 8000c24:	409c      	lsls	r4, r3
 8000c26:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c2a:	fa1f f58c 	uxth.w	r5, ip
 8000c2e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c32:	0c22      	lsrs	r2, r4, #16
 8000c34:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c38:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c3c:	fb01 f005 	mul.w	r0, r1, r5
 8000c40:	4290      	cmp	r0, r2
 8000c42:	d90a      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c44:	eb1c 0202 	adds.w	r2, ip, r2
 8000c48:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000c4c:	f080 811c 	bcs.w	8000e88 <__udivmoddi4+0x290>
 8000c50:	4290      	cmp	r0, r2
 8000c52:	f240 8119 	bls.w	8000e88 <__udivmoddi4+0x290>
 8000c56:	3902      	subs	r1, #2
 8000c58:	4462      	add	r2, ip
 8000c5a:	1a12      	subs	r2, r2, r0
 8000c5c:	b2a4      	uxth	r4, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c6a:	fb00 f505 	mul.w	r5, r0, r5
 8000c6e:	42a5      	cmp	r5, r4
 8000c70:	d90a      	bls.n	8000c88 <__udivmoddi4+0x90>
 8000c72:	eb1c 0404 	adds.w	r4, ip, r4
 8000c76:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c7a:	f080 8107 	bcs.w	8000e8c <__udivmoddi4+0x294>
 8000c7e:	42a5      	cmp	r5, r4
 8000c80:	f240 8104 	bls.w	8000e8c <__udivmoddi4+0x294>
 8000c84:	4464      	add	r4, ip
 8000c86:	3802      	subs	r0, #2
 8000c88:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8c:	1b64      	subs	r4, r4, r5
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11e      	cbz	r6, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40dc      	lsrs	r4, r3
 8000c94:	2300      	movs	r3, #0
 8000c96:	e9c6 4300 	strd	r4, r3, [r6]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d908      	bls.n	8000cb4 <__udivmoddi4+0xbc>
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	f000 80ed 	beq.w	8000e82 <__udivmoddi4+0x28a>
 8000ca8:	2100      	movs	r1, #0
 8000caa:	e9c6 0500 	strd	r0, r5, [r6]
 8000cae:	4608      	mov	r0, r1
 8000cb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb4:	fab3 f183 	clz	r1, r3
 8000cb8:	2900      	cmp	r1, #0
 8000cba:	d149      	bne.n	8000d50 <__udivmoddi4+0x158>
 8000cbc:	42ab      	cmp	r3, r5
 8000cbe:	d302      	bcc.n	8000cc6 <__udivmoddi4+0xce>
 8000cc0:	4282      	cmp	r2, r0
 8000cc2:	f200 80f8 	bhi.w	8000eb6 <__udivmoddi4+0x2be>
 8000cc6:	1a84      	subs	r4, r0, r2
 8000cc8:	eb65 0203 	sbc.w	r2, r5, r3
 8000ccc:	2001      	movs	r0, #1
 8000cce:	4617      	mov	r7, r2
 8000cd0:	2e00      	cmp	r6, #0
 8000cd2:	d0e2      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cd8:	e7df      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cda:	b902      	cbnz	r2, 8000cde <__udivmoddi4+0xe6>
 8000cdc:	deff      	udf	#255	; 0xff
 8000cde:	fab2 f382 	clz	r3, r2
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	f040 8090 	bne.w	8000e08 <__udivmoddi4+0x210>
 8000ce8:	1a8a      	subs	r2, r1, r2
 8000cea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cee:	fa1f fe8c 	uxth.w	lr, ip
 8000cf2:	2101      	movs	r1, #1
 8000cf4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000cf8:	fb07 2015 	mls	r0, r7, r5, r2
 8000cfc:	0c22      	lsrs	r2, r4, #16
 8000cfe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d02:	fb0e f005 	mul.w	r0, lr, r5
 8000d06:	4290      	cmp	r0, r2
 8000d08:	d908      	bls.n	8000d1c <__udivmoddi4+0x124>
 8000d0a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d0e:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x122>
 8000d14:	4290      	cmp	r0, r2
 8000d16:	f200 80cb 	bhi.w	8000eb0 <__udivmoddi4+0x2b8>
 8000d1a:	4645      	mov	r5, r8
 8000d1c:	1a12      	subs	r2, r2, r0
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d24:	fb07 2210 	mls	r2, r7, r0, r2
 8000d28:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d2c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d30:	45a6      	cmp	lr, r4
 8000d32:	d908      	bls.n	8000d46 <__udivmoddi4+0x14e>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x14c>
 8000d3e:	45a6      	cmp	lr, r4
 8000d40:	f200 80bb 	bhi.w	8000eba <__udivmoddi4+0x2c2>
 8000d44:	4610      	mov	r0, r2
 8000d46:	eba4 040e 	sub.w	r4, r4, lr
 8000d4a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d4e:	e79f      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d50:	f1c1 0720 	rsb	r7, r1, #32
 8000d54:	408b      	lsls	r3, r1
 8000d56:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d5a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d5e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d62:	fa20 f307 	lsr.w	r3, r0, r7
 8000d66:	40fd      	lsrs	r5, r7
 8000d68:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d6c:	4323      	orrs	r3, r4
 8000d6e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d72:	fa1f fe8c 	uxth.w	lr, ip
 8000d76:	fb09 5518 	mls	r5, r9, r8, r5
 8000d7a:	0c1c      	lsrs	r4, r3, #16
 8000d7c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000d80:	fb08 f50e 	mul.w	r5, r8, lr
 8000d84:	42a5      	cmp	r5, r4
 8000d86:	fa02 f201 	lsl.w	r2, r2, r1
 8000d8a:	fa00 f001 	lsl.w	r0, r0, r1
 8000d8e:	d90b      	bls.n	8000da8 <__udivmoddi4+0x1b0>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d98:	f080 8088 	bcs.w	8000eac <__udivmoddi4+0x2b4>
 8000d9c:	42a5      	cmp	r5, r4
 8000d9e:	f240 8085 	bls.w	8000eac <__udivmoddi4+0x2b4>
 8000da2:	f1a8 0802 	sub.w	r8, r8, #2
 8000da6:	4464      	add	r4, ip
 8000da8:	1b64      	subs	r4, r4, r5
 8000daa:	b29d      	uxth	r5, r3
 8000dac:	fbb4 f3f9 	udiv	r3, r4, r9
 8000db0:	fb09 4413 	mls	r4, r9, r3, r4
 8000db4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000db8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000dbc:	45a6      	cmp	lr, r4
 8000dbe:	d908      	bls.n	8000dd2 <__udivmoddi4+0x1da>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000dc8:	d26c      	bcs.n	8000ea4 <__udivmoddi4+0x2ac>
 8000dca:	45a6      	cmp	lr, r4
 8000dcc:	d96a      	bls.n	8000ea4 <__udivmoddi4+0x2ac>
 8000dce:	3b02      	subs	r3, #2
 8000dd0:	4464      	add	r4, ip
 8000dd2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dd6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dda:	eba4 040e 	sub.w	r4, r4, lr
 8000dde:	42ac      	cmp	r4, r5
 8000de0:	46c8      	mov	r8, r9
 8000de2:	46ae      	mov	lr, r5
 8000de4:	d356      	bcc.n	8000e94 <__udivmoddi4+0x29c>
 8000de6:	d053      	beq.n	8000e90 <__udivmoddi4+0x298>
 8000de8:	b156      	cbz	r6, 8000e00 <__udivmoddi4+0x208>
 8000dea:	ebb0 0208 	subs.w	r2, r0, r8
 8000dee:	eb64 040e 	sbc.w	r4, r4, lr
 8000df2:	fa04 f707 	lsl.w	r7, r4, r7
 8000df6:	40ca      	lsrs	r2, r1
 8000df8:	40cc      	lsrs	r4, r1
 8000dfa:	4317      	orrs	r7, r2
 8000dfc:	e9c6 7400 	strd	r7, r4, [r6]
 8000e00:	4618      	mov	r0, r3
 8000e02:	2100      	movs	r1, #0
 8000e04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e08:	f1c3 0120 	rsb	r1, r3, #32
 8000e0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e10:	fa20 f201 	lsr.w	r2, r0, r1
 8000e14:	fa25 f101 	lsr.w	r1, r5, r1
 8000e18:	409d      	lsls	r5, r3
 8000e1a:	432a      	orrs	r2, r5
 8000e1c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e20:	fa1f fe8c 	uxth.w	lr, ip
 8000e24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e28:	fb07 1510 	mls	r5, r7, r0, r1
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e32:	fb00 f50e 	mul.w	r5, r0, lr
 8000e36:	428d      	cmp	r5, r1
 8000e38:	fa04 f403 	lsl.w	r4, r4, r3
 8000e3c:	d908      	bls.n	8000e50 <__udivmoddi4+0x258>
 8000e3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e42:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e46:	d22f      	bcs.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e48:	428d      	cmp	r5, r1
 8000e4a:	d92d      	bls.n	8000ea8 <__udivmoddi4+0x2b0>
 8000e4c:	3802      	subs	r0, #2
 8000e4e:	4461      	add	r1, ip
 8000e50:	1b49      	subs	r1, r1, r5
 8000e52:	b292      	uxth	r2, r2
 8000e54:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e58:	fb07 1115 	mls	r1, r7, r5, r1
 8000e5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e60:	fb05 f10e 	mul.w	r1, r5, lr
 8000e64:	4291      	cmp	r1, r2
 8000e66:	d908      	bls.n	8000e7a <__udivmoddi4+0x282>
 8000e68:	eb1c 0202 	adds.w	r2, ip, r2
 8000e6c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000e70:	d216      	bcs.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e72:	4291      	cmp	r1, r2
 8000e74:	d914      	bls.n	8000ea0 <__udivmoddi4+0x2a8>
 8000e76:	3d02      	subs	r5, #2
 8000e78:	4462      	add	r2, ip
 8000e7a:	1a52      	subs	r2, r2, r1
 8000e7c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000e80:	e738      	b.n	8000cf4 <__udivmoddi4+0xfc>
 8000e82:	4631      	mov	r1, r6
 8000e84:	4630      	mov	r0, r6
 8000e86:	e708      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000e88:	4639      	mov	r1, r7
 8000e8a:	e6e6      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e8c:	4610      	mov	r0, r2
 8000e8e:	e6fb      	b.n	8000c88 <__udivmoddi4+0x90>
 8000e90:	4548      	cmp	r0, r9
 8000e92:	d2a9      	bcs.n	8000de8 <__udivmoddi4+0x1f0>
 8000e94:	ebb9 0802 	subs.w	r8, r9, r2
 8000e98:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000e9c:	3b01      	subs	r3, #1
 8000e9e:	e7a3      	b.n	8000de8 <__udivmoddi4+0x1f0>
 8000ea0:	4645      	mov	r5, r8
 8000ea2:	e7ea      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ea4:	462b      	mov	r3, r5
 8000ea6:	e794      	b.n	8000dd2 <__udivmoddi4+0x1da>
 8000ea8:	4640      	mov	r0, r8
 8000eaa:	e7d1      	b.n	8000e50 <__udivmoddi4+0x258>
 8000eac:	46d0      	mov	r8, sl
 8000eae:	e77b      	b.n	8000da8 <__udivmoddi4+0x1b0>
 8000eb0:	3d02      	subs	r5, #2
 8000eb2:	4462      	add	r2, ip
 8000eb4:	e732      	b.n	8000d1c <__udivmoddi4+0x124>
 8000eb6:	4608      	mov	r0, r1
 8000eb8:	e70a      	b.n	8000cd0 <__udivmoddi4+0xd8>
 8000eba:	4464      	add	r4, ip
 8000ebc:	3802      	subs	r0, #2
 8000ebe:	e742      	b.n	8000d46 <__udivmoddi4+0x14e>

08000ec0 <__aeabi_idiv0>:
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop

08000ec4 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b08a      	sub	sp, #40	; 0x28
 8000ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000eca:	f107 031c 	add.w	r3, r7, #28
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	605a      	str	r2, [r3, #4]
 8000ed4:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000ed6:	1d3b      	adds	r3, r7, #4
 8000ed8:	2200      	movs	r2, #0
 8000eda:	601a      	str	r2, [r3, #0]
 8000edc:	605a      	str	r2, [r3, #4]
 8000ede:	609a      	str	r2, [r3, #8]
 8000ee0:	60da      	str	r2, [r3, #12]
 8000ee2:	611a      	str	r2, [r3, #16]
 8000ee4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ee6:	4b31      	ldr	r3, [pc, #196]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000ee8:	4a31      	ldr	r2, [pc, #196]	; (8000fb0 <MX_ADC1_Init+0xec>)
 8000eea:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8000eec:	4b2f      	ldr	r3, [pc, #188]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000eee:	f44f 12a0 	mov.w	r2, #1310720	; 0x140000
 8000ef2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ef4:	4b2d      	ldr	r3, [pc, #180]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000efa:	4b2c      	ldr	r3, [pc, #176]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f00:	4b2a      	ldr	r3, [pc, #168]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f06:	4b29      	ldr	r3, [pc, #164]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000f08:	2204      	movs	r2, #4
 8000f0a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f0c:	4b27      	ldr	r3, [pc, #156]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f12:	4b26      	ldr	r3, [pc, #152]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000f14:	2200      	movs	r2, #0
 8000f16:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000f18:	4b24      	ldr	r3, [pc, #144]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f1e:	4b23      	ldr	r3, [pc, #140]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8000f26:	4b21      	ldr	r3, [pc, #132]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000f28:	f44f 62a0 	mov.w	r2, #1280	; 0x500
 8000f2c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000f2e:	4b1f      	ldr	r3, [pc, #124]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000f30:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000f34:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f36:	4b1d      	ldr	r3, [pc, #116]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000f38:	2201      	movs	r2, #1
 8000f3a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f3e:	4b1b      	ldr	r3, [pc, #108]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f44:	4b19      	ldr	r3, [pc, #100]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f4c:	4817      	ldr	r0, [pc, #92]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000f4e:	f003 fbf3 	bl	8004738 <HAL_ADC_Init>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000f58:	f001 fa8e 	bl	8002478 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f60:	f107 031c 	add.w	r3, r7, #28
 8000f64:	4619      	mov	r1, r3
 8000f66:	4811      	ldr	r0, [pc, #68]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000f68:	f004 fd56 	bl	8005a18 <HAL_ADCEx_MultiModeConfigChannel>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000f72:	f001 fa81 	bl	8002478 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000f76:	4b0f      	ldr	r3, [pc, #60]	; (8000fb4 <MX_ADC1_Init+0xf0>)
 8000f78:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f7a:	2306      	movs	r3, #6
 8000f7c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f82:	237f      	movs	r3, #127	; 0x7f
 8000f84:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f86:	2304      	movs	r3, #4
 8000f88:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f8e:	1d3b      	adds	r3, r7, #4
 8000f90:	4619      	mov	r1, r3
 8000f92:	4806      	ldr	r0, [pc, #24]	; (8000fac <MX_ADC1_Init+0xe8>)
 8000f94:	f003 fe4c 	bl	8004c30 <HAL_ADC_ConfigChannel>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000f9e:	f001 fa6b 	bl	8002478 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000fa2:	bf00      	nop
 8000fa4:	3728      	adds	r7, #40	; 0x28
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
 8000faa:	bf00      	nop
 8000fac:	20003184 	.word	0x20003184
 8000fb0:	50040000 	.word	0x50040000
 8000fb4:	14f00020 	.word	0x14f00020

08000fb8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b0ac      	sub	sp, #176	; 0xb0
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fc0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	601a      	str	r2, [r3, #0]
 8000fc8:	605a      	str	r2, [r3, #4]
 8000fca:	609a      	str	r2, [r3, #8]
 8000fcc:	60da      	str	r2, [r3, #12]
 8000fce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fd0:	f107 0310 	add.w	r3, r7, #16
 8000fd4:	228c      	movs	r2, #140	; 0x8c
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f00a feb7 	bl	800bd4c <memset>
  if(adcHandle->Instance==ADC1)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a35      	ldr	r2, [pc, #212]	; (80010b8 <HAL_ADC_MspInit+0x100>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d163      	bne.n	80010b0 <HAL_ADC_MspInit+0xf8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000fe8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000fec:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000fee:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8000ff2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ff6:	f107 0310 	add.w	r3, r7, #16
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f006 f978 	bl	80072f0 <HAL_RCCEx_PeriphCLKConfig>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8001006:	f001 fa37 	bl	8002478 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800100a:	4b2c      	ldr	r3, [pc, #176]	; (80010bc <HAL_ADC_MspInit+0x104>)
 800100c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800100e:	4a2b      	ldr	r2, [pc, #172]	; (80010bc <HAL_ADC_MspInit+0x104>)
 8001010:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001014:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001016:	4b29      	ldr	r3, [pc, #164]	; (80010bc <HAL_ADC_MspInit+0x104>)
 8001018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800101a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001022:	4b26      	ldr	r3, [pc, #152]	; (80010bc <HAL_ADC_MspInit+0x104>)
 8001024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001026:	4a25      	ldr	r2, [pc, #148]	; (80010bc <HAL_ADC_MspInit+0x104>)
 8001028:	f043 0301 	orr.w	r3, r3, #1
 800102c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800102e:	4b23      	ldr	r3, [pc, #140]	; (80010bc <HAL_ADC_MspInit+0x104>)
 8001030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001032:	f003 0301 	and.w	r3, r3, #1
 8001036:	60bb      	str	r3, [r7, #8]
 8001038:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800103a:	2301      	movs	r3, #1
 800103c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001040:	2303      	movs	r3, #3
 8001042:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001046:	2300      	movs	r3, #0
 8001048:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800104c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001050:	4619      	mov	r1, r3
 8001052:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001056:	f005 f8d7 	bl	8006208 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800105a:	4b19      	ldr	r3, [pc, #100]	; (80010c0 <HAL_ADC_MspInit+0x108>)
 800105c:	4a19      	ldr	r2, [pc, #100]	; (80010c4 <HAL_ADC_MspInit+0x10c>)
 800105e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001060:	4b17      	ldr	r3, [pc, #92]	; (80010c0 <HAL_ADC_MspInit+0x108>)
 8001062:	2200      	movs	r2, #0
 8001064:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001066:	4b16      	ldr	r3, [pc, #88]	; (80010c0 <HAL_ADC_MspInit+0x108>)
 8001068:	2200      	movs	r2, #0
 800106a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800106c:	4b14      	ldr	r3, [pc, #80]	; (80010c0 <HAL_ADC_MspInit+0x108>)
 800106e:	2200      	movs	r2, #0
 8001070:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001072:	4b13      	ldr	r3, [pc, #76]	; (80010c0 <HAL_ADC_MspInit+0x108>)
 8001074:	2280      	movs	r2, #128	; 0x80
 8001076:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001078:	4b11      	ldr	r3, [pc, #68]	; (80010c0 <HAL_ADC_MspInit+0x108>)
 800107a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800107e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001080:	4b0f      	ldr	r3, [pc, #60]	; (80010c0 <HAL_ADC_MspInit+0x108>)
 8001082:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001086:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001088:	4b0d      	ldr	r3, [pc, #52]	; (80010c0 <HAL_ADC_MspInit+0x108>)
 800108a:	2220      	movs	r2, #32
 800108c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800108e:	4b0c      	ldr	r3, [pc, #48]	; (80010c0 <HAL_ADC_MspInit+0x108>)
 8001090:	2200      	movs	r2, #0
 8001092:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001094:	480a      	ldr	r0, [pc, #40]	; (80010c0 <HAL_ADC_MspInit+0x108>)
 8001096:	f004 fe81 	bl	8005d9c <HAL_DMA_Init>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <HAL_ADC_MspInit+0xec>
    {
      Error_Handler();
 80010a0:	f001 f9ea 	bl	8002478 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	4a06      	ldr	r2, [pc, #24]	; (80010c0 <HAL_ADC_MspInit+0x108>)
 80010a8:	651a      	str	r2, [r3, #80]	; 0x50
 80010aa:	4a05      	ldr	r2, [pc, #20]	; (80010c0 <HAL_ADC_MspInit+0x108>)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010b0:	bf00      	nop
 80010b2:	37b0      	adds	r7, #176	; 0xb0
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	50040000 	.word	0x50040000
 80010bc:	40021000 	.word	0x40021000
 80010c0:	200031ec 	.word	0x200031ec
 80010c4:	40020008 	.word	0x40020008

080010c8 <q15_to_float>:
#define INC_SPECTROGRAM_H_

#include "arm_math.h"

static inline float q15_to_float(q15_t x)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	80fb      	strh	r3, [r7, #6]
	float y;
	arm_q15_to_float(&x, &y, 1);
 80010d2:	f107 010c 	add.w	r1, r7, #12
 80010d6:	1dbb      	adds	r3, r7, #6
 80010d8:	2201      	movs	r2, #1
 80010da:	4618      	mov	r0, r3
 80010dc:	f008 fd04 	bl	8009ae8 <arm_q15_to_float>
	return y;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	ee07 3a90 	vmov	s15, r3
}
 80010e6:	eeb0 0a67 	vmov.f32	s0, s15
 80010ea:	3710      	adds	r7, #16
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}

080010f0 <StartADCAcq>:

static uint32_t packet_cnt = 0;

static volatile int32_t rem_n_bufs = 0;

int StartADCAcq(int32_t n_bufs) {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
	rem_n_bufs = n_bufs;
 80010f8:	4a0b      	ldr	r2, [pc, #44]	; (8001128 <StartADCAcq+0x38>)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	6013      	str	r3, [r2, #0]
	cur_melvec = 0;
 80010fe:	4b0b      	ldr	r3, [pc, #44]	; (800112c <StartADCAcq+0x3c>)
 8001100:	2200      	movs	r2, #0
 8001102:	701a      	strb	r2, [r3, #0]
	// start_cycle_count();
	if (rem_n_bufs != 0) {
 8001104:	4b08      	ldr	r3, [pc, #32]	; (8001128 <StartADCAcq+0x38>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d007      	beq.n	800111c <StartADCAcq+0x2c>
		return HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADCDoubleBuf, 2*ADC_BUF_SIZE);
 800110c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001110:	4907      	ldr	r1, [pc, #28]	; (8001130 <StartADCAcq+0x40>)
 8001112:	4808      	ldr	r0, [pc, #32]	; (8001134 <StartADCAcq+0x44>)
 8001114:	f003 fc64 	bl	80049e0 <HAL_ADC_Start_DMA>
 8001118:	4603      	mov	r3, r0
 800111a:	e000      	b.n	800111e <StartADCAcq+0x2e>
	} else {
		return HAL_OK;
 800111c:	2300      	movs	r3, #0
	}
}
 800111e:	4618      	mov	r0, r3
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	20003d5c 	.word	0x20003d5c
 800112c:	20003a36 	.word	0x20003a36
 8001130:	20003234 	.word	0x20003234
 8001134:	20003184 	.word	0x20003184

08001138 <IsADCFinished>:

int IsADCFinished(void) {
 8001138:	b480      	push	{r7}
 800113a:	af00      	add	r7, sp, #0
	return (rem_n_bufs == 0);
 800113c:	4b05      	ldr	r3, [pc, #20]	; (8001154 <IsADCFinished+0x1c>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2b00      	cmp	r3, #0
 8001142:	bf0c      	ite	eq
 8001144:	2301      	moveq	r3, #1
 8001146:	2300      	movne	r3, #0
 8001148:	b2db      	uxtb	r3, r3
}
 800114a:	4618      	mov	r0, r3
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr
 8001154:	20003d5c 	.word	0x20003d5c

08001158 <StopADCAcq>:

static void StopADCAcq() {
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
	HAL_ADC_Stop_DMA(&hadc1);
 800115c:	4802      	ldr	r0, [pc, #8]	; (8001168 <StopADCAcq+0x10>)
 800115e:	f003 fcfb 	bl	8004b58 <HAL_ADC_Stop_DMA>
}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	20003184 	.word	0x20003184

0800116c <print_spectrogram>:

static void print_spectrogram(void) {
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
#if (DEBUGP == 1)
	start_cycle_count();
 8001172:	f002 ff81 	bl	8004078 <start_cycle_count>
	DEBUG_PRINT("Acquisition complete, sending the following FVs\r\n");
 8001176:	481e      	ldr	r0, [pc, #120]	; (80011f0 <print_spectrogram+0x84>)
 8001178:	f00a fc5a 	bl	800ba30 <puts>
	for(unsigned int j=0; j < N_MELVECS; j++) {
 800117c:	2300      	movs	r3, #0
 800117e:	607b      	str	r3, [r7, #4]
 8001180:	e02b      	b.n	80011da <print_spectrogram+0x6e>
		DEBUG_PRINT("FV #%u:\t", j+1);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	3301      	adds	r3, #1
 8001186:	4619      	mov	r1, r3
 8001188:	481a      	ldr	r0, [pc, #104]	; (80011f4 <print_spectrogram+0x88>)
 800118a:	f00a fbeb 	bl	800b964 <iprintf>
		for(unsigned int i=0; i < MELVEC_LENGTH; i++) {
 800118e:	2300      	movs	r3, #0
 8001190:	603b      	str	r3, [r7, #0]
 8001192:	e019      	b.n	80011c8 <print_spectrogram+0x5c>
			DEBUG_PRINT("%.2f, ", q15_to_float(mel_vectors[j][i]));
 8001194:	4918      	ldr	r1, [pc, #96]	; (80011f8 <print_spectrogram+0x8c>)
 8001196:	687a      	ldr	r2, [r7, #4]
 8001198:	4613      	mov	r3, r2
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	4413      	add	r3, r2
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	683a      	ldr	r2, [r7, #0]
 80011a2:	4413      	add	r3, r2
 80011a4:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 80011a8:	4618      	mov	r0, r3
 80011aa:	f7ff ff8d 	bl	80010c8 <q15_to_float>
 80011ae:	ee10 3a10 	vmov	r3, s0
 80011b2:	4618      	mov	r0, r3
 80011b4:	f7ff f9d8 	bl	8000568 <__aeabi_f2d>
 80011b8:	4602      	mov	r2, r0
 80011ba:	460b      	mov	r3, r1
 80011bc:	480f      	ldr	r0, [pc, #60]	; (80011fc <print_spectrogram+0x90>)
 80011be:	f00a fbd1 	bl	800b964 <iprintf>
		for(unsigned int i=0; i < MELVEC_LENGTH; i++) {
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	3301      	adds	r3, #1
 80011c6:	603b      	str	r3, [r7, #0]
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	2b13      	cmp	r3, #19
 80011cc:	d9e2      	bls.n	8001194 <print_spectrogram+0x28>
		}
		DEBUG_PRINT("\r\n");
 80011ce:	480c      	ldr	r0, [pc, #48]	; (8001200 <print_spectrogram+0x94>)
 80011d0:	f00a fc2e 	bl	800ba30 <puts>
	for(unsigned int j=0; j < N_MELVECS; j++) {
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	3301      	adds	r3, #1
 80011d8:	607b      	str	r3, [r7, #4]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2b13      	cmp	r3, #19
 80011de:	d9d0      	bls.n	8001182 <print_spectrogram+0x16>
	}
	stop_cycle_count("Print FV");
 80011e0:	4808      	ldr	r0, [pc, #32]	; (8001204 <print_spectrogram+0x98>)
 80011e2:	f002 ff79 	bl	80040d8 <stop_cycle_count>
#endif
}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	0800db00 	.word	0x0800db00
 80011f4:	0800db34 	.word	0x0800db34
 80011f8:	20003a38 	.word	0x20003a38
 80011fc:	0800db40 	.word	0x0800db40
 8001200:	0800db48 	.word	0x0800db48
 8001204:	0800db4c 	.word	0x0800db4c

08001208 <print_encoded_packet>:

static void print_encoded_packet(uint8_t *packet) {
 8001208:	b580      	push	{r7, lr}
 800120a:	f5ad 6dd0 	sub.w	sp, sp, #1664	; 0x680
 800120e:	af00      	add	r7, sp, #0
 8001210:	f507 63d0 	add.w	r3, r7, #1664	; 0x680
 8001214:	f2a3 637c 	subw	r3, r3, #1660	; 0x67c
 8001218:	6018      	str	r0, [r3, #0]
#if (DEBUGP == 1)
	char hex_encoded_packet[2*PACKET_LENGTH+1];
	hex_encode(hex_encoded_packet, packet, PACKET_LENGTH);
 800121a:	f507 63d0 	add.w	r3, r7, #1664	; 0x680
 800121e:	f2a3 637c 	subw	r3, r3, #1660	; 0x67c
 8001222:	f107 000c 	add.w	r0, r7, #12
 8001226:	f44f 724e 	mov.w	r2, #824	; 0x338
 800122a:	6819      	ldr	r1, [r3, #0]
 800122c:	f002 ff74 	bl	8004118 <hex_encode>
	DEBUG_PRINT("DF:HEX:%s\r\n", hex_encoded_packet);
 8001230:	f107 030c 	add.w	r3, r7, #12
 8001234:	4619      	mov	r1, r3
 8001236:	4804      	ldr	r0, [pc, #16]	; (8001248 <print_encoded_packet+0x40>)
 8001238:	f00a fb94 	bl	800b964 <iprintf>
#endif
}
 800123c:	bf00      	nop
 800123e:	f507 67d0 	add.w	r7, r7, #1664	; 0x680
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	0800db58 	.word	0x0800db58

0800124c <encode_packet>:

static void encode_packet(uint8_t *packet, uint32_t* packet_cnt) {
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
	// BE encoding of each mel coef
	for (size_t i=0; i<N_MELVECS; i++) {
 8001256:	2300      	movs	r3, #0
 8001258:	60fb      	str	r3, [r7, #12]
 800125a:	e03d      	b.n	80012d8 <encode_packet+0x8c>
		for (size_t j=0; j<MELVEC_LENGTH; j++) {
 800125c:	2300      	movs	r3, #0
 800125e:	60bb      	str	r3, [r7, #8]
 8001260:	e034      	b.n	80012cc <encode_packet+0x80>
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2]   = mel_vectors[i][j] >> 8;
 8001262:	492c      	ldr	r1, [pc, #176]	; (8001314 <encode_packet+0xc8>)
 8001264:	68fa      	ldr	r2, [r7, #12]
 8001266:	4613      	mov	r3, r2
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	4413      	add	r3, r2
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	68ba      	ldr	r2, [r7, #8]
 8001270:	4413      	add	r3, r2
 8001272:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 8001276:	121b      	asrs	r3, r3, #8
 8001278:	b219      	sxth	r1, r3
 800127a:	68fa      	ldr	r2, [r7, #12]
 800127c:	4613      	mov	r3, r2
 800127e:	009b      	lsls	r3, r3, #2
 8001280:	4413      	add	r3, r2
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	461a      	mov	r2, r3
 8001286:	68bb      	ldr	r3, [r7, #8]
 8001288:	4413      	add	r3, r2
 800128a:	3304      	adds	r3, #4
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	4413      	add	r3, r2
 8001292:	b2ca      	uxtb	r2, r1
 8001294:	701a      	strb	r2, [r3, #0]
			(packet+PACKET_HEADER_LENGTH)[(i*MELVEC_LENGTH+j)*2+1] = mel_vectors[i][j] & 0xFF;
 8001296:	491f      	ldr	r1, [pc, #124]	; (8001314 <encode_packet+0xc8>)
 8001298:	68fa      	ldr	r2, [r7, #12]
 800129a:	4613      	mov	r3, r2
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	4413      	add	r3, r2
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	68ba      	ldr	r2, [r7, #8]
 80012a4:	4413      	add	r3, r2
 80012a6:	f931 1013 	ldrsh.w	r1, [r1, r3, lsl #1]
 80012aa:	68fa      	ldr	r2, [r7, #12]
 80012ac:	4613      	mov	r3, r2
 80012ae:	009b      	lsls	r3, r3, #2
 80012b0:	4413      	add	r3, r2
 80012b2:	009b      	lsls	r3, r3, #2
 80012b4:	461a      	mov	r2, r3
 80012b6:	68bb      	ldr	r3, [r7, #8]
 80012b8:	4413      	add	r3, r2
 80012ba:	005b      	lsls	r3, r3, #1
 80012bc:	3309      	adds	r3, #9
 80012be:	687a      	ldr	r2, [r7, #4]
 80012c0:	4413      	add	r3, r2
 80012c2:	b2ca      	uxtb	r2, r1
 80012c4:	701a      	strb	r2, [r3, #0]
		for (size_t j=0; j<MELVEC_LENGTH; j++) {
 80012c6:	68bb      	ldr	r3, [r7, #8]
 80012c8:	3301      	adds	r3, #1
 80012ca:	60bb      	str	r3, [r7, #8]
 80012cc:	68bb      	ldr	r3, [r7, #8]
 80012ce:	2b13      	cmp	r3, #19
 80012d0:	d9c7      	bls.n	8001262 <encode_packet+0x16>
	for (size_t i=0; i<N_MELVECS; i++) {
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	3301      	adds	r3, #1
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	2b13      	cmp	r3, #19
 80012dc:	d9be      	bls.n	800125c <encode_packet+0x10>
		}
	}
	// Write header and tag into the packet.
	make_packet(packet, PAYLOAD_LENGTH, 0, *packet_cnt);
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2200      	movs	r2, #0
 80012e4:	f44f 7148 	mov.w	r1, #800	; 0x320
 80012e8:	6878      	ldr	r0, [r7, #4]
 80012ea:	f001 f9c1 	bl	8002670 <make_packet>
	*packet_cnt += 1;
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	1c5a      	adds	r2, r3, #1
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	601a      	str	r2, [r3, #0]
	if (*packet_cnt == 0) {
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d104      	bne.n	800130a <encode_packet+0xbe>
		// Should not happen as packet_cnt is 32-bit and we send at most 1 packet per second.
		DEBUG_PRINT("Packet counter overflow.\r\n");
 8001300:	4805      	ldr	r0, [pc, #20]	; (8001318 <encode_packet+0xcc>)
 8001302:	f00a fb95 	bl	800ba30 <puts>
		Error_Handler();
 8001306:	f001 f8b7 	bl	8002478 <Error_Handler>
	}
}
 800130a:	bf00      	nop
 800130c:	3710      	adds	r7, #16
 800130e:	46bd      	mov	sp, r7
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20003a38 	.word	0x20003a38
 8001318:	0800db64 	.word	0x0800db64

0800131c <send_spectrogram>:

static void send_spectrogram() {
 800131c:	b580      	push	{r7, lr}
 800131e:	f5ad 7d4e 	sub.w	sp, sp, #824	; 0x338
 8001322:	af00      	add	r7, sp, #0
	uint8_t packet[PACKET_LENGTH];

	start_cycle_count();
 8001324:	f002 fea8 	bl	8004078 <start_cycle_count>
	encode_packet(packet, &packet_cnt);
 8001328:	463b      	mov	r3, r7
 800132a:	490d      	ldr	r1, [pc, #52]	; (8001360 <send_spectrogram+0x44>)
 800132c:	4618      	mov	r0, r3
 800132e:	f7ff ff8d 	bl	800124c <encode_packet>
	stop_cycle_count("Encode packet");
 8001332:	480c      	ldr	r0, [pc, #48]	; (8001364 <send_spectrogram+0x48>)
 8001334:	f002 fed0 	bl	80040d8 <stop_cycle_count>

	start_cycle_count();
 8001338:	f002 fe9e 	bl	8004078 <start_cycle_count>
	S2LP_Send(packet, PACKET_LENGTH);
 800133c:	463b      	mov	r3, r7
 800133e:	f44f 714e 	mov.w	r1, #824	; 0x338
 8001342:	4618      	mov	r0, r3
 8001344:	f001 fb8c 	bl	8002a60 <S2LP_Send>
	stop_cycle_count("Send packet");
 8001348:	4807      	ldr	r0, [pc, #28]	; (8001368 <send_spectrogram+0x4c>)
 800134a:	f002 fec5 	bl	80040d8 <stop_cycle_count>

	print_encoded_packet(packet);
 800134e:	463b      	mov	r3, r7
 8001350:	4618      	mov	r0, r3
 8001352:	f7ff ff59 	bl	8001208 <print_encoded_packet>
}
 8001356:	bf00      	nop
 8001358:	f507 774e 	add.w	r7, r7, #824	; 0x338
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	20003d58 	.word	0x20003d58
 8001364:	0800db80 	.word	0x0800db80
 8001368:	0800db90 	.word	0x0800db90

0800136c <ADC_Callback>:

static void ADC_Callback(int buf_cplt) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
	if (rem_n_bufs != -1) {
 8001374:	4b2c      	ldr	r3, [pc, #176]	; (8001428 <ADC_Callback+0xbc>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800137c:	d004      	beq.n	8001388 <ADC_Callback+0x1c>
		rem_n_bufs--;
 800137e:	4b2a      	ldr	r3, [pc, #168]	; (8001428 <ADC_Callback+0xbc>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	3b01      	subs	r3, #1
 8001384:	4a28      	ldr	r2, [pc, #160]	; (8001428 <ADC_Callback+0xbc>)
 8001386:	6013      	str	r3, [r2, #0]
	}
	if (rem_n_bufs == 0) {
 8001388:	4b27      	ldr	r3, [pc, #156]	; (8001428 <ADC_Callback+0xbc>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d102      	bne.n	8001396 <ADC_Callback+0x2a>
		// stop_cycle_count("Acquisition");
		StopADCAcq();
 8001390:	f7ff fee2 	bl	8001158 <StopADCAcq>
 8001394:	e00c      	b.n	80013b0 <ADC_Callback+0x44>
	} else if (ADCDataRdy[1-buf_cplt]) {
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	f1c3 0301 	rsb	r3, r3, #1
 800139c:	4a23      	ldr	r2, [pc, #140]	; (800142c <ADC_Callback+0xc0>)
 800139e:	5cd3      	ldrb	r3, [r2, r3]
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d004      	beq.n	80013b0 <ADC_Callback+0x44>
		DEBUG_PRINT("Error: ADC Data buffer full\r\n");
 80013a6:	4822      	ldr	r0, [pc, #136]	; (8001430 <ADC_Callback+0xc4>)
 80013a8:	f00a fb42 	bl	800ba30 <puts>
		Error_Handler();
 80013ac:	f001 f864 	bl	8002478 <Error_Handler>
	}

	ADCDataRdy[buf_cplt] = 1;
 80013b0:	4a1e      	ldr	r2, [pc, #120]	; (800142c <ADC_Callback+0xc0>)
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4413      	add	r3, r2
 80013b6:	2201      	movs	r2, #1
 80013b8:	701a      	strb	r2, [r3, #0]
	start_cycle_count();
 80013ba:	f002 fe5d 	bl	8004078 <start_cycle_count>
	Spectrogram_Format((q15_t *)ADCData[buf_cplt]);
 80013be:	4a1d      	ldr	r2, [pc, #116]	; (8001434 <ADC_Callback+0xc8>)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013c6:	4618      	mov	r0, r3
 80013c8:	f002 fb26 	bl	8003a18 <Spectrogram_Format>
	Spectrogram_Compute((q15_t *)ADCData[buf_cplt], mel_vectors[cur_melvec]);
 80013cc:	4a19      	ldr	r2, [pc, #100]	; (8001434 <ADC_Callback+0xc8>)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80013d4:	4b18      	ldr	r3, [pc, #96]	; (8001438 <ADC_Callback+0xcc>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	b2db      	uxtb	r3, r3
 80013da:	4619      	mov	r1, r3
 80013dc:	460b      	mov	r3, r1
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	440b      	add	r3, r1
 80013e2:	00db      	lsls	r3, r3, #3
 80013e4:	4915      	ldr	r1, [pc, #84]	; (800143c <ADC_Callback+0xd0>)
 80013e6:	440b      	add	r3, r1
 80013e8:	4619      	mov	r1, r3
 80013ea:	4610      	mov	r0, r2
 80013ec:	f002 fb3e 	bl	8003a6c <Spectrogram_Compute>
	cur_melvec++;
 80013f0:	4b11      	ldr	r3, [pc, #68]	; (8001438 <ADC_Callback+0xcc>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	3301      	adds	r3, #1
 80013f8:	b2da      	uxtb	r2, r3
 80013fa:	4b0f      	ldr	r3, [pc, #60]	; (8001438 <ADC_Callback+0xcc>)
 80013fc:	701a      	strb	r2, [r3, #0]

	ADCDataRdy[buf_cplt] = 0;
 80013fe:	4a0b      	ldr	r2, [pc, #44]	; (800142c <ADC_Callback+0xc0>)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	4413      	add	r3, r2
 8001404:	2200      	movs	r2, #0
 8001406:	701a      	strb	r2, [r3, #0]
	stop_cycle_count("spectrogramgloe");
 8001408:	480d      	ldr	r0, [pc, #52]	; (8001440 <ADC_Callback+0xd4>)
 800140a:	f002 fe65 	bl	80040d8 <stop_cycle_count>

	if (rem_n_bufs == 0) {
 800140e:	4b06      	ldr	r3, [pc, #24]	; (8001428 <ADC_Callback+0xbc>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d103      	bne.n	800141e <ADC_Callback+0xb2>
		print_spectrogram();
 8001416:	f7ff fea9 	bl	800116c <print_spectrogram>
		send_spectrogram();
 800141a:	f7ff ff7f 	bl	800131c <send_spectrogram>
	}
}
 800141e:	bf00      	nop
 8001420:	3708      	adds	r7, #8
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}
 8001426:	bf00      	nop
 8001428:	20003d5c 	.word	0x20003d5c
 800142c:	20003a34 	.word	0x20003a34
 8001430:	0800db9c 	.word	0x0800db9c
 8001434:	20000000 	.word	0x20000000
 8001438:	20003a36 	.word	0x20003a36
 800143c:	20003a38 	.word	0x20003a38
 8001440:	0800dbbc 	.word	0x0800dbbc

08001444 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b082      	sub	sp, #8
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
	ADC_Callback(1);
 800144c:	2001      	movs	r0, #1
 800144e:	f7ff ff8d 	bl	800136c <ADC_Callback>
}
 8001452:	bf00      	nop
 8001454:	3708      	adds	r7, #8
 8001456:	46bd      	mov	sp, r7
 8001458:	bd80      	pop	{r7, pc}

0800145a <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800145a:	b580      	push	{r7, lr}
 800145c:	b082      	sub	sp, #8
 800145e:	af00      	add	r7, sp, #0
 8001460:	6078      	str	r0, [r7, #4]
	ADC_Callback(0);
 8001462:	2000      	movs	r0, #0
 8001464:	f7ff ff82 	bl	800136c <ADC_Callback>
}
 8001468:	bf00      	nop
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <mul>:
};
static const int BC = 4;
static const int KC = 4;
static const int ROUNDS = 10;

word8 mul(word8 a, word8 b) {
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	460a      	mov	r2, r1
 800147a:	71fb      	strb	r3, [r7, #7]
 800147c:	4613      	mov	r3, r2
 800147e:	71bb      	strb	r3, [r7, #6]
  /* multiply two elements of GF(256)
   * required for MixColumns and InvMixColumns
   */
  if (a && b)
 8001480:	79fb      	ldrb	r3, [r7, #7]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d018      	beq.n	80014b8 <mul+0x48>
 8001486:	79bb      	ldrb	r3, [r7, #6]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d015      	beq.n	80014b8 <mul+0x48>
    return Alogtable[(Logtable[a] + Logtable[b]) % 255];
 800148c:	79fb      	ldrb	r3, [r7, #7]
 800148e:	4a0e      	ldr	r2, [pc, #56]	; (80014c8 <mul+0x58>)
 8001490:	5cd3      	ldrb	r3, [r2, r3]
 8001492:	4619      	mov	r1, r3
 8001494:	79bb      	ldrb	r3, [r7, #6]
 8001496:	4a0c      	ldr	r2, [pc, #48]	; (80014c8 <mul+0x58>)
 8001498:	5cd3      	ldrb	r3, [r2, r3]
 800149a:	18ca      	adds	r2, r1, r3
 800149c:	4b0b      	ldr	r3, [pc, #44]	; (80014cc <mul+0x5c>)
 800149e:	fb83 1302 	smull	r1, r3, r3, r2
 80014a2:	4413      	add	r3, r2
 80014a4:	11d9      	asrs	r1, r3, #7
 80014a6:	17d3      	asrs	r3, r2, #31
 80014a8:	1ac9      	subs	r1, r1, r3
 80014aa:	460b      	mov	r3, r1
 80014ac:	021b      	lsls	r3, r3, #8
 80014ae:	1a5b      	subs	r3, r3, r1
 80014b0:	1ad1      	subs	r1, r2, r3
 80014b2:	4b07      	ldr	r3, [pc, #28]	; (80014d0 <mul+0x60>)
 80014b4:	5c5b      	ldrb	r3, [r3, r1]
 80014b6:	e000      	b.n	80014ba <mul+0x4a>
  else
    return 0;
 80014b8:	2300      	movs	r3, #0
}
 80014ba:	4618      	mov	r0, r3
 80014bc:	370c      	adds	r7, #12
 80014be:	46bd      	mov	sp, r7
 80014c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c4:	4770      	bx	lr
 80014c6:	bf00      	nop
 80014c8:	20000008 	.word	0x20000008
 80014cc:	80808081 	.word	0x80808081
 80014d0:	20000108 	.word	0x20000108

080014d4 <AddRoundKey>:
void AddRoundKey(word8 a[4][MAXBC], word8 rk[4][MAXBC]) {
 80014d4:	b480      	push	{r7}
 80014d6:	b085      	sub	sp, #20
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	6039      	str	r1, [r7, #0]
  /* XOR corresponding text input and round key input bytes
   */
  int i, j;
  for (i = 0; i < 4; i++)
 80014de:	2300      	movs	r3, #0
 80014e0:	60fb      	str	r3, [r7, #12]
 80014e2:	e024      	b.n	800152e <AddRoundKey+0x5a>
    for (j = 0; j < BC; j++)
 80014e4:	2300      	movs	r3, #0
 80014e6:	60bb      	str	r3, [r7, #8]
 80014e8:	e01a      	b.n	8001520 <AddRoundKey+0x4c>
      a[i][j] ^= rk[i][j];
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	00db      	lsls	r3, r3, #3
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	441a      	add	r2, r3
 80014f2:	68bb      	ldr	r3, [r7, #8]
 80014f4:	4413      	add	r3, r2
 80014f6:	7819      	ldrb	r1, [r3, #0]
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	00db      	lsls	r3, r3, #3
 80014fc:	683a      	ldr	r2, [r7, #0]
 80014fe:	441a      	add	r2, r3
 8001500:	68bb      	ldr	r3, [r7, #8]
 8001502:	4413      	add	r3, r2
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	68fa      	ldr	r2, [r7, #12]
 8001508:	00d2      	lsls	r2, r2, #3
 800150a:	6878      	ldr	r0, [r7, #4]
 800150c:	4402      	add	r2, r0
 800150e:	404b      	eors	r3, r1
 8001510:	b2d9      	uxtb	r1, r3
 8001512:	68bb      	ldr	r3, [r7, #8]
 8001514:	4413      	add	r3, r2
 8001516:	460a      	mov	r2, r1
 8001518:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < BC; j++)
 800151a:	68bb      	ldr	r3, [r7, #8]
 800151c:	3301      	adds	r3, #1
 800151e:	60bb      	str	r3, [r7, #8]
 8001520:	2204      	movs	r2, #4
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	4293      	cmp	r3, r2
 8001526:	dbe0      	blt.n	80014ea <AddRoundKey+0x16>
  for (i = 0; i < 4; i++)
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	3301      	adds	r3, #1
 800152c:	60fb      	str	r3, [r7, #12]
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	2b03      	cmp	r3, #3
 8001532:	ddd7      	ble.n	80014e4 <AddRoundKey+0x10>
}
 8001534:	bf00      	nop
 8001536:	bf00      	nop
 8001538:	3714      	adds	r7, #20
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr

08001542 <SubBytes>:
void SubBytes(word8 a[4][MAXBC], word8 box[256]) {
 8001542:	b480      	push	{r7}
 8001544:	b085      	sub	sp, #20
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
 800154a:	6039      	str	r1, [r7, #0]
  /* Replace every byte of the input by the byte at that place
   * in the non-linear S-box
   */
  int i, j;
  for (i = 0; i < 4; i++)
 800154c:	2300      	movs	r3, #0
 800154e:	60fb      	str	r3, [r7, #12]
 8001550:	e01f      	b.n	8001592 <SubBytes+0x50>
    for (j = 0; j < BC; j++)
 8001552:	2300      	movs	r3, #0
 8001554:	60bb      	str	r3, [r7, #8]
 8001556:	e015      	b.n	8001584 <SubBytes+0x42>
      a[i][j] = box[a[i][j]];
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	00db      	lsls	r3, r3, #3
 800155c:	687a      	ldr	r2, [r7, #4]
 800155e:	441a      	add	r2, r3
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	4413      	add	r3, r2
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	461a      	mov	r2, r3
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	4413      	add	r3, r2
 800156c:	68fa      	ldr	r2, [r7, #12]
 800156e:	00d2      	lsls	r2, r2, #3
 8001570:	6879      	ldr	r1, [r7, #4]
 8001572:	440a      	add	r2, r1
 8001574:	7819      	ldrb	r1, [r3, #0]
 8001576:	68bb      	ldr	r3, [r7, #8]
 8001578:	4413      	add	r3, r2
 800157a:	460a      	mov	r2, r1
 800157c:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < BC; j++)
 800157e:	68bb      	ldr	r3, [r7, #8]
 8001580:	3301      	adds	r3, #1
 8001582:	60bb      	str	r3, [r7, #8]
 8001584:	2204      	movs	r2, #4
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	4293      	cmp	r3, r2
 800158a:	dbe5      	blt.n	8001558 <SubBytes+0x16>
  for (i = 0; i < 4; i++)
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	3301      	adds	r3, #1
 8001590:	60fb      	str	r3, [r7, #12]
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	2b03      	cmp	r3, #3
 8001596:	dddc      	ble.n	8001552 <SubBytes+0x10>
}
 8001598:	bf00      	nop
 800159a:	bf00      	nop
 800159c:	3714      	adds	r7, #20
 800159e:	46bd      	mov	sp, r7
 80015a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a4:	4770      	bx	lr
	...

080015a8 <ShiftRows>:

void ShiftRows(word8 a[4][MAXBC], word8 d) {
 80015a8:	b480      	push	{r7}
 80015aa:	b087      	sub	sp, #28
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	460b      	mov	r3, r1
 80015b2:	70fb      	strb	r3, [r7, #3]
  /* Row 0 remains unchanged
   * The other three rows are shifted a variable amount
   */
  word8 tmp[MAXBC];
  int i, j;
  if (d == 0) {
 80015b4:	78fb      	ldrb	r3, [r7, #3]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d146      	bne.n	8001648 <ShiftRows+0xa0>
    for (i = 1; i < 4; i++) {
 80015ba:	2301      	movs	r3, #1
 80015bc:	617b      	str	r3, [r7, #20]
 80015be:	e03f      	b.n	8001640 <ShiftRows+0x98>
      for (j = 0; j < BC; j++)
 80015c0:	2300      	movs	r3, #0
 80015c2:	613b      	str	r3, [r7, #16]
 80015c4:	e01e      	b.n	8001604 <ShiftRows+0x5c>
        tmp[j] = a[i][(j + shifts[BC - 4][i]) % BC];
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	00db      	lsls	r3, r3, #3
 80015ca:	687a      	ldr	r2, [r7, #4]
 80015cc:	18d1      	adds	r1, r2, r3
 80015ce:	2304      	movs	r3, #4
 80015d0:	3b04      	subs	r3, #4
 80015d2:	4a44      	ldr	r2, [pc, #272]	; (80016e4 <ShiftRows+0x13c>)
 80015d4:	009b      	lsls	r3, r3, #2
 80015d6:	441a      	add	r2, r3
 80015d8:	697b      	ldr	r3, [r7, #20]
 80015da:	4413      	add	r3, r2
 80015dc:	781b      	ldrb	r3, [r3, #0]
 80015de:	461a      	mov	r2, r3
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	4413      	add	r3, r2
 80015e4:	2204      	movs	r2, #4
 80015e6:	fb93 f0f2 	sdiv	r0, r3, r2
 80015ea:	fb00 f202 	mul.w	r2, r0, r2
 80015ee:	1a9b      	subs	r3, r3, r2
 80015f0:	5cc9      	ldrb	r1, [r1, r3]
 80015f2:	f107 0208 	add.w	r2, r7, #8
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	4413      	add	r3, r2
 80015fa:	460a      	mov	r2, r1
 80015fc:	701a      	strb	r2, [r3, #0]
      for (j = 0; j < BC; j++)
 80015fe:	693b      	ldr	r3, [r7, #16]
 8001600:	3301      	adds	r3, #1
 8001602:	613b      	str	r3, [r7, #16]
 8001604:	2204      	movs	r2, #4
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	4293      	cmp	r3, r2
 800160a:	dbdc      	blt.n	80015c6 <ShiftRows+0x1e>
      for (j = 0; j < BC; j++)
 800160c:	2300      	movs	r3, #0
 800160e:	613b      	str	r3, [r7, #16]
 8001610:	e00f      	b.n	8001632 <ShiftRows+0x8a>
        a[i][j] = tmp[j];
 8001612:	697b      	ldr	r3, [r7, #20]
 8001614:	00db      	lsls	r3, r3, #3
 8001616:	687a      	ldr	r2, [r7, #4]
 8001618:	441a      	add	r2, r3
 800161a:	f107 0108 	add.w	r1, r7, #8
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	440b      	add	r3, r1
 8001622:	7819      	ldrb	r1, [r3, #0]
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	4413      	add	r3, r2
 8001628:	460a      	mov	r2, r1
 800162a:	701a      	strb	r2, [r3, #0]
      for (j = 0; j < BC; j++)
 800162c:	693b      	ldr	r3, [r7, #16]
 800162e:	3301      	adds	r3, #1
 8001630:	613b      	str	r3, [r7, #16]
 8001632:	2204      	movs	r2, #4
 8001634:	693b      	ldr	r3, [r7, #16]
 8001636:	4293      	cmp	r3, r2
 8001638:	dbeb      	blt.n	8001612 <ShiftRows+0x6a>
    for (i = 1; i < 4; i++) {
 800163a:	697b      	ldr	r3, [r7, #20]
 800163c:	3301      	adds	r3, #1
 800163e:	617b      	str	r3, [r7, #20]
 8001640:	697b      	ldr	r3, [r7, #20]
 8001642:	2b03      	cmp	r3, #3
 8001644:	ddbc      	ble.n	80015c0 <ShiftRows+0x18>
        tmp[j] = a[i][(BC + j - shifts[BC - 4][i]) % BC];
      for (j = 0; j < BC; j++)
        a[i][j] = tmp[j];
    }
  }
}
 8001646:	e046      	b.n	80016d6 <ShiftRows+0x12e>
    for (i = 1; i < 4; i++) {
 8001648:	2301      	movs	r3, #1
 800164a:	617b      	str	r3, [r7, #20]
 800164c:	e040      	b.n	80016d0 <ShiftRows+0x128>
      for (j = 0; j < BC; j++)
 800164e:	2300      	movs	r3, #0
 8001650:	613b      	str	r3, [r7, #16]
 8001652:	e01f      	b.n	8001694 <ShiftRows+0xec>
        tmp[j] = a[i][(BC + j - shifts[BC - 4][i]) % BC];
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	00db      	lsls	r3, r3, #3
 8001658:	687a      	ldr	r2, [r7, #4]
 800165a:	18d1      	adds	r1, r2, r3
 800165c:	2204      	movs	r2, #4
 800165e:	693b      	ldr	r3, [r7, #16]
 8001660:	4413      	add	r3, r2
 8001662:	2204      	movs	r2, #4
 8001664:	3a04      	subs	r2, #4
 8001666:	481f      	ldr	r0, [pc, #124]	; (80016e4 <ShiftRows+0x13c>)
 8001668:	0092      	lsls	r2, r2, #2
 800166a:	4410      	add	r0, r2
 800166c:	697a      	ldr	r2, [r7, #20]
 800166e:	4402      	add	r2, r0
 8001670:	7812      	ldrb	r2, [r2, #0]
 8001672:	1a9b      	subs	r3, r3, r2
 8001674:	2204      	movs	r2, #4
 8001676:	fb93 f0f2 	sdiv	r0, r3, r2
 800167a:	fb00 f202 	mul.w	r2, r0, r2
 800167e:	1a9b      	subs	r3, r3, r2
 8001680:	5cc9      	ldrb	r1, [r1, r3]
 8001682:	f107 0208 	add.w	r2, r7, #8
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	4413      	add	r3, r2
 800168a:	460a      	mov	r2, r1
 800168c:	701a      	strb	r2, [r3, #0]
      for (j = 0; j < BC; j++)
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	3301      	adds	r3, #1
 8001692:	613b      	str	r3, [r7, #16]
 8001694:	2204      	movs	r2, #4
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	4293      	cmp	r3, r2
 800169a:	dbdb      	blt.n	8001654 <ShiftRows+0xac>
      for (j = 0; j < BC; j++)
 800169c:	2300      	movs	r3, #0
 800169e:	613b      	str	r3, [r7, #16]
 80016a0:	e00f      	b.n	80016c2 <ShiftRows+0x11a>
        a[i][j] = tmp[j];
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	441a      	add	r2, r3
 80016aa:	f107 0108 	add.w	r1, r7, #8
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	440b      	add	r3, r1
 80016b2:	7819      	ldrb	r1, [r3, #0]
 80016b4:	693b      	ldr	r3, [r7, #16]
 80016b6:	4413      	add	r3, r2
 80016b8:	460a      	mov	r2, r1
 80016ba:	701a      	strb	r2, [r3, #0]
      for (j = 0; j < BC; j++)
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	3301      	adds	r3, #1
 80016c0:	613b      	str	r3, [r7, #16]
 80016c2:	2204      	movs	r2, #4
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	4293      	cmp	r3, r2
 80016c8:	dbeb      	blt.n	80016a2 <ShiftRows+0xfa>
    for (i = 1; i < 4; i++) {
 80016ca:	697b      	ldr	r3, [r7, #20]
 80016cc:	3301      	adds	r3, #1
 80016ce:	617b      	str	r3, [r7, #20]
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	2b03      	cmp	r3, #3
 80016d4:	ddbb      	ble.n	800164e <ShiftRows+0xa6>
}
 80016d6:	bf00      	nop
 80016d8:	371c      	adds	r7, #28
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	20000380 	.word	0x20000380

080016e8 <MixColumns>:
void MixColumns(word8 a[4][MAXBC]) {
 80016e8:	b590      	push	{r4, r7, lr}
 80016ea:	b08d      	sub	sp, #52	; 0x34
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
  /* Mix the four bytes of every column in a linear way
   */
  word8 b[4][MAXBC];
  int i, j;
  for (j = 0; j < BC; j++)
 80016f0:	2300      	movs	r3, #0
 80016f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80016f4:	e059      	b.n	80017aa <MixColumns+0xc2>
    for (i = 0; i < 4; i++)
 80016f6:	2300      	movs	r3, #0
 80016f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80016fa:	e050      	b.n	800179e <MixColumns+0xb6>
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 80016fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80016fe:	00db      	lsls	r3, r3, #3
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	441a      	add	r2, r3
 8001704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001706:	4413      	add	r3, r2
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	4619      	mov	r1, r3
 800170c:	2002      	movs	r0, #2
 800170e:	f7ff feaf 	bl	8001470 <mul>
 8001712:	4603      	mov	r3, r0
 8001714:	461c      	mov	r4, r3
 8001716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001718:	3301      	adds	r3, #1
 800171a:	425a      	negs	r2, r3
 800171c:	f003 0303 	and.w	r3, r3, #3
 8001720:	f002 0203 	and.w	r2, r2, #3
 8001724:	bf58      	it	pl
 8001726:	4253      	negpl	r3, r2
 8001728:	00db      	lsls	r3, r3, #3
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	441a      	add	r2, r3
 800172e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001730:	4413      	add	r3, r2
 8001732:	781b      	ldrb	r3, [r3, #0]
 8001734:	4619      	mov	r1, r3
 8001736:	2003      	movs	r0, #3
 8001738:	f7ff fe9a 	bl	8001470 <mul>
 800173c:	4603      	mov	r3, r0
 800173e:	4063      	eors	r3, r4
 8001740:	b2da      	uxtb	r2, r3
                a[(i + 2) % 4][j] ^ a[(i + 3) % 4][j];
 8001742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001744:	3302      	adds	r3, #2
 8001746:	4259      	negs	r1, r3
 8001748:	f003 0303 	and.w	r3, r3, #3
 800174c:	f001 0103 	and.w	r1, r1, #3
 8001750:	bf58      	it	pl
 8001752:	424b      	negpl	r3, r1
 8001754:	00db      	lsls	r3, r3, #3
 8001756:	6879      	ldr	r1, [r7, #4]
 8001758:	4419      	add	r1, r3
 800175a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800175c:	440b      	add	r3, r1
 800175e:	781b      	ldrb	r3, [r3, #0]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8001760:	4053      	eors	r3, r2
 8001762:	b2da      	uxtb	r2, r3
                a[(i + 2) % 4][j] ^ a[(i + 3) % 4][j];
 8001764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001766:	3303      	adds	r3, #3
 8001768:	4259      	negs	r1, r3
 800176a:	f003 0303 	and.w	r3, r3, #3
 800176e:	f001 0103 	and.w	r1, r1, #3
 8001772:	bf58      	it	pl
 8001774:	424b      	negpl	r3, r1
 8001776:	00db      	lsls	r3, r3, #3
 8001778:	6879      	ldr	r1, [r7, #4]
 800177a:	4419      	add	r1, r3
 800177c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800177e:	440b      	add	r3, r1
 8001780:	781b      	ldrb	r3, [r3, #0]
      b[i][j] = mul(2, a[i][j]) ^ mul(3, a[(i + 1) % 4][j]) ^
 8001782:	4053      	eors	r3, r2
 8001784:	b2d9      	uxtb	r1, r3
 8001786:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001788:	00db      	lsls	r3, r3, #3
 800178a:	3330      	adds	r3, #48	; 0x30
 800178c:	19da      	adds	r2, r3, r7
 800178e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001790:	4413      	add	r3, r2
 8001792:	3b28      	subs	r3, #40	; 0x28
 8001794:	460a      	mov	r2, r1
 8001796:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 4; i++)
 8001798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800179a:	3301      	adds	r3, #1
 800179c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800179e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017a0:	2b03      	cmp	r3, #3
 80017a2:	ddab      	ble.n	80016fc <MixColumns+0x14>
  for (j = 0; j < BC; j++)
 80017a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017a6:	3301      	adds	r3, #1
 80017a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80017aa:	2204      	movs	r2, #4
 80017ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017ae:	4293      	cmp	r3, r2
 80017b0:	dba1      	blt.n	80016f6 <MixColumns+0xe>
  for (i = 0; i < 4; i++)
 80017b2:	2300      	movs	r3, #0
 80017b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017b6:	e01c      	b.n	80017f2 <MixColumns+0x10a>
    for (j = 0; j < BC; j++)
 80017b8:	2300      	movs	r3, #0
 80017ba:	62bb      	str	r3, [r7, #40]	; 0x28
 80017bc:	e012      	b.n	80017e4 <MixColumns+0xfc>
      a[i][j] = b[i][j];
 80017be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017c0:	00db      	lsls	r3, r3, #3
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	441a      	add	r2, r3
 80017c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017c8:	00db      	lsls	r3, r3, #3
 80017ca:	3330      	adds	r3, #48	; 0x30
 80017cc:	19d9      	adds	r1, r3, r7
 80017ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017d0:	440b      	add	r3, r1
 80017d2:	3b28      	subs	r3, #40	; 0x28
 80017d4:	7819      	ldrb	r1, [r3, #0]
 80017d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017d8:	4413      	add	r3, r2
 80017da:	460a      	mov	r2, r1
 80017dc:	701a      	strb	r2, [r3, #0]
    for (j = 0; j < BC; j++)
 80017de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017e0:	3301      	adds	r3, #1
 80017e2:	62bb      	str	r3, [r7, #40]	; 0x28
 80017e4:	2204      	movs	r2, #4
 80017e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80017e8:	4293      	cmp	r3, r2
 80017ea:	dbe8      	blt.n	80017be <MixColumns+0xd6>
  for (i = 0; i < 4; i++)
 80017ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017ee:	3301      	adds	r3, #1
 80017f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017f4:	2b03      	cmp	r3, #3
 80017f6:	dddf      	ble.n	80017b8 <MixColumns+0xd0>
}
 80017f8:	bf00      	nop
 80017fa:	bf00      	nop
 80017fc:	3734      	adds	r7, #52	; 0x34
 80017fe:	46bd      	mov	sp, r7
 8001800:	bd90      	pop	{r4, r7, pc}
	...

08001804 <KeyExpansion>:
                mul(0xd, a[(i + 2) % 4][j]) ^ mul(0x9, a[(i + 3) % 4][j]);
  for (i = 0; i < 4; i++)
    for (j = 0; j < BC; j++)
      a[i][j] = b[i][j];
}
int KeyExpansion(word8 k[4][MAXKC], word8 W[MAXROUNDS + 1][4][MAXBC]) {
 8001804:	b480      	push	{r7}
 8001806:	b08f      	sub	sp, #60	; 0x3c
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]
  /* Calculate the required round keys
   */
  int i, j, t, RCpointer = 1;
 800180e:	2301      	movs	r3, #1
 8001810:	62bb      	str	r3, [r7, #40]	; 0x28
  word8 tk[4][MAXKC];
  for (j = 0; j < KC; j++)
 8001812:	2300      	movs	r3, #0
 8001814:	633b      	str	r3, [r7, #48]	; 0x30
 8001816:	e01b      	b.n	8001850 <KeyExpansion+0x4c>
    for (i = 0; i < 4; i++)
 8001818:	2300      	movs	r3, #0
 800181a:	637b      	str	r3, [r7, #52]	; 0x34
 800181c:	e012      	b.n	8001844 <KeyExpansion+0x40>
      tk[i][j] = k[i][j];
 800181e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001820:	00db      	lsls	r3, r3, #3
 8001822:	687a      	ldr	r2, [r7, #4]
 8001824:	441a      	add	r2, r3
 8001826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001828:	4413      	add	r3, r2
 800182a:	7819      	ldrb	r1, [r3, #0]
 800182c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800182e:	00db      	lsls	r3, r3, #3
 8001830:	3338      	adds	r3, #56	; 0x38
 8001832:	19da      	adds	r2, r3, r7
 8001834:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001836:	4413      	add	r3, r2
 8001838:	3b30      	subs	r3, #48	; 0x30
 800183a:	460a      	mov	r2, r1
 800183c:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 4; i++)
 800183e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001840:	3301      	adds	r3, #1
 8001842:	637b      	str	r3, [r7, #52]	; 0x34
 8001844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001846:	2b03      	cmp	r3, #3
 8001848:	dde9      	ble.n	800181e <KeyExpansion+0x1a>
  for (j = 0; j < KC; j++)
 800184a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800184c:	3301      	adds	r3, #1
 800184e:	633b      	str	r3, [r7, #48]	; 0x30
 8001850:	2204      	movs	r2, #4
 8001852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001854:	4293      	cmp	r3, r2
 8001856:	dbdf      	blt.n	8001818 <KeyExpansion+0x14>
  t = 0;
 8001858:	2300      	movs	r3, #0
 800185a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* copy values into round key array */
  for (j = 0; (j < KC) && (t < (ROUNDS + 1) * BC); j++, t++)
 800185c:	2300      	movs	r3, #0
 800185e:	633b      	str	r3, [r7, #48]	; 0x30
 8001860:	e02a      	b.n	80018b8 <KeyExpansion+0xb4>
    for (i = 0; i < 4; i++)
 8001862:	2300      	movs	r3, #0
 8001864:	637b      	str	r3, [r7, #52]	; 0x34
 8001866:	e01e      	b.n	80018a6 <KeyExpansion+0xa2>
      W[t / BC][i][t % BC] = tk[i][j];
 8001868:	2204      	movs	r2, #4
 800186a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800186c:	fb93 f3f2 	sdiv	r3, r3, r2
 8001870:	015b      	lsls	r3, r3, #5
 8001872:	683a      	ldr	r2, [r7, #0]
 8001874:	18d1      	adds	r1, r2, r3
 8001876:	2204      	movs	r2, #4
 8001878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800187a:	fb93 f0f2 	sdiv	r0, r3, r2
 800187e:	fb00 f202 	mul.w	r2, r0, r2
 8001882:	1a9b      	subs	r3, r3, r2
 8001884:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001886:	00d2      	lsls	r2, r2, #3
 8001888:	3238      	adds	r2, #56	; 0x38
 800188a:	19d0      	adds	r0, r2, r7
 800188c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800188e:	4402      	add	r2, r0
 8001890:	3a30      	subs	r2, #48	; 0x30
 8001892:	7810      	ldrb	r0, [r2, #0]
 8001894:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001896:	00d2      	lsls	r2, r2, #3
 8001898:	440a      	add	r2, r1
 800189a:	4413      	add	r3, r2
 800189c:	4602      	mov	r2, r0
 800189e:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 4; i++)
 80018a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018a2:	3301      	adds	r3, #1
 80018a4:	637b      	str	r3, [r7, #52]	; 0x34
 80018a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018a8:	2b03      	cmp	r3, #3
 80018aa:	dddd      	ble.n	8001868 <KeyExpansion+0x64>
  for (j = 0; (j < KC) && (t < (ROUNDS + 1) * BC); j++, t++)
 80018ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018ae:	3301      	adds	r3, #1
 80018b0:	633b      	str	r3, [r7, #48]	; 0x30
 80018b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018b4:	3301      	adds	r3, #1
 80018b6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018b8:	2204      	movs	r2, #4
 80018ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018bc:	4293      	cmp	r3, r2
 80018be:	f280 8129 	bge.w	8001b14 <KeyExpansion+0x310>
 80018c2:	230a      	movs	r3, #10
 80018c4:	3301      	adds	r3, #1
 80018c6:	2204      	movs	r2, #4
 80018c8:	fb02 f303 	mul.w	r3, r2, r3
 80018cc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018ce:	429a      	cmp	r2, r3
 80018d0:	dbc7      	blt.n	8001862 <KeyExpansion+0x5e>
  while (t < (ROUNDS + 1) * BC) {
 80018d2:	e11f      	b.n	8001b14 <KeyExpansion+0x310>
    /* while not enough round key material calculated,
     * calculate new values
     */
    for (i = 0; i < 4; i++)
 80018d4:	2300      	movs	r3, #0
 80018d6:	637b      	str	r3, [r7, #52]	; 0x34
 80018d8:	e024      	b.n	8001924 <KeyExpansion+0x120>
      tk[i][0] ^= S[tk[(i + 1) % 4][KC - 1]];
 80018da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018dc:	00db      	lsls	r3, r3, #3
 80018de:	3338      	adds	r3, #56	; 0x38
 80018e0:	443b      	add	r3, r7
 80018e2:	f813 2c30 	ldrb.w	r2, [r3, #-48]
 80018e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018e8:	3301      	adds	r3, #1
 80018ea:	4259      	negs	r1, r3
 80018ec:	f003 0303 	and.w	r3, r3, #3
 80018f0:	f001 0103 	and.w	r1, r1, #3
 80018f4:	bf58      	it	pl
 80018f6:	424b      	negpl	r3, r1
 80018f8:	2104      	movs	r1, #4
 80018fa:	3901      	subs	r1, #1
 80018fc:	00db      	lsls	r3, r3, #3
 80018fe:	3338      	adds	r3, #56	; 0x38
 8001900:	443b      	add	r3, r7
 8001902:	440b      	add	r3, r1
 8001904:	3b30      	subs	r3, #48	; 0x30
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	4619      	mov	r1, r3
 800190a:	4b8a      	ldr	r3, [pc, #552]	; (8001b34 <KeyExpansion+0x330>)
 800190c:	5c5b      	ldrb	r3, [r3, r1]
 800190e:	4053      	eors	r3, r2
 8001910:	b2da      	uxtb	r2, r3
 8001912:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001914:	00db      	lsls	r3, r3, #3
 8001916:	3338      	adds	r3, #56	; 0x38
 8001918:	443b      	add	r3, r7
 800191a:	f803 2c30 	strb.w	r2, [r3, #-48]
    for (i = 0; i < 4; i++)
 800191e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001920:	3301      	adds	r3, #1
 8001922:	637b      	str	r3, [r7, #52]	; 0x34
 8001924:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001926:	2b03      	cmp	r3, #3
 8001928:	ddd7      	ble.n	80018da <KeyExpansion+0xd6>
    tk[0][0] ^= RC[RCpointer++];
 800192a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800192c:	1c5a      	adds	r2, r3, #1
 800192e:	62ba      	str	r2, [r7, #40]	; 0x28
 8001930:	4a81      	ldr	r2, [pc, #516]	; (8001b38 <KeyExpansion+0x334>)
 8001932:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001936:	7a3a      	ldrb	r2, [r7, #8]
 8001938:	b2db      	uxtb	r3, r3
 800193a:	4053      	eors	r3, r2
 800193c:	b2db      	uxtb	r3, r3
 800193e:	723b      	strb	r3, [r7, #8]

    if (KC <= 6)
 8001940:	2304      	movs	r3, #4
 8001942:	2b06      	cmp	r3, #6
 8001944:	dc2f      	bgt.n	80019a6 <KeyExpansion+0x1a2>
      for (j = 1; j < KC; j++)
 8001946:	2301      	movs	r3, #1
 8001948:	633b      	str	r3, [r7, #48]	; 0x30
 800194a:	e027      	b.n	800199c <KeyExpansion+0x198>
        for (i = 0; i < 4; i++)
 800194c:	2300      	movs	r3, #0
 800194e:	637b      	str	r3, [r7, #52]	; 0x34
 8001950:	e01e      	b.n	8001990 <KeyExpansion+0x18c>
          tk[i][j] ^= tk[i][j - 1];
 8001952:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001954:	00db      	lsls	r3, r3, #3
 8001956:	3338      	adds	r3, #56	; 0x38
 8001958:	19da      	adds	r2, r3, r7
 800195a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800195c:	4413      	add	r3, r2
 800195e:	3b30      	subs	r3, #48	; 0x30
 8001960:	781a      	ldrb	r2, [r3, #0]
 8001962:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001964:	3b01      	subs	r3, #1
 8001966:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001968:	00c9      	lsls	r1, r1, #3
 800196a:	3138      	adds	r1, #56	; 0x38
 800196c:	4439      	add	r1, r7
 800196e:	440b      	add	r3, r1
 8001970:	3b30      	subs	r3, #48	; 0x30
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	4053      	eors	r3, r2
 8001976:	b2d9      	uxtb	r1, r3
 8001978:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800197a:	00db      	lsls	r3, r3, #3
 800197c:	3338      	adds	r3, #56	; 0x38
 800197e:	19da      	adds	r2, r3, r7
 8001980:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001982:	4413      	add	r3, r2
 8001984:	3b30      	subs	r3, #48	; 0x30
 8001986:	460a      	mov	r2, r1
 8001988:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < 4; i++)
 800198a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800198c:	3301      	adds	r3, #1
 800198e:	637b      	str	r3, [r7, #52]	; 0x34
 8001990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001992:	2b03      	cmp	r3, #3
 8001994:	dddd      	ble.n	8001952 <KeyExpansion+0x14e>
      for (j = 1; j < KC; j++)
 8001996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001998:	3301      	adds	r3, #1
 800199a:	633b      	str	r3, [r7, #48]	; 0x30
 800199c:	2204      	movs	r2, #4
 800199e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019a0:	4293      	cmp	r3, r2
 80019a2:	dbd3      	blt.n	800194c <KeyExpansion+0x148>
 80019a4:	e07c      	b.n	8001aa0 <KeyExpansion+0x29c>
    else {
      for (j = 1; j < 4; j++)
 80019a6:	2301      	movs	r3, #1
 80019a8:	633b      	str	r3, [r7, #48]	; 0x30
 80019aa:	e027      	b.n	80019fc <KeyExpansion+0x1f8>
        for (i = 0; i < 4; i++)
 80019ac:	2300      	movs	r3, #0
 80019ae:	637b      	str	r3, [r7, #52]	; 0x34
 80019b0:	e01e      	b.n	80019f0 <KeyExpansion+0x1ec>
          tk[i][j] ^= tk[i][j - 1];
 80019b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019b4:	00db      	lsls	r3, r3, #3
 80019b6:	3338      	adds	r3, #56	; 0x38
 80019b8:	19da      	adds	r2, r3, r7
 80019ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019bc:	4413      	add	r3, r2
 80019be:	3b30      	subs	r3, #48	; 0x30
 80019c0:	781a      	ldrb	r2, [r3, #0]
 80019c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019c4:	3b01      	subs	r3, #1
 80019c6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80019c8:	00c9      	lsls	r1, r1, #3
 80019ca:	3138      	adds	r1, #56	; 0x38
 80019cc:	4439      	add	r1, r7
 80019ce:	440b      	add	r3, r1
 80019d0:	3b30      	subs	r3, #48	; 0x30
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	4053      	eors	r3, r2
 80019d6:	b2d9      	uxtb	r1, r3
 80019d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019da:	00db      	lsls	r3, r3, #3
 80019dc:	3338      	adds	r3, #56	; 0x38
 80019de:	19da      	adds	r2, r3, r7
 80019e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019e2:	4413      	add	r3, r2
 80019e4:	3b30      	subs	r3, #48	; 0x30
 80019e6:	460a      	mov	r2, r1
 80019e8:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < 4; i++)
 80019ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019ec:	3301      	adds	r3, #1
 80019ee:	637b      	str	r3, [r7, #52]	; 0x34
 80019f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019f2:	2b03      	cmp	r3, #3
 80019f4:	dddd      	ble.n	80019b2 <KeyExpansion+0x1ae>
      for (j = 1; j < 4; j++)
 80019f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019f8:	3301      	adds	r3, #1
 80019fa:	633b      	str	r3, [r7, #48]	; 0x30
 80019fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019fe:	2b03      	cmp	r3, #3
 8001a00:	ddd4      	ble.n	80019ac <KeyExpansion+0x1a8>
      for (i = 0; i < 4; i++)
 8001a02:	2300      	movs	r3, #0
 8001a04:	637b      	str	r3, [r7, #52]	; 0x34
 8001a06:	e019      	b.n	8001a3c <KeyExpansion+0x238>
        tk[i][4] ^= S[tk[i][3]];
 8001a08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a0a:	00db      	lsls	r3, r3, #3
 8001a0c:	3338      	adds	r3, #56	; 0x38
 8001a0e:	443b      	add	r3, r7
 8001a10:	f813 2c2c 	ldrb.w	r2, [r3, #-44]
 8001a14:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a16:	00db      	lsls	r3, r3, #3
 8001a18:	3338      	adds	r3, #56	; 0x38
 8001a1a:	443b      	add	r3, r7
 8001a1c:	f813 3c2d 	ldrb.w	r3, [r3, #-45]
 8001a20:	4619      	mov	r1, r3
 8001a22:	4b44      	ldr	r3, [pc, #272]	; (8001b34 <KeyExpansion+0x330>)
 8001a24:	5c5b      	ldrb	r3, [r3, r1]
 8001a26:	4053      	eors	r3, r2
 8001a28:	b2da      	uxtb	r2, r3
 8001a2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a2c:	00db      	lsls	r3, r3, #3
 8001a2e:	3338      	adds	r3, #56	; 0x38
 8001a30:	443b      	add	r3, r7
 8001a32:	f803 2c2c 	strb.w	r2, [r3, #-44]
      for (i = 0; i < 4; i++)
 8001a36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a38:	3301      	adds	r3, #1
 8001a3a:	637b      	str	r3, [r7, #52]	; 0x34
 8001a3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a3e:	2b03      	cmp	r3, #3
 8001a40:	dde2      	ble.n	8001a08 <KeyExpansion+0x204>
      for (j = 5; j < KC; j++)
 8001a42:	2305      	movs	r3, #5
 8001a44:	633b      	str	r3, [r7, #48]	; 0x30
 8001a46:	e027      	b.n	8001a98 <KeyExpansion+0x294>
        for (i = 0; i < 4; i++)
 8001a48:	2300      	movs	r3, #0
 8001a4a:	637b      	str	r3, [r7, #52]	; 0x34
 8001a4c:	e01e      	b.n	8001a8c <KeyExpansion+0x288>
          tk[i][j] ^= tk[i][j - 1];
 8001a4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a50:	00db      	lsls	r3, r3, #3
 8001a52:	3338      	adds	r3, #56	; 0x38
 8001a54:	19da      	adds	r2, r3, r7
 8001a56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a58:	4413      	add	r3, r2
 8001a5a:	3b30      	subs	r3, #48	; 0x30
 8001a5c:	781a      	ldrb	r2, [r3, #0]
 8001a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a60:	3b01      	subs	r3, #1
 8001a62:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001a64:	00c9      	lsls	r1, r1, #3
 8001a66:	3138      	adds	r1, #56	; 0x38
 8001a68:	4439      	add	r1, r7
 8001a6a:	440b      	add	r3, r1
 8001a6c:	3b30      	subs	r3, #48	; 0x30
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	4053      	eors	r3, r2
 8001a72:	b2d9      	uxtb	r1, r3
 8001a74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a76:	00db      	lsls	r3, r3, #3
 8001a78:	3338      	adds	r3, #56	; 0x38
 8001a7a:	19da      	adds	r2, r3, r7
 8001a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a7e:	4413      	add	r3, r2
 8001a80:	3b30      	subs	r3, #48	; 0x30
 8001a82:	460a      	mov	r2, r1
 8001a84:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < 4; i++)
 8001a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a88:	3301      	adds	r3, #1
 8001a8a:	637b      	str	r3, [r7, #52]	; 0x34
 8001a8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a8e:	2b03      	cmp	r3, #3
 8001a90:	dddd      	ble.n	8001a4e <KeyExpansion+0x24a>
      for (j = 5; j < KC; j++)
 8001a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a94:	3301      	adds	r3, #1
 8001a96:	633b      	str	r3, [r7, #48]	; 0x30
 8001a98:	2204      	movs	r2, #4
 8001a9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	dbd3      	blt.n	8001a48 <KeyExpansion+0x244>
    }
    /* copy values into round key array */
    for (j = 0; (j < KC) && (t < (ROUNDS + 1) * BC); j++, t++)
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	633b      	str	r3, [r7, #48]	; 0x30
 8001aa4:	e02a      	b.n	8001afc <KeyExpansion+0x2f8>
      for (i = 0; i < 4; i++)
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	637b      	str	r3, [r7, #52]	; 0x34
 8001aaa:	e01e      	b.n	8001aea <KeyExpansion+0x2e6>
        W[t / BC][i][t % BC] = tk[i][j];
 8001aac:	2204      	movs	r2, #4
 8001aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ab0:	fb93 f3f2 	sdiv	r3, r3, r2
 8001ab4:	015b      	lsls	r3, r3, #5
 8001ab6:	683a      	ldr	r2, [r7, #0]
 8001ab8:	18d1      	adds	r1, r2, r3
 8001aba:	2204      	movs	r2, #4
 8001abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001abe:	fb93 f0f2 	sdiv	r0, r3, r2
 8001ac2:	fb00 f202 	mul.w	r2, r0, r2
 8001ac6:	1a9b      	subs	r3, r3, r2
 8001ac8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001aca:	00d2      	lsls	r2, r2, #3
 8001acc:	3238      	adds	r2, #56	; 0x38
 8001ace:	19d0      	adds	r0, r2, r7
 8001ad0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001ad2:	4402      	add	r2, r0
 8001ad4:	3a30      	subs	r2, #48	; 0x30
 8001ad6:	7810      	ldrb	r0, [r2, #0]
 8001ad8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001ada:	00d2      	lsls	r2, r2, #3
 8001adc:	440a      	add	r2, r1
 8001ade:	4413      	add	r3, r2
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	701a      	strb	r2, [r3, #0]
      for (i = 0; i < 4; i++)
 8001ae4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ae6:	3301      	adds	r3, #1
 8001ae8:	637b      	str	r3, [r7, #52]	; 0x34
 8001aea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001aec:	2b03      	cmp	r3, #3
 8001aee:	dddd      	ble.n	8001aac <KeyExpansion+0x2a8>
    for (j = 0; (j < KC) && (t < (ROUNDS + 1) * BC); j++, t++)
 8001af0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001af2:	3301      	adds	r3, #1
 8001af4:	633b      	str	r3, [r7, #48]	; 0x30
 8001af6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001af8:	3301      	adds	r3, #1
 8001afa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001afc:	2204      	movs	r2, #4
 8001afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b00:	4293      	cmp	r3, r2
 8001b02:	da07      	bge.n	8001b14 <KeyExpansion+0x310>
 8001b04:	230a      	movs	r3, #10
 8001b06:	3301      	adds	r3, #1
 8001b08:	2204      	movs	r2, #4
 8001b0a:	fb02 f303 	mul.w	r3, r2, r3
 8001b0e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b10:	429a      	cmp	r2, r3
 8001b12:	dbc8      	blt.n	8001aa6 <KeyExpansion+0x2a2>
  while (t < (ROUNDS + 1) * BC) {
 8001b14:	230a      	movs	r3, #10
 8001b16:	3301      	adds	r3, #1
 8001b18:	2204      	movs	r2, #4
 8001b1a:	fb02 f303 	mul.w	r3, r2, r3
 8001b1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001b20:	429a      	cmp	r2, r3
 8001b22:	f6ff aed7 	blt.w	80018d4 <KeyExpansion+0xd0>
  }
  return 0;
 8001b26:	2300      	movs	r3, #0
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	373c      	adds	r7, #60	; 0x3c
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr
 8001b34:	20000208 	.word	0x20000208
 8001b38:	20000308 	.word	0x20000308

08001b3c <Encrypt>:
int Encrypt(word8 a[4][MAXBC], word8 rk[MAXROUNDS + 1][4][MAXBC]) {
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
  /* Encryption of one block.
   */
  int r;
  /* begin with a key addition
   * */
  AddRoundKey(a, rk[0]);
 8001b46:	6839      	ldr	r1, [r7, #0]
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f7ff fcc3 	bl	80014d4 <AddRoundKey>
  /* ROUNDS-1 ordinary rounds
   */
  for (r = 1; r < ROUNDS; r++) {
 8001b4e:	2301      	movs	r3, #1
 8001b50:	60fb      	str	r3, [r7, #12]
 8001b52:	e015      	b.n	8001b80 <Encrypt+0x44>
    SubBytes(a, S);
 8001b54:	4917      	ldr	r1, [pc, #92]	; (8001bb4 <Encrypt+0x78>)
 8001b56:	6878      	ldr	r0, [r7, #4]
 8001b58:	f7ff fcf3 	bl	8001542 <SubBytes>
    ShiftRows(a, 0);
 8001b5c:	2100      	movs	r1, #0
 8001b5e:	6878      	ldr	r0, [r7, #4]
 8001b60:	f7ff fd22 	bl	80015a8 <ShiftRows>
    MixColumns(a);
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f7ff fdbf 	bl	80016e8 <MixColumns>
    AddRoundKey(a, rk[r]);
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	015b      	lsls	r3, r3, #5
 8001b6e:	683a      	ldr	r2, [r7, #0]
 8001b70:	4413      	add	r3, r2
 8001b72:	4619      	mov	r1, r3
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f7ff fcad 	bl	80014d4 <AddRoundKey>
  for (r = 1; r < ROUNDS; r++) {
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	220a      	movs	r2, #10
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	4293      	cmp	r3, r2
 8001b86:	dbe5      	blt.n	8001b54 <Encrypt+0x18>
  }
  /* Last round is special: there is no MixColumns
   */
  SubBytes(a, S);
 8001b88:	490a      	ldr	r1, [pc, #40]	; (8001bb4 <Encrypt+0x78>)
 8001b8a:	6878      	ldr	r0, [r7, #4]
 8001b8c:	f7ff fcd9 	bl	8001542 <SubBytes>
  ShiftRows(a, 0);
 8001b90:	2100      	movs	r1, #0
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	f7ff fd08 	bl	80015a8 <ShiftRows>
  AddRoundKey(a, rk[ROUNDS]);
 8001b98:	230a      	movs	r3, #10
 8001b9a:	015b      	lsls	r3, r3, #5
 8001b9c:	683a      	ldr	r2, [r7, #0]
 8001b9e:	4413      	add	r3, r2
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	6878      	ldr	r0, [r7, #4]
 8001ba4:	f7ff fc96 	bl	80014d4 <AddRoundKey>
  return 0;
 8001ba8:	2300      	movs	r3, #0
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3710      	adds	r7, #16
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	20000208 	.word	0x20000208

08001bb8 <AES128_encrypt>:
   */
  AddRoundKey(a, rk[0]);
  return 0;
}

void AES128_encrypt(word8* block, const word8* key) {
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
 8001bbe:	af00      	add	r7, sp, #0
 8001bc0:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001bc4:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 8001bc8:	6018      	str	r0, [r3, #0]
 8001bca:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001bce:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 8001bd2:	6019      	str	r1, [r3, #0]
  word8 a[4][MAXBC], rk[MAXROUNDS + 1][4][MAXBC], sk[4][MAXKC];
  for (int j=0; j<4; j++) {
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
 8001bda:	e046      	b.n	8001c6a <AES128_encrypt+0xb2>
      for (int i=0; i<4; i++) {
 8001bdc:	2300      	movs	r3, #0
 8001bde:	f8c7 3230 	str.w	r3, [r7, #560]	; 0x230
 8001be2:	e039      	b.n	8001c58 <AES128_encrypt+0xa0>
          a[i][j] = block[4*j+i];
 8001be4:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8001be8:	009a      	lsls	r2, r3, #2
 8001bea:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
 8001bee:	4413      	add	r3, r2
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001bf6:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	7819      	ldrb	r1, [r3, #0]
 8001c00:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
 8001c04:	00db      	lsls	r3, r3, #3
 8001c06:	f503 730e 	add.w	r3, r3, #568	; 0x238
 8001c0a:	19da      	adds	r2, r3, r7
 8001c0c:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8001c10:	4413      	add	r3, r2
 8001c12:	3b30      	subs	r3, #48	; 0x30
 8001c14:	460a      	mov	r2, r1
 8001c16:	701a      	strb	r2, [r3, #0]
          sk[i][j] = key[4*j+i];
 8001c18:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8001c1c:	009a      	lsls	r2, r3, #2
 8001c1e:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
 8001c22:	4413      	add	r3, r2
 8001c24:	461a      	mov	r2, r3
 8001c26:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001c2a:	f5a3 730e 	sub.w	r3, r3, #568	; 0x238
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4413      	add	r3, r2
 8001c32:	7819      	ldrb	r1, [r3, #0]
 8001c34:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001c38:	f5a3 720c 	sub.w	r2, r3, #560	; 0x230
 8001c3c:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
 8001c40:	00db      	lsls	r3, r3, #3
 8001c42:	441a      	add	r2, r3
 8001c44:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8001c48:	4413      	add	r3, r2
 8001c4a:	460a      	mov	r2, r1
 8001c4c:	701a      	strb	r2, [r3, #0]
      for (int i=0; i<4; i++) {
 8001c4e:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
 8001c52:	3301      	adds	r3, #1
 8001c54:	f8c7 3230 	str.w	r3, [r7, #560]	; 0x230
 8001c58:	f8d7 3230 	ldr.w	r3, [r7, #560]	; 0x230
 8001c5c:	2b03      	cmp	r3, #3
 8001c5e:	ddc1      	ble.n	8001be4 <AES128_encrypt+0x2c>
  for (int j=0; j<4; j++) {
 8001c60:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8001c64:	3301      	adds	r3, #1
 8001c66:	f8c7 3234 	str.w	r3, [r7, #564]	; 0x234
 8001c6a:	f8d7 3234 	ldr.w	r3, [r7, #564]	; 0x234
 8001c6e:	2b03      	cmp	r3, #3
 8001c70:	ddb4      	ble.n	8001bdc <AES128_encrypt+0x24>
      }
  }
  KeyExpansion(sk, rk);
 8001c72:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001c76:	f107 0308 	add.w	r3, r7, #8
 8001c7a:	4611      	mov	r1, r2
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7ff fdc1 	bl	8001804 <KeyExpansion>
  Encrypt(a, rk);
 8001c82:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001c86:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8001c8a:	4611      	mov	r1, r2
 8001c8c:	4618      	mov	r0, r3
 8001c8e:	f7ff ff55 	bl	8001b3c <Encrypt>
  for (int j=0; j<4; j++) {
 8001c92:	2300      	movs	r3, #0
 8001c94:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
 8001c98:	e02a      	b.n	8001cf0 <AES128_encrypt+0x138>
      for (int i=0; i<4; i++) {
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
 8001ca0:	e01d      	b.n	8001cde <AES128_encrypt+0x126>
          block[4*j+i] = a[i][j];
 8001ca2:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8001ca6:	009a      	lsls	r2, r3, #2
 8001ca8:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 8001cac:	4413      	add	r3, r2
 8001cae:	461a      	mov	r2, r3
 8001cb0:	f507 730e 	add.w	r3, r7, #568	; 0x238
 8001cb4:	f5a3 730d 	sub.w	r3, r3, #564	; 0x234
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4413      	add	r3, r2
 8001cbc:	f8d7 2228 	ldr.w	r2, [r7, #552]	; 0x228
 8001cc0:	00d2      	lsls	r2, r2, #3
 8001cc2:	f502 720e 	add.w	r2, r2, #568	; 0x238
 8001cc6:	19d1      	adds	r1, r2, r7
 8001cc8:	f8d7 222c 	ldr.w	r2, [r7, #556]	; 0x22c
 8001ccc:	440a      	add	r2, r1
 8001cce:	3a30      	subs	r2, #48	; 0x30
 8001cd0:	7812      	ldrb	r2, [r2, #0]
 8001cd2:	701a      	strb	r2, [r3, #0]
      for (int i=0; i<4; i++) {
 8001cd4:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 8001cd8:	3301      	adds	r3, #1
 8001cda:	f8c7 3228 	str.w	r3, [r7, #552]	; 0x228
 8001cde:	f8d7 3228 	ldr.w	r3, [r7, #552]	; 0x228
 8001ce2:	2b03      	cmp	r3, #3
 8001ce4:	dddd      	ble.n	8001ca2 <AES128_encrypt+0xea>
  for (int j=0; j<4; j++) {
 8001ce6:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8001cea:	3301      	adds	r3, #1
 8001cec:	f8c7 322c 	str.w	r3, [r7, #556]	; 0x22c
 8001cf0:	f8d7 322c 	ldr.w	r3, [r7, #556]	; 0x22c
 8001cf4:	2b03      	cmp	r3, #3
 8001cf6:	ddd0      	ble.n	8001c9a <AES128_encrypt+0xe2>
      }
  }
}
 8001cf8:	bf00      	nop
 8001cfa:	bf00      	nop
 8001cfc:	f507 770e 	add.w	r7, r7, #568	; 0x238
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}

08001d04 <arm_absmax_q15>:
void arm_absmax_q15(
  const q15_t * pSrc,
        uint32_t blockSize,
        q15_t * pResult,
        uint32_t * pIndex)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b09d      	sub	sp, #116	; 0x74
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	60f8      	str	r0, [r7, #12]
 8001d0c:	60b9      	str	r1, [r7, #8]
 8001d0e:	607a      	str	r2, [r7, #4]
 8001d10:	603b      	str	r3, [r7, #0]
        q15_t cur_absmax, out;                     /* Temporary variables to store the output value. */\
        uint32_t blkCnt, outIndex;                     /* Loop counter */                                   \
        uint32_t index;                                /* index of maximum value */                         \
                                                                                                            \
  /* Initialize index value to zero. */                                                                     \
  outIndex = 0U;                                                                                            \
 8001d12:	2300      	movs	r3, #0
 8001d14:	667b      	str	r3, [r7, #100]	; 0x64
  /* Load first input value that act as reference value for comparision */                                  \
  out = *pSrc++;                                                                                            \
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	1c9a      	adds	r2, r3, #2
 8001d1a:	60fa      	str	r2, [r7, #12]
 8001d1c:	881b      	ldrh	r3, [r3, #0]
 8001d1e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  out = (out > 0) ? out : (q15_t)__QSUB16(0, out);                                                                           \
 8001d22:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	; 0x6e
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	dc0c      	bgt.n	8001d44 <arm_absmax_q15+0x40>
 8001d2a:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	; 0x6e
 8001d2e:	2200      	movs	r2, #0
 8001d30:	65ba      	str	r2, [r7, #88]	; 0x58
 8001d32:	657b      	str	r3, [r7, #84]	; 0x54

__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
{
  uint32_t result;

  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8001d34:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001d36:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001d38:	fad3 f312 	qsub16	r3, r3, r2
 8001d3c:	653b      	str	r3, [r7, #80]	; 0x50
  return(result);
 8001d3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001d40:	b21b      	sxth	r3, r3
 8001d42:	e001      	b.n	8001d48 <arm_absmax_q15+0x44>
 8001d44:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	; 0x6e
 8001d48:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  /* Initialize index of extrema value. */                                                                  \
  index = 0U;                                                                                               \
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	663b      	str	r3, [r7, #96]	; 0x60
                                                                                                            \
  /* Loop unrolling: Compute 4 outputs at a time */                                                         \
  blkCnt = (blockSize - 1U) >> 2U;                                                                          \
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	3b01      	subs	r3, #1
 8001d54:	089b      	lsrs	r3, r3, #2
 8001d56:	66bb      	str	r3, [r7, #104]	; 0x68
                                                                                                            \
  while (blkCnt > 0U)                                                                                       \
 8001d58:	e0a5      	b.n	8001ea6 <arm_absmax_q15+0x1a2>
  {                                                                                                         \
    /* Initialize cur_absmax to next consecutive values one by one */                                         \
    cur_absmax = *pSrc++;                                                                                     \
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	1c9a      	adds	r2, r3, #2
 8001d5e:	60fa      	str	r2, [r7, #12]
 8001d60:	881b      	ldrh	r3, [r3, #0]
 8001d62:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 8001d66:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	dc0c      	bgt.n	8001d88 <arm_absmax_q15+0x84>
 8001d6e:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001d72:	2200      	movs	r2, #0
 8001d74:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001d76:	64bb      	str	r3, [r7, #72]	; 0x48
  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8001d78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d7a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001d7c:	fad3 f312 	qsub16	r3, r3, r2
 8001d80:	647b      	str	r3, [r7, #68]	; 0x44
  return(result);
 8001d82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d84:	b21b      	sxth	r3, r3
 8001d86:	e001      	b.n	8001d8c <arm_absmax_q15+0x88>
 8001d88:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001d8c:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
    /* compare for the extrema value */                                                                     \
    if (cur_absmax > out)                                                                         \
 8001d90:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	; 0x5e
 8001d94:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	; 0x6e
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	dd06      	ble.n	8001daa <arm_absmax_q15+0xa6>
    {                                                                                                       \
      /* Update the extrema value and it's index */                                                         \
      out = cur_absmax;                                                                                       \
 8001d9c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8001da0:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
      outIndex = index + 1U;                                                                                \
 8001da4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001da6:	3301      	adds	r3, #1
 8001da8:	667b      	str	r3, [r7, #100]	; 0x64
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	1c9a      	adds	r2, r3, #2
 8001dae:	60fa      	str	r2, [r7, #12]
 8001db0:	881b      	ldrh	r3, [r3, #0]
 8001db2:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 8001db6:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	dc0c      	bgt.n	8001dd8 <arm_absmax_q15+0xd4>
 8001dbe:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	643a      	str	r2, [r7, #64]	; 0x40
 8001dc6:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8001dc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001dca:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001dcc:	fad3 f312 	qsub16	r3, r3, r2
 8001dd0:	63bb      	str	r3, [r7, #56]	; 0x38
  return(result);
 8001dd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dd4:	b21b      	sxth	r3, r3
 8001dd6:	e001      	b.n	8001ddc <arm_absmax_q15+0xd8>
 8001dd8:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001ddc:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
    if (cur_absmax > out)                                                                         \
 8001de0:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	; 0x5e
 8001de4:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	; 0x6e
 8001de8:	429a      	cmp	r2, r3
 8001dea:	dd06      	ble.n	8001dfa <arm_absmax_q15+0xf6>
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
 8001dec:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8001df0:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
      outIndex = index + 2U;                                                                                \
 8001df4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001df6:	3302      	adds	r3, #2
 8001df8:	667b      	str	r3, [r7, #100]	; 0x64
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	1c9a      	adds	r2, r3, #2
 8001dfe:	60fa      	str	r2, [r7, #12]
 8001e00:	881b      	ldrh	r3, [r3, #0]
 8001e02:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                \
 8001e06:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	dc0c      	bgt.n	8001e28 <arm_absmax_q15+0x124>
 8001e0e:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001e12:	2200      	movs	r2, #0
 8001e14:	637a      	str	r2, [r7, #52]	; 0x34
 8001e16:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8001e18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e1c:	fad3 f312 	qsub16	r3, r3, r2
 8001e20:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8001e22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e24:	b21b      	sxth	r3, r3
 8001e26:	e001      	b.n	8001e2c <arm_absmax_q15+0x128>
 8001e28:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001e2c:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
    if (cur_absmax > out)                                                                          \
 8001e30:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	; 0x5e
 8001e34:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	; 0x6e
 8001e38:	429a      	cmp	r2, r3
 8001e3a:	dd06      	ble.n	8001e4a <arm_absmax_q15+0x146>
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
 8001e3c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8001e40:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
      outIndex = index + 3U;                                                                                \
 8001e44:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e46:	3303      	adds	r3, #3
 8001e48:	667b      	str	r3, [r7, #100]	; 0x64
    }                                                                                                       \
                                                                                                            \
    cur_absmax = *pSrc++;                                                                                     \
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	1c9a      	adds	r2, r3, #2
 8001e4e:	60fa      	str	r2, [r7, #12]
 8001e50:	881b      	ldrh	r3, [r3, #0]
 8001e52:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8001e56:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	dc0c      	bgt.n	8001e78 <arm_absmax_q15+0x174>
 8001e5e:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001e62:	2200      	movs	r2, #0
 8001e64:	62ba      	str	r2, [r7, #40]	; 0x28
 8001e66:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8001e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e6c:	fad3 f312 	qsub16	r3, r3, r2
 8001e70:	623b      	str	r3, [r7, #32]
  return(result);
 8001e72:	6a3b      	ldr	r3, [r7, #32]
 8001e74:	b21b      	sxth	r3, r3
 8001e76:	e001      	b.n	8001e7c <arm_absmax_q15+0x178>
 8001e78:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001e7c:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
    if (cur_absmax > out)                                                                          \
 8001e80:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	; 0x5e
 8001e84:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	; 0x6e
 8001e88:	429a      	cmp	r2, r3
 8001e8a:	dd06      	ble.n	8001e9a <arm_absmax_q15+0x196>
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
 8001e8c:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8001e90:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
      outIndex = index + 4U;                                                                                \
 8001e94:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e96:	3304      	adds	r3, #4
 8001e98:	667b      	str	r3, [r7, #100]	; 0x64
    }                                                                                                       \
                                                                                                            \
    index += 4U;                                                                                            \
 8001e9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e9c:	3304      	adds	r3, #4
 8001e9e:	663b      	str	r3, [r7, #96]	; 0x60
                                                                                                            \
    /* Decrement loop counter */                                                                            \
    blkCnt--;                                                                                               \
 8001ea0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	66bb      	str	r3, [r7, #104]	; 0x68
  while (blkCnt > 0U)                                                                                       \
 8001ea6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	f47f af56 	bne.w	8001d5a <arm_absmax_q15+0x56>
  }                                                                                                         \
                                                                                                            \
  /* Loop unrolling: Compute remaining outputs */                                                           \
  blkCnt = (blockSize - 1U) % 4U;                                                                           \
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	3b01      	subs	r3, #1
 8001eb2:	f003 0303 	and.w	r3, r3, #3
 8001eb6:	66bb      	str	r3, [r7, #104]	; 0x68
                                                                                                            \
                                                                                                            \
  while (blkCnt > 0U)                                                                                       \
 8001eb8:	e02b      	b.n	8001f12 <arm_absmax_q15+0x20e>
  {                                                                                                         \
    cur_absmax = *pSrc++;                                                                                     \
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	1c9a      	adds	r2, r3, #2
 8001ebe:	60fa      	str	r2, [r7, #12]
 8001ec0:	881b      	ldrh	r3, [r3, #0]
 8001ec2:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
    cur_absmax = (cur_absmax > 0) ? cur_absmax : (q15_t)__QSUB16(0, cur_absmax);                                                                 \
 8001ec6:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	dc0c      	bgt.n	8001ee8 <arm_absmax_q15+0x1e4>
 8001ece:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	61fa      	str	r2, [r7, #28]
 8001ed6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	69ba      	ldr	r2, [r7, #24]
 8001edc:	fad3 f312 	qsub16	r3, r3, r2
 8001ee0:	617b      	str	r3, [r7, #20]
  return(result);
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	b21b      	sxth	r3, r3
 8001ee6:	e001      	b.n	8001eec <arm_absmax_q15+0x1e8>
 8001ee8:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 8001eec:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
    if (cur_absmax > out)                                                                         \
 8001ef0:	f9b7 205e 	ldrsh.w	r2, [r7, #94]	; 0x5e
 8001ef4:	f9b7 306e 	ldrsh.w	r3, [r7, #110]	; 0x6e
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	dd07      	ble.n	8001f0c <arm_absmax_q15+0x208>
    {                                                                                                       \
      out = cur_absmax;                                                                                       \
 8001efc:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8001f00:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
      outIndex = blockSize - blkCnt;                                                                        \
 8001f04:	68ba      	ldr	r2, [r7, #8]
 8001f06:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f08:	1ad3      	subs	r3, r2, r3
 8001f0a:	667b      	str	r3, [r7, #100]	; 0x64
    }                                                                                                       \
                                                                                                            \
    /* Decrement loop counter */                                                                            \
    blkCnt--;                                                                                               \
 8001f0c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f0e:	3b01      	subs	r3, #1
 8001f10:	66bb      	str	r3, [r7, #104]	; 0x68
  while (blkCnt > 0U)                                                                                       \
 8001f12:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d1d0      	bne.n	8001eba <arm_absmax_q15+0x1b6>
  }                                                                                                         \
                                                                                                            \
  /* Store the extrema value and it's index into destination pointers */                                    \
  *pResult = out;                                                                                           \
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
 8001f1e:	801a      	strh	r2, [r3, #0]
  *pIndex = outIndex;
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001f24:	601a      	str	r2, [r3, #0]
}
 8001f26:	bf00      	nop
 8001f28:	3774      	adds	r7, #116	; 0x74
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr
	...

08001f34 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f3a:	4b0c      	ldr	r3, [pc, #48]	; (8001f6c <MX_DMA_Init+0x38>)
 8001f3c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f3e:	4a0b      	ldr	r2, [pc, #44]	; (8001f6c <MX_DMA_Init+0x38>)
 8001f40:	f043 0301 	orr.w	r3, r3, #1
 8001f44:	6493      	str	r3, [r2, #72]	; 0x48
 8001f46:	4b09      	ldr	r3, [pc, #36]	; (8001f6c <MX_DMA_Init+0x38>)
 8001f48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	607b      	str	r3, [r7, #4]
 8001f50:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8001f52:	2200      	movs	r2, #0
 8001f54:	2101      	movs	r1, #1
 8001f56:	200b      	movs	r0, #11
 8001f58:	f003 fee9 	bl	8005d2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001f5c:	200b      	movs	r0, #11
 8001f5e:	f003 ff02 	bl	8005d66 <HAL_NVIC_EnableIRQ>

}
 8001f62:	bf00      	nop
 8001f64:	3708      	adds	r7, #8
 8001f66:	46bd      	mov	sp, r7
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	40021000 	.word	0x40021000

08001f70 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b08e      	sub	sp, #56	; 0x38
 8001f74:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	601a      	str	r2, [r3, #0]
 8001f7e:	605a      	str	r2, [r3, #4]
 8001f80:	609a      	str	r2, [r3, #8]
 8001f82:	60da      	str	r2, [r3, #12]
 8001f84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f86:	4bb8      	ldr	r3, [pc, #736]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8001f88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f8a:	4ab7      	ldr	r2, [pc, #732]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8001f8c:	f043 0310 	orr.w	r3, r3, #16
 8001f90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f92:	4bb5      	ldr	r3, [pc, #724]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8001f94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f96:	f003 0310 	and.w	r3, r3, #16
 8001f9a:	623b      	str	r3, [r7, #32]
 8001f9c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f9e:	4bb2      	ldr	r3, [pc, #712]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8001fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fa2:	4ab1      	ldr	r2, [pc, #708]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8001fa4:	f043 0304 	orr.w	r3, r3, #4
 8001fa8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001faa:	4baf      	ldr	r3, [pc, #700]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8001fac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fae:	f003 0304 	and.w	r3, r3, #4
 8001fb2:	61fb      	str	r3, [r7, #28]
 8001fb4:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001fb6:	4bac      	ldr	r3, [pc, #688]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8001fb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fba:	4aab      	ldr	r2, [pc, #684]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8001fbc:	f043 0320 	orr.w	r3, r3, #32
 8001fc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fc2:	4ba9      	ldr	r3, [pc, #676]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8001fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc6:	f003 0320 	and.w	r3, r3, #32
 8001fca:	61bb      	str	r3, [r7, #24]
 8001fcc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fce:	4ba6      	ldr	r3, [pc, #664]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8001fd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd2:	4aa5      	ldr	r2, [pc, #660]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8001fd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fda:	4ba3      	ldr	r3, [pc, #652]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8001fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fe2:	617b      	str	r3, [r7, #20]
 8001fe4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fe6:	4ba0      	ldr	r3, [pc, #640]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8001fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fea:	4a9f      	ldr	r2, [pc, #636]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8001fec:	f043 0301 	orr.w	r3, r3, #1
 8001ff0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ff2:	4b9d      	ldr	r3, [pc, #628]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8001ff4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ff6:	f003 0301 	and.w	r3, r3, #1
 8001ffa:	613b      	str	r3, [r7, #16]
 8001ffc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ffe:	4b9a      	ldr	r3, [pc, #616]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8002000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002002:	4a99      	ldr	r2, [pc, #612]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8002004:	f043 0302 	orr.w	r3, r3, #2
 8002008:	64d3      	str	r3, [r2, #76]	; 0x4c
 800200a:	4b97      	ldr	r3, [pc, #604]	; (8002268 <MX_GPIO_Init+0x2f8>)
 800200c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800200e:	f003 0302 	and.w	r3, r3, #2
 8002012:	60fb      	str	r3, [r7, #12]
 8002014:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002016:	4b94      	ldr	r3, [pc, #592]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8002018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800201a:	4a93      	ldr	r2, [pc, #588]	; (8002268 <MX_GPIO_Init+0x2f8>)
 800201c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002020:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002022:	4b91      	ldr	r3, [pc, #580]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8002024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002026:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800202a:	60bb      	str	r3, [r7, #8]
 800202c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800202e:	4b8e      	ldr	r3, [pc, #568]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8002030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002032:	4a8d      	ldr	r2, [pc, #564]	; (8002268 <MX_GPIO_Init+0x2f8>)
 8002034:	f043 0308 	orr.w	r3, r3, #8
 8002038:	64d3      	str	r3, [r2, #76]	; 0x4c
 800203a:	4b8b      	ldr	r3, [pc, #556]	; (8002268 <MX_GPIO_Init+0x2f8>)
 800203c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800203e:	f003 0308 	and.w	r3, r3, #8
 8002042:	607b      	str	r3, [r7, #4]
 8002044:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8002046:	f004 fb05 	bl	8006654 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 800204a:	2201      	movs	r2, #1
 800204c:	2101      	movs	r1, #1
 800204e:	4887      	ldr	r0, [pc, #540]	; (800226c <MX_GPIO_Init+0x2fc>)
 8002050:	f004 fa6c 	bl	800652c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_SET);
 8002054:	2201      	movs	r2, #1
 8002056:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800205a:	4885      	ldr	r0, [pc, #532]	; (8002270 <MX_GPIO_Init+0x300>)
 800205c:	f004 fa66 	bl	800652c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RADIO_EEPROM_CSN_GPIO_Port, RADIO_EEPROM_CSN_Pin, GPIO_PIN_SET);
 8002060:	2201      	movs	r2, #1
 8002062:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002066:	4883      	ldr	r0, [pc, #524]	; (8002274 <MX_GPIO_Init+0x304>)
 8002068:	f004 fa60 	bl	800652c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800206c:	2200      	movs	r2, #0
 800206e:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8002072:	4881      	ldr	r0, [pc, #516]	; (8002278 <MX_GPIO_Init+0x308>)
 8002074:	f004 fa5a 	bl	800652c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002078:	2200      	movs	r2, #0
 800207a:	2140      	movs	r1, #64	; 0x40
 800207c:	487f      	ldr	r0, [pc, #508]	; (800227c <MX_GPIO_Init+0x30c>)
 800207e:	f004 fa55 	bl	800652c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE7 PE8 PE9
                           PE10 PE12 PE14 PE15
                           PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8002082:	f24d 73ff 	movw	r3, #55295	; 0xd7ff
 8002086:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002088:	2303      	movs	r3, #3
 800208a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208c:	2300      	movs	r3, #0
 800208e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002090:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002094:	4619      	mov	r1, r3
 8002096:	4877      	ldr	r0, [pc, #476]	; (8002274 <MX_GPIO_Init+0x304>)
 8002098:	f004 f8b6 	bl	8006208 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800209c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80020a2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80020a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a8:	2300      	movs	r3, #0
 80020aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80020ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020b0:	4619      	mov	r1, r3
 80020b2:	486e      	ldr	r0, [pc, #440]	; (800226c <MX_GPIO_Init+0x2fc>)
 80020b4:	f004 f8a8 	bl	8006208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 PF3
                           PF4 PF5 PF6 PF7
                           PF8 PF9 PF10 PF11
                           PF12 PF14 PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80020b8:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 80020bc:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020be:	2303      	movs	r3, #3
 80020c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c2:	2300      	movs	r3, #0
 80020c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80020c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020ca:	4619      	mov	r1, r3
 80020cc:	4868      	ldr	r0, [pc, #416]	; (8002270 <MX_GPIO_Init+0x300>)
 80020ce:	f004 f89b 	bl	8006208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80020d2:	2309      	movs	r3, #9
 80020d4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80020d6:	2303      	movs	r3, #3
 80020d8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020da:	2300      	movs	r3, #0
 80020dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80020de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020e2:	4619      	mov	r1, r3
 80020e4:	4866      	ldr	r0, [pc, #408]	; (8002280 <MX_GPIO_Init+0x310>)
 80020e6:	f004 f88f 	bl	8006208 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_S2LP_CSN_Pin;
 80020ea:	2301      	movs	r3, #1
 80020ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ee:	2301      	movs	r3, #1
 80020f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020f2:	2300      	movs	r3, #0
 80020f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80020f6:	2303      	movs	r3, #3
 80020f8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(RADIO_S2LP_CSN_GPIO_Port, &GPIO_InitStruct);
 80020fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020fe:	4619      	mov	r1, r3
 8002100:	485a      	ldr	r0, [pc, #360]	; (800226c <MX_GPIO_Init+0x2fc>)
 8002102:	f004 f881 	bl	8006208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC1 PC2 PC3 PC4
                           PC5 PC6 PC7 PC8
                           PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8002106:	f641 73fe 	movw	r3, #8190	; 0x1ffe
 800210a:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800210c:	2303      	movs	r3, #3
 800210e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002110:	2300      	movs	r3, #0
 8002112:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002114:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002118:	4619      	mov	r1, r3
 800211a:	4854      	ldr	r0, [pc, #336]	; (800226c <MX_GPIO_Init+0x2fc>)
 800211c:	f004 f874 	bl	8006208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA4 PA5
                           PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5
 8002120:	f248 0336 	movw	r3, #32822	; 0x8036
 8002124:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002126:	2303      	movs	r3, #3
 8002128:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800212a:	2300      	movs	r3, #0
 800212c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800212e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002132:	4619      	mov	r1, r3
 8002134:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002138:	f004 f866 	bl	8006208 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 800213c:	2308      	movs	r3, #8
 800213e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002140:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002144:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002146:	2300      	movs	r3, #0
 8002148:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 800214a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800214e:	4619      	mov	r1, r3
 8002150:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002154:	f004 f858 	bl	8006208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB15
                           PB4 PB5 PB6 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8002158:	f64b 7377 	movw	r3, #49015	; 0xbf77
 800215c:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800215e:	2303      	movs	r3, #3
 8002160:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002162:	2300      	movs	r3, #0
 8002164:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002166:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800216a:	4619      	mov	r1, r3
 800216c:	4842      	ldr	r0, [pc, #264]	; (8002278 <MX_GPIO_Init+0x308>)
 800216e:	f004 f84b 	bl	8006208 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_SDN_Pin;
 8002172:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002176:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002178:	2301      	movs	r3, #1
 800217a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217c:	2300      	movs	r3, #0
 800217e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002180:	2300      	movs	r3, #0
 8002182:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(RADIO_SDN_GPIO_Port, &GPIO_InitStruct);
 8002184:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002188:	4619      	mov	r1, r3
 800218a:	4839      	ldr	r0, [pc, #228]	; (8002270 <MX_GPIO_Init+0x300>)
 800218c:	f004 f83c 	bl	8006208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 PG2 PG3
                           PG4 PG9 PG10 PG11
                           PG12 PG13 PG14 PG15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002190:	f64f 631f 	movw	r3, #65055	; 0xfe1f
 8002194:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002196:	2303      	movs	r3, #3
 8002198:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219a:	2300      	movs	r3, #0
 800219c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800219e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021a2:	4619      	mov	r1, r3
 80021a4:	4835      	ldr	r0, [pc, #212]	; (800227c <MX_GPIO_Init+0x30c>)
 80021a6:	f004 f82f 	bl	8006208 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RADIO_EEPROM_CSN_Pin;
 80021aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80021ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021b0:	2301      	movs	r3, #1
 80021b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b8:	2300      	movs	r3, #0
 80021ba:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(RADIO_EEPROM_CSN_GPIO_Port, &GPIO_InitStruct);
 80021bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021c0:	4619      	mov	r1, r3
 80021c2:	482c      	ldr	r0, [pc, #176]	; (8002274 <MX_GPIO_Init+0x304>)
 80021c4:	f004 f820 	bl	8006208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80021c8:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 80021cc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ce:	2301      	movs	r3, #1
 80021d0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d2:	2300      	movs	r3, #0
 80021d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d6:	2300      	movs	r3, #0
 80021d8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021de:	4619      	mov	r1, r3
 80021e0:	4825      	ldr	r0, [pc, #148]	; (8002278 <MX_GPIO_Init+0x308>)
 80021e2:	f004 f811 	bl	8006208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 PD10 PD11
                           PD12 PD13 PD14 PD15
                           PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80021e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021ea:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021ec:	2303      	movs	r3, #3
 80021ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021f8:	4619      	mov	r1, r3
 80021fa:	4822      	ldr	r0, [pc, #136]	; (8002284 <MX_GPIO_Init+0x314>)
 80021fc:	f004 f804 	bl	8006208 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002200:	2320      	movs	r3, #32
 8002202:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002204:	2300      	movs	r3, #0
 8002206:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002208:	2300      	movs	r3, #0
 800220a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800220c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002210:	4619      	mov	r1, r3
 8002212:	481a      	ldr	r0, [pc, #104]	; (800227c <MX_GPIO_Init+0x30c>)
 8002214:	f003 fff8 	bl	8006208 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002218:	2340      	movs	r3, #64	; 0x40
 800221a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800221c:	2301      	movs	r3, #1
 800221e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002220:	2300      	movs	r3, #0
 8002222:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002224:	2300      	movs	r3, #0
 8002226:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002228:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800222c:	4619      	mov	r1, r3
 800222e:	4813      	ldr	r0, [pc, #76]	; (800227c <MX_GPIO_Init+0x30c>)
 8002230:	f003 ffea 	bl	8006208 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002234:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002238:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800223a:	2302      	movs	r3, #2
 800223c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223e:	2300      	movs	r3, #0
 8002240:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002242:	2303      	movs	r3, #3
 8002244:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002246:	230a      	movs	r3, #10
 8002248:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800224a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800224e:	4619      	mov	r1, r3
 8002250:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002254:	f003 ffd8 	bl	8006208 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8002258:	2200      	movs	r2, #0
 800225a:	2100      	movs	r1, #0
 800225c:	2009      	movs	r0, #9
 800225e:	f003 fd66 	bl	8005d2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8002262:	2009      	movs	r0, #9
 8002264:	e010      	b.n	8002288 <MX_GPIO_Init+0x318>
 8002266:	bf00      	nop
 8002268:	40021000 	.word	0x40021000
 800226c:	48000800 	.word	0x48000800
 8002270:	48001400 	.word	0x48001400
 8002274:	48001000 	.word	0x48001000
 8002278:	48000400 	.word	0x48000400
 800227c:	48001800 	.word	0x48001800
 8002280:	48001c00 	.word	0x48001c00
 8002284:	48000c00 	.word	0x48000c00
 8002288:	f003 fd6d 	bl	8005d66 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800228c:	2200      	movs	r2, #0
 800228e:	2100      	movs	r1, #0
 8002290:	2028      	movs	r0, #40	; 0x28
 8002292:	f003 fd4c 	bl	8005d2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002296:	2028      	movs	r0, #40	; 0x28
 8002298:	f003 fd65 	bl	8005d66 <HAL_NVIC_EnableIRQ>

}
 800229c:	bf00      	nop
 800229e:	3738      	adds	r7, #56	; 0x38
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <HAL_GPIO_EXTI_Callback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	4603      	mov	r3, r0
 80022ac:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == B1_Pin) {
 80022ae:	88fb      	ldrh	r3, [r7, #6]
 80022b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80022b4:	d103      	bne.n	80022be <HAL_GPIO_EXTI_Callback+0x1a>
		btn_press = 1;
 80022b6:	4b06      	ldr	r3, [pc, #24]	; (80022d0 <HAL_GPIO_EXTI_Callback+0x2c>)
 80022b8:	2201      	movs	r2, #1
 80022ba:	701a      	strb	r2, [r3, #0]
	}
	else if (GPIO_Pin == RADIO_INT_Pin)
		S2LP_IRQ_Handler();
}
 80022bc:	e004      	b.n	80022c8 <HAL_GPIO_EXTI_Callback+0x24>
	else if (GPIO_Pin == RADIO_INT_Pin)
 80022be:	88fb      	ldrh	r3, [r7, #6]
 80022c0:	2b08      	cmp	r3, #8
 80022c2:	d101      	bne.n	80022c8 <HAL_GPIO_EXTI_Callback+0x24>
		S2LP_IRQ_Handler();
 80022c4:	f001 fb76 	bl	80039b4 <S2LP_IRQ_Handler>
}
 80022c8:	bf00      	nop
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	20003d60 	.word	0x20003d60

080022d4 <acquire_and_send_packet>:

static void acquire_and_send_packet() {
 80022d4:	b580      	push	{r7, lr}
 80022d6:	af00      	add	r7, sp, #0
	if (StartADCAcq(N_MELVECS) != HAL_OK) {
 80022d8:	2014      	movs	r0, #20
 80022da:	f7fe ff09 	bl	80010f0 <StartADCAcq>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d004      	beq.n	80022ee <acquire_and_send_packet+0x1a>
		DEBUG_PRINT("Error while enabling the DMA\r\n");
 80022e4:	4806      	ldr	r0, [pc, #24]	; (8002300 <acquire_and_send_packet+0x2c>)
 80022e6:	f009 fba3 	bl	800ba30 <puts>
	}
	while (!IsADCFinished()) {
 80022ea:	e000      	b.n	80022ee <acquire_and_send_packet+0x1a>
		__WFI();
 80022ec:	bf30      	wfi
	while (!IsADCFinished()) {
 80022ee:	f7fe ff23 	bl	8001138 <IsADCFinished>
 80022f2:	4603      	mov	r3, r0
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d0f9      	beq.n	80022ec <acquire_and_send_packet+0x18>
	}
}
 80022f8:	bf00      	nop
 80022fa:	bf00      	nop
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	0800dbcc 	.word	0x0800dbcc

08002304 <run>:

void run(void)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	af00      	add	r7, sp, #0
	btn_press = 0;
 8002308:	4b09      	ldr	r3, [pc, #36]	; (8002330 <run+0x2c>)
 800230a:	2200      	movs	r2, #0
 800230c:	701a      	strb	r2, [r3, #0]

	while (1)
	{
	  while (!btn_press) {
 800230e:	bf00      	nop
 8002310:	4b07      	ldr	r3, [pc, #28]	; (8002330 <run+0x2c>)
 8002312:	781b      	ldrb	r3, [r3, #0]
 8002314:	b2db      	uxtb	r3, r3
 8002316:	2b00      	cmp	r3, #0
 8002318:	d0fa      	beq.n	8002310 <run+0xc>
	  while (!btn_press) {
		  acquire_and_send_packet();
	  }
	  btn_press = 0;
#elif (CONTINUOUS_ACQ == 0)
	  if (btn_press) {
 800231a:	4b05      	ldr	r3, [pc, #20]	; (8002330 <run+0x2c>)
 800231c:	781b      	ldrb	r3, [r3, #0]
 800231e:	b2db      	uxtb	r3, r3
 8002320:	2b00      	cmp	r3, #0
 8002322:	d0f4      	beq.n	800230e <run+0xa>
		  acquire_and_send_packet();
 8002324:	f7ff ffd6 	bl	80022d4 <acquire_and_send_packet>
		  btn_press = 0;
 8002328:	4b01      	ldr	r3, [pc, #4]	; (8002330 <run+0x2c>)
 800232a:	2200      	movs	r2, #0
 800232c:	701a      	strb	r2, [r3, #0]
	  while (!btn_press) {
 800232e:	e7ee      	b.n	800230e <run+0xa>
 8002330:	20003d60 	.word	0x20003d60

08002334 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b082      	sub	sp, #8
 8002338:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800233a:	f001 ff52 	bl	80041e2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800233e:	f000 f855 	bl	80023ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002342:	f7ff fe15 	bl	8001f70 <MX_GPIO_Init>
  MX_DMA_Init();
 8002346:	f7ff fdf5 	bl	8001f34 <MX_DMA_Init>
  MX_SPI1_Init();
 800234a:	f001 fc19 	bl	8003b80 <MX_SPI1_Init>
  MX_TIM3_Init();
 800234e:	f001 fd91 	bl	8003e74 <MX_TIM3_Init>
  MX_ADC1_Init();
 8002352:	f7fe fdb7 	bl	8000ec4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  if (ENABLE_UART) {
	  MX_LPUART1_UART_Init();
 8002356:	f001 fe01 	bl	8003f5c <MX_LPUART1_UART_Init>
  }

  RetargetInit(&hlpuart1);
 800235a:	481b      	ldr	r0, [pc, #108]	; (80023c8 <main+0x94>)
 800235c:	f000 f9cc 	bl	80026f8 <RetargetInit>
  DEBUG_PRINT("Hello world\r\n");
 8002360:	481a      	ldr	r0, [pc, #104]	; (80023cc <main+0x98>)
 8002362:	f009 fb65 	bl	800ba30 <puts>

#if ENABLE_RADIO
  // Enable S2LP Radio
  HAL_StatusTypeDef err = S2LP_Init(&hspi1);
 8002366:	481a      	ldr	r0, [pc, #104]	; (80023d0 <main+0x9c>)
 8002368:	f001 fa82 	bl	8003870 <S2LP_Init>
 800236c:	4603      	mov	r3, r0
 800236e:	71fb      	strb	r3, [r7, #7]
  if (err)  {
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d007      	beq.n	8002386 <main+0x52>
	  DEBUG_PRINT("[S2LP] Error while initializing: %u\r\n", err);
 8002376:	79fb      	ldrb	r3, [r7, #7]
 8002378:	4619      	mov	r1, r3
 800237a:	4816      	ldr	r0, [pc, #88]	; (80023d4 <main+0xa0>)
 800237c:	f009 faf2 	bl	800b964 <iprintf>
	  Error_Handler();
 8002380:	f000 f87a 	bl	8002478 <Error_Handler>
 8002384:	e002      	b.n	800238c <main+0x58>
  } else {
	  DEBUG_PRINT("[S2LP] Init OK\r\n");
 8002386:	4814      	ldr	r0, [pc, #80]	; (80023d8 <main+0xa4>)
 8002388:	f009 fb52 	bl	800ba30 <puts>
  }
#endif

  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK) {
 800238c:	217f      	movs	r1, #127	; 0x7f
 800238e:	4813      	ldr	r0, [pc, #76]	; (80023dc <main+0xa8>)
 8002390:	f003 fae2 	bl	8005958 <HAL_ADCEx_Calibration_Start>
 8002394:	4603      	mov	r3, r0
 8002396:	2b00      	cmp	r3, #0
 8002398:	d004      	beq.n	80023a4 <main+0x70>
	  DEBUG_PRINT("Error while calibrating the ADC\r\n");
 800239a:	4811      	ldr	r0, [pc, #68]	; (80023e0 <main+0xac>)
 800239c:	f009 fb48 	bl	800ba30 <puts>
	  Error_Handler();
 80023a0:	f000 f86a 	bl	8002478 <Error_Handler>
  }
  if (HAL_TIM_Base_Start(&htim3) != HAL_OK) {
 80023a4:	480f      	ldr	r0, [pc, #60]	; (80023e4 <main+0xb0>)
 80023a6:	f006 f8ef 	bl	8008588 <HAL_TIM_Base_Start>
 80023aa:	4603      	mov	r3, r0
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d004      	beq.n	80023ba <main+0x86>
	  DEBUG_PRINT("Error while enabling timer TIM3\r\n");
 80023b0:	480d      	ldr	r0, [pc, #52]	; (80023e8 <main+0xb4>)
 80023b2:	f009 fb3d 	bl	800ba30 <puts>
	  Error_Handler();
 80023b6:	f000 f85f 	bl	8002478 <Error_Handler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
#if (RUN_CONFIG == MAIN_APP)
  run();
 80023ba:	f7ff ffa3 	bl	8002304 <run>
 80023be:	2300      	movs	r3, #0
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
}
 80023c0:	4618      	mov	r0, r3
 80023c2:	3708      	adds	r7, #8
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd80      	pop	{r7, pc}
 80023c8:	20004c24 	.word	0x20004c24
 80023cc:	0800dbec 	.word	0x0800dbec
 80023d0:	20004b70 	.word	0x20004b70
 80023d4:	0800dbfc 	.word	0x0800dbfc
 80023d8:	0800dc24 	.word	0x0800dc24
 80023dc:	20003184 	.word	0x20003184
 80023e0:	0800dc34 	.word	0x0800dc34
 80023e4:	20004bd8 	.word	0x20004bd8
 80023e8:	0800dc58 	.word	0x0800dc58

080023ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b096      	sub	sp, #88	; 0x58
 80023f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023f2:	f107 0314 	add.w	r3, r7, #20
 80023f6:	2244      	movs	r2, #68	; 0x44
 80023f8:	2100      	movs	r1, #0
 80023fa:	4618      	mov	r0, r3
 80023fc:	f009 fca6 	bl	800bd4c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002400:	463b      	mov	r3, r7
 8002402:	2200      	movs	r2, #0
 8002404:	601a      	str	r2, [r3, #0]
 8002406:	605a      	str	r2, [r3, #4]
 8002408:	609a      	str	r2, [r3, #8]
 800240a:	60da      	str	r2, [r3, #12]
 800240c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800240e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002412:	f004 f8c9 	bl	80065a8 <HAL_PWREx_ControlVoltageScaling>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800241c:	f000 f82c 	bl	8002478 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8002420:	2310      	movs	r3, #16
 8002422:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8002424:	2301      	movs	r3, #1
 8002426:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8002428:	2300      	movs	r3, #0
 800242a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 800242c:	23b0      	movs	r3, #176	; 0xb0
 800242e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002430:	2300      	movs	r3, #0
 8002432:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002434:	f107 0314 	add.w	r3, r7, #20
 8002438:	4618      	mov	r0, r3
 800243a:	f004 f91b 	bl	8006674 <HAL_RCC_OscConfig>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8002444:	f000 f818 	bl	8002478 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002448:	230f      	movs	r3, #15
 800244a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800244c:	2300      	movs	r3, #0
 800244e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002450:	2300      	movs	r3, #0
 8002452:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002454:	2300      	movs	r3, #0
 8002456:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002458:	2300      	movs	r3, #0
 800245a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800245c:	463b      	mov	r3, r7
 800245e:	2102      	movs	r1, #2
 8002460:	4618      	mov	r0, r3
 8002462:	f004 fd21 	bl	8006ea8 <HAL_RCC_ClockConfig>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d001      	beq.n	8002470 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800246c:	f000 f804 	bl	8002478 <Error_Handler>
  }
}
 8002470:	bf00      	nop
 8002472:	3758      	adds	r7, #88	; 0x58
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}

08002478 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800247e:	b672      	cpsid	i
}
 8002480:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  __disable_irq();
  DEBUG_PRINT("Entering error Handler\r\n");
 8002482:	4817      	ldr	r0, [pc, #92]	; (80024e0 <Error_Handler+0x68>)
 8002484:	f009 fad4 	bl	800ba30 <puts>
  while (1)
  {
	  // Blink LED3 (red)
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 8002488:	2201      	movs	r2, #1
 800248a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800248e:	4815      	ldr	r0, [pc, #84]	; (80024e4 <Error_Handler+0x6c>)
 8002490:	f004 f84c 	bl	800652c <HAL_GPIO_WritePin>
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 8002494:	2300      	movs	r3, #0
 8002496:	607b      	str	r3, [r7, #4]
 8002498:	e002      	b.n	80024a0 <Error_Handler+0x28>
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	3301      	adds	r3, #1
 800249e:	607b      	str	r3, [r7, #4]
 80024a0:	4b11      	ldr	r3, [pc, #68]	; (80024e8 <Error_Handler+0x70>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a11      	ldr	r2, [pc, #68]	; (80024ec <Error_Handler+0x74>)
 80024a6:	fba2 2303 	umull	r2, r3, r2, r3
 80024aa:	099b      	lsrs	r3, r3, #6
 80024ac:	687a      	ldr	r2, [r7, #4]
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d8f3      	bhi.n	800249a <Error_Handler+0x22>
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_RESET);
 80024b2:	2200      	movs	r2, #0
 80024b4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80024b8:	480a      	ldr	r0, [pc, #40]	; (80024e4 <Error_Handler+0x6c>)
 80024ba:	f004 f837 	bl	800652c <HAL_GPIO_WritePin>
	  for (volatile int i=0; i < SystemCoreClock/200; i++);
 80024be:	2300      	movs	r3, #0
 80024c0:	603b      	str	r3, [r7, #0]
 80024c2:	e002      	b.n	80024ca <Error_Handler+0x52>
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	3301      	adds	r3, #1
 80024c8:	603b      	str	r3, [r7, #0]
 80024ca:	4b07      	ldr	r3, [pc, #28]	; (80024e8 <Error_Handler+0x70>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a07      	ldr	r2, [pc, #28]	; (80024ec <Error_Handler+0x74>)
 80024d0:	fba2 2303 	umull	r2, r3, r2, r3
 80024d4:	099b      	lsrs	r3, r3, #6
 80024d6:	683a      	ldr	r2, [r7, #0]
 80024d8:	4293      	cmp	r3, r2
 80024da:	d8f3      	bhi.n	80024c4 <Error_Handler+0x4c>
	  HAL_GPIO_WritePin(GPIOB, LD3_Pin, GPIO_PIN_SET);
 80024dc:	e7d4      	b.n	8002488 <Error_Handler+0x10>
 80024de:	bf00      	nop
 80024e0:	0800dc7c 	.word	0x0800dc7c
 80024e4:	48000400 	.word	0x48000400
 80024e8:	20002f94 	.word	0x20002f94
 80024ec:	51eb851f 	.word	0x51eb851f

080024f0 <tag_cbc_mac>:
                            0x34,0xFC,0xE5,0xA5,
							0x86,0x5A,0x98,0x25,
							0xB8,0x30,0x2F,0x0B,
							0x6E,0x06,0x90,0x2D};

void tag_cbc_mac(uint8_t *tag, const uint8_t *msg, size_t msg_len) {
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b094      	sub	sp, #80	; 0x50
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	607a      	str	r2, [r7, #4]
	// Allocate a buffer of the key size to store the input and result of AES
	// uint32_t[4] is 4*(32/8)= 16 bytes long
	uint32_t statew[4] = {0};
 80024fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002500:	2200      	movs	r2, #0
 8002502:	601a      	str	r2, [r3, #0]
 8002504:	605a      	str	r2, [r3, #4]
 8002506:	609a      	str	r2, [r3, #8]
 8002508:	60da      	str	r2, [r3, #12]
	// state is a pointer to the start of the buffer
	uint8_t *state = (uint8_t*) statew;
 800250a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800250e:	63bb      	str	r3, [r7, #56]	; 0x38
    size_t i;

    uint8_t block[16] = {0};
 8002510:	2300      	movs	r3, #0
 8002512:	617b      	str	r3, [r7, #20]
 8002514:	f107 0318 	add.w	r3, r7, #24
 8002518:	2200      	movs	r2, #0
 800251a:	601a      	str	r2, [r3, #0]
 800251c:	605a      	str	r2, [r3, #4]
 800251e:	609a      	str	r2, [r3, #8]
    // TO DO : Complete the CBC-MAC_AES
    for (i = 0; i < ((int) (msg_len/16)); i++){
 8002520:	2300      	movs	r3, #0
 8002522:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002524:	e036      	b.n	8002594 <tag_cbc_mac+0xa4>
		for(int j = 0; j < 16; j++) {
 8002526:	2300      	movs	r3, #0
 8002528:	64bb      	str	r3, [r7, #72]	; 0x48
 800252a:	e015      	b.n	8002558 <tag_cbc_mac+0x68>
			block[j] = state[j] ^ msg[i*16+j];
 800252c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800252e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002530:	4413      	add	r3, r2
 8002532:	781a      	ldrb	r2, [r3, #0]
 8002534:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002536:	0119      	lsls	r1, r3, #4
 8002538:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800253a:	440b      	add	r3, r1
 800253c:	68b9      	ldr	r1, [r7, #8]
 800253e:	440b      	add	r3, r1
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	4053      	eors	r3, r2
 8002544:	b2d9      	uxtb	r1, r3
 8002546:	f107 0214 	add.w	r2, r7, #20
 800254a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800254c:	4413      	add	r3, r2
 800254e:	460a      	mov	r2, r1
 8002550:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 16; j++) {
 8002552:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002554:	3301      	adds	r3, #1
 8002556:	64bb      	str	r3, [r7, #72]	; 0x48
 8002558:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800255a:	2b0f      	cmp	r3, #15
 800255c:	dde6      	ble.n	800252c <tag_cbc_mac+0x3c>
		}

    	AES128_encrypt(block, AES_Key);
 800255e:	f107 0314 	add.w	r3, r7, #20
 8002562:	4942      	ldr	r1, [pc, #264]	; (800266c <tag_cbc_mac+0x17c>)
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff fb27 	bl	8001bb8 <AES128_encrypt>

		for(int j = 0; j < 16; j++) {
 800256a:	2300      	movs	r3, #0
 800256c:	647b      	str	r3, [r7, #68]	; 0x44
 800256e:	e00b      	b.n	8002588 <tag_cbc_mac+0x98>
			state[j] = block[j];
 8002570:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002572:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002574:	4413      	add	r3, r2
 8002576:	f107 0114 	add.w	r1, r7, #20
 800257a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800257c:	440a      	add	r2, r1
 800257e:	7812      	ldrb	r2, [r2, #0]
 8002580:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 16; j++) {
 8002582:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002584:	3301      	adds	r3, #1
 8002586:	647b      	str	r3, [r7, #68]	; 0x44
 8002588:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800258a:	2b0f      	cmp	r3, #15
 800258c:	ddf0      	ble.n	8002570 <tag_cbc_mac+0x80>
    for (i = 0; i < ((int) (msg_len/16)); i++){
 800258e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002590:	3301      	adds	r3, #1
 8002592:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	091b      	lsrs	r3, r3, #4
 8002598:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800259a:	429a      	cmp	r2, r3
 800259c:	d3c3      	bcc.n	8002526 <tag_cbc_mac+0x36>
		}
    }

    int rest = msg_len % 16;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	f003 030f 	and.w	r3, r3, #15
 80025a4:	637b      	str	r3, [r7, #52]	; 0x34

    if(rest) {
 80025a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d049      	beq.n	8002640 <tag_cbc_mac+0x150>
    	for(i = 0; i < rest; i++) {
 80025ac:	2300      	movs	r3, #0
 80025ae:	64fb      	str	r3, [r7, #76]	; 0x4c
 80025b0:	e017      	b.n	80025e2 <tag_cbc_mac+0xf2>
    		block[i] = state[i] ^ msg[(int) (msg_len/16) * 16 + i];
 80025b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80025b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025b6:	4413      	add	r3, r2
 80025b8:	781a      	ldrb	r2, [r3, #0]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	091b      	lsrs	r3, r3, #4
 80025be:	011b      	lsls	r3, r3, #4
 80025c0:	4619      	mov	r1, r3
 80025c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025c4:	440b      	add	r3, r1
 80025c6:	68b9      	ldr	r1, [r7, #8]
 80025c8:	440b      	add	r3, r1
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	4053      	eors	r3, r2
 80025ce:	b2d9      	uxtb	r1, r3
 80025d0:	f107 0214 	add.w	r2, r7, #20
 80025d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025d6:	4413      	add	r3, r2
 80025d8:	460a      	mov	r2, r1
 80025da:	701a      	strb	r2, [r3, #0]
    	for(i = 0; i < rest; i++) {
 80025dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025de:	3301      	adds	r3, #1
 80025e0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80025e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025e4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80025e6:	429a      	cmp	r2, r3
 80025e8:	d3e3      	bcc.n	80025b2 <tag_cbc_mac+0xc2>
    	}

		for(i = rest; i < 16; i++) {
 80025ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025ec:	64fb      	str	r3, [r7, #76]	; 0x4c
 80025ee:	e00c      	b.n	800260a <tag_cbc_mac+0x11a>
			block[i] = state[i];
 80025f0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80025f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025f4:	4413      	add	r3, r2
 80025f6:	7819      	ldrb	r1, [r3, #0]
 80025f8:	f107 0214 	add.w	r2, r7, #20
 80025fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80025fe:	4413      	add	r3, r2
 8002600:	460a      	mov	r2, r1
 8002602:	701a      	strb	r2, [r3, #0]
		for(i = rest; i < 16; i++) {
 8002604:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002606:	3301      	adds	r3, #1
 8002608:	64fb      	str	r3, [r7, #76]	; 0x4c
 800260a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800260c:	2b0f      	cmp	r3, #15
 800260e:	d9ef      	bls.n	80025f0 <tag_cbc_mac+0x100>
		}

    	AES128_encrypt(block, AES_Key);
 8002610:	f107 0314 	add.w	r3, r7, #20
 8002614:	4915      	ldr	r1, [pc, #84]	; (800266c <tag_cbc_mac+0x17c>)
 8002616:	4618      	mov	r0, r3
 8002618:	f7ff face 	bl	8001bb8 <AES128_encrypt>

		for(int j = 0; j < 16; j++) {
 800261c:	2300      	movs	r3, #0
 800261e:	643b      	str	r3, [r7, #64]	; 0x40
 8002620:	e00b      	b.n	800263a <tag_cbc_mac+0x14a>
			state[j] = block[j];
 8002622:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002624:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002626:	4413      	add	r3, r2
 8002628:	f107 0114 	add.w	r1, r7, #20
 800262c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800262e:	440a      	add	r2, r1
 8002630:	7812      	ldrb	r2, [r2, #0]
 8002632:	701a      	strb	r2, [r3, #0]
		for(int j = 0; j < 16; j++) {
 8002634:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002636:	3301      	adds	r3, #1
 8002638:	643b      	str	r3, [r7, #64]	; 0x40
 800263a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800263c:	2b0f      	cmp	r3, #15
 800263e:	ddf0      	ble.n	8002622 <tag_cbc_mac+0x132>
		}
    }

    // Copy the result of CBC-MAC-AES to the tag.
    for (int j=0; j<16; j++) {
 8002640:	2300      	movs	r3, #0
 8002642:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002644:	e00a      	b.n	800265c <tag_cbc_mac+0x16c>
        tag[j] = state[j];
 8002646:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002648:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800264a:	441a      	add	r2, r3
 800264c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800264e:	68f9      	ldr	r1, [r7, #12]
 8002650:	440b      	add	r3, r1
 8002652:	7812      	ldrb	r2, [r2, #0]
 8002654:	701a      	strb	r2, [r3, #0]
    for (int j=0; j<16; j++) {
 8002656:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002658:	3301      	adds	r3, #1
 800265a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800265c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800265e:	2b0f      	cmp	r3, #15
 8002660:	ddf1      	ble.n	8002646 <tag_cbc_mac+0x156>
    }
}
 8002662:	bf00      	nop
 8002664:	bf00      	nop
 8002666:	3750      	adds	r7, #80	; 0x50
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}
 800266c:	0800df88 	.word	0x0800df88

08002670 <make_packet>:

// Assumes payload is already in place in the packet
int make_packet(uint8_t *packet, size_t payload_len, uint8_t sender_id, uint32_t serial) {
 8002670:	b580      	push	{r7, lr}
 8002672:	b086      	sub	sp, #24
 8002674:	af00      	add	r7, sp, #0
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	60b9      	str	r1, [r7, #8]
 800267a:	603b      	str	r3, [r7, #0]
 800267c:	4613      	mov	r3, r2
 800267e:	71fb      	strb	r3, [r7, #7]
    size_t packet_len = payload_len + PACKET_HEADER_LENGTH + PACKET_TAG_LENGTH;
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	3318      	adds	r3, #24
 8002684:	617b      	str	r3, [r7, #20]
//    // Initially, the whole packet header is set to 0s
//    memset(packet, 0, PACKET_HEADER_LENGTH);
//    // So is the tag
//	memset(packet + payload_len + PACKET_HEADER_LENGTH, 0, PACKET_TAG_LENGTH);

    packet[0] = 0x00;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	2200      	movs	r2, #0
 800268a:	701a      	strb	r2, [r3, #0]
    packet[1] = sender_id;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	3301      	adds	r3, #1
 8002690:	79fa      	ldrb	r2, [r7, #7]
 8002692:	701a      	strb	r2, [r3, #0]
    packet[2] = (uint8_t) ((payload_len >> 8) & 0xFF);
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	0a1a      	lsrs	r2, r3, #8
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	3302      	adds	r3, #2
 800269c:	b2d2      	uxtb	r2, r2
 800269e:	701a      	strb	r2, [r3, #0]
    packet[3] = (uint8_t) (payload_len & 0xFF);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	3303      	adds	r3, #3
 80026a4:	68ba      	ldr	r2, [r7, #8]
 80026a6:	b2d2      	uxtb	r2, r2
 80026a8:	701a      	strb	r2, [r3, #0]
    packet[4] = (uint8_t) ((serial >> 24) & 0xFF);
 80026aa:	683b      	ldr	r3, [r7, #0]
 80026ac:	0e1a      	lsrs	r2, r3, #24
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	3304      	adds	r3, #4
 80026b2:	b2d2      	uxtb	r2, r2
 80026b4:	701a      	strb	r2, [r3, #0]
    packet[5] = (uint8_t) ((serial >> 16) & 0xFF);
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	0c1a      	lsrs	r2, r3, #16
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	3305      	adds	r3, #5
 80026be:	b2d2      	uxtb	r2, r2
 80026c0:	701a      	strb	r2, [r3, #0]
    packet[6] = (uint8_t) ((serial >> 8) & 0xFF);
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	0a1a      	lsrs	r2, r3, #8
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	3306      	adds	r3, #6
 80026ca:	b2d2      	uxtb	r2, r2
 80026cc:	701a      	strb	r2, [r3, #0]
    packet[7] = (uint8_t) (serial & 0xFF);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	3307      	adds	r3, #7
 80026d2:	683a      	ldr	r2, [r7, #0]
 80026d4:	b2d2      	uxtb	r2, r2
 80026d6:	701a      	strb	r2, [r3, #0]
	 *		 	This will be helpful when setting fields that are on multiple bytes.
	*/

	// For the tag field, you have to calculate the tag. The function call below is correct but
	// tag_cbc_mac function, calculating the tag, is not implemented.
    tag_cbc_mac(packet + payload_len + PACKET_HEADER_LENGTH, packet, payload_len + PACKET_HEADER_LENGTH);
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	3308      	adds	r3, #8
 80026dc:	68fa      	ldr	r2, [r7, #12]
 80026de:	18d0      	adds	r0, r2, r3
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	3308      	adds	r3, #8
 80026e4:	461a      	mov	r2, r3
 80026e6:	68f9      	ldr	r1, [r7, #12]
 80026e8:	f7ff ff02 	bl	80024f0 <tag_cbc_mac>

    return packet_len;
 80026ec:	697b      	ldr	r3, [r7, #20]
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3718      	adds	r7, #24
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
	...

080026f8 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8002700:	4a07      	ldr	r2, [pc, #28]	; (8002720 <RetargetInit+0x28>)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 8002706:	4b07      	ldr	r3, [pc, #28]	; (8002724 <RetargetInit+0x2c>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	6898      	ldr	r0, [r3, #8]
 800270c:	2300      	movs	r3, #0
 800270e:	2202      	movs	r2, #2
 8002710:	2100      	movs	r1, #0
 8002712:	f009 f995 	bl	800ba40 <setvbuf>
}
 8002716:	bf00      	nop
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	20003d64 	.word	0x20003d64
 8002724:	20002ff8 	.word	0x20002ff8

08002728 <_isatty>:

int _isatty(int fd) {
 8002728:	b580      	push	{r7, lr}
 800272a:	b082      	sub	sp, #8
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2b00      	cmp	r3, #0
 8002734:	db04      	blt.n	8002740 <_isatty+0x18>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	2b02      	cmp	r3, #2
 800273a:	dc01      	bgt.n	8002740 <_isatty+0x18>
    return 1;
 800273c:	2301      	movs	r3, #1
 800273e:	e005      	b.n	800274c <_isatty+0x24>

  errno = EBADF;
 8002740:	f009 fb56 	bl	800bdf0 <__errno>
 8002744:	4603      	mov	r3, r0
 8002746:	2209      	movs	r2, #9
 8002748:	601a      	str	r2, [r3, #0]
  return 0;
 800274a:	2300      	movs	r3, #0
}
 800274c:	4618      	mov	r0, r3
 800274e:	3708      	adds	r7, #8
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <_write>:

int _write(int fd, char* ptr, int len) {
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	60f8      	str	r0, [r7, #12]
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2b01      	cmp	r3, #1
 8002764:	d002      	beq.n	800276c <_write+0x18>
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2b02      	cmp	r3, #2
 800276a:	d111      	bne.n	8002790 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 800276c:	4b0e      	ldr	r3, [pc, #56]	; (80027a8 <_write+0x54>)
 800276e:	6818      	ldr	r0, [r3, #0]
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	b29a      	uxth	r2, r3
 8002774:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002778:	68b9      	ldr	r1, [r7, #8]
 800277a:	f006 fb93 	bl	8008ea4 <HAL_UART_Transmit>
 800277e:	4603      	mov	r3, r0
 8002780:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8002782:	7dfb      	ldrb	r3, [r7, #23]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d101      	bne.n	800278c <_write+0x38>
      return len;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	e008      	b.n	800279e <_write+0x4a>
    else
      return EIO;
 800278c:	2305      	movs	r3, #5
 800278e:	e006      	b.n	800279e <_write+0x4a>
  }
  errno = EBADF;
 8002790:	f009 fb2e 	bl	800bdf0 <__errno>
 8002794:	4603      	mov	r3, r0
 8002796:	2209      	movs	r2, #9
 8002798:	601a      	str	r2, [r3, #0]
  return -1;
 800279a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800279e:	4618      	mov	r0, r3
 80027a0:	3718      	adds	r7, #24
 80027a2:	46bd      	mov	sp, r7
 80027a4:	bd80      	pop	{r7, pc}
 80027a6:	bf00      	nop
 80027a8:	20003d64 	.word	0x20003d64

080027ac <_close>:

int _close(int fd) {
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b082      	sub	sp, #8
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	db04      	blt.n	80027c4 <_close+0x18>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2b02      	cmp	r3, #2
 80027be:	dc01      	bgt.n	80027c4 <_close+0x18>
    return 0;
 80027c0:	2300      	movs	r3, #0
 80027c2:	e006      	b.n	80027d2 <_close+0x26>

  errno = EBADF;
 80027c4:	f009 fb14 	bl	800bdf0 <__errno>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2209      	movs	r2, #9
 80027cc:	601a      	str	r2, [r3, #0]
  return -1;
 80027ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}

080027da <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 80027da:	b580      	push	{r7, lr}
 80027dc:	b084      	sub	sp, #16
 80027de:	af00      	add	r7, sp, #0
 80027e0:	60f8      	str	r0, [r7, #12]
 80027e2:	60b9      	str	r1, [r7, #8]
 80027e4:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 80027e6:	f009 fb03 	bl	800bdf0 <__errno>
 80027ea:	4603      	mov	r3, r0
 80027ec:	2209      	movs	r2, #9
 80027ee:	601a      	str	r2, [r3, #0]
  return -1;
 80027f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80027f4:	4618      	mov	r0, r3
 80027f6:	3710      	adds	r7, #16
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <_read>:

int _read(int fd, char* ptr, int len) {
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b086      	sub	sp, #24
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	2b00      	cmp	r3, #0
 800280c:	d110      	bne.n	8002830 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800280e:	4b0e      	ldr	r3, [pc, #56]	; (8002848 <_read+0x4c>)
 8002810:	6818      	ldr	r0, [r3, #0]
 8002812:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002816:	2201      	movs	r2, #1
 8002818:	68b9      	ldr	r1, [r7, #8]
 800281a:	f006 fbcd 	bl	8008fb8 <HAL_UART_Receive>
 800281e:	4603      	mov	r3, r0
 8002820:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 8002822:	7dfb      	ldrb	r3, [r7, #23]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d101      	bne.n	800282c <_read+0x30>
      return 1;
 8002828:	2301      	movs	r3, #1
 800282a:	e008      	b.n	800283e <_read+0x42>
    else
      return EIO;
 800282c:	2305      	movs	r3, #5
 800282e:	e006      	b.n	800283e <_read+0x42>
  }
  errno = EBADF;
 8002830:	f009 fade 	bl	800bdf0 <__errno>
 8002834:	4603      	mov	r3, r0
 8002836:	2209      	movs	r2, #9
 8002838:	601a      	str	r2, [r3, #0]
  return -1;
 800283a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800283e:	4618      	mov	r0, r3
 8002840:	3718      	adds	r7, #24
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	20003d64 	.word	0x20003d64

0800284c <_fstat>:

int _fstat(int fd, struct stat* st) {
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2b00      	cmp	r3, #0
 800285a:	db08      	blt.n	800286e <_fstat+0x22>
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2b02      	cmp	r3, #2
 8002860:	dc05      	bgt.n	800286e <_fstat+0x22>
    st->st_mode = S_IFCHR;
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002868:	605a      	str	r2, [r3, #4]
    return 0;
 800286a:	2300      	movs	r3, #0
 800286c:	e005      	b.n	800287a <_fstat+0x2e>
  }

  errno = EBADF;
 800286e:	f009 fabf 	bl	800bdf0 <__errno>
 8002872:	4603      	mov	r3, r0
 8002874:	2209      	movs	r2, #9
 8002876:	601a      	str	r2, [r3, #0]
  return 0;
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3708      	adds	r7, #8
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}
	...

08002884 <S2LP_Command>:
volatile uint8_t underflow = 0;

volatile uint16_t n_chunks_tx = 0;

HAL_StatusTypeDef S2LP_Command(uint8_t cmd, S2LPStatus *status)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af02      	add	r7, sp, #8
 800288a:	4603      	mov	r3, r0
 800288c:	6039      	str	r1, [r7, #0]
 800288e:	71fb      	strb	r3, [r7, #7]
	uint8_t TxBuf[2] = {0x80, cmd};
 8002890:	2380      	movs	r3, #128	; 0x80
 8002892:	733b      	strb	r3, [r7, #12]
 8002894:	79fb      	ldrb	r3, [r7, #7]
 8002896:	737b      	strb	r3, [r7, #13]
  __ASM volatile ("cpsid i" : : : "memory");
 8002898:	b672      	cpsid	i
}
 800289a:	bf00      	nop
	uint8_t RxBuf[2];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 800289c:	2200      	movs	r2, #0
 800289e:	2101      	movs	r1, #1
 80028a0:	480f      	ldr	r0, [pc, #60]	; (80028e0 <S2LP_Command+0x5c>)
 80028a2:	f003 fe43 	bl	800652c <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 2, HAL_MAX_DELAY);
 80028a6:	4b0f      	ldr	r3, [pc, #60]	; (80028e4 <S2LP_Command+0x60>)
 80028a8:	6818      	ldr	r0, [r3, #0]
 80028aa:	f107 0208 	add.w	r2, r7, #8
 80028ae:	f107 010c 	add.w	r1, r7, #12
 80028b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80028b6:	9300      	str	r3, [sp, #0]
 80028b8:	2302      	movs	r3, #2
 80028ba:	f005 fa86 	bl	8007dca <HAL_SPI_TransmitReceive>
 80028be:	4603      	mov	r3, r0
 80028c0:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 80028c2:	2201      	movs	r2, #1
 80028c4:	2101      	movs	r1, #1
 80028c6:	4806      	ldr	r0, [pc, #24]	; (80028e0 <S2LP_Command+0x5c>)
 80028c8:	f003 fe30 	bl	800652c <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 80028cc:	b662      	cpsie	i
}
 80028ce:	bf00      	nop
 80028d0:	893a      	ldrh	r2, [r7, #8]
	__enable_irq();

	memcpy(status, &RxBuf[0], 2);
 80028d2:	683b      	ldr	r3, [r7, #0]
 80028d4:	801a      	strh	r2, [r3, #0]
	return err;
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80028d8:	4618      	mov	r0, r3
 80028da:	3710      	adds	r7, #16
 80028dc:	46bd      	mov	sp, r7
 80028de:	bd80      	pop	{r7, pc}
 80028e0:	48000800 	.word	0x48000800
 80028e4:	20003d68 	.word	0x20003d68

080028e8 <S2LP_ReadReg>:

HAL_StatusTypeDef S2LP_ReadReg(uint8_t addr, uint8_t *retval, S2LPStatus *status)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b088      	sub	sp, #32
 80028ec:	af02      	add	r7, sp, #8
 80028ee:	4603      	mov	r3, r0
 80028f0:	60b9      	str	r1, [r7, #8]
 80028f2:	607a      	str	r2, [r7, #4]
 80028f4:	73fb      	strb	r3, [r7, #15]
	uint8_t TxBuf[] = {0x01, addr, 0x0};
 80028f6:	2301      	movs	r3, #1
 80028f8:	753b      	strb	r3, [r7, #20]
 80028fa:	7bfb      	ldrb	r3, [r7, #15]
 80028fc:	757b      	strb	r3, [r7, #21]
 80028fe:	2300      	movs	r3, #0
 8002900:	75bb      	strb	r3, [r7, #22]
  __ASM volatile ("cpsid i" : : : "memory");
 8002902:	b672      	cpsid	i
}
 8002904:	bf00      	nop
	uint8_t RxBuf[3];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8002906:	2200      	movs	r2, #0
 8002908:	2101      	movs	r1, #1
 800290a:	4814      	ldr	r0, [pc, #80]	; (800295c <S2LP_ReadReg+0x74>)
 800290c:	f003 fe0e 	bl	800652c <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 3, HAL_MAX_DELAY);
 8002910:	4b13      	ldr	r3, [pc, #76]	; (8002960 <S2LP_ReadReg+0x78>)
 8002912:	6818      	ldr	r0, [r3, #0]
 8002914:	f107 0210 	add.w	r2, r7, #16
 8002918:	f107 0114 	add.w	r1, r7, #20
 800291c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002920:	9300      	str	r3, [sp, #0]
 8002922:	2303      	movs	r3, #3
 8002924:	f005 fa51 	bl	8007dca <HAL_SPI_TransmitReceive>
 8002928:	4603      	mov	r3, r0
 800292a:	75fb      	strb	r3, [r7, #23]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 800292c:	2201      	movs	r2, #1
 800292e:	2101      	movs	r1, #1
 8002930:	480a      	ldr	r0, [pc, #40]	; (800295c <S2LP_ReadReg+0x74>)
 8002932:	f003 fdfb 	bl	800652c <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8002936:	b662      	cpsie	i
}
 8002938:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d002      	beq.n	8002946 <S2LP_ReadReg+0x5e>
 8002940:	8a3a      	ldrh	r2, [r7, #16]
		memcpy(status, &RxBuf[0], 2);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	801a      	strh	r2, [r3, #0]
	if (retval != NULL)
 8002946:	68bb      	ldr	r3, [r7, #8]
 8002948:	2b00      	cmp	r3, #0
 800294a:	d002      	beq.n	8002952 <S2LP_ReadReg+0x6a>
		*retval = RxBuf[2];
 800294c:	7cba      	ldrb	r2, [r7, #18]
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	701a      	strb	r2, [r3, #0]
	return err;
 8002952:	7dfb      	ldrb	r3, [r7, #23]
}
 8002954:	4618      	mov	r0, r3
 8002956:	3718      	adds	r7, #24
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}
 800295c:	48000800 	.word	0x48000800
 8002960:	20003d68 	.word	0x20003d68

08002964 <S2LP_WriteReg>:

HAL_StatusTypeDef S2LP_WriteReg(uint8_t addr, uint8_t val, S2LPStatus *status)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b086      	sub	sp, #24
 8002968:	af02      	add	r7, sp, #8
 800296a:	4603      	mov	r3, r0
 800296c:	603a      	str	r2, [r7, #0]
 800296e:	71fb      	strb	r3, [r7, #7]
 8002970:	460b      	mov	r3, r1
 8002972:	71bb      	strb	r3, [r7, #6]
	uint8_t TxBuf[] = {0x00, addr, val};
 8002974:	2300      	movs	r3, #0
 8002976:	733b      	strb	r3, [r7, #12]
 8002978:	79fb      	ldrb	r3, [r7, #7]
 800297a:	737b      	strb	r3, [r7, #13]
 800297c:	79bb      	ldrb	r3, [r7, #6]
 800297e:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsid i" : : : "memory");
 8002980:	b672      	cpsid	i
}
 8002982:	bf00      	nop
	uint8_t RxBuf[3];

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8002984:	2200      	movs	r2, #0
 8002986:	2101      	movs	r1, #1
 8002988:	4811      	ldr	r0, [pc, #68]	; (80029d0 <S2LP_WriteReg+0x6c>)
 800298a:	f003 fdcf 	bl	800652c <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, 3, HAL_MAX_DELAY);
 800298e:	4b11      	ldr	r3, [pc, #68]	; (80029d4 <S2LP_WriteReg+0x70>)
 8002990:	6818      	ldr	r0, [r3, #0]
 8002992:	f107 0208 	add.w	r2, r7, #8
 8002996:	f107 010c 	add.w	r1, r7, #12
 800299a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800299e:	9300      	str	r3, [sp, #0]
 80029a0:	2303      	movs	r3, #3
 80029a2:	f005 fa12 	bl	8007dca <HAL_SPI_TransmitReceive>
 80029a6:	4603      	mov	r3, r0
 80029a8:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 80029aa:	2201      	movs	r2, #1
 80029ac:	2101      	movs	r1, #1
 80029ae:	4808      	ldr	r0, [pc, #32]	; (80029d0 <S2LP_WriteReg+0x6c>)
 80029b0:	f003 fdbc 	bl	800652c <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 80029b4:	b662      	cpsie	i
}
 80029b6:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d002      	beq.n	80029c4 <S2LP_WriteReg+0x60>
 80029be:	893a      	ldrh	r2, [r7, #8]
		memcpy(status, &RxBuf[0], 2);
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	801a      	strh	r2, [r3, #0]
	return err;
 80029c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80029c6:	4618      	mov	r0, r3
 80029c8:	3710      	adds	r7, #16
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	bf00      	nop
 80029d0:	48000800 	.word	0x48000800
 80029d4:	20003d68 	.word	0x20003d68

080029d8 <S2LP_WriteTxFIFO>:

HAL_StatusTypeDef S2LP_WriteTxFIFO(uint8_t *chunk, uint8_t chunk_len, S2LPStatus *status)
{
 80029d8:	b590      	push	{r4, r7, lr}
 80029da:	b08d      	sub	sp, #52	; 0x34
 80029dc:	af02      	add	r7, sp, #8
 80029de:	60f8      	str	r0, [r7, #12]
 80029e0:	460b      	mov	r3, r1
 80029e2:	607a      	str	r2, [r7, #4]
 80029e4:	72fb      	strb	r3, [r7, #11]
	uint8_t TxBuf[FIFO_CHUNK_SIZE+2];
	uint8_t RxBuf[FIFO_CHUNK_SIZE+2];
	TxBuf[0] = 0;
 80029e6:	2300      	movs	r3, #0
 80029e8:	773b      	strb	r3, [r7, #28]
	TxBuf[1] = 0xFF;
 80029ea:	23ff      	movs	r3, #255	; 0xff
 80029ec:	777b      	strb	r3, [r7, #29]
	memcpy((void *)&TxBuf[2], (void *)chunk, chunk_len);
 80029ee:	7afa      	ldrb	r2, [r7, #11]
 80029f0:	f107 031c 	add.w	r3, r7, #28
 80029f4:	3302      	adds	r3, #2
 80029f6:	68f9      	ldr	r1, [r7, #12]
 80029f8:	4618      	mov	r0, r3
 80029fa:	f009 fa26 	bl	800be4a <memcpy>
  __ASM volatile ("cpsid i" : : : "memory");
 80029fe:	b672      	cpsid	i
}
 8002a00:	bf00      	nop

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_RESET);
 8002a02:	2200      	movs	r2, #0
 8002a04:	2101      	movs	r1, #1
 8002a06:	4814      	ldr	r0, [pc, #80]	; (8002a58 <S2LP_WriteTxFIFO+0x80>)
 8002a08:	f003 fd90 	bl	800652c <HAL_GPIO_WritePin>
	HAL_StatusTypeDef err = HAL_SPI_TransmitReceive(gSPI, TxBuf, RxBuf, chunk_len+2, HAL_MAX_DELAY);
 8002a0c:	4b13      	ldr	r3, [pc, #76]	; (8002a5c <S2LP_WriteTxFIFO+0x84>)
 8002a0e:	6818      	ldr	r0, [r3, #0]
 8002a10:	7afb      	ldrb	r3, [r7, #11]
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	3302      	adds	r3, #2
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	f107 0210 	add.w	r2, r7, #16
 8002a1c:	f107 011c 	add.w	r1, r7, #28
 8002a20:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8002a24:	9400      	str	r4, [sp, #0]
 8002a26:	f005 f9d0 	bl	8007dca <HAL_SPI_TransmitReceive>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	HAL_GPIO_WritePin(RADIO_S2LP_CSN_GPIO_Port, RADIO_S2LP_CSN_Pin, GPIO_PIN_SET);
 8002a30:	2201      	movs	r2, #1
 8002a32:	2101      	movs	r1, #1
 8002a34:	4808      	ldr	r0, [pc, #32]	; (8002a58 <S2LP_WriteTxFIFO+0x80>)
 8002a36:	f003 fd79 	bl	800652c <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8002a3a:	b662      	cpsie	i
}
 8002a3c:	bf00      	nop
	__enable_irq();

	if (status != NULL)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d002      	beq.n	8002a4a <S2LP_WriteTxFIFO+0x72>
 8002a44:	8a3a      	ldrh	r2, [r7, #16]
		memcpy(status, &RxBuf[0], 2);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	801a      	strh	r2, [r3, #0]
	return err;
 8002a4a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	372c      	adds	r7, #44	; 0x2c
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd90      	pop	{r4, r7, pc}
 8002a56:	bf00      	nop
 8002a58:	48000800 	.word	0x48000800
 8002a5c:	20003d68 	.word	0x20003d68

08002a60 <S2LP_Send>:

HAL_StatusTypeDef S2LP_Send(uint8_t *payload, uint16_t pay_len)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b086      	sub	sp, #24
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
 8002a68:	460b      	mov	r3, r1
 8002a6a:	807b      	strh	r3, [r7, #2]
	S2LPStatus radio_status;
	HAL_StatusTypeDef err;

	// Flush the Tx FIFO
	S2LP_Command(CMD_FLUSHTXFIFO, &radio_status);
 8002a6c:	f107 030c 	add.w	r3, r7, #12
 8002a70:	4619      	mov	r1, r3
 8002a72:	2072      	movs	r0, #114	; 0x72
 8002a74:	f7ff ff06 	bl	8002884 <S2LP_Command>
	if (radio_status.MC_STATE != MC_STATE_READY) {
 8002a78:	7b7b      	ldrb	r3, [r7, #13]
 8002a7a:	f023 0301 	bic.w	r3, r3, #1
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d004      	beq.n	8002a8e <S2LP_Send+0x2e>
		DEBUG_PRINT("[S2LP] Error: radio is not ready\r\n");
 8002a84:	4865      	ldr	r0, [pc, #404]	; (8002c1c <S2LP_Send+0x1bc>)
 8002a86:	f008 ffd3 	bl	800ba30 <puts>
		return HAL_BUSY;
 8002a8a:	2302      	movs	r3, #2
 8002a8c:	e0c1      	b.n	8002c12 <S2LP_Send+0x1b2>
	}
	// Reset global interrupt variables
	packet_sent = 0;
 8002a8e:	4b64      	ldr	r3, [pc, #400]	; (8002c20 <S2LP_Send+0x1c0>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	701a      	strb	r2, [r3, #0]
	underflow = 0;
 8002a94:	4b63      	ldr	r3, [pc, #396]	; (8002c24 <S2LP_Send+0x1c4>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	701a      	strb	r2, [r3, #0]
	fifo_almost_empty = 0;
 8002a9a:	4b63      	ldr	r3, [pc, #396]	; (8002c28 <S2LP_Send+0x1c8>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	701a      	strb	r2, [r3, #0]

	// Set the packet length
	S2LP_WriteReg(PCKTLEN1_ADDR, (uint8_t) (pay_len >> 8), NULL);
 8002aa0:	887b      	ldrh	r3, [r7, #2]
 8002aa2:	0a1b      	lsrs	r3, r3, #8
 8002aa4:	b29b      	uxth	r3, r3
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	4619      	mov	r1, r3
 8002aac:	2031      	movs	r0, #49	; 0x31
 8002aae:	f7ff ff59 	bl	8002964 <S2LP_WriteReg>
	S2LP_WriteReg(PCKTLEN0_ADDR, (uint8_t) (pay_len & 0xFF), NULL);
 8002ab2:	887b      	ldrh	r3, [r7, #2]
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	4619      	mov	r1, r3
 8002aba:	2032      	movs	r0, #50	; 0x32
 8002abc:	f7ff ff52 	bl	8002964 <S2LP_WriteReg>

	// Switch to lock Tx state
	while (radio_status.MC_STATE != MC_STATE_LOCKON) {
 8002ac0:	e00f      	b.n	8002ae2 <S2LP_Send+0x82>
		err = S2LP_Command(CMD_LOCKTX, &radio_status);
 8002ac2:	f107 030c 	add.w	r3, r7, #12
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	2066      	movs	r0, #102	; 0x66
 8002aca:	f7ff fedb 	bl	8002884 <S2LP_Command>
 8002ace:	4603      	mov	r3, r0
 8002ad0:	73bb      	strb	r3, [r7, #14]
		if (err) {
 8002ad2:	7bbb      	ldrb	r3, [r7, #14]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d004      	beq.n	8002ae2 <S2LP_Send+0x82>
			DEBUG_PRINT("[S2LP] Error: cannot lock on Tx\r\n");
 8002ad8:	4854      	ldr	r0, [pc, #336]	; (8002c2c <S2LP_Send+0x1cc>)
 8002ada:	f008 ffa9 	bl	800ba30 <puts>
			return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e097      	b.n	8002c12 <S2LP_Send+0x1b2>
	while (radio_status.MC_STATE != MC_STATE_LOCKON) {
 8002ae2:	7b7b      	ldrb	r3, [r7, #13]
 8002ae4:	f023 0301 	bic.w	r3, r3, #1
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	2b18      	cmp	r3, #24
 8002aec:	d1e9      	bne.n	8002ac2 <S2LP_Send+0x62>
		}
	}

	// Fill Tx FIFO with payload chunks
	uint8_t sending = 0;
 8002aee:	2300      	movs	r3, #0
 8002af0:	75fb      	strb	r3, [r7, #23]
	uint16_t n_chunks = (pay_len / FIFO_CHUNK_SIZE) + (pay_len % FIFO_CHUNK_SIZE != 0);
 8002af2:	887b      	ldrh	r3, [r7, #2]
 8002af4:	08db      	lsrs	r3, r3, #3
 8002af6:	b29a      	uxth	r2, r3
 8002af8:	887b      	ldrh	r3, [r7, #2]
 8002afa:	f003 0307 	and.w	r3, r3, #7
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	bf14      	ite	ne
 8002b04:	2301      	movne	r3, #1
 8002b06:	2300      	moveq	r3, #0
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	4413      	add	r3, r2
 8002b0e:	823b      	strh	r3, [r7, #16]

	uint16_t free_chunks = FIFO_SIZE / FIFO_CHUNK_SIZE;
 8002b10:	2310      	movs	r3, #16
 8002b12:	82bb      	strh	r3, [r7, #20]

	for(uint16_t i=0; i < n_chunks; i++) {
 8002b14:	2300      	movs	r3, #0
 8002b16:	827b      	strh	r3, [r7, #18]
 8002b18:	e063      	b.n	8002be2 <S2LP_Send+0x182>
		if (underflow) {
 8002b1a:	4b42      	ldr	r3, [pc, #264]	; (8002c24 <S2LP_Send+0x1c4>)
 8002b1c:	781b      	ldrb	r3, [r3, #0]
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d02f      	beq.n	8002b84 <S2LP_Send+0x124>
			DEBUG_PRINT("[S2LP] Error: Tx FIFO overflow or underflow!\r\n");
 8002b24:	4842      	ldr	r0, [pc, #264]	; (8002c30 <S2LP_Send+0x1d0>)
 8002b26:	f008 ff83 	bl	800ba30 <puts>
			err = S2LP_ReadReg(0, NULL, &radio_status); // fetch radio state
 8002b2a:	f107 030c 	add.w	r3, r7, #12
 8002b2e:	461a      	mov	r2, r3
 8002b30:	2100      	movs	r1, #0
 8002b32:	2000      	movs	r0, #0
 8002b34:	f7ff fed8 	bl	80028e8 <S2LP_ReadReg>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	73bb      	strb	r3, [r7, #14]
			if (!err) {
 8002b3c:	7bbb      	ldrb	r3, [r7, #14]
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d105      	bne.n	8002b4e <S2LP_Send+0xee>
				S2LP_PrintStatus(&radio_status);
 8002b42:	f107 030c 	add.w	r3, r7, #12
 8002b46:	4618      	mov	r0, r3
 8002b48:	f000 f87a 	bl	8002c40 <S2LP_PrintStatus>
 8002b4c:	e002      	b.n	8002b54 <S2LP_Send+0xf4>
			} else {
				DEBUG_PRINT("[S2LP] Error: unable to fetch radio status!\r\n");
 8002b4e:	4839      	ldr	r0, [pc, #228]	; (8002c34 <S2LP_Send+0x1d4>)
 8002b50:	f008 ff6e 	bl	800ba30 <puts>
			}
			return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e05c      	b.n	8002c12 <S2LP_Send+0x1b2>
		}

		while (free_chunks == 0) {
			if (!sending) {// if FIFO is full and we are not sending yet ...
 8002b58:	7dfb      	ldrb	r3, [r7, #23]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d107      	bne.n	8002b6e <S2LP_Send+0x10e>
				S2LP_Command(CMD_TX, &radio_status); // start the transmission
 8002b5e:	f107 030c 	add.w	r3, r7, #12
 8002b62:	4619      	mov	r1, r3
 8002b64:	2060      	movs	r0, #96	; 0x60
 8002b66:	f7ff fe8d 	bl	8002884 <S2LP_Command>
				sending = 1;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	75fb      	strb	r3, [r7, #23]
			}

			__WFI();
 8002b6e:	bf30      	wfi
			if (fifo_almost_empty) {
 8002b70:	4b2d      	ldr	r3, [pc, #180]	; (8002c28 <S2LP_Send+0x1c8>)
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d004      	beq.n	8002b84 <S2LP_Send+0x124>
				free_chunks = FIFO_SIZE/FIFO_CHUNK_SIZE - FIFO_EMPTY_THRESH;
 8002b7a:	230c      	movs	r3, #12
 8002b7c:	82bb      	strh	r3, [r7, #20]
				fifo_almost_empty = 0;
 8002b7e:	4b2a      	ldr	r3, [pc, #168]	; (8002c28 <S2LP_Send+0x1c8>)
 8002b80:	2200      	movs	r2, #0
 8002b82:	701a      	strb	r2, [r3, #0]
		while (free_chunks == 0) {
 8002b84:	8abb      	ldrh	r3, [r7, #20]
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d0e6      	beq.n	8002b58 <S2LP_Send+0xf8>
			}
		}

		uint8_t chunk_len = (i == n_chunks-1) ? pay_len-(n_chunks-1)*FIFO_CHUNK_SIZE : FIFO_CHUNK_SIZE;
 8002b8a:	8a7a      	ldrh	r2, [r7, #18]
 8002b8c:	8a3b      	ldrh	r3, [r7, #16]
 8002b8e:	3b01      	subs	r3, #1
 8002b90:	429a      	cmp	r2, r3
 8002b92:	d109      	bne.n	8002ba8 <S2LP_Send+0x148>
 8002b94:	887b      	ldrh	r3, [r7, #2]
 8002b96:	b2da      	uxtb	r2, r3
 8002b98:	8a3b      	ldrh	r3, [r7, #16]
 8002b9a:	3b01      	subs	r3, #1
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	00db      	lsls	r3, r3, #3
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	1ad3      	subs	r3, r2, r3
 8002ba4:	b2db      	uxtb	r3, r3
 8002ba6:	e000      	b.n	8002baa <S2LP_Send+0x14a>
 8002ba8:	2308      	movs	r3, #8
 8002baa:	73fb      	strb	r3, [r7, #15]
		err = S2LP_WriteTxFIFO(&payload[i*FIFO_CHUNK_SIZE], chunk_len, &radio_status);
 8002bac:	8a7b      	ldrh	r3, [r7, #18]
 8002bae:	00db      	lsls	r3, r3, #3
 8002bb0:	461a      	mov	r2, r3
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4413      	add	r3, r2
 8002bb6:	f107 020c 	add.w	r2, r7, #12
 8002bba:	7bf9      	ldrb	r1, [r7, #15]
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7ff ff0b 	bl	80029d8 <S2LP_WriteTxFIFO>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	73bb      	strb	r3, [r7, #14]
		if (err) {
 8002bc6:	7bbb      	ldrb	r3, [r7, #14]
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d004      	beq.n	8002bd6 <S2LP_Send+0x176>
			DEBUG_PRINT("[S2LP] Error: cannot fill Tx FIFO\r\n");
 8002bcc:	481a      	ldr	r0, [pc, #104]	; (8002c38 <S2LP_Send+0x1d8>)
 8002bce:	f008 ff2f 	bl	800ba30 <puts>
			return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e01d      	b.n	8002c12 <S2LP_Send+0x1b2>
		}
		free_chunks--;
 8002bd6:	8abb      	ldrh	r3, [r7, #20]
 8002bd8:	3b01      	subs	r3, #1
 8002bda:	82bb      	strh	r3, [r7, #20]
	for(uint16_t i=0; i < n_chunks; i++) {
 8002bdc:	8a7b      	ldrh	r3, [r7, #18]
 8002bde:	3301      	adds	r3, #1
 8002be0:	827b      	strh	r3, [r7, #18]
 8002be2:	8a7a      	ldrh	r2, [r7, #18]
 8002be4:	8a3b      	ldrh	r3, [r7, #16]
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d397      	bcc.n	8002b1a <S2LP_Send+0xba>
	}

	// Start transmission (for short payloads)
	if (!sending) {
 8002bea:	7dfb      	ldrb	r3, [r7, #23]
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d107      	bne.n	8002c00 <S2LP_Send+0x1a0>
		S2LP_Command(CMD_TX, &radio_status);
 8002bf0:	f107 030c 	add.w	r3, r7, #12
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	2060      	movs	r0, #96	; 0x60
 8002bf8:	f7ff fe44 	bl	8002884 <S2LP_Command>
	}

	while (!packet_sent) {
 8002bfc:	e000      	b.n	8002c00 <S2LP_Send+0x1a0>
		__WFI(); // wait until packet has been fully transmitted
 8002bfe:	bf30      	wfi
	while (!packet_sent) {
 8002c00:	4b07      	ldr	r3, [pc, #28]	; (8002c20 <S2LP_Send+0x1c0>)
 8002c02:	781b      	ldrb	r3, [r3, #0]
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d0f9      	beq.n	8002bfe <S2LP_Send+0x19e>
	}

	DEBUG_PRINT("[S2LP] Packet transmitted!\r\n");
 8002c0a:	480c      	ldr	r0, [pc, #48]	; (8002c3c <S2LP_Send+0x1dc>)
 8002c0c:	f008 ff10 	bl	800ba30 <puts>
	return HAL_OK;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3718      	adds	r7, #24
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	0800dc94 	.word	0x0800dc94
 8002c20:	20003d6c 	.word	0x20003d6c
 8002c24:	20003d6e 	.word	0x20003d6e
 8002c28:	20003d6d 	.word	0x20003d6d
 8002c2c:	0800dcb8 	.word	0x0800dcb8
 8002c30:	0800dcdc 	.word	0x0800dcdc
 8002c34:	0800dd0c 	.word	0x0800dd0c
 8002c38:	0800dd3c 	.word	0x0800dd3c
 8002c3c:	0800dd60 	.word	0x0800dd60

08002c40 <S2LP_PrintStatus>:

void S2LP_PrintStatus(S2LPStatus *status)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	b084      	sub	sp, #16
 8002c44:	af02      	add	r7, sp, #8
 8002c46:	6078      	str	r0, [r7, #4]
	DEBUG_PRINT("=== S2LP Status ===\r\n");
 8002c48:	486f      	ldr	r0, [pc, #444]	; (8002e08 <S2LP_PrintStatus+0x1c8>)
 8002c4a:	f008 fef1 	bl	800ba30 <puts>
	DEBUG_PRINT("  MC_STATE: ");
 8002c4e:	486f      	ldr	r0, [pc, #444]	; (8002e0c <S2LP_PrintStatus+0x1cc>)
 8002c50:	f008 fe88 	bl	800b964 <iprintf>
	switch (status->MC_STATE) {
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	785b      	ldrb	r3, [r3, #1]
 8002c58:	f3c3 0346 	ubfx	r3, r3, #1, #7
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	2b5c      	cmp	r3, #92	; 0x5c
 8002c60:	f000 808f 	beq.w	8002d82 <S2LP_PrintStatus+0x142>
 8002c64:	2b5c      	cmp	r3, #92	; 0x5c
 8002c66:	f300 8094 	bgt.w	8002d92 <S2LP_PrintStatus+0x152>
 8002c6a:	2b30      	cmp	r3, #48	; 0x30
 8002c6c:	dc6a      	bgt.n	8002d44 <S2LP_PrintStatus+0x104>
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	f2c0 808f 	blt.w	8002d92 <S2LP_PrintStatus+0x152>
 8002c74:	2b30      	cmp	r3, #48	; 0x30
 8002c76:	f200 808c 	bhi.w	8002d92 <S2LP_PrintStatus+0x152>
 8002c7a:	a201      	add	r2, pc, #4	; (adr r2, 8002c80 <S2LP_PrintStatus+0x40>)
 8002c7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c80:	08002d4b 	.word	0x08002d4b
 8002c84:	08002d63 	.word	0x08002d63
 8002c88:	08002d53 	.word	0x08002d53
 8002c8c:	08002d5b 	.word	0x08002d5b
 8002c90:	08002d93 	.word	0x08002d93
 8002c94:	08002d93 	.word	0x08002d93
 8002c98:	08002d93 	.word	0x08002d93
 8002c9c:	08002d93 	.word	0x08002d93
 8002ca0:	08002d93 	.word	0x08002d93
 8002ca4:	08002d93 	.word	0x08002d93
 8002ca8:	08002d93 	.word	0x08002d93
 8002cac:	08002d93 	.word	0x08002d93
 8002cb0:	08002d6b 	.word	0x08002d6b
 8002cb4:	08002d93 	.word	0x08002d93
 8002cb8:	08002d93 	.word	0x08002d93
 8002cbc:	08002d93 	.word	0x08002d93
 8002cc0:	08002d93 	.word	0x08002d93
 8002cc4:	08002d93 	.word	0x08002d93
 8002cc8:	08002d93 	.word	0x08002d93
 8002ccc:	08002d93 	.word	0x08002d93
 8002cd0:	08002d7b 	.word	0x08002d7b
 8002cd4:	08002d93 	.word	0x08002d93
 8002cd8:	08002d93 	.word	0x08002d93
 8002cdc:	08002d93 	.word	0x08002d93
 8002ce0:	08002d93 	.word	0x08002d93
 8002ce4:	08002d93 	.word	0x08002d93
 8002ce8:	08002d93 	.word	0x08002d93
 8002cec:	08002d93 	.word	0x08002d93
 8002cf0:	08002d93 	.word	0x08002d93
 8002cf4:	08002d93 	.word	0x08002d93
 8002cf8:	08002d93 	.word	0x08002d93
 8002cfc:	08002d93 	.word	0x08002d93
 8002d00:	08002d93 	.word	0x08002d93
 8002d04:	08002d93 	.word	0x08002d93
 8002d08:	08002d93 	.word	0x08002d93
 8002d0c:	08002d93 	.word	0x08002d93
 8002d10:	08002d93 	.word	0x08002d93
 8002d14:	08002d93 	.word	0x08002d93
 8002d18:	08002d93 	.word	0x08002d93
 8002d1c:	08002d93 	.word	0x08002d93
 8002d20:	08002d93 	.word	0x08002d93
 8002d24:	08002d93 	.word	0x08002d93
 8002d28:	08002d93 	.word	0x08002d93
 8002d2c:	08002d93 	.word	0x08002d93
 8002d30:	08002d93 	.word	0x08002d93
 8002d34:	08002d93 	.word	0x08002d93
 8002d38:	08002d93 	.word	0x08002d93
 8002d3c:	08002d93 	.word	0x08002d93
 8002d40:	08002d73 	.word	0x08002d73
 8002d44:	2b50      	cmp	r3, #80	; 0x50
 8002d46:	d020      	beq.n	8002d8a <S2LP_PrintStatus+0x14a>
 8002d48:	e023      	b.n	8002d92 <S2LP_PrintStatus+0x152>
		case (MC_STATE_READY):
			DEBUG_PRINT("READY");
 8002d4a:	4831      	ldr	r0, [pc, #196]	; (8002e10 <S2LP_PrintStatus+0x1d0>)
 8002d4c:	f008 fe0a 	bl	800b964 <iprintf>
			break;
 8002d50:	e023      	b.n	8002d9a <S2LP_PrintStatus+0x15a>
		case (MC_STATE_STANDBY):
			DEBUG_PRINT("STANDBY");
 8002d52:	4830      	ldr	r0, [pc, #192]	; (8002e14 <S2LP_PrintStatus+0x1d4>)
 8002d54:	f008 fe06 	bl	800b964 <iprintf>
			break;
 8002d58:	e01f      	b.n	8002d9a <S2LP_PrintStatus+0x15a>
		case (MC_STATE_SLEEP):
			DEBUG_PRINT("SLEEP");
 8002d5a:	482f      	ldr	r0, [pc, #188]	; (8002e18 <S2LP_PrintStatus+0x1d8>)
 8002d5c:	f008 fe02 	bl	800b964 <iprintf>
			break;
 8002d60:	e01b      	b.n	8002d9a <S2LP_PrintStatus+0x15a>
		case (MC_STATE_SLEEP_NOFIFO):
			DEBUG_PRINT("SLEEP");
 8002d62:	482d      	ldr	r0, [pc, #180]	; (8002e18 <S2LP_PrintStatus+0x1d8>)
 8002d64:	f008 fdfe 	bl	800b964 <iprintf>
			break;
 8002d68:	e017      	b.n	8002d9a <S2LP_PrintStatus+0x15a>
		case (MC_STATE_LOCKON):
			DEBUG_PRINT("LOCKON");
 8002d6a:	482c      	ldr	r0, [pc, #176]	; (8002e1c <S2LP_PrintStatus+0x1dc>)
 8002d6c:	f008 fdfa 	bl	800b964 <iprintf>
			break;
 8002d70:	e013      	b.n	8002d9a <S2LP_PrintStatus+0x15a>
		case (MC_STATE_RX):
			DEBUG_PRINT("RX");
 8002d72:	482b      	ldr	r0, [pc, #172]	; (8002e20 <S2LP_PrintStatus+0x1e0>)
 8002d74:	f008 fdf6 	bl	800b964 <iprintf>
			break;
 8002d78:	e00f      	b.n	8002d9a <S2LP_PrintStatus+0x15a>
		case (MC_STATE_LOCK_ST):
			DEBUG_PRINT("LOCK_ST");
 8002d7a:	482a      	ldr	r0, [pc, #168]	; (8002e24 <S2LP_PrintStatus+0x1e4>)
 8002d7c:	f008 fdf2 	bl	800b964 <iprintf>
			break;
 8002d80:	e00b      	b.n	8002d9a <S2LP_PrintStatus+0x15a>
		case (MC_STATE_TX):
			DEBUG_PRINT("TX");
 8002d82:	4829      	ldr	r0, [pc, #164]	; (8002e28 <S2LP_PrintStatus+0x1e8>)
 8002d84:	f008 fdee 	bl	800b964 <iprintf>
			break;
 8002d88:	e007      	b.n	8002d9a <S2LP_PrintStatus+0x15a>
		case (MC_STATE_SYNTH_SETUP):
			DEBUG_PRINT("SYNTH_SETUP");
 8002d8a:	4828      	ldr	r0, [pc, #160]	; (8002e2c <S2LP_PrintStatus+0x1ec>)
 8002d8c:	f008 fdea 	bl	800b964 <iprintf>
			break;
 8002d90:	e003      	b.n	8002d9a <S2LP_PrintStatus+0x15a>
		default:
			DEBUG_PRINT("UNKNOWN");
 8002d92:	4827      	ldr	r0, [pc, #156]	; (8002e30 <S2LP_PrintStatus+0x1f0>)
 8002d94:	f008 fde6 	bl	800b964 <iprintf>
			break;
 8002d98:	bf00      	nop
	}
	DEBUG_PRINT("\r\n");
 8002d9a:	4826      	ldr	r0, [pc, #152]	; (8002e34 <S2LP_PrintStatus+0x1f4>)
 8002d9c:	f008 fe48 	bl	800ba30 <puts>
	DEBUG_PRINT("  XO_ON=%u, ERROR_LOCK=%u, RX_fifo_empty=%u, TX_FIFO_FULL=%u\r\n",
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	785b      	ldrb	r3, [r3, #1]
 8002da4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	4619      	mov	r1, r3
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	461a      	mov	r2, r3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	781b      	ldrb	r3, [r3, #0]
 8002dc8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002dcc:	b2db      	uxtb	r3, r3
 8002dce:	9300      	str	r3, [sp, #0]
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	4819      	ldr	r0, [pc, #100]	; (8002e38 <S2LP_PrintStatus+0x1f8>)
 8002dd4:	f008 fdc6 	bl	800b964 <iprintf>
			status->XO_ON, status->ERROR_LOCK, status->RX_FIFO_EMPTY, status->TX_FIFO_FULL);
	DEBUG_PRINT("  ANT_SELECT=%u, RCCAL_OK=%u, RES=%u\r\n", status->ANT_SELECT, status->RCCAL_OK, status->RESERVED);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	4619      	mov	r1, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	461a      	mov	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	4810      	ldr	r0, [pc, #64]	; (8002e3c <S2LP_PrintStatus+0x1fc>)
 8002dfc:	f008 fdb2 	bl	800b964 <iprintf>
}
 8002e00:	bf00      	nop
 8002e02:	3708      	adds	r7, #8
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	0800dd7c 	.word	0x0800dd7c
 8002e0c:	0800dd94 	.word	0x0800dd94
 8002e10:	0800dda4 	.word	0x0800dda4
 8002e14:	0800ddac 	.word	0x0800ddac
 8002e18:	0800ddb4 	.word	0x0800ddb4
 8002e1c:	0800ddbc 	.word	0x0800ddbc
 8002e20:	0800ddc4 	.word	0x0800ddc4
 8002e24:	0800ddc8 	.word	0x0800ddc8
 8002e28:	0800ddd0 	.word	0x0800ddd0
 8002e2c:	0800ddd4 	.word	0x0800ddd4
 8002e30:	0800dde0 	.word	0x0800dde0
 8002e34:	0800dde8 	.word	0x0800dde8
 8002e38:	0800ddec 	.word	0x0800ddec
 8002e3c:	0800de2c 	.word	0x0800de2c

08002e40 <S2LP_PLLConf>:
* @param  pfd_split pointer to the pfd register value.
* @param  lFc channel center frequency expressed in Hz (from 779 MHz to 915 MHz)
* @retval uint8_t Charge pump word.
*/
void S2LP_PLLConf(int32_t lFc)
{
 8002e40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e44:	b09e      	sub	sp, #120	; 0x78
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	63f8      	str	r0, [r7, #60]	; 0x3c
  uint32_t vcofreq, lFRef;
  uint8_t BFactor = 4; // 779-915 MHz range
 8002e4a:	2304      	movs	r3, #4
 8002e4c:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
  uint8_t refdiv = 1; // REFDIV=0 (XO_RCO_CONF0) by default
 8002e50:	2301      	movs	r3, #1
 8002e52:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

  /* Calculates the syntheziser band select */
  uint64_t tgt1,tgt2,tgt;
  uint32_t synth;

  tgt = (((uint64_t)lFc)<<19)*(BFactor*refdiv);
 8002e56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e58:	17da      	asrs	r2, r3, #31
 8002e5a:	469a      	mov	sl, r3
 8002e5c:	4693      	mov	fp, r2
 8002e5e:	ea4f 396a 	mov.w	r9, sl, asr #13
 8002e62:	ea4f 48ca 	mov.w	r8, sl, lsl #19
 8002e66:	f897 2075 	ldrb.w	r2, [r7, #117]	; 0x75
 8002e6a:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8002e6e:	fb02 f303 	mul.w	r3, r2, r3
 8002e72:	17da      	asrs	r2, r3, #31
 8002e74:	623b      	str	r3, [r7, #32]
 8002e76:	627a      	str	r2, [r7, #36]	; 0x24
 8002e78:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	fb03 f209 	mul.w	r2, r3, r9
 8002e82:	460b      	mov	r3, r1
 8002e84:	fb08 f303 	mul.w	r3, r8, r3
 8002e88:	4413      	add	r3, r2
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	fba8 4502 	umull	r4, r5, r8, r2
 8002e90:	442b      	add	r3, r5
 8002e92:	461d      	mov	r5, r3
 8002e94:	e9c7 451a 	strd	r4, r5, [r7, #104]	; 0x68
 8002e98:	e9c7 451a 	strd	r4, r5, [r7, #104]	; 0x68
  synth=(uint32_t)(tgt/XTAL_FREQ);
 8002e9c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002ea0:	a374      	add	r3, pc, #464	; (adr r3, 8003074 <S2LP_PLLConf+0x234>)
 8002ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ea6:	f7fd fe8f 	bl	8000bc8 <__aeabi_uldivmod>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	460b      	mov	r3, r1
 8002eae:	4613      	mov	r3, r2
 8002eb0:	667b      	str	r3, [r7, #100]	; 0x64
  tgt1 = (uint64_t)XTAL_FREQ*(synth);
 8002eb2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	61bb      	str	r3, [r7, #24]
 8002eb8:	61fa      	str	r2, [r7, #28]
 8002eba:	4b6b      	ldr	r3, [pc, #428]	; (8003068 <S2LP_PLLConf+0x228>)
 8002ebc:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8002ec0:	462a      	mov	r2, r5
 8002ec2:	fb03 f202 	mul.w	r2, r3, r2
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	4621      	mov	r1, r4
 8002eca:	fb01 f303 	mul.w	r3, r1, r3
 8002ece:	4413      	add	r3, r2
 8002ed0:	4a65      	ldr	r2, [pc, #404]	; (8003068 <S2LP_PLLConf+0x228>)
 8002ed2:	4621      	mov	r1, r4
 8002ed4:	fba1 1202 	umull	r1, r2, r1, r2
 8002ed8:	637a      	str	r2, [r7, #52]	; 0x34
 8002eda:	460a      	mov	r2, r1
 8002edc:	633a      	str	r2, [r7, #48]	; 0x30
 8002ede:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ee0:	4413      	add	r3, r2
 8002ee2:	637b      	str	r3, [r7, #52]	; 0x34
 8002ee4:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 8002ee8:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
 8002eec:	e9c7 3416 	strd	r3, r4, [r7, #88]	; 0x58
  tgt2 = (uint64_t)XTAL_FREQ*(synth+1);
 8002ef0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002ef2:	3301      	adds	r3, #1
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	613b      	str	r3, [r7, #16]
 8002ef8:	617a      	str	r2, [r7, #20]
 8002efa:	4b5b      	ldr	r3, [pc, #364]	; (8003068 <S2LP_PLLConf+0x228>)
 8002efc:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002f00:	462a      	mov	r2, r5
 8002f02:	fb03 f202 	mul.w	r2, r3, r2
 8002f06:	2300      	movs	r3, #0
 8002f08:	4621      	mov	r1, r4
 8002f0a:	fb01 f303 	mul.w	r3, r1, r3
 8002f0e:	4413      	add	r3, r2
 8002f10:	4a55      	ldr	r2, [pc, #340]	; (8003068 <S2LP_PLLConf+0x228>)
 8002f12:	4621      	mov	r1, r4
 8002f14:	fba1 1202 	umull	r1, r2, r1, r2
 8002f18:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002f1a:	460a      	mov	r2, r1
 8002f1c:	62ba      	str	r2, [r7, #40]	; 0x28
 8002f1e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f20:	4413      	add	r3, r2
 8002f22:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f24:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8002f28:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50
 8002f2c:	e9c7 3414 	strd	r3, r4, [r7, #80]	; 0x50

  synth=((tgt2-tgt)<(tgt-tgt1))?(synth+1):(synth);
 8002f30:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002f34:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8002f38:	1a84      	subs	r4, r0, r2
 8002f3a:	60bc      	str	r4, [r7, #8]
 8002f3c:	eb61 0303 	sbc.w	r3, r1, r3
 8002f40:	60fb      	str	r3, [r7, #12]
 8002f42:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002f46:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002f4a:	1a84      	subs	r4, r0, r2
 8002f4c:	603c      	str	r4, [r7, #0]
 8002f4e:	eb61 0303 	sbc.w	r3, r1, r3
 8002f52:	607b      	str	r3, [r7, #4]
 8002f54:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002f58:	4623      	mov	r3, r4
 8002f5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f5e:	4602      	mov	r2, r0
 8002f60:	4293      	cmp	r3, r2
 8002f62:	462b      	mov	r3, r5
 8002f64:	460a      	mov	r2, r1
 8002f66:	4193      	sbcs	r3, r2
 8002f68:	d202      	bcs.n	8002f70 <S2LP_PLLConf+0x130>
 8002f6a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	e000      	b.n	8002f72 <S2LP_PLLConf+0x132>
 8002f70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002f72:	667b      	str	r3, [r7, #100]	; 0x64

  /* Calculates the VCO frequency VCOFreq = lFc*B */
  vcofreq = lFc*BFactor;
 8002f74:	f897 3075 	ldrb.w	r3, [r7, #117]	; 0x75
 8002f78:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002f7a:	fb02 f303 	mul.w	r3, r2, r3
 8002f7e:	64fb      	str	r3, [r7, #76]	; 0x4c

  /* Calculates the reference frequency clock */
  lFRef = XTAL_FREQ/refdiv;
 8002f80:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 8002f84:	4a38      	ldr	r2, [pc, #224]	; (8003068 <S2LP_PLLConf+0x228>)
 8002f86:	fb92 f3f3 	sdiv	r3, r2, r3
 8002f8a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Set the correct charge pump word */
  if (vcofreq >= VCO_CENTER_FREQ) {
 8002f8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f8e:	4a37      	ldr	r2, [pc, #220]	; (800306c <S2LP_PLLConf+0x22c>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d911      	bls.n	8002fb8 <S2LP_PLLConf+0x178>
    if (lFRef > S2LP_DIG_DOMAIN_XTAL_THRESH) {
 8002f94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002f96:	4a36      	ldr	r2, [pc, #216]	; (8003070 <S2LP_PLLConf+0x230>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d906      	bls.n	8002faa <S2LP_PLLConf+0x16a>
      cp_isel = 0x02;
 8002f9c:	2302      	movs	r3, #2
 8002f9e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
      pfd_split = 0;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
 8002fa8:	e017      	b.n	8002fda <S2LP_PLLConf+0x19a>
    }
    else {
      cp_isel = 0x01;
 8002faa:	2301      	movs	r3, #1
 8002fac:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
      pfd_split = 1;
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
 8002fb6:	e010      	b.n	8002fda <S2LP_PLLConf+0x19a>
    }
  }
  else {
    if (lFRef > S2LP_DIG_DOMAIN_XTAL_THRESH) {
 8002fb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fba:	4a2d      	ldr	r2, [pc, #180]	; (8003070 <S2LP_PLLConf+0x230>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d906      	bls.n	8002fce <S2LP_PLLConf+0x18e>
      cp_isel = 0x03;
 8002fc0:	2303      	movs	r3, #3
 8002fc2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
      pfd_split = 0;
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
 8002fcc:	e005      	b.n	8002fda <S2LP_PLLConf+0x19a>
    }
    else {
      cp_isel = 0x02;
 8002fce:	2302      	movs	r3, #2
 8002fd0:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
      pfd_split = 1;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
    }
  }

  //DEBUG_PRINT("SYNT: %lu, cp_ise=%u, pfd_split=%u\r\n", synth, cp_isel, pfd_split);

  uint8_t SYNT3 = (uint8_t) ((cp_isel << 5) | (synth >> 24));
 8002fda:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8002fde:	015b      	lsls	r3, r3, #5
 8002fe0:	b2da      	uxtb	r2, r3
 8002fe2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002fe4:	0e1b      	lsrs	r3, r3, #24
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  uint8_t SYNT2 = (uint8_t) ((synth >> 16) & 0xFF);
 8002fee:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002ff0:	0c1b      	lsrs	r3, r3, #16
 8002ff2:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
  uint8_t SYNT1 = (uint8_t) ((synth >> 8) & 0xFF);
 8002ff6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002ff8:	0a1b      	lsrs	r3, r3, #8
 8002ffa:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  uint8_t SYNT0 = (uint8_t) ((synth >> 0) & 0xFF);
 8002ffe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003000:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

  uint8_t SYNTH_CONFIG2 = 0xD0 + (pfd_split << 2);
 8003004:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8003008:	009b      	lsls	r3, r3, #2
 800300a:	b2db      	uxtb	r3, r3
 800300c:	3b30      	subs	r3, #48	; 0x30
 800300e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  S2LP_WriteReg(SYNT3_ADDR, SYNT3, NULL);
 8003012:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003016:	2200      	movs	r2, #0
 8003018:	4619      	mov	r1, r3
 800301a:	2005      	movs	r0, #5
 800301c:	f7ff fca2 	bl	8002964 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT2_ADDR, SYNT2, NULL);
 8003020:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003024:	2200      	movs	r2, #0
 8003026:	4619      	mov	r1, r3
 8003028:	2006      	movs	r0, #6
 800302a:	f7ff fc9b 	bl	8002964 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT1_ADDR, SYNT1, NULL);
 800302e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8003032:	2200      	movs	r2, #0
 8003034:	4619      	mov	r1, r3
 8003036:	2007      	movs	r0, #7
 8003038:	f7ff fc94 	bl	8002964 <S2LP_WriteReg>
  S2LP_WriteReg(SYNT0_ADDR, SYNT0, NULL);
 800303c:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003040:	2200      	movs	r2, #0
 8003042:	4619      	mov	r1, r3
 8003044:	2008      	movs	r0, #8
 8003046:	f7ff fc8d 	bl	8002964 <S2LP_WriteReg>
  S2LP_WriteReg(SYNTH_CONFIG2_ADDR, SYNTH_CONFIG2, NULL);
 800304a:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800304e:	2200      	movs	r2, #0
 8003050:	4619      	mov	r1, r3
 8003052:	2065      	movs	r0, #101	; 0x65
 8003054:	f7ff fc86 	bl	8002964 <S2LP_WriteReg>
}
 8003058:	bf00      	nop
 800305a:	3778      	adds	r7, #120	; 0x78
 800305c:	46bd      	mov	sp, r7
 800305e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003062:	bf00      	nop
 8003064:	f3af 8000 	nop.w
 8003068:	02faf080 	.word	0x02faf080
 800306c:	d693a3ff 	.word	0xd693a3ff
 8003070:	01c9c380 	.word	0x01c9c380
 8003074:	02faf080 	.word	0x02faf080
 8003078:	00000000 	.word	0x00000000

0800307c <ComputeDatarate>:

uint32_t ComputeDatarate(uint16_t cM, uint8_t cE)
{
 800307c:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8003080:	b091      	sub	sp, #68	; 0x44
 8003082:	af00      	add	r7, sp, #0
 8003084:	4603      	mov	r3, r0
 8003086:	460a      	mov	r2, r1
 8003088:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800308a:	4613      	mov	r3, r2
 800308c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  uint32_t f_dig=XTAL_FREQ;
 8003090:	4b3f      	ldr	r3, [pc, #252]	; (8003190 <ComputeDatarate+0x114>)
 8003092:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint64_t dr;

  if(f_dig>S2LP_DIG_DOMAIN_XTAL_THRESH) {
 8003094:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003096:	4b3f      	ldr	r3, [pc, #252]	; (8003194 <ComputeDatarate+0x118>)
 8003098:	429a      	cmp	r2, r3
 800309a:	d902      	bls.n	80030a2 <ComputeDatarate+0x26>
    f_dig >>= 1;
 800309c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800309e:	085b      	lsrs	r3, r3, #1
 80030a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  if(cE==0) {
 80030a2:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d128      	bne.n	80030fc <ComputeDatarate+0x80>
    dr=((uint64_t)f_dig*cM);
 80030aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030ac:	2200      	movs	r2, #0
 80030ae:	61bb      	str	r3, [r7, #24]
 80030b0:	61fa      	str	r2, [r7, #28]
 80030b2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80030b4:	2200      	movs	r2, #0
 80030b6:	613b      	str	r3, [r7, #16]
 80030b8:	617a      	str	r2, [r7, #20]
 80030ba:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80030be:	462b      	mov	r3, r5
 80030c0:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80030c4:	4642      	mov	r2, r8
 80030c6:	fb02 f203 	mul.w	r2, r2, r3
 80030ca:	464b      	mov	r3, r9
 80030cc:	4621      	mov	r1, r4
 80030ce:	fb01 f303 	mul.w	r3, r1, r3
 80030d2:	4413      	add	r3, r2
 80030d4:	4622      	mov	r2, r4
 80030d6:	4641      	mov	r1, r8
 80030d8:	fba2 ab01 	umull	sl, fp, r2, r1
 80030dc:	445b      	add	r3, fp
 80030de:	469b      	mov	fp, r3
 80030e0:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	; 0x30
 80030e4:	e9c7 ab0c 	strd	sl, fp, [r7, #48]	; 0x30
    return (uint32_t)(dr>>32);
 80030e8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80030ec:	f04f 0200 	mov.w	r2, #0
 80030f0:	f04f 0300 	mov.w	r3, #0
 80030f4:	000a      	movs	r2, r1
 80030f6:	2300      	movs	r3, #0
 80030f8:	4613      	mov	r3, r2
 80030fa:	e043      	b.n	8003184 <ComputeDatarate+0x108>
  }

  dr=((uint64_t)f_dig)*((uint64_t)cM+65536);
 80030fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80030fe:	2200      	movs	r2, #0
 8003100:	60bb      	str	r3, [r7, #8]
 8003102:	60fa      	str	r2, [r7, #12]
 8003104:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003106:	2200      	movs	r2, #0
 8003108:	603b      	str	r3, [r7, #0]
 800310a:	607a      	str	r2, [r7, #4]
 800310c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003110:	460b      	mov	r3, r1
 8003112:	f513 3380 	adds.w	r3, r3, #65536	; 0x10000
 8003116:	623b      	str	r3, [r7, #32]
 8003118:	4613      	mov	r3, r2
 800311a:	f143 0300 	adc.w	r3, r3, #0
 800311e:	627b      	str	r3, [r7, #36]	; 0x24
 8003120:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003124:	460b      	mov	r3, r1
 8003126:	e9d7 ab08 	ldrd	sl, fp, [r7, #32]
 800312a:	4652      	mov	r2, sl
 800312c:	fb02 f203 	mul.w	r2, r2, r3
 8003130:	e9c7 ab08 	strd	sl, fp, [r7, #32]
 8003134:	465b      	mov	r3, fp
 8003136:	4682      	mov	sl, r0
 8003138:	468b      	mov	fp, r1
 800313a:	4651      	mov	r1, sl
 800313c:	fb01 f303 	mul.w	r3, r1, r3
 8003140:	4413      	add	r3, r2
 8003142:	4652      	mov	r2, sl
 8003144:	6a39      	ldr	r1, [r7, #32]
 8003146:	fba2 4501 	umull	r4, r5, r2, r1
 800314a:	442b      	add	r3, r5
 800314c:	461d      	mov	r5, r3
 800314e:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30
 8003152:	e9c7 450c 	strd	r4, r5, [r7, #48]	; 0x30

  return (uint32_t)(dr>>(33-cE));
 8003156:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800315a:	f1c3 0121 	rsb	r1, r3, #33	; 0x21
 800315e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003162:	f1c1 0420 	rsb	r4, r1, #32
 8003166:	f1a1 0020 	sub.w	r0, r1, #32
 800316a:	fa22 f801 	lsr.w	r8, r2, r1
 800316e:	fa03 f404 	lsl.w	r4, r3, r4
 8003172:	ea48 0804 	orr.w	r8, r8, r4
 8003176:	fa23 f000 	lsr.w	r0, r3, r0
 800317a:	ea48 0800 	orr.w	r8, r8, r0
 800317e:	fa23 f901 	lsr.w	r9, r3, r1
 8003182:	4643      	mov	r3, r8
}
 8003184:	4618      	mov	r0, r3
 8003186:	3744      	adds	r7, #68	; 0x44
 8003188:	46bd      	mov	sp, r7
 800318a:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800318e:	4770      	bx	lr
 8003190:	02faf080 	.word	0x02faf080
 8003194:	01c9c380 	.word	0x01c9c380

08003198 <SearchDatarateME>:

void SearchDatarateME(uint32_t lDatarate, uint16_t* pcM, uint8_t* pcE)
{
 8003198:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800319c:	b0ae      	sub	sp, #184	; 0xb8
 800319e:	af00      	add	r7, sp, #0
 80031a0:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
 80031a4:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 80031a8:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
  uint32_t lDatarateTmp, f_dig=XTAL_FREQ;
 80031ac:	4ba5      	ldr	r3, [pc, #660]	; (8003444 <SearchDatarateME+0x2ac>)
 80031ae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint8_t uDrE;
  uint64_t tgt1,tgt2,tgt;

  if(f_dig>S2LP_DIG_DOMAIN_XTAL_THRESH) {
 80031b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80031b6:	4ba4      	ldr	r3, [pc, #656]	; (8003448 <SearchDatarateME+0x2b0>)
 80031b8:	429a      	cmp	r2, r3
 80031ba:	d904      	bls.n	80031c6 <SearchDatarateME+0x2e>
    f_dig >>= 1;
 80031bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80031c0:	085b      	lsrs	r3, r3, #1
 80031c2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  }

  /* Search the exponent value */
  for(uDrE = 0; uDrE != 12; uDrE++) {
 80031c6:	2300      	movs	r3, #0
 80031c8:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
 80031cc:	e013      	b.n	80031f6 <SearchDatarateME+0x5e>
    lDatarateTmp = ComputeDatarate(0xFFFF, uDrE);
 80031ce:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 80031d2:	4619      	mov	r1, r3
 80031d4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80031d8:	f7ff ff50 	bl	800307c <ComputeDatarate>
 80031dc:	f8c7 0094 	str.w	r0, [r7, #148]	; 0x94
    if(lDatarate<=lDatarateTmp)
 80031e0:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80031e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80031e8:	429a      	cmp	r2, r3
 80031ea:	d909      	bls.n	8003200 <SearchDatarateME+0x68>
  for(uDrE = 0; uDrE != 12; uDrE++) {
 80031ec:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 80031f0:	3301      	adds	r3, #1
 80031f2:	f887 30b3 	strb.w	r3, [r7, #179]	; 0xb3
 80031f6:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 80031fa:	2b0c      	cmp	r3, #12
 80031fc:	d1e7      	bne.n	80031ce <SearchDatarateME+0x36>
 80031fe:	e000      	b.n	8003202 <SearchDatarateME+0x6a>
      break;
 8003200:	bf00      	nop
  }
  (*pcE) = (uint8_t)uDrE;
 8003202:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8003206:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 800320a:	7013      	strb	r3, [r2, #0]

  if(uDrE==0) {
 800320c:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 8003210:	2b00      	cmp	r3, #0
 8003212:	d16b      	bne.n	80032ec <SearchDatarateME+0x154>
    tgt=((uint64_t)lDatarate)<<32;
 8003214:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003218:	2200      	movs	r2, #0
 800321a:	663b      	str	r3, [r7, #96]	; 0x60
 800321c:	667a      	str	r2, [r7, #100]	; 0x64
 800321e:	f04f 0200 	mov.w	r2, #0
 8003222:	f04f 0300 	mov.w	r3, #0
 8003226:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8003228:	000b      	movs	r3, r1
 800322a:	2200      	movs	r2, #0
 800322c:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
    (*pcM) = (uint16_t)(tgt/f_dig);
 8003230:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003234:	2200      	movs	r2, #0
 8003236:	65bb      	str	r3, [r7, #88]	; 0x58
 8003238:	65fa      	str	r2, [r7, #92]	; 0x5c
 800323a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800323e:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003242:	f7fd fcc1 	bl	8000bc8 <__aeabi_uldivmod>
 8003246:	4602      	mov	r2, r0
 8003248:	460b      	mov	r3, r1
 800324a:	b293      	uxth	r3, r2
 800324c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8003250:	8013      	strh	r3, [r2, #0]
    tgt1=(uint64_t)f_dig*(*pcM);
 8003252:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003256:	2200      	movs	r2, #0
 8003258:	653b      	str	r3, [r7, #80]	; 0x50
 800325a:	657a      	str	r2, [r7, #84]	; 0x54
 800325c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003260:	881b      	ldrh	r3, [r3, #0]
 8003262:	b29b      	uxth	r3, r3
 8003264:	2200      	movs	r2, #0
 8003266:	64bb      	str	r3, [r7, #72]	; 0x48
 8003268:	64fa      	str	r2, [r7, #76]	; 0x4c
 800326a:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 800326e:	462b      	mov	r3, r5
 8003270:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	; 0x48
 8003274:	4642      	mov	r2, r8
 8003276:	fb02 f203 	mul.w	r2, r2, r3
 800327a:	464b      	mov	r3, r9
 800327c:	4621      	mov	r1, r4
 800327e:	fb01 f303 	mul.w	r3, r1, r3
 8003282:	4413      	add	r3, r2
 8003284:	4622      	mov	r2, r4
 8003286:	4641      	mov	r1, r8
 8003288:	fba2 1201 	umull	r1, r2, r2, r1
 800328c:	67fa      	str	r2, [r7, #124]	; 0x7c
 800328e:	460a      	mov	r2, r1
 8003290:	67ba      	str	r2, [r7, #120]	; 0x78
 8003292:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8003294:	4413      	add	r3, r2
 8003296:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003298:	e9d7 341e 	ldrd	r3, r4, [r7, #120]	; 0x78
 800329c:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
 80032a0:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
    tgt2=(uint64_t)f_dig*((*pcM)+1);
 80032a4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80032a8:	2200      	movs	r2, #0
 80032aa:	643b      	str	r3, [r7, #64]	; 0x40
 80032ac:	647a      	str	r2, [r7, #68]	; 0x44
 80032ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80032b2:	881b      	ldrh	r3, [r3, #0]
 80032b4:	3301      	adds	r3, #1
 80032b6:	17da      	asrs	r2, r3, #31
 80032b8:	63bb      	str	r3, [r7, #56]	; 0x38
 80032ba:	63fa      	str	r2, [r7, #60]	; 0x3c
 80032bc:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 80032c0:	462b      	mov	r3, r5
 80032c2:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80032c6:	4642      	mov	r2, r8
 80032c8:	fb02 f203 	mul.w	r2, r2, r3
 80032cc:	464b      	mov	r3, r9
 80032ce:	4621      	mov	r1, r4
 80032d0:	fb01 f303 	mul.w	r3, r1, r3
 80032d4:	4413      	add	r3, r2
 80032d6:	4622      	mov	r2, r4
 80032d8:	4641      	mov	r1, r8
 80032da:	fba2 ab01 	umull	sl, fp, r2, r1
 80032de:	445b      	add	r3, fp
 80032e0:	469b      	mov	fp, r3
 80032e2:	e9c7 ab28 	strd	sl, fp, [r7, #160]	; 0xa0
 80032e6:	e9c7 ab28 	strd	sl, fp, [r7, #160]	; 0xa0
 80032ea:	e07d      	b.n	80033e8 <SearchDatarateME+0x250>
  }
  else {
    tgt=((uint64_t)lDatarate)<<(33-uDrE);
 80032ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80032f0:	2200      	movs	r2, #0
 80032f2:	4698      	mov	r8, r3
 80032f4:	4691      	mov	r9, r2
 80032f6:	f897 30b3 	ldrb.w	r3, [r7, #179]	; 0xb3
 80032fa:	f1c3 0121 	rsb	r1, r3, #33	; 0x21
 80032fe:	f1a1 0320 	sub.w	r3, r1, #32
 8003302:	f1c1 0220 	rsb	r2, r1, #32
 8003306:	fa09 f501 	lsl.w	r5, r9, r1
 800330a:	fa08 f303 	lsl.w	r3, r8, r3
 800330e:	431d      	orrs	r5, r3
 8003310:	fa28 f202 	lsr.w	r2, r8, r2
 8003314:	4315      	orrs	r5, r2
 8003316:	fa08 f401 	lsl.w	r4, r8, r1
 800331a:	e9c7 4526 	strd	r4, r5, [r7, #152]	; 0x98
    (*pcM) = (uint16_t)((tgt/f_dig)-65536);
 800331e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003322:	2200      	movs	r2, #0
 8003324:	633b      	str	r3, [r7, #48]	; 0x30
 8003326:	637a      	str	r2, [r7, #52]	; 0x34
 8003328:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800332c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003330:	f7fd fc4a 	bl	8000bc8 <__aeabi_uldivmod>
 8003334:	4602      	mov	r2, r0
 8003336:	460b      	mov	r3, r1
 8003338:	b293      	uxth	r3, r2
 800333a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800333e:	8013      	strh	r3, [r2, #0]
    tgt1=(uint64_t)f_dig*((*pcM)+65536);
 8003340:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003344:	2200      	movs	r2, #0
 8003346:	62bb      	str	r3, [r7, #40]	; 0x28
 8003348:	62fa      	str	r2, [r7, #44]	; 0x2c
 800334a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800334e:	881b      	ldrh	r3, [r3, #0]
 8003350:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003354:	17da      	asrs	r2, r3, #31
 8003356:	623b      	str	r3, [r7, #32]
 8003358:	627a      	str	r2, [r7, #36]	; 0x24
 800335a:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 800335e:	462b      	mov	r3, r5
 8003360:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003364:	4642      	mov	r2, r8
 8003366:	fb02 f203 	mul.w	r2, r2, r3
 800336a:	464b      	mov	r3, r9
 800336c:	4621      	mov	r1, r4
 800336e:	fb01 f303 	mul.w	r3, r1, r3
 8003372:	4413      	add	r3, r2
 8003374:	4622      	mov	r2, r4
 8003376:	4641      	mov	r1, r8
 8003378:	fba2 1201 	umull	r1, r2, r2, r1
 800337c:	677a      	str	r2, [r7, #116]	; 0x74
 800337e:	460a      	mov	r2, r1
 8003380:	673a      	str	r2, [r7, #112]	; 0x70
 8003382:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003384:	4413      	add	r3, r2
 8003386:	677b      	str	r3, [r7, #116]	; 0x74
 8003388:	e9d7 341c 	ldrd	r3, r4, [r7, #112]	; 0x70
 800338c:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
 8003390:	e9c7 342a 	strd	r3, r4, [r7, #168]	; 0xa8
    tgt2=(uint64_t)f_dig*((*pcM)+1+65536);
 8003394:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003398:	2200      	movs	r2, #0
 800339a:	61bb      	str	r3, [r7, #24]
 800339c:	61fa      	str	r2, [r7, #28]
 800339e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80033a2:	881b      	ldrh	r3, [r3, #0]
 80033a4:	f103 1301 	add.w	r3, r3, #65537	; 0x10001
 80033a8:	17da      	asrs	r2, r3, #31
 80033aa:	613b      	str	r3, [r7, #16]
 80033ac:	617a      	str	r2, [r7, #20]
 80033ae:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80033b2:	462b      	mov	r3, r5
 80033b4:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80033b8:	4642      	mov	r2, r8
 80033ba:	fb02 f203 	mul.w	r2, r2, r3
 80033be:	464b      	mov	r3, r9
 80033c0:	4621      	mov	r1, r4
 80033c2:	fb01 f303 	mul.w	r3, r1, r3
 80033c6:	4413      	add	r3, r2
 80033c8:	4622      	mov	r2, r4
 80033ca:	4641      	mov	r1, r8
 80033cc:	fba2 1201 	umull	r1, r2, r2, r1
 80033d0:	66fa      	str	r2, [r7, #108]	; 0x6c
 80033d2:	460a      	mov	r2, r1
 80033d4:	66ba      	str	r2, [r7, #104]	; 0x68
 80033d6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80033d8:	4413      	add	r3, r2
 80033da:	66fb      	str	r3, [r7, #108]	; 0x6c
 80033dc:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
 80033e0:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
 80033e4:	e9c7 3428 	strd	r3, r4, [r7, #160]	; 0xa0
  }


  (*pcM)=((tgt2-tgt)<(tgt-tgt1))?((*pcM)+1):(*pcM);
 80033e8:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80033ec:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80033f0:	1a84      	subs	r4, r0, r2
 80033f2:	60bc      	str	r4, [r7, #8]
 80033f4:	eb61 0303 	sbc.w	r3, r1, r3
 80033f8:	60fb      	str	r3, [r7, #12]
 80033fa:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80033fe:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8003402:	1a84      	subs	r4, r0, r2
 8003404:	603c      	str	r4, [r7, #0]
 8003406:	eb61 0303 	sbc.w	r3, r1, r3
 800340a:	607b      	str	r3, [r7, #4]
 800340c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003410:	4623      	mov	r3, r4
 8003412:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003416:	4602      	mov	r2, r0
 8003418:	4293      	cmp	r3, r2
 800341a:	462b      	mov	r3, r5
 800341c:	460a      	mov	r2, r1
 800341e:	4193      	sbcs	r3, r2
 8003420:	d205      	bcs.n	800342e <SearchDatarateME+0x296>
 8003422:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003426:	881b      	ldrh	r3, [r3, #0]
 8003428:	3301      	adds	r3, #1
 800342a:	b29b      	uxth	r3, r3
 800342c:	e002      	b.n	8003434 <SearchDatarateME+0x29c>
 800342e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003432:	881b      	ldrh	r3, [r3, #0]
 8003434:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8003438:	8013      	strh	r3, [r2, #0]

}
 800343a:	bf00      	nop
 800343c:	37b8      	adds	r7, #184	; 0xb8
 800343e:	46bd      	mov	sp, r7
 8003440:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003444:	02faf080 	.word	0x02faf080
 8003448:	01c9c380 	.word	0x01c9c380

0800344c <ComputeFreqDeviation>:

uint32_t ComputeFreqDeviation(uint8_t cM, uint8_t cE, uint8_t bs, uint8_t refdiv)
{
 800344c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003450:	b08c      	sub	sp, #48	; 0x30
 8003452:	af00      	add	r7, sp, #0
 8003454:	461e      	mov	r6, r3
 8003456:	4603      	mov	r3, r0
 8003458:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800345c:	460b      	mov	r3, r1
 800345e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003462:	4613      	mov	r3, r2
 8003464:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8003468:	4633      	mov	r3, r6
 800346a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  uint32_t f_xo=XTAL_FREQ;
 800346e:	4b35      	ldr	r3, [pc, #212]	; (8003544 <ComputeFreqDeviation+0xf8>)
 8003470:	62fb      	str	r3, [r7, #44]	; 0x2c

  if(cE==0) {
 8003472:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003476:	2b00      	cmp	r3, #0
 8003478:	d127      	bne.n	80034ca <ComputeFreqDeviation+0x7e>
    return (uint32_t)(((uint64_t)f_xo*cM)>>22);
 800347a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800347c:	2200      	movs	r2, #0
 800347e:	613b      	str	r3, [r7, #16]
 8003480:	617a      	str	r2, [r7, #20]
 8003482:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003486:	2200      	movs	r2, #0
 8003488:	60bb      	str	r3, [r7, #8]
 800348a:	60fa      	str	r2, [r7, #12]
 800348c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003490:	462b      	mov	r3, r5
 8003492:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8003496:	4642      	mov	r2, r8
 8003498:	fb02 f203 	mul.w	r2, r2, r3
 800349c:	464b      	mov	r3, r9
 800349e:	4621      	mov	r1, r4
 80034a0:	fb01 f303 	mul.w	r3, r1, r3
 80034a4:	4413      	add	r3, r2
 80034a6:	4622      	mov	r2, r4
 80034a8:	4641      	mov	r1, r8
 80034aa:	fba2 ab01 	umull	sl, fp, r2, r1
 80034ae:	445b      	add	r3, fp
 80034b0:	469b      	mov	fp, r3
 80034b2:	f04f 0200 	mov.w	r2, #0
 80034b6:	f04f 0300 	mov.w	r3, #0
 80034ba:	ea4f 529a 	mov.w	r2, sl, lsr #22
 80034be:	ea42 228b 	orr.w	r2, r2, fp, lsl #10
 80034c2:	ea4f 539b 	mov.w	r3, fp, lsr #22
 80034c6:	4613      	mov	r3, r2
 80034c8:	e036      	b.n	8003538 <ComputeFreqDeviation+0xec>
  }

  return (uint32_t)(((uint64_t)f_xo*(256+cM))>>(23-cE));
 80034ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034cc:	2200      	movs	r2, #0
 80034ce:	603b      	str	r3, [r7, #0]
 80034d0:	607a      	str	r2, [r7, #4]
 80034d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80034d6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80034da:	17da      	asrs	r2, r3, #31
 80034dc:	61bb      	str	r3, [r7, #24]
 80034de:	61fa      	str	r2, [r7, #28]
 80034e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80034e4:	460b      	mov	r3, r1
 80034e6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80034ea:	4652      	mov	r2, sl
 80034ec:	fb02 f203 	mul.w	r2, r2, r3
 80034f0:	e9c7 ab06 	strd	sl, fp, [r7, #24]
 80034f4:	465b      	mov	r3, fp
 80034f6:	4682      	mov	sl, r0
 80034f8:	468b      	mov	fp, r1
 80034fa:	4651      	mov	r1, sl
 80034fc:	fb01 f303 	mul.w	r3, r1, r3
 8003500:	4413      	add	r3, r2
 8003502:	4652      	mov	r2, sl
 8003504:	69b9      	ldr	r1, [r7, #24]
 8003506:	fba2 4501 	umull	r4, r5, r2, r1
 800350a:	442b      	add	r3, r5
 800350c:	461d      	mov	r5, r3
 800350e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003512:	f1c3 0317 	rsb	r3, r3, #23
 8003516:	f1c3 0120 	rsb	r1, r3, #32
 800351a:	f1a3 0220 	sub.w	r2, r3, #32
 800351e:	fa24 f803 	lsr.w	r8, r4, r3
 8003522:	fa05 f101 	lsl.w	r1, r5, r1
 8003526:	ea48 0801 	orr.w	r8, r8, r1
 800352a:	fa25 f202 	lsr.w	r2, r5, r2
 800352e:	ea48 0802 	orr.w	r8, r8, r2
 8003532:	fa25 f903 	lsr.w	r9, r5, r3
 8003536:	4643      	mov	r3, r8
}
 8003538:	4618      	mov	r0, r3
 800353a:	3730      	adds	r7, #48	; 0x30
 800353c:	46bd      	mov	sp, r7
 800353e:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8003542:	4770      	bx	lr
 8003544:	02faf080 	.word	0x02faf080

08003548 <SearchFreqDevME>:

void SearchFreqDevME(uint32_t lFDev, uint8_t* pcM, uint8_t* pcE)
{
 8003548:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800354c:	b0a2      	sub	sp, #136	; 0x88
 800354e:	af00      	add	r7, sp, #0
 8003550:	65f8      	str	r0, [r7, #92]	; 0x5c
 8003552:	65b9      	str	r1, [r7, #88]	; 0x58
 8003554:	657a      	str	r2, [r7, #84]	; 0x54
  uint8_t uFDevE, bs = 4, refdiv = 1;
 8003556:	2304      	movs	r3, #4
 8003558:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800355c:	2301      	movs	r3, #1
 800355e:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  uint32_t lFDevTmp;
  uint64_t tgt1,tgt2,tgt;

  /* Search the exponent of the frequency deviation value */
  for(uFDevE = 0; uFDevE != 12; uFDevE++) {
 8003562:	2300      	movs	r3, #0
 8003564:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8003568:	e012      	b.n	8003590 <SearchFreqDevME+0x48>
    lFDevTmp = ComputeFreqDeviation(255, uFDevE, bs, refdiv);
 800356a:	f897 3066 	ldrb.w	r3, [r7, #102]	; 0x66
 800356e:	f897 2067 	ldrb.w	r2, [r7, #103]	; 0x67
 8003572:	f897 1087 	ldrb.w	r1, [r7, #135]	; 0x87
 8003576:	20ff      	movs	r0, #255	; 0xff
 8003578:	f7ff ff68 	bl	800344c <ComputeFreqDeviation>
 800357c:	6638      	str	r0, [r7, #96]	; 0x60
    if(lFDev<lFDevTmp)
 800357e:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8003580:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003582:	429a      	cmp	r2, r3
 8003584:	d309      	bcc.n	800359a <SearchFreqDevME+0x52>
  for(uFDevE = 0; uFDevE != 12; uFDevE++) {
 8003586:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800358a:	3301      	adds	r3, #1
 800358c:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
 8003590:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8003594:	2b0c      	cmp	r3, #12
 8003596:	d1e8      	bne.n	800356a <SearchFreqDevME+0x22>
 8003598:	e000      	b.n	800359c <SearchFreqDevME+0x54>
      break;
 800359a:	bf00      	nop
  }
  (*pcE) = (uint8_t)uFDevE;
 800359c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800359e:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80035a2:	7013      	strb	r3, [r2, #0]

  if(uFDevE==0)
 80035a4:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d155      	bne.n	8003658 <SearchFreqDevME+0x110>
  {
    tgt=((uint64_t)lFDev)<<22;
 80035ac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035ae:	2200      	movs	r2, #0
 80035b0:	63bb      	str	r3, [r7, #56]	; 0x38
 80035b2:	63fa      	str	r2, [r7, #60]	; 0x3c
 80035b4:	f04f 0200 	mov.w	r2, #0
 80035b8:	f04f 0300 	mov.w	r3, #0
 80035bc:	e9d7 450e 	ldrd	r4, r5, [r7, #56]	; 0x38
 80035c0:	4629      	mov	r1, r5
 80035c2:	058b      	lsls	r3, r1, #22
 80035c4:	4621      	mov	r1, r4
 80035c6:	ea43 2391 	orr.w	r3, r3, r1, lsr #10
 80035ca:	4621      	mov	r1, r4
 80035cc:	058a      	lsls	r2, r1, #22
 80035ce:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
    (*pcM)=(uint32_t)(tgt/XTAL_FREQ);
 80035d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80035d6:	a36e      	add	r3, pc, #440	; (adr r3, 8003790 <SearchFreqDevME+0x248>)
 80035d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035dc:	f7fd faf4 	bl	8000bc8 <__aeabi_uldivmod>
 80035e0:	4602      	mov	r2, r0
 80035e2:	460b      	mov	r3, r1
 80035e4:	b2d3      	uxtb	r3, r2
 80035e6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80035e8:	7013      	strb	r3, [r2, #0]
    tgt1=(uint64_t)XTAL_FREQ*(*pcM);
 80035ea:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035ec:	781b      	ldrb	r3, [r3, #0]
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2200      	movs	r2, #0
 80035f2:	633b      	str	r3, [r7, #48]	; 0x30
 80035f4:	637a      	str	r2, [r7, #52]	; 0x34
 80035f6:	4b68      	ldr	r3, [pc, #416]	; (8003798 <SearchFreqDevME+0x250>)
 80035f8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80035fc:	462a      	mov	r2, r5
 80035fe:	fb03 f202 	mul.w	r2, r3, r2
 8003602:	2300      	movs	r3, #0
 8003604:	4621      	mov	r1, r4
 8003606:	fb01 f303 	mul.w	r3, r1, r3
 800360a:	4413      	add	r3, r2
 800360c:	4a62      	ldr	r2, [pc, #392]	; (8003798 <SearchFreqDevME+0x250>)
 800360e:	4621      	mov	r1, r4
 8003610:	fba1 ab02 	umull	sl, fp, r1, r2
 8003614:	445b      	add	r3, fp
 8003616:	469b      	mov	fp, r3
 8003618:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	; 0x78
 800361c:	e9c7 ab1e 	strd	sl, fp, [r7, #120]	; 0x78
    tgt2=(uint64_t)XTAL_FREQ*((*pcM)+1);
 8003620:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	3301      	adds	r3, #1
 8003626:	17da      	asrs	r2, r3, #31
 8003628:	62bb      	str	r3, [r7, #40]	; 0x28
 800362a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800362c:	4b5a      	ldr	r3, [pc, #360]	; (8003798 <SearchFreqDevME+0x250>)
 800362e:	e9d7 450a 	ldrd	r4, r5, [r7, #40]	; 0x28
 8003632:	462a      	mov	r2, r5
 8003634:	fb03 f202 	mul.w	r2, r3, r2
 8003638:	2300      	movs	r3, #0
 800363a:	4621      	mov	r1, r4
 800363c:	fb01 f303 	mul.w	r3, r1, r3
 8003640:	4413      	add	r3, r2
 8003642:	4a55      	ldr	r2, [pc, #340]	; (8003798 <SearchFreqDevME+0x250>)
 8003644:	4621      	mov	r1, r4
 8003646:	fba1 8902 	umull	r8, r9, r1, r2
 800364a:	444b      	add	r3, r9
 800364c:	4699      	mov	r9, r3
 800364e:	e9c7 891c 	strd	r8, r9, [r7, #112]	; 0x70
 8003652:	e9c7 891c 	strd	r8, r9, [r7, #112]	; 0x70
 8003656:	e06d      	b.n	8003734 <SearchFreqDevME+0x1ec>
  }
  else
  {
    tgt=((uint64_t)lFDev)<<(23-uFDevE);
 8003658:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800365a:	2200      	movs	r2, #0
 800365c:	623b      	str	r3, [r7, #32]
 800365e:	627a      	str	r2, [r7, #36]	; 0x24
 8003660:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8003664:	f1c3 0117 	rsb	r1, r3, #23
 8003668:	f1a1 0320 	sub.w	r3, r1, #32
 800366c:	f1c1 0220 	rsb	r2, r1, #32
 8003670:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003674:	4648      	mov	r0, r9
 8003676:	fa00 f501 	lsl.w	r5, r0, r1
 800367a:	4640      	mov	r0, r8
 800367c:	fa00 f303 	lsl.w	r3, r0, r3
 8003680:	431d      	orrs	r5, r3
 8003682:	4643      	mov	r3, r8
 8003684:	fa23 f202 	lsr.w	r2, r3, r2
 8003688:	4315      	orrs	r5, r2
 800368a:	4643      	mov	r3, r8
 800368c:	408b      	lsls	r3, r1
 800368e:	461c      	mov	r4, r3
 8003690:	e9c7 451a 	strd	r4, r5, [r7, #104]	; 0x68
    (*pcM)=(uint32_t)(tgt/XTAL_FREQ)-256;
 8003694:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8003698:	a33d      	add	r3, pc, #244	; (adr r3, 8003790 <SearchFreqDevME+0x248>)
 800369a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800369e:	f7fd fa93 	bl	8000bc8 <__aeabi_uldivmod>
 80036a2:	4602      	mov	r2, r0
 80036a4:	460b      	mov	r3, r1
 80036a6:	b2d3      	uxtb	r3, r2
 80036a8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80036aa:	7013      	strb	r3, [r2, #0]
    tgt1=(uint64_t)XTAL_FREQ*((*pcM)+256);
 80036ac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80036b4:	17da      	asrs	r2, r3, #31
 80036b6:	61bb      	str	r3, [r7, #24]
 80036b8:	61fa      	str	r2, [r7, #28]
 80036ba:	4b37      	ldr	r3, [pc, #220]	; (8003798 <SearchFreqDevME+0x250>)
 80036bc:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 80036c0:	462a      	mov	r2, r5
 80036c2:	fb03 f202 	mul.w	r2, r3, r2
 80036c6:	2300      	movs	r3, #0
 80036c8:	4621      	mov	r1, r4
 80036ca:	fb01 f303 	mul.w	r3, r1, r3
 80036ce:	4413      	add	r3, r2
 80036d0:	4a31      	ldr	r2, [pc, #196]	; (8003798 <SearchFreqDevME+0x250>)
 80036d2:	4621      	mov	r1, r4
 80036d4:	fba1 1202 	umull	r1, r2, r1, r2
 80036d8:	64fa      	str	r2, [r7, #76]	; 0x4c
 80036da:	460a      	mov	r2, r1
 80036dc:	64ba      	str	r2, [r7, #72]	; 0x48
 80036de:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80036e0:	4413      	add	r3, r2
 80036e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80036e4:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 80036e8:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
 80036ec:	e9c7 341e 	strd	r3, r4, [r7, #120]	; 0x78
    tgt2=(uint64_t)XTAL_FREQ*((*pcM)+1+256);
 80036f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	f203 1301 	addw	r3, r3, #257	; 0x101
 80036f8:	17da      	asrs	r2, r3, #31
 80036fa:	613b      	str	r3, [r7, #16]
 80036fc:	617a      	str	r2, [r7, #20]
 80036fe:	4b26      	ldr	r3, [pc, #152]	; (8003798 <SearchFreqDevME+0x250>)
 8003700:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003704:	462a      	mov	r2, r5
 8003706:	fb03 f202 	mul.w	r2, r3, r2
 800370a:	2300      	movs	r3, #0
 800370c:	4621      	mov	r1, r4
 800370e:	fb01 f303 	mul.w	r3, r1, r3
 8003712:	4413      	add	r3, r2
 8003714:	4a20      	ldr	r2, [pc, #128]	; (8003798 <SearchFreqDevME+0x250>)
 8003716:	4621      	mov	r1, r4
 8003718:	fba1 1202 	umull	r1, r2, r1, r2
 800371c:	647a      	str	r2, [r7, #68]	; 0x44
 800371e:	460a      	mov	r2, r1
 8003720:	643a      	str	r2, [r7, #64]	; 0x40
 8003722:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003724:	4413      	add	r3, r2
 8003726:	647b      	str	r3, [r7, #68]	; 0x44
 8003728:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 800372c:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
 8003730:	e9c7 341c 	strd	r3, r4, [r7, #112]	; 0x70
  }

  (*pcM)=((tgt2-tgt)<(tgt-tgt1))?((*pcM)+1):(*pcM);
 8003734:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8003738:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800373c:	1a84      	subs	r4, r0, r2
 800373e:	60bc      	str	r4, [r7, #8]
 8003740:	eb61 0303 	sbc.w	r3, r1, r3
 8003744:	60fb      	str	r3, [r7, #12]
 8003746:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800374a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800374e:	1a84      	subs	r4, r0, r2
 8003750:	603c      	str	r4, [r7, #0]
 8003752:	eb61 0303 	sbc.w	r3, r1, r3
 8003756:	607b      	str	r3, [r7, #4]
 8003758:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800375c:	4623      	mov	r3, r4
 800375e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003762:	4602      	mov	r2, r0
 8003764:	4293      	cmp	r3, r2
 8003766:	462b      	mov	r3, r5
 8003768:	460a      	mov	r2, r1
 800376a:	4193      	sbcs	r3, r2
 800376c:	d204      	bcs.n	8003778 <SearchFreqDevME+0x230>
 800376e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	3301      	adds	r3, #1
 8003774:	b2db      	uxtb	r3, r3
 8003776:	e001      	b.n	800377c <SearchFreqDevME+0x234>
 8003778:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800377e:	7013      	strb	r3, [r2, #0]
}
 8003780:	bf00      	nop
 8003782:	3788      	adds	r7, #136	; 0x88
 8003784:	46bd      	mov	sp, r7
 8003786:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800378a:	bf00      	nop
 800378c:	f3af 8000 	nop.w
 8003790:	02faf080 	.word	0x02faf080
 8003794:	00000000 	.word	0x00000000
 8003798:	02faf080 	.word	0x02faf080

0800379c <S2LP_SetModulation>:
*         [100 500000].
*         Frequency deviation expressed in Hz.
* @retval None.
*/
void S2LP_SetModulation(uint8_t mod_type, uint32_t datarate, uint32_t fdev)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b086      	sub	sp, #24
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	4603      	mov	r3, r0
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	607a      	str	r2, [r7, #4]
 80037a8:	73fb      	strb	r3, [r7, #15]
  uint8_t dr_e;
  uint16_t dr_m;
  uint8_t uFDevM, uFDevE;

  /* Calculates the datarate mantissa and exponent */
  SearchDatarateME(datarate, &dr_m, &dr_e);
 80037aa:	f107 0217 	add.w	r2, r7, #23
 80037ae:	f107 0314 	add.w	r3, r7, #20
 80037b2:	4619      	mov	r1, r3
 80037b4:	68b8      	ldr	r0, [r7, #8]
 80037b6:	f7ff fcef 	bl	8003198 <SearchDatarateME>
  /* Calculates the frequency deviation mantissa and exponent */
  SearchFreqDevME(fdev, &uFDevM, &uFDevE);
 80037ba:	f107 0212 	add.w	r2, r7, #18
 80037be:	f107 0313 	add.w	r3, r7, #19
 80037c2:	4619      	mov	r1, r3
 80037c4:	6878      	ldr	r0, [r7, #4]
 80037c6:	f7ff febf 	bl	8003548 <SearchFreqDevME>

  S2LP_WriteReg(MOD4_ADDR, (uint8_t)(dr_m >> 8), NULL);
 80037ca:	8abb      	ldrh	r3, [r7, #20]
 80037cc:	0a1b      	lsrs	r3, r3, #8
 80037ce:	b29b      	uxth	r3, r3
 80037d0:	b2db      	uxtb	r3, r3
 80037d2:	2200      	movs	r2, #0
 80037d4:	4619      	mov	r1, r3
 80037d6:	200e      	movs	r0, #14
 80037d8:	f7ff f8c4 	bl	8002964 <S2LP_WriteReg>
  S2LP_WriteReg(MOD3_ADDR, (uint8_t)dr_m, NULL);
 80037dc:	8abb      	ldrh	r3, [r7, #20]
 80037de:	b2db      	uxtb	r3, r3
 80037e0:	2200      	movs	r2, #0
 80037e2:	4619      	mov	r1, r3
 80037e4:	200f      	movs	r0, #15
 80037e6:	f7ff f8bd 	bl	8002964 <S2LP_WriteReg>
  S2LP_WriteReg(MOD2_ADDR, mod_type | dr_e, NULL);
 80037ea:	7dfa      	ldrb	r2, [r7, #23]
 80037ec:	7bfb      	ldrb	r3, [r7, #15]
 80037ee:	4313      	orrs	r3, r2
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2200      	movs	r2, #0
 80037f4:	4619      	mov	r1, r3
 80037f6:	2010      	movs	r0, #16
 80037f8:	f7ff f8b4 	bl	8002964 <S2LP_WriteReg>

  S2LP_WriteReg(MOD0_ADDR, uFDevM, NULL);
 80037fc:	7cfb      	ldrb	r3, [r7, #19]
 80037fe:	2200      	movs	r2, #0
 8003800:	4619      	mov	r1, r3
 8003802:	2012      	movs	r0, #18
 8003804:	f7ff f8ae 	bl	8002964 <S2LP_WriteReg>
  S2LP_WriteReg(MOD1_ADDR, uFDevE, NULL);
 8003808:	7cbb      	ldrb	r3, [r7, #18]
 800380a:	2200      	movs	r2, #0
 800380c:	4619      	mov	r1, r3
 800380e:	2011      	movs	r0, #17
 8003810:	f7ff f8a8 	bl	8002964 <S2LP_WriteReg>
}
 8003814:	bf00      	nop
 8003816:	3718      	adds	r7, #24
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <S2LP_SetPALeveldBm>:

void S2LP_SetPALeveldBm(int32_t lPowerdBm)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  uint8_t paLevelValue;
  if(lPowerdBm> 14)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2b0e      	cmp	r3, #14
 8003828:	dd02      	ble.n	8003830 <S2LP_SetPALeveldBm+0x14>
  {
    paLevelValue = 1;
 800382a:	2301      	movs	r3, #1
 800382c:	73fb      	strb	r3, [r7, #15]
 800382e:	e006      	b.n	800383e <S2LP_SetPALeveldBm+0x22>
  }
  else {
    paLevelValue = (uint8_t)((int32_t)29-2*lPowerdBm);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	b2db      	uxtb	r3, r3
 8003834:	005b      	lsls	r3, r3, #1
 8003836:	b2db      	uxtb	r3, r3
 8003838:	f1c3 031d 	rsb	r3, r3, #29
 800383c:	73fb      	strb	r3, [r7, #15]
  }

  S2LP_WriteReg(PA_POWER0_ADDR, 0, NULL);
 800383e:	2200      	movs	r2, #0
 8003840:	2100      	movs	r1, #0
 8003842:	2062      	movs	r0, #98	; 0x62
 8003844:	f7ff f88e 	bl	8002964 <S2LP_WriteReg>
  S2LP_WriteReg(PA_CONFIG1_ADDR+1, 0, NULL); // disable degeneration mode
 8003848:	2200      	movs	r2, #0
 800384a:	2100      	movs	r1, #0
 800384c:	2064      	movs	r0, #100	; 0x64
 800384e:	f7ff f889 	bl	8002964 <S2LP_WriteReg>
  S2LP_WriteReg(PA_CONFIG1_ADDR, 0, NULL); // disable Tx Bessel FIR
 8003852:	2200      	movs	r2, #0
 8003854:	2100      	movs	r1, #0
 8003856:	2063      	movs	r0, #99	; 0x63
 8003858:	f7ff f884 	bl	8002964 <S2LP_WriteReg>
  S2LP_WriteReg(PA_POWER1_ADDR, paLevelValue, NULL);
 800385c:	7bfb      	ldrb	r3, [r7, #15]
 800385e:	2200      	movs	r2, #0
 8003860:	4619      	mov	r1, r3
 8003862:	2061      	movs	r0, #97	; 0x61
 8003864:	f7ff f87e 	bl	8002964 <S2LP_WriteReg>
}
 8003868:	bf00      	nop
 800386a:	3710      	adds	r7, #16
 800386c:	46bd      	mov	sp, r7
 800386e:	bd80      	pop	{r7, pc}

08003870 <S2LP_Init>:

	return HAL_OK;
}

HAL_StatusTypeDef S2LP_Init(SPI_HandleTypeDef *spi_handle)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b086      	sub	sp, #24
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
	gSPI = spi_handle;
 8003878:	4a48      	ldr	r2, [pc, #288]	; (800399c <S2LP_Init+0x12c>)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6013      	str	r3, [r2, #0]
	uint32_t ncycles_start = HAL_RCC_GetHCLKFreq()/9600;
 800387e:	f003 fc9f 	bl	80071c0 <HAL_RCC_GetHCLKFreq>
 8003882:	4603      	mov	r3, r0
 8003884:	4a46      	ldr	r2, [pc, #280]	; (80039a0 <S2LP_Init+0x130>)
 8003886:	fba2 2303 	umull	r2, r3, r2, r3
 800388a:	0a9b      	lsrs	r3, r3, #10
 800388c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800388e:	b672      	cpsid	i
}
 8003890:	bf00      	nop

	__disable_irq();
	HAL_GPIO_WritePin(RADIO_SDN_GPIO_Port, RADIO_SDN_Pin, GPIO_PIN_RESET); // Power up S2LP
 8003892:	2200      	movs	r2, #0
 8003894:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003898:	4842      	ldr	r0, [pc, #264]	; (80039a4 <S2LP_Init+0x134>)
 800389a:	f002 fe47 	bl	800652c <HAL_GPIO_WritePin>
	for(uint32_t i=0; i < ncycles_start; i++) // Wait for S2LP to start
 800389e:	2300      	movs	r3, #0
 80038a0:	617b      	str	r3, [r7, #20]
 80038a2:	e003      	b.n	80038ac <S2LP_Init+0x3c>
		asm volatile("nop");
 80038a4:	bf00      	nop
	for(uint32_t i=0; i < ncycles_start; i++) // Wait for S2LP to start
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	3301      	adds	r3, #1
 80038aa:	617b      	str	r3, [r7, #20]
 80038ac:	697a      	ldr	r2, [r7, #20]
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d3f7      	bcc.n	80038a4 <S2LP_Init+0x34>
  __ASM volatile ("cpsie i" : : : "memory");
 80038b4:	b662      	cpsie	i
}
 80038b6:	bf00      	nop
	__enable_irq();

	S2LP_WriteReg(GPIO0_CONF_ADDR, 3, NULL); // Set GPIO as interrupt line
 80038b8:	2200      	movs	r2, #0
 80038ba:	2103      	movs	r1, #3
 80038bc:	2000      	movs	r0, #0
 80038be:	f7ff f851 	bl	8002964 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK0_ADDR, 0x80 | 0x20 | 0x04, NULL); // Enable "Tx Data sent" and "TX FIFO almost full" interrupts
 80038c2:	2200      	movs	r2, #0
 80038c4:	21a4      	movs	r1, #164	; 0xa4
 80038c6:	2053      	movs	r0, #83	; 0x53
 80038c8:	f7ff f84c 	bl	8002964 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK1_ADDR, 0x01, NULL); // Enable "TX FIFO almost empty" interrupt
 80038cc:	2200      	movs	r2, #0
 80038ce:	2101      	movs	r1, #1
 80038d0:	2052      	movs	r0, #82	; 0x52
 80038d2:	f7ff f847 	bl	8002964 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK2_ADDR, 0x00, NULL);
 80038d6:	2200      	movs	r2, #0
 80038d8:	2100      	movs	r1, #0
 80038da:	2051      	movs	r0, #81	; 0x51
 80038dc:	f7ff f842 	bl	8002964 <S2LP_WriteReg>
	S2LP_WriteReg(IRQ_MASK3_ADDR, 0x00, NULL);
 80038e0:	2200      	movs	r2, #0
 80038e2:	2100      	movs	r1, #0
 80038e4:	2050      	movs	r0, #80	; 0x50
 80038e6:	f7ff f83d 	bl	8002964 <S2LP_WriteReg>
	S2LP_WriteReg(FIFO_CONFIG0_ADDR, FIFO_EMPTY_THRESH * FIFO_CHUNK_SIZE, NULL);
 80038ea:	2200      	movs	r2, #0
 80038ec:	2120      	movs	r1, #32
 80038ee:	203f      	movs	r0, #63	; 0x3f
 80038f0:	f7ff f838 	bl	8002964 <S2LP_WriteReg>

	// Change sync word bytes
	S2LP_WriteReg(SYNC3_ADDR, 0xB7, NULL);
 80038f4:	2200      	movs	r2, #0
 80038f6:	21b7      	movs	r1, #183	; 0xb7
 80038f8:	2033      	movs	r0, #51	; 0x33
 80038fa:	f7ff f833 	bl	8002964 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC2_ADDR, 0x54, NULL);
 80038fe:	2200      	movs	r2, #0
 8003900:	2154      	movs	r1, #84	; 0x54
 8003902:	2034      	movs	r0, #52	; 0x34
 8003904:	f7ff f82e 	bl	8002964 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC1_ADDR, 0x2A, NULL);
 8003908:	2200      	movs	r2, #0
 800390a:	212a      	movs	r1, #42	; 0x2a
 800390c:	2035      	movs	r0, #53	; 0x35
 800390e:	f7ff f829 	bl	8002964 <S2LP_WriteReg>
	S2LP_WriteReg(SYNC0_ADDR, 0x3E, NULL);
 8003912:	2200      	movs	r2, #0
 8003914:	213e      	movs	r1, #62	; 0x3e
 8003916:	2036      	movs	r0, #54	; 0x36
 8003918:	f7ff f824 	bl	8002964 <S2LP_WriteReg>

	// PLL and PA configuration
	S2LP_PLLConf(BASE_FREQ);
 800391c:	4822      	ldr	r0, [pc, #136]	; (80039a8 <S2LP_Init+0x138>)
 800391e:	f7ff fa8f 	bl	8002e40 <S2LP_PLLConf>
	S2LP_SetPALeveldBm(PA_LEVEL);
 8003922:	2005      	movs	r0, #5
 8003924:	f7ff ff7a 	bl	800381c <S2LP_SetPALeveldBm>

	// Modulation and packet configuration
	S2LP_SetModulation(MOD_2FSK, DATARATE, FREQDEV);
 8003928:	f246 12a8 	movw	r2, #25000	; 0x61a8
 800392c:	f24c 3150 	movw	r1, #50000	; 0xc350
 8003930:	2000      	movs	r0, #0
 8003932:	f7ff ff33 	bl	800379c <S2LP_SetModulation>
	S2LP_WriteReg(PCKTCTRL1_ADDR, 0x20, NULL); // No whitening, CRC with poly 0x07
 8003936:	2200      	movs	r2, #0
 8003938:	2120      	movs	r1, #32
 800393a:	2030      	movs	r0, #48	; 0x30
 800393c:	f7ff f812 	bl	8002964 <S2LP_WriteReg>
	S2LP_WriteReg(PCKTCTRL3_ADDR, 0x00, NULL); // Enable basic packet structure
 8003940:	2200      	movs	r2, #0
 8003942:	2100      	movs	r1, #0
 8003944:	202e      	movs	r0, #46	; 0x2e
 8003946:	f7ff f80d 	bl	8002964 <S2LP_WriteReg>

	S2LPStatus radio_status;
	uint8_t rco_conf;
	HAL_StatusTypeDef err = S2LP_ReadReg(XO_RCO_CONF1_ADDR, &rco_conf, &radio_status); // fetch radio state
 800394a:	f107 020c 	add.w	r2, r7, #12
 800394e:	f107 030b 	add.w	r3, r7, #11
 8003952:	4619      	mov	r1, r3
 8003954:	206c      	movs	r0, #108	; 0x6c
 8003956:	f7fe ffc7 	bl	80028e8 <S2LP_ReadReg>
 800395a:	4603      	mov	r3, r0
 800395c:	73fb      	strb	r3, [r7, #15]
	if (err) {
 800395e:	7bfb      	ldrb	r3, [r7, #15]
 8003960:	2b00      	cmp	r3, #0
 8003962:	d001      	beq.n	8003968 <S2LP_Init+0xf8>
		return err;
 8003964:	7bfb      	ldrb	r3, [r7, #15]
 8003966:	e015      	b.n	8003994 <S2LP_Init+0x124>
	} else if (rco_conf != 0x45) {
 8003968:	7afb      	ldrb	r3, [r7, #11]
 800396a:	2b45      	cmp	r3, #69	; 0x45
 800396c:	d006      	beq.n	800397c <S2LP_Init+0x10c>
		DEBUG_PRINT("[S2LP] Error: XO_RCO_CONF1 register is invalid (0x%X instead of 0x45), faulty SPI bus?\r\n", rco_conf);
 800396e:	7afb      	ldrb	r3, [r7, #11]
 8003970:	4619      	mov	r1, r3
 8003972:	480e      	ldr	r0, [pc, #56]	; (80039ac <S2LP_Init+0x13c>)
 8003974:	f007 fff6 	bl	800b964 <iprintf>
		return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e00b      	b.n	8003994 <S2LP_Init+0x124>
	}

	if (radio_status.MC_STATE != MC_STATE_READY) {
 800397c:	7b7b      	ldrb	r3, [r7, #13]
 800397e:	f023 0301 	bic.w	r3, r3, #1
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b00      	cmp	r3, #0
 8003986:	d004      	beq.n	8003992 <S2LP_Init+0x122>
		DEBUG_PRINT("[S2LP] Error: radio is not ready after initialization\r\n");
 8003988:	4809      	ldr	r0, [pc, #36]	; (80039b0 <S2LP_Init+0x140>)
 800398a:	f008 f851 	bl	800ba30 <puts>
		return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e000      	b.n	8003994 <S2LP_Init+0x124>
	}

	return HAL_OK;
 8003992:	2300      	movs	r3, #0
}
 8003994:	4618      	mov	r0, r3
 8003996:	3718      	adds	r7, #24
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	20003d68 	.word	0x20003d68
 80039a0:	1b4e81b5 	.word	0x1b4e81b5
 80039a4:	48001400 	.word	0x48001400
 80039a8:	33db0834 	.word	0x33db0834
 80039ac:	0800dea4 	.word	0x0800dea4
 80039b0:	0800df00 	.word	0x0800df00

080039b4 <S2LP_IRQ_Handler>:

void S2LP_IRQ_Handler(void)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
	uint8_t irq_status1, irq_status0;
	S2LP_ReadReg(IRQ_STATUS1_ADDR, &irq_status1, NULL);
 80039ba:	1dfb      	adds	r3, r7, #7
 80039bc:	2200      	movs	r2, #0
 80039be:	4619      	mov	r1, r3
 80039c0:	20fc      	movs	r0, #252	; 0xfc
 80039c2:	f7fe ff91 	bl	80028e8 <S2LP_ReadReg>
	S2LP_ReadReg(IRQ_STATUS0_ADDR, &irq_status0, NULL);
 80039c6:	1dbb      	adds	r3, r7, #6
 80039c8:	2200      	movs	r2, #0
 80039ca:	4619      	mov	r1, r3
 80039cc:	20fd      	movs	r0, #253	; 0xfd
 80039ce:	f7fe ff8b 	bl	80028e8 <S2LP_ReadReg>

	if (irq_status1 & 0x01) // TX FIFO almost empty
 80039d2:	79fb      	ldrb	r3, [r7, #7]
 80039d4:	f003 0301 	and.w	r3, r3, #1
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d002      	beq.n	80039e2 <S2LP_IRQ_Handler+0x2e>
		fifo_almost_empty = 1;
 80039dc:	4b0b      	ldr	r3, [pc, #44]	; (8003a0c <S2LP_IRQ_Handler+0x58>)
 80039de:	2201      	movs	r2, #1
 80039e0:	701a      	strb	r2, [r3, #0]

	if (irq_status0 & 0x20) // TX/RX FIFO underflow or overflow
 80039e2:	79bb      	ldrb	r3, [r7, #6]
 80039e4:	f003 0320 	and.w	r3, r3, #32
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d002      	beq.n	80039f2 <S2LP_IRQ_Handler+0x3e>
		underflow = 1;
 80039ec:	4b08      	ldr	r3, [pc, #32]	; (8003a10 <S2LP_IRQ_Handler+0x5c>)
 80039ee:	2201      	movs	r2, #1
 80039f0:	701a      	strb	r2, [r3, #0]

	if (irq_status0 & 0x04) // Packet transmitted
 80039f2:	79bb      	ldrb	r3, [r7, #6]
 80039f4:	f003 0304 	and.w	r3, r3, #4
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d002      	beq.n	8003a02 <S2LP_IRQ_Handler+0x4e>
		packet_sent = 1;
 80039fc:	4b05      	ldr	r3, [pc, #20]	; (8003a14 <S2LP_IRQ_Handler+0x60>)
 80039fe:	2201      	movs	r2, #1
 8003a00:	701a      	strb	r2, [r3, #0]
}
 8003a02:	bf00      	nop
 8003a04:	3708      	adds	r7, #8
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	20003d6d 	.word	0x20003d6d
 8003a10:	20003d6e 	.word	0x20003d6e
 8003a14:	20003d6c 	.word	0x20003d6c

08003a18 <Spectrogram_Format>:
q15_t buf_fft[2*SAMPLES_PER_MELVEC  ]; // Double size (real|imag) buffer needed for arm_rfft_q15
q15_t buf_tmp[  SAMPLES_PER_MELVEC/2]; // Intermediate buffer for arm_mat_mult_fast_q15

// Convert 12-bit DC ADC samples to Q1.15 fixed point signal and remove DC component
void Spectrogram_Format(q15_t *buf)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b084      	sub	sp, #16
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
	// That way, the value of buf[i] is in [0 , 2**15 - 1]

	// /!\ When multiplying/dividing by a power 2, always prefer shifting left/right instead, ARM instructions to do so are more efficient.
	// Here we should shift left by 3.

	arm_shift_q15(buf, 3, buf, SAMPLES_PER_MELVEC);
 8003a20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a24:	687a      	ldr	r2, [r7, #4]
 8003a26:	2103      	movs	r1, #3
 8003a28:	6878      	ldr	r0, [r7, #4]
 8003a2a:	f006 fcf3 	bl	800a414 <arm_shift_q15>
	//            Number of cycles: <TODO>

	// Since we use a signed representation, we should now center the value around zero, we can do this by substracting 2**14.
	// Now the value of buf[i] is in [-2**14 , 2**14 - 1]

	for(uint16_t i=0; i < SAMPLES_PER_MELVEC; i++) { // Remove DC component
 8003a2e:	2300      	movs	r3, #0
 8003a30:	81fb      	strh	r3, [r7, #14]
 8003a32:	e012      	b.n	8003a5a <Spectrogram_Format+0x42>
		buf[i] -= (1 << 14);
 8003a34:	89fb      	ldrh	r3, [r7, #14]
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	4413      	add	r3, r2
 8003a3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8003a46:	b299      	uxth	r1, r3
 8003a48:	89fb      	ldrh	r3, [r7, #14]
 8003a4a:	005b      	lsls	r3, r3, #1
 8003a4c:	687a      	ldr	r2, [r7, #4]
 8003a4e:	4413      	add	r3, r2
 8003a50:	b20a      	sxth	r2, r1
 8003a52:	801a      	strh	r2, [r3, #0]
	for(uint16_t i=0; i < SAMPLES_PER_MELVEC; i++) { // Remove DC component
 8003a54:	89fb      	ldrh	r3, [r7, #14]
 8003a56:	3301      	adds	r3, #1
 8003a58:	81fb      	strh	r3, [r7, #14]
 8003a5a:	89fb      	ldrh	r3, [r7, #14]
 8003a5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a60:	d3e8      	bcc.n	8003a34 <Spectrogram_Format+0x1c>
	}
}
 8003a62:	bf00      	nop
 8003a64:	bf00      	nop
 8003a66:	3710      	adds	r7, #16
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}

08003a6c <Spectrogram_Compute>:

// Compute spectrogram of samples and transform into MEL vectors.
void Spectrogram_Compute(q15_t *samples, q15_t *melvec)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b092      	sub	sp, #72	; 0x48
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	6039      	str	r1, [r7, #0]
	// STEP 1  : Windowing of input samples
	//           --> Pointwise product
	//           Complexity: O(N)
	//           Number of cycles: <TODO>
	arm_mult_q15(samples, hamming_window, buf, SAMPLES_PER_MELVEC);
 8003a76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a7a:	4a3c      	ldr	r2, [pc, #240]	; (8003b6c <Spectrogram_Compute+0x100>)
 8003a7c:	493c      	ldr	r1, [pc, #240]	; (8003b70 <Spectrogram_Compute+0x104>)
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f006 fd5a 	bl	800a538 <arm_mult_q15>
	//           Number of cycles: <TODO>

	// Since the FFT is a recursive algorithm, the values are rescaled in the function to ensure that overflow cannot happen.
	arm_rfft_instance_q15 rfft_inst;

	arm_rfft_init_q15(&rfft_inst, SAMPLES_PER_MELVEC, 0, 1);
 8003a84:	f107 0028 	add.w	r0, r7, #40	; 0x28
 8003a88:	2301      	movs	r3, #1
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003a90:	f006 f994 	bl	8009dbc <arm_rfft_init_q15>

	arm_rfft_q15(&rfft_inst, buf, buf_fft);
 8003a94:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003a98:	4a36      	ldr	r2, [pc, #216]	; (8003b74 <Spectrogram_Compute+0x108>)
 8003a9a:	4934      	ldr	r1, [pc, #208]	; (8003b6c <Spectrogram_Compute+0x100>)
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	f006 f911 	bl	8009cc4 <arm_rfft_q15>
	// STEP 3.1: Find the extremum value (maximum of absolute values)
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	q15_t vmax;
	uint32_t pIndex=0;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	623b      	str	r3, [r7, #32]

	arm_absmax_q15(buf_fft, SAMPLES_PER_MELVEC, &vmax, &pIndex);
 8003aa6:	f107 0320 	add.w	r3, r7, #32
 8003aaa:	f107 0226 	add.w	r2, r7, #38	; 0x26
 8003aae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003ab2:	4830      	ldr	r0, [pc, #192]	; (8003b74 <Spectrogram_Compute+0x108>)
 8003ab4:	f7fe f926 	bl	8001d04 <arm_absmax_q15>

	// STEP 3.2: Normalize the vector - Dynamic range increase
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	for (int i=0; i < SAMPLES_PER_MELVEC; i++) // We don't use the second half of the symmetric spectrum
 8003ab8:	2300      	movs	r3, #0
 8003aba:	647b      	str	r3, [r7, #68]	; 0x44
 8003abc:	e010      	b.n	8003ae0 <Spectrogram_Compute+0x74>
	{
		buf[i] = (q15_t) (((q31_t) buf_fft[i] << 15) /((q31_t)vmax));
 8003abe:	4a2d      	ldr	r2, [pc, #180]	; (8003b74 <Spectrogram_Compute+0x108>)
 8003ac0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ac2:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003ac6:	03db      	lsls	r3, r3, #15
 8003ac8:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8003acc:	fb93 f3f2 	sdiv	r3, r3, r2
 8003ad0:	b219      	sxth	r1, r3
 8003ad2:	4a26      	ldr	r2, [pc, #152]	; (8003b6c <Spectrogram_Compute+0x100>)
 8003ad4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ad6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i=0; i < SAMPLES_PER_MELVEC; i++) // We don't use the second half of the symmetric spectrum
 8003ada:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003adc:	3301      	adds	r3, #1
 8003ade:	647b      	str	r3, [r7, #68]	; 0x44
 8003ae0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ae2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ae6:	dbea      	blt.n	8003abe <Spectrogram_Compute+0x52>
	// STEP 3.3: Compute the complex magnitude
	//           --> The output buffer is now two times smaller because (real|imag) --> (mag)
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	arm_cmplx_mag_q15(buf, buf, SAMPLES_PER_MELVEC/2);
 8003ae8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003aec:	491f      	ldr	r1, [pc, #124]	; (8003b6c <Spectrogram_Compute+0x100>)
 8003aee:	481f      	ldr	r0, [pc, #124]	; (8003b6c <Spectrogram_Compute+0x100>)
 8003af0:	f006 fbe6 	bl	800a2c0 <arm_cmplx_mag_q15>

	// STEP 3.4: Denormalize the vector
	//           Complexity: O(N)
	//           Number of cycles: <TODO>

	for (int i=0; i < SAMPLES_PER_MELVEC/2; i++)
 8003af4:	2300      	movs	r3, #0
 8003af6:	643b      	str	r3, [r7, #64]	; 0x40
 8003af8:	e010      	b.n	8003b1c <Spectrogram_Compute+0xb0>
	{
		buf[i] = (q15_t) ((((q31_t) buf[i]) * ((q31_t) vmax) ) >> 15 );
 8003afa:	4a1c      	ldr	r2, [pc, #112]	; (8003b6c <Spectrogram_Compute+0x100>)
 8003afc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003afe:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8003b02:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	; 0x26
 8003b06:	fb02 f303 	mul.w	r3, r2, r3
 8003b0a:	13db      	asrs	r3, r3, #15
 8003b0c:	b219      	sxth	r1, r3
 8003b0e:	4a17      	ldr	r2, [pc, #92]	; (8003b6c <Spectrogram_Compute+0x100>)
 8003b10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b12:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i=0; i < SAMPLES_PER_MELVEC/2; i++)
 8003b16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b18:	3301      	adds	r3, #1
 8003b1a:	643b      	str	r3, [r7, #64]	; 0x40
 8003b1c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b1e:	2bff      	cmp	r3, #255	; 0xff
 8003b20:	ddeb      	ble.n	8003afa <Spectrogram_Compute+0x8e>
	// /!\ In order to avoid overflows completely the input signals should be scaled down. Scale down one of the input matrices by log2(numColsA) bits to avoid overflows,
	// as a total of numColsA additions are computed internally for each output element. Because our hz2mel_mat matrix contains lots of zeros in its rows, this is not necessary.
	
	arm_matrix_instance_q15 hz2mel_inst, fftmag_inst, melvec_inst;

	arm_mat_init_q15(&hz2mel_inst, MELVEC_LENGTH, SAMPLES_PER_MELVEC/2, hz2mel_mat);
 8003b22:	f107 0018 	add.w	r0, r7, #24
 8003b26:	4b14      	ldr	r3, [pc, #80]	; (8003b78 <Spectrogram_Compute+0x10c>)
 8003b28:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b2c:	2114      	movs	r1, #20
 8003b2e:	f006 fbc3 	bl	800a2b8 <arm_mat_init_q15>
	arm_mat_init_q15(&fftmag_inst, SAMPLES_PER_MELVEC/2, 1, buf);
 8003b32:	f107 0010 	add.w	r0, r7, #16
 8003b36:	4b0d      	ldr	r3, [pc, #52]	; (8003b6c <Spectrogram_Compute+0x100>)
 8003b38:	2201      	movs	r2, #1
 8003b3a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003b3e:	f006 fbbb 	bl	800a2b8 <arm_mat_init_q15>
	arm_mat_init_q15(&melvec_inst, MELVEC_LENGTH, 1, melvec);
 8003b42:	f107 0008 	add.w	r0, r7, #8
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	2201      	movs	r2, #1
 8003b4a:	2114      	movs	r1, #20
 8003b4c:	f006 fbb4 	bl	800a2b8 <arm_mat_init_q15>

	arm_mat_mult_fast_q15(&hz2mel_inst, &fftmag_inst, &melvec_inst, buf_tmp);
 8003b50:	f107 0208 	add.w	r2, r7, #8
 8003b54:	f107 0110 	add.w	r1, r7, #16
 8003b58:	f107 0018 	add.w	r0, r7, #24
 8003b5c:	4b07      	ldr	r3, [pc, #28]	; (8003b7c <Spectrogram_Compute+0x110>)
 8003b5e:	f006 f9a9 	bl	8009eb4 <arm_mat_mult_fast_q15>
}
 8003b62:	bf00      	nop
 8003b64:	3748      	adds	r7, #72	; 0x48
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	20003d70 	.word	0x20003d70
 8003b70:	20002b94 	.word	0x20002b94
 8003b74:	20004170 	.word	0x20004170
 8003b78:	20000394 	.word	0x20000394
 8003b7c:	20004970 	.word	0x20004970

08003b80 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003b80:	b580      	push	{r7, lr}
 8003b82:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003b84:	4b1b      	ldr	r3, [pc, #108]	; (8003bf4 <MX_SPI1_Init+0x74>)
 8003b86:	4a1c      	ldr	r2, [pc, #112]	; (8003bf8 <MX_SPI1_Init+0x78>)
 8003b88:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003b8a:	4b1a      	ldr	r3, [pc, #104]	; (8003bf4 <MX_SPI1_Init+0x74>)
 8003b8c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003b90:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003b92:	4b18      	ldr	r3, [pc, #96]	; (8003bf4 <MX_SPI1_Init+0x74>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003b98:	4b16      	ldr	r3, [pc, #88]	; (8003bf4 <MX_SPI1_Init+0x74>)
 8003b9a:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003b9e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ba0:	4b14      	ldr	r3, [pc, #80]	; (8003bf4 <MX_SPI1_Init+0x74>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003ba6:	4b13      	ldr	r3, [pc, #76]	; (8003bf4 <MX_SPI1_Init+0x74>)
 8003ba8:	2200      	movs	r2, #0
 8003baa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003bac:	4b11      	ldr	r3, [pc, #68]	; (8003bf4 <MX_SPI1_Init+0x74>)
 8003bae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003bb2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8003bb4:	4b0f      	ldr	r3, [pc, #60]	; (8003bf4 <MX_SPI1_Init+0x74>)
 8003bb6:	2208      	movs	r2, #8
 8003bb8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003bba:	4b0e      	ldr	r3, [pc, #56]	; (8003bf4 <MX_SPI1_Init+0x74>)
 8003bbc:	2200      	movs	r2, #0
 8003bbe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003bc0:	4b0c      	ldr	r3, [pc, #48]	; (8003bf4 <MX_SPI1_Init+0x74>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003bc6:	4b0b      	ldr	r3, [pc, #44]	; (8003bf4 <MX_SPI1_Init+0x74>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003bcc:	4b09      	ldr	r3, [pc, #36]	; (8003bf4 <MX_SPI1_Init+0x74>)
 8003bce:	2207      	movs	r2, #7
 8003bd0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003bd2:	4b08      	ldr	r3, [pc, #32]	; (8003bf4 <MX_SPI1_Init+0x74>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003bd8:	4b06      	ldr	r3, [pc, #24]	; (8003bf4 <MX_SPI1_Init+0x74>)
 8003bda:	2208      	movs	r2, #8
 8003bdc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003bde:	4805      	ldr	r0, [pc, #20]	; (8003bf4 <MX_SPI1_Init+0x74>)
 8003be0:	f004 f850 	bl	8007c84 <HAL_SPI_Init>
 8003be4:	4603      	mov	r3, r0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d001      	beq.n	8003bee <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8003bea:	f7fe fc45 	bl	8002478 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003bee:	bf00      	nop
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	20004b70 	.word	0x20004b70
 8003bf8:	40013000 	.word	0x40013000

08003bfc <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b08a      	sub	sp, #40	; 0x28
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c04:	f107 0314 	add.w	r3, r7, #20
 8003c08:	2200      	movs	r2, #0
 8003c0a:	601a      	str	r2, [r3, #0]
 8003c0c:	605a      	str	r2, [r3, #4]
 8003c0e:	609a      	str	r2, [r3, #8]
 8003c10:	60da      	str	r2, [r3, #12]
 8003c12:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a26      	ldr	r2, [pc, #152]	; (8003cb4 <HAL_SPI_MspInit+0xb8>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d145      	bne.n	8003caa <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003c1e:	4b26      	ldr	r3, [pc, #152]	; (8003cb8 <HAL_SPI_MspInit+0xbc>)
 8003c20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c22:	4a25      	ldr	r2, [pc, #148]	; (8003cb8 <HAL_SPI_MspInit+0xbc>)
 8003c24:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003c28:	6613      	str	r3, [r2, #96]	; 0x60
 8003c2a:	4b23      	ldr	r3, [pc, #140]	; (8003cb8 <HAL_SPI_MspInit+0xbc>)
 8003c2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c32:	613b      	str	r3, [r7, #16]
 8003c34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c36:	4b20      	ldr	r3, [pc, #128]	; (8003cb8 <HAL_SPI_MspInit+0xbc>)
 8003c38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c3a:	4a1f      	ldr	r2, [pc, #124]	; (8003cb8 <HAL_SPI_MspInit+0xbc>)
 8003c3c:	f043 0301 	orr.w	r3, r3, #1
 8003c40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c42:	4b1d      	ldr	r3, [pc, #116]	; (8003cb8 <HAL_SPI_MspInit+0xbc>)
 8003c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c46:	f003 0301 	and.w	r3, r3, #1
 8003c4a:	60fb      	str	r3, [r7, #12]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c4e:	4b1a      	ldr	r3, [pc, #104]	; (8003cb8 <HAL_SPI_MspInit+0xbc>)
 8003c50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c52:	4a19      	ldr	r2, [pc, #100]	; (8003cb8 <HAL_SPI_MspInit+0xbc>)
 8003c54:	f043 0310 	orr.w	r3, r3, #16
 8003c58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c5a:	4b17      	ldr	r3, [pc, #92]	; (8003cb8 <HAL_SPI_MspInit+0xbc>)
 8003c5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c5e:	f003 0310 	and.w	r3, r3, #16
 8003c62:	60bb      	str	r3, [r7, #8]
 8003c64:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PE13     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003c66:	23c0      	movs	r3, #192	; 0xc0
 8003c68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c6a:	2302      	movs	r3, #2
 8003c6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c72:	2303      	movs	r3, #3
 8003c74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c76:	2305      	movs	r3, #5
 8003c78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c7a:	f107 0314 	add.w	r3, r7, #20
 8003c7e:	4619      	mov	r1, r3
 8003c80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c84:	f002 fac0 	bl	8006208 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003c88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c8e:	2302      	movs	r3, #2
 8003c90:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c92:	2300      	movs	r3, #0
 8003c94:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c96:	2303      	movs	r3, #3
 8003c98:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c9a:	2305      	movs	r3, #5
 8003c9c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003c9e:	f107 0314 	add.w	r3, r7, #20
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	4805      	ldr	r0, [pc, #20]	; (8003cbc <HAL_SPI_MspInit+0xc0>)
 8003ca6:	f002 faaf 	bl	8006208 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003caa:	bf00      	nop
 8003cac:	3728      	adds	r7, #40	; 0x28
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}
 8003cb2:	bf00      	nop
 8003cb4:	40013000 	.word	0x40013000
 8003cb8:	40021000 	.word	0x40021000
 8003cbc:	48001000 	.word	0x48001000

08003cc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003cc6:	4b0f      	ldr	r3, [pc, #60]	; (8003d04 <HAL_MspInit+0x44>)
 8003cc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cca:	4a0e      	ldr	r2, [pc, #56]	; (8003d04 <HAL_MspInit+0x44>)
 8003ccc:	f043 0301 	orr.w	r3, r3, #1
 8003cd0:	6613      	str	r3, [r2, #96]	; 0x60
 8003cd2:	4b0c      	ldr	r3, [pc, #48]	; (8003d04 <HAL_MspInit+0x44>)
 8003cd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003cd6:	f003 0301 	and.w	r3, r3, #1
 8003cda:	607b      	str	r3, [r7, #4]
 8003cdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cde:	4b09      	ldr	r3, [pc, #36]	; (8003d04 <HAL_MspInit+0x44>)
 8003ce0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ce2:	4a08      	ldr	r2, [pc, #32]	; (8003d04 <HAL_MspInit+0x44>)
 8003ce4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ce8:	6593      	str	r3, [r2, #88]	; 0x58
 8003cea:	4b06      	ldr	r3, [pc, #24]	; (8003d04 <HAL_MspInit+0x44>)
 8003cec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cf2:	603b      	str	r3, [r7, #0]
 8003cf4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cf6:	bf00      	nop
 8003cf8:	370c      	adds	r7, #12
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop
 8003d04:	40021000 	.word	0x40021000

08003d08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003d0c:	e7fe      	b.n	8003d0c <NMI_Handler+0x4>

08003d0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d0e:	b480      	push	{r7}
 8003d10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d12:	e7fe      	b.n	8003d12 <HardFault_Handler+0x4>

08003d14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003d14:	b480      	push	{r7}
 8003d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003d18:	e7fe      	b.n	8003d18 <MemManage_Handler+0x4>

08003d1a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003d1a:	b480      	push	{r7}
 8003d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003d1e:	e7fe      	b.n	8003d1e <BusFault_Handler+0x4>

08003d20 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003d20:	b480      	push	{r7}
 8003d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003d24:	e7fe      	b.n	8003d24 <UsageFault_Handler+0x4>

08003d26 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d26:	b480      	push	{r7}
 8003d28:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003d2a:	bf00      	nop
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d32:	4770      	bx	lr

08003d34 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003d34:	b480      	push	{r7}
 8003d36:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003d38:	bf00      	nop
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr

08003d42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d42:	b480      	push	{r7}
 8003d44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d46:	bf00      	nop
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr

08003d50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003d54:	f000 fa9a 	bl	800428c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003d58:	bf00      	nop
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */
  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RADIO_INT_Pin);
 8003d60:	2008      	movs	r0, #8
 8003d62:	f002 fbfb 	bl	800655c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8003d66:	bf00      	nop
 8003d68:	bd80      	pop	{r7, pc}
	...

08003d6c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003d70:	4802      	ldr	r0, [pc, #8]	; (8003d7c <DMA1_Channel1_IRQHandler+0x10>)
 8003d72:	f002 f969 	bl	8006048 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003d76:	bf00      	nop
 8003d78:	bd80      	pop	{r7, pc}
 8003d7a:	bf00      	nop
 8003d7c:	200031ec 	.word	0x200031ec

08003d80 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003d84:	4802      	ldr	r0, [pc, #8]	; (8003d90 <TIM3_IRQHandler+0x10>)
 8003d86:	f004 fc67 	bl	8008658 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003d8a:	bf00      	nop
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	bf00      	nop
 8003d90:	20004bd8 	.word	0x20004bd8

08003d94 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8003d98:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003d9c:	f002 fbde 	bl	800655c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003da0:	bf00      	nop
 8003da2:	bd80      	pop	{r7, pc}

08003da4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b086      	sub	sp, #24
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003dac:	4a14      	ldr	r2, [pc, #80]	; (8003e00 <_sbrk+0x5c>)
 8003dae:	4b15      	ldr	r3, [pc, #84]	; (8003e04 <_sbrk+0x60>)
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003db8:	4b13      	ldr	r3, [pc, #76]	; (8003e08 <_sbrk+0x64>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d102      	bne.n	8003dc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003dc0:	4b11      	ldr	r3, [pc, #68]	; (8003e08 <_sbrk+0x64>)
 8003dc2:	4a12      	ldr	r2, [pc, #72]	; (8003e0c <_sbrk+0x68>)
 8003dc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003dc6:	4b10      	ldr	r3, [pc, #64]	; (8003e08 <_sbrk+0x64>)
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	4413      	add	r3, r2
 8003dce:	693a      	ldr	r2, [r7, #16]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	d207      	bcs.n	8003de4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003dd4:	f008 f80c 	bl	800bdf0 <__errno>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	220c      	movs	r2, #12
 8003ddc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003dde:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003de2:	e009      	b.n	8003df8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003de4:	4b08      	ldr	r3, [pc, #32]	; (8003e08 <_sbrk+0x64>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003dea:	4b07      	ldr	r3, [pc, #28]	; (8003e08 <_sbrk+0x64>)
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4413      	add	r3, r2
 8003df2:	4a05      	ldr	r2, [pc, #20]	; (8003e08 <_sbrk+0x64>)
 8003df4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003df6:	68fb      	ldr	r3, [r7, #12]
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	3718      	adds	r7, #24
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}
 8003e00:	20050000 	.word	0x20050000
 8003e04:	00000400 	.word	0x00000400
 8003e08:	20004bd4 	.word	0x20004bd4
 8003e0c:	20004e00 	.word	0x20004e00

08003e10 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003e10:	b480      	push	{r7}
 8003e12:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8003e14:	4b15      	ldr	r3, [pc, #84]	; (8003e6c <SystemInit+0x5c>)
 8003e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e1a:	4a14      	ldr	r2, [pc, #80]	; (8003e6c <SystemInit+0x5c>)
 8003e1c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003e20:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8003e24:	4b12      	ldr	r3, [pc, #72]	; (8003e70 <SystemInit+0x60>)
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a11      	ldr	r2, [pc, #68]	; (8003e70 <SystemInit+0x60>)
 8003e2a:	f043 0301 	orr.w	r3, r3, #1
 8003e2e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003e30:	4b0f      	ldr	r3, [pc, #60]	; (8003e70 <SystemInit+0x60>)
 8003e32:	2200      	movs	r2, #0
 8003e34:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8003e36:	4b0e      	ldr	r3, [pc, #56]	; (8003e70 <SystemInit+0x60>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	4a0d      	ldr	r2, [pc, #52]	; (8003e70 <SystemInit+0x60>)
 8003e3c:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8003e40:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8003e44:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8003e46:	4b0a      	ldr	r3, [pc, #40]	; (8003e70 <SystemInit+0x60>)
 8003e48:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003e4c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003e4e:	4b08      	ldr	r3, [pc, #32]	; (8003e70 <SystemInit+0x60>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a07      	ldr	r2, [pc, #28]	; (8003e70 <SystemInit+0x60>)
 8003e54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e58:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003e5a:	4b05      	ldr	r3, [pc, #20]	; (8003e70 <SystemInit+0x60>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	619a      	str	r2, [r3, #24]
}
 8003e60:	bf00      	nop
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr
 8003e6a:	bf00      	nop
 8003e6c:	e000ed00 	.word	0xe000ed00
 8003e70:	40021000 	.word	0x40021000

08003e74 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b088      	sub	sp, #32
 8003e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003e7a:	f107 0310 	add.w	r3, r7, #16
 8003e7e:	2200      	movs	r2, #0
 8003e80:	601a      	str	r2, [r3, #0]
 8003e82:	605a      	str	r2, [r3, #4]
 8003e84:	609a      	str	r2, [r3, #8]
 8003e86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e88:	1d3b      	adds	r3, r7, #4
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	601a      	str	r2, [r3, #0]
 8003e8e:	605a      	str	r2, [r3, #4]
 8003e90:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003e92:	4b1d      	ldr	r3, [pc, #116]	; (8003f08 <MX_TIM3_Init+0x94>)
 8003e94:	4a1d      	ldr	r2, [pc, #116]	; (8003f0c <MX_TIM3_Init+0x98>)
 8003e96:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 23;
 8003e98:	4b1b      	ldr	r3, [pc, #108]	; (8003f08 <MX_TIM3_Init+0x94>)
 8003e9a:	2217      	movs	r2, #23
 8003e9c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e9e:	4b1a      	ldr	r3, [pc, #104]	; (8003f08 <MX_TIM3_Init+0x94>)
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 195;
 8003ea4:	4b18      	ldr	r3, [pc, #96]	; (8003f08 <MX_TIM3_Init+0x94>)
 8003ea6:	22c3      	movs	r2, #195	; 0xc3
 8003ea8:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003eaa:	4b17      	ldr	r3, [pc, #92]	; (8003f08 <MX_TIM3_Init+0x94>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003eb0:	4b15      	ldr	r3, [pc, #84]	; (8003f08 <MX_TIM3_Init+0x94>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003eb6:	4814      	ldr	r0, [pc, #80]	; (8003f08 <MX_TIM3_Init+0x94>)
 8003eb8:	f004 fb0e 	bl	80084d8 <HAL_TIM_Base_Init>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d001      	beq.n	8003ec6 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8003ec2:	f7fe fad9 	bl	8002478 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ec6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003eca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003ecc:	f107 0310 	add.w	r3, r7, #16
 8003ed0:	4619      	mov	r1, r3
 8003ed2:	480d      	ldr	r0, [pc, #52]	; (8003f08 <MX_TIM3_Init+0x94>)
 8003ed4:	f004 fcc2 	bl	800885c <HAL_TIM_ConfigClockSource>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8003ede:	f7fe facb 	bl	8002478 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003ee2:	2320      	movs	r3, #32
 8003ee4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003eea:	1d3b      	adds	r3, r7, #4
 8003eec:	4619      	mov	r1, r3
 8003eee:	4806      	ldr	r0, [pc, #24]	; (8003f08 <MX_TIM3_Init+0x94>)
 8003ef0:	f004 fee4 	bl	8008cbc <HAL_TIMEx_MasterConfigSynchronization>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d001      	beq.n	8003efe <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8003efa:	f7fe fabd 	bl	8002478 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003efe:	bf00      	nop
 8003f00:	3720      	adds	r7, #32
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}
 8003f06:	bf00      	nop
 8003f08:	20004bd8 	.word	0x20004bd8
 8003f0c:	40000400 	.word	0x40000400

08003f10 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a0d      	ldr	r2, [pc, #52]	; (8003f54 <HAL_TIM_Base_MspInit+0x44>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d113      	bne.n	8003f4a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003f22:	4b0d      	ldr	r3, [pc, #52]	; (8003f58 <HAL_TIM_Base_MspInit+0x48>)
 8003f24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f26:	4a0c      	ldr	r2, [pc, #48]	; (8003f58 <HAL_TIM_Base_MspInit+0x48>)
 8003f28:	f043 0302 	orr.w	r3, r3, #2
 8003f2c:	6593      	str	r3, [r2, #88]	; 0x58
 8003f2e:	4b0a      	ldr	r3, [pc, #40]	; (8003f58 <HAL_TIM_Base_MspInit+0x48>)
 8003f30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f32:	f003 0302 	and.w	r3, r3, #2
 8003f36:	60fb      	str	r3, [r7, #12]
 8003f38:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	2100      	movs	r1, #0
 8003f3e:	201d      	movs	r0, #29
 8003f40:	f001 fef5 	bl	8005d2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003f44:	201d      	movs	r0, #29
 8003f46:	f001 ff0e 	bl	8005d66 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8003f4a:	bf00      	nop
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	40000400 	.word	0x40000400
 8003f58:	40021000 	.word	0x40021000

08003f5c <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8003f60:	4b12      	ldr	r3, [pc, #72]	; (8003fac <MX_LPUART1_UART_Init+0x50>)
 8003f62:	4a13      	ldr	r2, [pc, #76]	; (8003fb0 <MX_LPUART1_UART_Init+0x54>)
 8003f64:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8003f66:	4b11      	ldr	r3, [pc, #68]	; (8003fac <MX_LPUART1_UART_Init+0x50>)
 8003f68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003f6c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003f6e:	4b0f      	ldr	r3, [pc, #60]	; (8003fac <MX_LPUART1_UART_Init+0x50>)
 8003f70:	2200      	movs	r2, #0
 8003f72:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8003f74:	4b0d      	ldr	r3, [pc, #52]	; (8003fac <MX_LPUART1_UART_Init+0x50>)
 8003f76:	2200      	movs	r2, #0
 8003f78:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8003f7a:	4b0c      	ldr	r3, [pc, #48]	; (8003fac <MX_LPUART1_UART_Init+0x50>)
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8003f80:	4b0a      	ldr	r3, [pc, #40]	; (8003fac <MX_LPUART1_UART_Init+0x50>)
 8003f82:	220c      	movs	r2, #12
 8003f84:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003f86:	4b09      	ldr	r3, [pc, #36]	; (8003fac <MX_LPUART1_UART_Init+0x50>)
 8003f88:	2200      	movs	r2, #0
 8003f8a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003f8c:	4b07      	ldr	r3, [pc, #28]	; (8003fac <MX_LPUART1_UART_Init+0x50>)
 8003f8e:	2200      	movs	r2, #0
 8003f90:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003f92:	4b06      	ldr	r3, [pc, #24]	; (8003fac <MX_LPUART1_UART_Init+0x50>)
 8003f94:	2200      	movs	r2, #0
 8003f96:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8003f98:	4804      	ldr	r0, [pc, #16]	; (8003fac <MX_LPUART1_UART_Init+0x50>)
 8003f9a:	f004 ff35 	bl	8008e08 <HAL_UART_Init>
 8003f9e:	4603      	mov	r3, r0
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d001      	beq.n	8003fa8 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 8003fa4:	f7fe fa68 	bl	8002478 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8003fa8:	bf00      	nop
 8003faa:	bd80      	pop	{r7, pc}
 8003fac:	20004c24 	.word	0x20004c24
 8003fb0:	40008000 	.word	0x40008000

08003fb4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b0ac      	sub	sp, #176	; 0xb0
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fbc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	601a      	str	r2, [r3, #0]
 8003fc4:	605a      	str	r2, [r3, #4]
 8003fc6:	609a      	str	r2, [r3, #8]
 8003fc8:	60da      	str	r2, [r3, #12]
 8003fca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003fcc:	f107 0310 	add.w	r3, r7, #16
 8003fd0:	228c      	movs	r2, #140	; 0x8c
 8003fd2:	2100      	movs	r1, #0
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	f007 feb9 	bl	800bd4c <memset>
  if(uartHandle->Instance==LPUART1)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a23      	ldr	r2, [pc, #140]	; (800406c <HAL_UART_MspInit+0xb8>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d13e      	bne.n	8004062 <HAL_UART_MspInit+0xae>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003fe4:	2320      	movs	r3, #32
 8003fe6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_SYSCLK;
 8003fe8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003fec:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003fee:	f107 0310 	add.w	r3, r7, #16
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	f003 f97c 	bl	80072f0 <HAL_RCCEx_PeriphCLKConfig>
 8003ff8:	4603      	mov	r3, r0
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d001      	beq.n	8004002 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8003ffe:	f7fe fa3b 	bl	8002478 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8004002:	4b1b      	ldr	r3, [pc, #108]	; (8004070 <HAL_UART_MspInit+0xbc>)
 8004004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004006:	4a1a      	ldr	r2, [pc, #104]	; (8004070 <HAL_UART_MspInit+0xbc>)
 8004008:	f043 0301 	orr.w	r3, r3, #1
 800400c:	65d3      	str	r3, [r2, #92]	; 0x5c
 800400e:	4b18      	ldr	r3, [pc, #96]	; (8004070 <HAL_UART_MspInit+0xbc>)
 8004010:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	60fb      	str	r3, [r7, #12]
 8004018:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 800401a:	4b15      	ldr	r3, [pc, #84]	; (8004070 <HAL_UART_MspInit+0xbc>)
 800401c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800401e:	4a14      	ldr	r2, [pc, #80]	; (8004070 <HAL_UART_MspInit+0xbc>)
 8004020:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004024:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004026:	4b12      	ldr	r3, [pc, #72]	; (8004070 <HAL_UART_MspInit+0xbc>)
 8004028:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800402a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800402e:	60bb      	str	r3, [r7, #8]
 8004030:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8004032:	f002 fb0f 	bl	8006654 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8004036:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800403a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800403e:	2302      	movs	r3, #2
 8004040:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004044:	2300      	movs	r3, #0
 8004046:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800404a:	2303      	movs	r3, #3
 800404c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8004050:	2308      	movs	r3, #8
 8004052:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004056:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800405a:	4619      	mov	r1, r3
 800405c:	4805      	ldr	r0, [pc, #20]	; (8004074 <HAL_UART_MspInit+0xc0>)
 800405e:	f002 f8d3 	bl	8006208 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8004062:	bf00      	nop
 8004064:	37b0      	adds	r7, #176	; 0xb0
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	40008000 	.word	0x40008000
 8004070:	40021000 	.word	0x40021000
 8004074:	48001800 	.word	0x48001800

08004078 <start_cycle_count>:

#if (PERF_COUNT == 1)

volatile uint8_t counting_cycles = 0;

void start_cycle_count() {
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800407e:	f3ef 8310 	mrs	r3, PRIMASK
 8004082:	603b      	str	r3, [r7, #0]
  return(result);
 8004084:	683b      	ldr	r3, [r7, #0]
	uint32_t prim = __get_PRIMASK();
 8004086:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8004088:	b672      	cpsid	i
}
 800408a:	bf00      	nop
	__disable_irq();
	if (counting_cycles) {
 800408c:	4b0f      	ldr	r3, [pc, #60]	; (80040cc <start_cycle_count+0x54>)
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	b2db      	uxtb	r3, r3
 8004092:	2b00      	cmp	r3, #0
 8004094:	d005      	beq.n	80040a2 <start_cycle_count+0x2a>
		DEBUG_PRINT("Tried re-entrant cycle counting.\r\n");
 8004096:	480e      	ldr	r0, [pc, #56]	; (80040d0 <start_cycle_count+0x58>)
 8004098:	f007 fcca 	bl	800ba30 <puts>
		Error_Handler();
 800409c:	f7fe f9ec 	bl	8002478 <Error_Handler>
 80040a0:	e002      	b.n	80040a8 <start_cycle_count+0x30>
	} else {
		counting_cycles = 1;
 80040a2:	4b0a      	ldr	r3, [pc, #40]	; (80040cc <start_cycle_count+0x54>)
 80040a4:	2201      	movs	r2, #1
 80040a6:	701a      	strb	r2, [r3, #0]
	}
	if (!prim) {
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d101      	bne.n	80040b2 <start_cycle_count+0x3a>
  __ASM volatile ("cpsie i" : : : "memory");
 80040ae:	b662      	cpsie	i
}
 80040b0:	bf00      	nop
		__enable_irq();
	}
	DWT->CTRL |= 1 ; // enable the counter
 80040b2:	4b08      	ldr	r3, [pc, #32]	; (80040d4 <start_cycle_count+0x5c>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a07      	ldr	r2, [pc, #28]	; (80040d4 <start_cycle_count+0x5c>)
 80040b8:	f043 0301 	orr.w	r3, r3, #1
 80040bc:	6013      	str	r3, [r2, #0]
	DWT->CYCCNT = 0; // reset the counter
 80040be:	4b05      	ldr	r3, [pc, #20]	; (80040d4 <start_cycle_count+0x5c>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	605a      	str	r2, [r3, #4]
}
 80040c4:	bf00      	nop
 80040c6:	3708      	adds	r7, #8
 80040c8:	46bd      	mov	sp, r7
 80040ca:	bd80      	pop	{r7, pc}
 80040cc:	20004cac 	.word	0x20004cac
 80040d0:	0800df38 	.word	0x0800df38
 80040d4:	e0001000 	.word	0xe0001000

080040d8 <stop_cycle_count>:
void stop_cycle_count(char *s) {
 80040d8:	b580      	push	{r7, lr}
 80040da:	b084      	sub	sp, #16
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
	uint32_t res = DWT->CYCCNT;
 80040e0:	4b09      	ldr	r3, [pc, #36]	; (8004108 <stop_cycle_count+0x30>)
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	60fb      	str	r3, [r7, #12]
	counting_cycles = 0;
 80040e6:	4b09      	ldr	r3, [pc, #36]	; (800410c <stop_cycle_count+0x34>)
 80040e8:	2200      	movs	r2, #0
 80040ea:	701a      	strb	r2, [r3, #0]
	printf("[PERF] ");
 80040ec:	4808      	ldr	r0, [pc, #32]	; (8004110 <stop_cycle_count+0x38>)
 80040ee:	f007 fc39 	bl	800b964 <iprintf>
	printf(s);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f007 fc36 	bl	800b964 <iprintf>
	printf(" %lu cycles.\r\n", res);
 80040f8:	68f9      	ldr	r1, [r7, #12]
 80040fa:	4806      	ldr	r0, [pc, #24]	; (8004114 <stop_cycle_count+0x3c>)
 80040fc:	f007 fc32 	bl	800b964 <iprintf>
}
 8004100:	bf00      	nop
 8004102:	3710      	adds	r7, #16
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	e0001000 	.word	0xe0001000
 800410c:	20004cac 	.word	0x20004cac
 8004110:	0800df5c 	.word	0x0800df5c
 8004114:	0800df64 	.word	0x0800df64

08004118 <hex_encode>:
#endif // PERF_COUNT


// Encode the binary buffer buf of length len in the null-terminated string s
// (which must have length at least 2*len+1).
void hex_encode(char* s, const uint8_t* buf, size_t len) {
 8004118:	b480      	push	{r7}
 800411a:	b087      	sub	sp, #28
 800411c:	af00      	add	r7, sp, #0
 800411e:	60f8      	str	r0, [r7, #12]
 8004120:	60b9      	str	r1, [r7, #8]
 8004122:	607a      	str	r2, [r7, #4]
    s[2*len] = '\0';
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	005b      	lsls	r3, r3, #1
 8004128:	68fa      	ldr	r2, [r7, #12]
 800412a:	4413      	add	r3, r2
 800412c:	2200      	movs	r2, #0
 800412e:	701a      	strb	r2, [r3, #0]
    for (size_t i=0; i<len; i++) {
 8004130:	2300      	movs	r3, #0
 8004132:	617b      	str	r3, [r7, #20]
 8004134:	e01e      	b.n	8004174 <hex_encode+0x5c>
        s[i*2] = "0123456789abcdef"[buf[i] >> 4];
 8004136:	68ba      	ldr	r2, [r7, #8]
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	4413      	add	r3, r2
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	091b      	lsrs	r3, r3, #4
 8004140:	b2db      	uxtb	r3, r3
 8004142:	4619      	mov	r1, r3
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	005b      	lsls	r3, r3, #1
 8004148:	68fa      	ldr	r2, [r7, #12]
 800414a:	4413      	add	r3, r2
 800414c:	4a0f      	ldr	r2, [pc, #60]	; (800418c <hex_encode+0x74>)
 800414e:	5c52      	ldrb	r2, [r2, r1]
 8004150:	701a      	strb	r2, [r3, #0]
        s[i*2+1] = "0123456789abcdef"[buf[i] & 0xF];
 8004152:	68ba      	ldr	r2, [r7, #8]
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	4413      	add	r3, r2
 8004158:	781b      	ldrb	r3, [r3, #0]
 800415a:	f003 020f 	and.w	r2, r3, #15
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	005b      	lsls	r3, r3, #1
 8004162:	3301      	adds	r3, #1
 8004164:	68f9      	ldr	r1, [r7, #12]
 8004166:	440b      	add	r3, r1
 8004168:	4908      	ldr	r1, [pc, #32]	; (800418c <hex_encode+0x74>)
 800416a:	5c8a      	ldrb	r2, [r1, r2]
 800416c:	701a      	strb	r2, [r3, #0]
    for (size_t i=0; i<len; i++) {
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	3301      	adds	r3, #1
 8004172:	617b      	str	r3, [r7, #20]
 8004174:	697a      	ldr	r2, [r7, #20]
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	429a      	cmp	r2, r3
 800417a:	d3dc      	bcc.n	8004136 <hex_encode+0x1e>
    }
}
 800417c:	bf00      	nop
 800417e:	bf00      	nop
 8004180:	371c      	adds	r7, #28
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop
 800418c:	0800df74 	.word	0x0800df74

08004190 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004190:	f8df d034 	ldr.w	sp, [pc, #52]	; 80041c8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8004194:	f7ff fe3c 	bl	8003e10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004198:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800419a:	e003      	b.n	80041a4 <LoopCopyDataInit>

0800419c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800419c:	4b0b      	ldr	r3, [pc, #44]	; (80041cc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800419e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80041a0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80041a2:	3104      	adds	r1, #4

080041a4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80041a4:	480a      	ldr	r0, [pc, #40]	; (80041d0 <LoopForever+0xa>)
	ldr	r3, =_edata
 80041a6:	4b0b      	ldr	r3, [pc, #44]	; (80041d4 <LoopForever+0xe>)
	adds	r2, r0, r1
 80041a8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80041aa:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80041ac:	d3f6      	bcc.n	800419c <CopyDataInit>
	ldr	r2, =_sbss
 80041ae:	4a0a      	ldr	r2, [pc, #40]	; (80041d8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80041b0:	e002      	b.n	80041b8 <LoopFillZerobss>

080041b2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80041b2:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80041b4:	f842 3b04 	str.w	r3, [r2], #4

080041b8 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80041b8:	4b08      	ldr	r3, [pc, #32]	; (80041dc <LoopForever+0x16>)
	cmp	r2, r3
 80041ba:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80041bc:	d3f9      	bcc.n	80041b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80041be:	f007 fe1d 	bl	800bdfc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80041c2:	f7fe f8b7 	bl	8002334 <main>

080041c6 <LoopForever>:

LoopForever:
    b LoopForever
 80041c6:	e7fe      	b.n	80041c6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80041c8:	20050000 	.word	0x20050000
	ldr	r3, =_sidata
 80041cc:	080201bc 	.word	0x080201bc
	ldr	r0, =_sdata
 80041d0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80041d4:	20003168 	.word	0x20003168
	ldr	r2, =_sbss
 80041d8:	20003168 	.word	0x20003168
	ldr	r3, = _ebss
 80041dc:	20004e00 	.word	0x20004e00

080041e0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80041e0:	e7fe      	b.n	80041e0 <ADC1_2_IRQHandler>

080041e2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80041e2:	b580      	push	{r7, lr}
 80041e4:	b082      	sub	sp, #8
 80041e6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80041e8:	2300      	movs	r3, #0
 80041ea:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80041ec:	2003      	movs	r0, #3
 80041ee:	f001 fd93 	bl	8005d18 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80041f2:	2000      	movs	r0, #0
 80041f4:	f000 f80e 	bl	8004214 <HAL_InitTick>
 80041f8:	4603      	mov	r3, r0
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d002      	beq.n	8004204 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80041fe:	2301      	movs	r3, #1
 8004200:	71fb      	strb	r3, [r7, #7]
 8004202:	e001      	b.n	8004208 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004204:	f7ff fd5c 	bl	8003cc0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004208:	79fb      	ldrb	r3, [r7, #7]
}
 800420a:	4618      	mov	r0, r3
 800420c:	3708      	adds	r7, #8
 800420e:	46bd      	mov	sp, r7
 8004210:	bd80      	pop	{r7, pc}
	...

08004214 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b084      	sub	sp, #16
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800421c:	2300      	movs	r3, #0
 800421e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004220:	4b17      	ldr	r3, [pc, #92]	; (8004280 <HAL_InitTick+0x6c>)
 8004222:	781b      	ldrb	r3, [r3, #0]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d023      	beq.n	8004270 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004228:	4b16      	ldr	r3, [pc, #88]	; (8004284 <HAL_InitTick+0x70>)
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	4b14      	ldr	r3, [pc, #80]	; (8004280 <HAL_InitTick+0x6c>)
 800422e:	781b      	ldrb	r3, [r3, #0]
 8004230:	4619      	mov	r1, r3
 8004232:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004236:	fbb3 f3f1 	udiv	r3, r3, r1
 800423a:	fbb2 f3f3 	udiv	r3, r2, r3
 800423e:	4618      	mov	r0, r3
 8004240:	f001 fd9f 	bl	8005d82 <HAL_SYSTICK_Config>
 8004244:	4603      	mov	r3, r0
 8004246:	2b00      	cmp	r3, #0
 8004248:	d10f      	bne.n	800426a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2b0f      	cmp	r3, #15
 800424e:	d809      	bhi.n	8004264 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004250:	2200      	movs	r2, #0
 8004252:	6879      	ldr	r1, [r7, #4]
 8004254:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004258:	f001 fd69 	bl	8005d2e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800425c:	4a0a      	ldr	r2, [pc, #40]	; (8004288 <HAL_InitTick+0x74>)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	6013      	str	r3, [r2, #0]
 8004262:	e007      	b.n	8004274 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	73fb      	strb	r3, [r7, #15]
 8004268:	e004      	b.n	8004274 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800426a:	2301      	movs	r3, #1
 800426c:	73fb      	strb	r3, [r7, #15]
 800426e:	e001      	b.n	8004274 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004270:	2301      	movs	r3, #1
 8004272:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004274:	7bfb      	ldrb	r3, [r7, #15]
}
 8004276:	4618      	mov	r0, r3
 8004278:	3710      	adds	r7, #16
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	20002f9c 	.word	0x20002f9c
 8004284:	20002f94 	.word	0x20002f94
 8004288:	20002f98 	.word	0x20002f98

0800428c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800428c:	b480      	push	{r7}
 800428e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004290:	4b06      	ldr	r3, [pc, #24]	; (80042ac <HAL_IncTick+0x20>)
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	461a      	mov	r2, r3
 8004296:	4b06      	ldr	r3, [pc, #24]	; (80042b0 <HAL_IncTick+0x24>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4413      	add	r3, r2
 800429c:	4a04      	ldr	r2, [pc, #16]	; (80042b0 <HAL_IncTick+0x24>)
 800429e:	6013      	str	r3, [r2, #0]
}
 80042a0:	bf00      	nop
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	20002f9c 	.word	0x20002f9c
 80042b0:	20004cb0 	.word	0x20004cb0

080042b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80042b4:	b480      	push	{r7}
 80042b6:	af00      	add	r7, sp, #0
  return uwTick;
 80042b8:	4b03      	ldr	r3, [pc, #12]	; (80042c8 <HAL_GetTick+0x14>)
 80042ba:	681b      	ldr	r3, [r3, #0]
}
 80042bc:	4618      	mov	r0, r3
 80042be:	46bd      	mov	sp, r7
 80042c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c4:	4770      	bx	lr
 80042c6:	bf00      	nop
 80042c8:	20004cb0 	.word	0x20004cb0

080042cc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
 80042d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	431a      	orrs	r2, r3
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	609a      	str	r2, [r3, #8]
}
 80042e6:	bf00      	nop
 80042e8:	370c      	adds	r7, #12
 80042ea:	46bd      	mov	sp, r7
 80042ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f0:	4770      	bx	lr

080042f2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80042f2:	b480      	push	{r7}
 80042f4:	b083      	sub	sp, #12
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
 80042fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	689b      	ldr	r3, [r3, #8]
 8004300:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	431a      	orrs	r2, r3
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	609a      	str	r2, [r3, #8]
}
 800430c:	bf00      	nop
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004318:	b480      	push	{r7}
 800431a:	b083      	sub	sp, #12
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004328:	4618      	mov	r0, r3
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004334:	b480      	push	{r7}
 8004336:	b087      	sub	sp, #28
 8004338:	af00      	add	r7, sp, #0
 800433a:	60f8      	str	r0, [r7, #12]
 800433c:	60b9      	str	r1, [r7, #8]
 800433e:	607a      	str	r2, [r7, #4]
 8004340:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	3360      	adds	r3, #96	; 0x60
 8004346:	461a      	mov	r2, r3
 8004348:	68bb      	ldr	r3, [r7, #8]
 800434a:	009b      	lsls	r3, r3, #2
 800434c:	4413      	add	r3, r2
 800434e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	4b08      	ldr	r3, [pc, #32]	; (8004378 <LL_ADC_SetOffset+0x44>)
 8004356:	4013      	ands	r3, r2
 8004358:	687a      	ldr	r2, [r7, #4]
 800435a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800435e:	683a      	ldr	r2, [r7, #0]
 8004360:	430a      	orrs	r2, r1
 8004362:	4313      	orrs	r3, r2
 8004364:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800436c:	bf00      	nop
 800436e:	371c      	adds	r7, #28
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr
 8004378:	03fff000 	.word	0x03fff000

0800437c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800437c:	b480      	push	{r7}
 800437e:	b085      	sub	sp, #20
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	3360      	adds	r3, #96	; 0x60
 800438a:	461a      	mov	r2, r3
 800438c:	683b      	ldr	r3, [r7, #0]
 800438e:	009b      	lsls	r3, r3, #2
 8004390:	4413      	add	r3, r2
 8004392:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800439c:	4618      	mov	r0, r3
 800439e:	3714      	adds	r7, #20
 80043a0:	46bd      	mov	sp, r7
 80043a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a6:	4770      	bx	lr

080043a8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80043a8:	b480      	push	{r7}
 80043aa:	b087      	sub	sp, #28
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	3360      	adds	r3, #96	; 0x60
 80043b8:	461a      	mov	r2, r3
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	4413      	add	r3, r2
 80043c0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80043c2:	697b      	ldr	r3, [r7, #20]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	431a      	orrs	r2, r3
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80043d2:	bf00      	nop
 80043d4:	371c      	adds	r7, #28
 80043d6:	46bd      	mov	sp, r7
 80043d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043dc:	4770      	bx	lr

080043de <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80043de:	b480      	push	{r7}
 80043e0:	b083      	sub	sp, #12
 80043e2:	af00      	add	r7, sp, #0
 80043e4:	6078      	str	r0, [r7, #4]
 80043e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	695b      	ldr	r3, [r3, #20]
 80043ec:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	431a      	orrs	r2, r3
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	615a      	str	r2, [r3, #20]
}
 80043f8:	bf00      	nop
 80043fa:	370c      	adds	r7, #12
 80043fc:	46bd      	mov	sp, r7
 80043fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004402:	4770      	bx	lr

08004404 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004404:	b480      	push	{r7}
 8004406:	b083      	sub	sp, #12
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004414:	2b00      	cmp	r3, #0
 8004416:	d101      	bne.n	800441c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004418:	2301      	movs	r3, #1
 800441a:	e000      	b.n	800441e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800441c:	2300      	movs	r3, #0
}
 800441e:	4618      	mov	r0, r3
 8004420:	370c      	adds	r7, #12
 8004422:	46bd      	mov	sp, r7
 8004424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004428:	4770      	bx	lr

0800442a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800442a:	b480      	push	{r7}
 800442c:	b087      	sub	sp, #28
 800442e:	af00      	add	r7, sp, #0
 8004430:	60f8      	str	r0, [r7, #12]
 8004432:	60b9      	str	r1, [r7, #8]
 8004434:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	3330      	adds	r3, #48	; 0x30
 800443a:	461a      	mov	r2, r3
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	0a1b      	lsrs	r3, r3, #8
 8004440:	009b      	lsls	r3, r3, #2
 8004442:	f003 030c 	and.w	r3, r3, #12
 8004446:	4413      	add	r3, r2
 8004448:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	f003 031f 	and.w	r3, r3, #31
 8004454:	211f      	movs	r1, #31
 8004456:	fa01 f303 	lsl.w	r3, r1, r3
 800445a:	43db      	mvns	r3, r3
 800445c:	401a      	ands	r2, r3
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	0e9b      	lsrs	r3, r3, #26
 8004462:	f003 011f 	and.w	r1, r3, #31
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	f003 031f 	and.w	r3, r3, #31
 800446c:	fa01 f303 	lsl.w	r3, r1, r3
 8004470:	431a      	orrs	r2, r3
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004476:	bf00      	nop
 8004478:	371c      	adds	r7, #28
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr

08004482 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004482:	b480      	push	{r7}
 8004484:	b087      	sub	sp, #28
 8004486:	af00      	add	r7, sp, #0
 8004488:	60f8      	str	r0, [r7, #12]
 800448a:	60b9      	str	r1, [r7, #8]
 800448c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	3314      	adds	r3, #20
 8004492:	461a      	mov	r2, r3
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	0e5b      	lsrs	r3, r3, #25
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	f003 0304 	and.w	r3, r3, #4
 800449e:	4413      	add	r3, r2
 80044a0:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	68bb      	ldr	r3, [r7, #8]
 80044a8:	0d1b      	lsrs	r3, r3, #20
 80044aa:	f003 031f 	and.w	r3, r3, #31
 80044ae:	2107      	movs	r1, #7
 80044b0:	fa01 f303 	lsl.w	r3, r1, r3
 80044b4:	43db      	mvns	r3, r3
 80044b6:	401a      	ands	r2, r3
 80044b8:	68bb      	ldr	r3, [r7, #8]
 80044ba:	0d1b      	lsrs	r3, r3, #20
 80044bc:	f003 031f 	and.w	r3, r3, #31
 80044c0:	6879      	ldr	r1, [r7, #4]
 80044c2:	fa01 f303 	lsl.w	r3, r1, r3
 80044c6:	431a      	orrs	r2, r3
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80044cc:	bf00      	nop
 80044ce:	371c      	adds	r7, #28
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr

080044d8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80044d8:	b480      	push	{r7}
 80044da:	b085      	sub	sp, #20
 80044dc:	af00      	add	r7, sp, #0
 80044de:	60f8      	str	r0, [r7, #12]
 80044e0:	60b9      	str	r1, [r7, #8]
 80044e2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044f0:	43db      	mvns	r3, r3
 80044f2:	401a      	ands	r2, r3
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f003 0318 	and.w	r3, r3, #24
 80044fa:	4908      	ldr	r1, [pc, #32]	; (800451c <LL_ADC_SetChannelSingleDiff+0x44>)
 80044fc:	40d9      	lsrs	r1, r3
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	400b      	ands	r3, r1
 8004502:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004506:	431a      	orrs	r2, r3
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800450e:	bf00      	nop
 8004510:	3714      	adds	r7, #20
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
 800451a:	bf00      	nop
 800451c:	0007ffff 	.word	0x0007ffff

08004520 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004520:	b480      	push	{r7}
 8004522:	b083      	sub	sp, #12
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	689b      	ldr	r3, [r3, #8]
 800452c:	f003 031f 	and.w	r3, r3, #31
}
 8004530:	4618      	mov	r0, r3
 8004532:	370c      	adds	r7, #12
 8004534:	46bd      	mov	sp, r7
 8004536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453a:	4770      	bx	lr

0800453c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800453c:	b480      	push	{r7}
 800453e:	b083      	sub	sp, #12
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	689b      	ldr	r3, [r3, #8]
 8004548:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800454c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	6093      	str	r3, [r2, #8]
}
 8004554:	bf00      	nop
 8004556:	370c      	adds	r7, #12
 8004558:	46bd      	mov	sp, r7
 800455a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455e:	4770      	bx	lr

08004560 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004560:	b480      	push	{r7}
 8004562:	b083      	sub	sp, #12
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004570:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004574:	d101      	bne.n	800457a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004576:	2301      	movs	r3, #1
 8004578:	e000      	b.n	800457c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	370c      	adds	r7, #12
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004588:	b480      	push	{r7}
 800458a:	b083      	sub	sp, #12
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004598:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800459c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80045b0:	b480      	push	{r7}
 80045b2:	b083      	sub	sp, #12
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	689b      	ldr	r3, [r3, #8]
 80045bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80045c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80045c4:	d101      	bne.n	80045ca <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80045c6:	2301      	movs	r3, #1
 80045c8:	e000      	b.n	80045cc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80045ca:	2300      	movs	r3, #0
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	370c      	adds	r7, #12
 80045d0:	46bd      	mov	sp, r7
 80045d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d6:	4770      	bx	lr

080045d8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80045d8:	b480      	push	{r7}
 80045da:	b083      	sub	sp, #12
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80045e8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80045ec:	f043 0201 	orr.w	r2, r3, #1
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80045f4:	bf00      	nop
 80045f6:	370c      	adds	r7, #12
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr

08004600 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004600:	b480      	push	{r7}
 8004602:	b083      	sub	sp, #12
 8004604:	af00      	add	r7, sp, #0
 8004606:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004610:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004614:	f043 0202 	orr.w	r2, r3, #2
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800461c:	bf00      	nop
 800461e:	370c      	adds	r7, #12
 8004620:	46bd      	mov	sp, r7
 8004622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004626:	4770      	bx	lr

08004628 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004628:	b480      	push	{r7}
 800462a:	b083      	sub	sp, #12
 800462c:	af00      	add	r7, sp, #0
 800462e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	f003 0301 	and.w	r3, r3, #1
 8004638:	2b01      	cmp	r3, #1
 800463a:	d101      	bne.n	8004640 <LL_ADC_IsEnabled+0x18>
 800463c:	2301      	movs	r3, #1
 800463e:	e000      	b.n	8004642 <LL_ADC_IsEnabled+0x1a>
 8004640:	2300      	movs	r3, #0
}
 8004642:	4618      	mov	r0, r3
 8004644:	370c      	adds	r7, #12
 8004646:	46bd      	mov	sp, r7
 8004648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464c:	4770      	bx	lr

0800464e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800464e:	b480      	push	{r7}
 8004650:	b083      	sub	sp, #12
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	f003 0302 	and.w	r3, r3, #2
 800465e:	2b02      	cmp	r3, #2
 8004660:	d101      	bne.n	8004666 <LL_ADC_IsDisableOngoing+0x18>
 8004662:	2301      	movs	r3, #1
 8004664:	e000      	b.n	8004668 <LL_ADC_IsDisableOngoing+0x1a>
 8004666:	2300      	movs	r3, #0
}
 8004668:	4618      	mov	r0, r3
 800466a:	370c      	adds	r7, #12
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004674:	b480      	push	{r7}
 8004676:	b083      	sub	sp, #12
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004684:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004688:	f043 0204 	orr.w	r2, r3, #4
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004690:	bf00      	nop
 8004692:	370c      	adds	r7, #12
 8004694:	46bd      	mov	sp, r7
 8004696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469a:	4770      	bx	lr

0800469c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800469c:	b480      	push	{r7}
 800469e:	b083      	sub	sp, #12
 80046a0:	af00      	add	r7, sp, #0
 80046a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80046ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80046b0:	f043 0210 	orr.w	r2, r3, #16
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80046b8:	bf00      	nop
 80046ba:	370c      	adds	r7, #12
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	f003 0304 	and.w	r3, r3, #4
 80046d4:	2b04      	cmp	r3, #4
 80046d6:	d101      	bne.n	80046dc <LL_ADC_REG_IsConversionOngoing+0x18>
 80046d8:	2301      	movs	r3, #1
 80046da:	e000      	b.n	80046de <LL_ADC_REG_IsConversionOngoing+0x1a>
 80046dc:	2300      	movs	r3, #0
}
 80046de:	4618      	mov	r0, r3
 80046e0:	370c      	adds	r7, #12
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr

080046ea <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80046ea:	b480      	push	{r7}
 80046ec:	b083      	sub	sp, #12
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80046fa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80046fe:	f043 0220 	orr.w	r2, r3, #32
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8004706:	bf00      	nop
 8004708:	370c      	adds	r7, #12
 800470a:	46bd      	mov	sp, r7
 800470c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004710:	4770      	bx	lr

08004712 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004712:	b480      	push	{r7}
 8004714:	b083      	sub	sp, #12
 8004716:	af00      	add	r7, sp, #0
 8004718:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	f003 0308 	and.w	r3, r3, #8
 8004722:	2b08      	cmp	r3, #8
 8004724:	d101      	bne.n	800472a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004726:	2301      	movs	r3, #1
 8004728:	e000      	b.n	800472c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800472a:	2300      	movs	r3, #0
}
 800472c:	4618      	mov	r0, r3
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004738:	b590      	push	{r4, r7, lr}
 800473a:	b089      	sub	sp, #36	; 0x24
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004740:	2300      	movs	r3, #0
 8004742:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004744:	2300      	movs	r3, #0
 8004746:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d101      	bne.n	8004752 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800474e:	2301      	movs	r3, #1
 8004750:	e133      	b.n	80049ba <HAL_ADC_Init+0x282>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	691b      	ldr	r3, [r3, #16]
 8004756:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800475c:	2b00      	cmp	r3, #0
 800475e:	d109      	bne.n	8004774 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f7fc fc29 	bl	8000fb8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2200      	movs	r2, #0
 8004770:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	4618      	mov	r0, r3
 800477a:	f7ff fef1 	bl	8004560 <LL_ADC_IsDeepPowerDownEnabled>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d004      	beq.n	800478e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4618      	mov	r0, r3
 800478a:	f7ff fed7 	bl	800453c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4618      	mov	r0, r3
 8004794:	f7ff ff0c 	bl	80045b0 <LL_ADC_IsInternalRegulatorEnabled>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d115      	bne.n	80047ca <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	4618      	mov	r0, r3
 80047a4:	f7ff fef0 	bl	8004588 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80047a8:	4b86      	ldr	r3, [pc, #536]	; (80049c4 <HAL_ADC_Init+0x28c>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	099b      	lsrs	r3, r3, #6
 80047ae:	4a86      	ldr	r2, [pc, #536]	; (80049c8 <HAL_ADC_Init+0x290>)
 80047b0:	fba2 2303 	umull	r2, r3, r2, r3
 80047b4:	099b      	lsrs	r3, r3, #6
 80047b6:	3301      	adds	r3, #1
 80047b8:	005b      	lsls	r3, r3, #1
 80047ba:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80047bc:	e002      	b.n	80047c4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	3b01      	subs	r3, #1
 80047c2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1f9      	bne.n	80047be <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	4618      	mov	r0, r3
 80047d0:	f7ff feee 	bl	80045b0 <LL_ADC_IsInternalRegulatorEnabled>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d10d      	bne.n	80047f6 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047de:	f043 0210 	orr.w	r2, r3, #16
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047ea:	f043 0201 	orr.w	r2, r3, #1
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4618      	mov	r0, r3
 80047fc:	f7ff ff62 	bl	80046c4 <LL_ADC_REG_IsConversionOngoing>
 8004800:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004806:	f003 0310 	and.w	r3, r3, #16
 800480a:	2b00      	cmp	r3, #0
 800480c:	f040 80cc 	bne.w	80049a8 <HAL_ADC_Init+0x270>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	2b00      	cmp	r3, #0
 8004814:	f040 80c8 	bne.w	80049a8 <HAL_ADC_Init+0x270>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800481c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004820:	f043 0202 	orr.w	r2, r3, #2
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	4618      	mov	r0, r3
 800482e:	f7ff fefb 	bl	8004628 <LL_ADC_IsEnabled>
 8004832:	4603      	mov	r3, r0
 8004834:	2b00      	cmp	r3, #0
 8004836:	d115      	bne.n	8004864 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004838:	4864      	ldr	r0, [pc, #400]	; (80049cc <HAL_ADC_Init+0x294>)
 800483a:	f7ff fef5 	bl	8004628 <LL_ADC_IsEnabled>
 800483e:	4604      	mov	r4, r0
 8004840:	4863      	ldr	r0, [pc, #396]	; (80049d0 <HAL_ADC_Init+0x298>)
 8004842:	f7ff fef1 	bl	8004628 <LL_ADC_IsEnabled>
 8004846:	4603      	mov	r3, r0
 8004848:	431c      	orrs	r4, r3
 800484a:	4862      	ldr	r0, [pc, #392]	; (80049d4 <HAL_ADC_Init+0x29c>)
 800484c:	f7ff feec 	bl	8004628 <LL_ADC_IsEnabled>
 8004850:	4603      	mov	r3, r0
 8004852:	4323      	orrs	r3, r4
 8004854:	2b00      	cmp	r3, #0
 8004856:	d105      	bne.n	8004864 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	4619      	mov	r1, r3
 800485e:	485e      	ldr	r0, [pc, #376]	; (80049d8 <HAL_ADC_Init+0x2a0>)
 8004860:	f7ff fd34 	bl	80042cc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	7e5b      	ldrb	r3, [r3, #25]
 8004868:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800486e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004874:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800487a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004882:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004884:	4313      	orrs	r3, r2
 8004886:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800488e:	2b01      	cmp	r3, #1
 8004890:	d106      	bne.n	80048a0 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004896:	3b01      	subs	r3, #1
 8004898:	045b      	lsls	r3, r3, #17
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	4313      	orrs	r3, r2
 800489e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d009      	beq.n	80048bc <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048ac:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048b4:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80048b6:	69ba      	ldr	r2, [r7, #24]
 80048b8:	4313      	orrs	r3, r2
 80048ba:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68da      	ldr	r2, [r3, #12]
 80048c2:	4b46      	ldr	r3, [pc, #280]	; (80049dc <HAL_ADC_Init+0x2a4>)
 80048c4:	4013      	ands	r3, r2
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	6812      	ldr	r2, [r2, #0]
 80048ca:	69b9      	ldr	r1, [r7, #24]
 80048cc:	430b      	orrs	r3, r1
 80048ce:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4618      	mov	r0, r3
 80048d6:	f7ff ff1c 	bl	8004712 <LL_ADC_INJ_IsConversionOngoing>
 80048da:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d140      	bne.n	8004964 <HAL_ADC_Init+0x22c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d13d      	bne.n	8004964 <HAL_ADC_Init+0x22c>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	7e1b      	ldrb	r3, [r3, #24]
 80048f0:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80048f2:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80048fa:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80048fc:	4313      	orrs	r3, r2
 80048fe:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	68db      	ldr	r3, [r3, #12]
 8004906:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800490a:	f023 0306 	bic.w	r3, r3, #6
 800490e:	687a      	ldr	r2, [r7, #4]
 8004910:	6812      	ldr	r2, [r2, #0]
 8004912:	69b9      	ldr	r1, [r7, #24]
 8004914:	430b      	orrs	r3, r1
 8004916:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800491e:	2b01      	cmp	r3, #1
 8004920:	d118      	bne.n	8004954 <HAL_ADC_Init+0x21c>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	691b      	ldr	r3, [r3, #16]
 8004928:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800492c:	f023 0304 	bic.w	r3, r3, #4
 8004930:	687a      	ldr	r2, [r7, #4]
 8004932:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004938:	4311      	orrs	r1, r2
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800493e:	4311      	orrs	r1, r2
 8004940:	687a      	ldr	r2, [r7, #4]
 8004942:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8004944:	430a      	orrs	r2, r1
 8004946:	431a      	orrs	r2, r3
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f042 0201 	orr.w	r2, r2, #1
 8004950:	611a      	str	r2, [r3, #16]
 8004952:	e007      	b.n	8004964 <HAL_ADC_Init+0x22c>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	691a      	ldr	r2, [r3, #16]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f022 0201 	bic.w	r2, r2, #1
 8004962:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	691b      	ldr	r3, [r3, #16]
 8004968:	2b01      	cmp	r3, #1
 800496a:	d10c      	bne.n	8004986 <HAL_ADC_Init+0x24e>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004972:	f023 010f 	bic.w	r1, r3, #15
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	69db      	ldr	r3, [r3, #28]
 800497a:	1e5a      	subs	r2, r3, #1
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	430a      	orrs	r2, r1
 8004982:	631a      	str	r2, [r3, #48]	; 0x30
 8004984:	e007      	b.n	8004996 <HAL_ADC_Init+0x25e>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	f022 020f 	bic.w	r2, r2, #15
 8004994:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800499a:	f023 0303 	bic.w	r3, r3, #3
 800499e:	f043 0201 	orr.w	r2, r3, #1
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	659a      	str	r2, [r3, #88]	; 0x58
 80049a6:	e007      	b.n	80049b8 <HAL_ADC_Init+0x280>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049ac:	f043 0210 	orr.w	r2, r3, #16
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80049b4:	2301      	movs	r3, #1
 80049b6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80049b8:	7ffb      	ldrb	r3, [r7, #31]
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3724      	adds	r7, #36	; 0x24
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd90      	pop	{r4, r7, pc}
 80049c2:	bf00      	nop
 80049c4:	20002f94 	.word	0x20002f94
 80049c8:	053e2d63 	.word	0x053e2d63
 80049cc:	50040000 	.word	0x50040000
 80049d0:	50040100 	.word	0x50040100
 80049d4:	50040200 	.word	0x50040200
 80049d8:	50040300 	.word	0x50040300
 80049dc:	fff0c007 	.word	0xfff0c007

080049e0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b086      	sub	sp, #24
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	60f8      	str	r0, [r7, #12]
 80049e8:	60b9      	str	r1, [r7, #8]
 80049ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80049ec:	4853      	ldr	r0, [pc, #332]	; (8004b3c <HAL_ADC_Start_DMA+0x15c>)
 80049ee:	f7ff fd97 	bl	8004520 <LL_ADC_GetMultimode>
 80049f2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	4618      	mov	r0, r3
 80049fa:	f7ff fe63 	bl	80046c4 <LL_ADC_REG_IsConversionOngoing>
 80049fe:	4603      	mov	r3, r0
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	f040 8093 	bne.w	8004b2c <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d101      	bne.n	8004a14 <HAL_ADC_Start_DMA+0x34>
 8004a10:	2302      	movs	r3, #2
 8004a12:	e08e      	b.n	8004b32 <HAL_ADC_Start_DMA+0x152>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	4a47      	ldr	r2, [pc, #284]	; (8004b40 <HAL_ADC_Start_DMA+0x160>)
 8004a22:	4293      	cmp	r3, r2
 8004a24:	d008      	beq.n	8004a38 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d005      	beq.n	8004a38 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004a2c:	693b      	ldr	r3, [r7, #16]
 8004a2e:	2b05      	cmp	r3, #5
 8004a30:	d002      	beq.n	8004a38 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	2b09      	cmp	r3, #9
 8004a36:	d172      	bne.n	8004b1e <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004a38:	68f8      	ldr	r0, [r7, #12]
 8004a3a:	f000 fdc1 	bl	80055c0 <ADC_Enable>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004a42:	7dfb      	ldrb	r3, [r7, #23]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d165      	bne.n	8004b14 <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a4c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004a50:	f023 0301 	bic.w	r3, r3, #1
 8004a54:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	659a      	str	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a38      	ldr	r2, [pc, #224]	; (8004b44 <HAL_ADC_Start_DMA+0x164>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d002      	beq.n	8004a6c <HAL_ADC_Start_DMA+0x8c>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	e000      	b.n	8004a6e <HAL_ADC_Start_DMA+0x8e>
 8004a6c:	4b36      	ldr	r3, [pc, #216]	; (8004b48 <HAL_ADC_Start_DMA+0x168>)
 8004a6e:	68fa      	ldr	r2, [r7, #12]
 8004a70:	6812      	ldr	r2, [r2, #0]
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d002      	beq.n	8004a7c <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d105      	bne.n	8004a88 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a80:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	659a      	str	r2, [r3, #88]	; 0x58
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d006      	beq.n	8004aa2 <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a98:	f023 0206 	bic.w	r2, r3, #6
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	65da      	str	r2, [r3, #92]	; 0x5c
 8004aa0:	e002      	b.n	8004aa8 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004aac:	4a27      	ldr	r2, [pc, #156]	; (8004b4c <HAL_ADC_Start_DMA+0x16c>)
 8004aae:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ab4:	4a26      	ldr	r2, [pc, #152]	; (8004b50 <HAL_ADC_Start_DMA+0x170>)
 8004ab6:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004abc:	4a25      	ldr	r2, [pc, #148]	; (8004b54 <HAL_ADC_Start_DMA+0x174>)
 8004abe:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	221c      	movs	r2, #28
 8004ac6:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	685a      	ldr	r2, [r3, #4]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f042 0210 	orr.w	r2, r2, #16
 8004ade:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	68da      	ldr	r2, [r3, #12]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f042 0201 	orr.w	r2, r2, #1
 8004aee:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	3340      	adds	r3, #64	; 0x40
 8004afa:	4619      	mov	r1, r3
 8004afc:	68ba      	ldr	r2, [r7, #8]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f001 fa04 	bl	8005f0c <HAL_DMA_Start_IT>
 8004b04:	4603      	mov	r3, r0
 8004b06:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f7ff fdb1 	bl	8004674 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004b12:	e00d      	b.n	8004b30 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      if (tmp_hal_status == HAL_OK)
 8004b1c:	e008      	b.n	8004b30 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8004b2a:	e001      	b.n	8004b30 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004b2c:	2302      	movs	r3, #2
 8004b2e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8004b30:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	3718      	adds	r7, #24
 8004b36:	46bd      	mov	sp, r7
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	50040300 	.word	0x50040300
 8004b40:	50040200 	.word	0x50040200
 8004b44:	50040100 	.word	0x50040100
 8004b48:	50040000 	.word	0x50040000
 8004b4c:	0800578b 	.word	0x0800578b
 8004b50:	08005863 	.word	0x08005863
 8004b54:	0800587f 	.word	0x0800587f

08004b58 <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8004b66:	2b01      	cmp	r3, #1
 8004b68:	d101      	bne.n	8004b6e <HAL_ADC_Stop_DMA+0x16>
 8004b6a:	2302      	movs	r3, #2
 8004b6c:	e051      	b.n	8004c12 <HAL_ADC_Stop_DMA+0xba>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	2201      	movs	r2, #1
 8004b72:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004b76:	2103      	movs	r1, #3
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 fc65 	bl	8005448 <ADC_ConversionStop>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8004b82:	7bfb      	ldrb	r3, [r7, #15]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d13f      	bne.n	8004c08 <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	68da      	ldr	r2, [r3, #12]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f022 0201 	bic.w	r2, r2, #1
 8004b96:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b9c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004ba0:	b2db      	uxtb	r3, r3
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d10f      	bne.n	8004bc6 <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004baa:	4618      	mov	r0, r3
 8004bac:	f001 fa0e 	bl	8005fcc <HAL_DMA_Abort>
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8004bb4:	7bfb      	ldrb	r3, [r7, #15]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d005      	beq.n	8004bc6 <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bbe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	659a      	str	r2, [r3, #88]	; 0x58
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	685a      	ldr	r2, [r3, #4]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	f022 0210 	bic.w	r2, r2, #16
 8004bd4:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8004bd6:	7bfb      	ldrb	r3, [r7, #15]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d105      	bne.n	8004be8 <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 fd75 	bl	80056cc <ADC_Disable>
 8004be2:	4603      	mov	r3, r0
 8004be4:	73fb      	strb	r3, [r7, #15]
 8004be6:	e002      	b.n	8004bee <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f000 fd6f 	bl	80056cc <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8004bee:	7bfb      	ldrb	r3, [r7, #15]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d109      	bne.n	8004c08 <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bf8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004bfc:	f023 0301 	bic.w	r3, r3, #1
 8004c00:	f043 0201 	orr.w	r2, r3, #1
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8004c10:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3710      	adds	r7, #16
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}

08004c1a <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004c1a:	b480      	push	{r7}
 8004c1c:	b083      	sub	sp, #12
 8004c1e:	af00      	add	r7, sp, #0
 8004c20:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004c22:	bf00      	nop
 8004c24:	370c      	adds	r7, #12
 8004c26:	46bd      	mov	sp, r7
 8004c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c2c:	4770      	bx	lr
	...

08004c30 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b0b6      	sub	sp, #216	; 0xd8
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c3a:	2300      	movs	r3, #0
 8004c3c:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8004c40:	2300      	movs	r3, #0
 8004c42:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d101      	bne.n	8004c52 <HAL_ADC_ConfigChannel+0x22>
 8004c4e:	2302      	movs	r3, #2
 8004c50:	e3e3      	b.n	800541a <HAL_ADC_ConfigChannel+0x7ea>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2201      	movs	r2, #1
 8004c56:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7ff fd30 	bl	80046c4 <LL_ADC_REG_IsConversionOngoing>
 8004c64:	4603      	mov	r3, r0
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	f040 83c4 	bne.w	80053f4 <HAL_ADC_ConfigChannel+0x7c4>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	685b      	ldr	r3, [r3, #4]
 8004c70:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	2b05      	cmp	r3, #5
 8004c7a:	d824      	bhi.n	8004cc6 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	3b02      	subs	r3, #2
 8004c82:	2b03      	cmp	r3, #3
 8004c84:	d81b      	bhi.n	8004cbe <HAL_ADC_ConfigChannel+0x8e>
 8004c86:	a201      	add	r2, pc, #4	; (adr r2, 8004c8c <HAL_ADC_ConfigChannel+0x5c>)
 8004c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c8c:	08004c9d 	.word	0x08004c9d
 8004c90:	08004ca5 	.word	0x08004ca5
 8004c94:	08004cad 	.word	0x08004cad
 8004c98:	08004cb5 	.word	0x08004cb5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8004c9c:	230c      	movs	r3, #12
 8004c9e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004ca2:	e010      	b.n	8004cc6 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8004ca4:	2312      	movs	r3, #18
 8004ca6:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004caa:	e00c      	b.n	8004cc6 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8004cac:	2318      	movs	r3, #24
 8004cae:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004cb2:	e008      	b.n	8004cc6 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8004cb4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004cb8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004cbc:	e003      	b.n	8004cc6 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8004cbe:	2306      	movs	r3, #6
 8004cc0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8004cc4:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6818      	ldr	r0, [r3, #0]
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	461a      	mov	r2, r3
 8004cd0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8004cd4:	f7ff fba9 	bl	800442a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f7ff fcf1 	bl	80046c4 <LL_ADC_REG_IsConversionOngoing>
 8004ce2:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4618      	mov	r0, r3
 8004cec:	f7ff fd11 	bl	8004712 <LL_ADC_INJ_IsConversionOngoing>
 8004cf0:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004cf4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	f040 81bf 	bne.w	800507c <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004cfe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	f040 81ba 	bne.w	800507c <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004d10:	d10f      	bne.n	8004d32 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6818      	ldr	r0, [r3, #0]
 8004d16:	683b      	ldr	r3, [r7, #0]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	4619      	mov	r1, r3
 8004d1e:	f7ff fbb0 	bl	8004482 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f7ff fb57 	bl	80043de <LL_ADC_SetSamplingTimeCommonConfig>
 8004d30:	e00e      	b.n	8004d50 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6818      	ldr	r0, [r3, #0]
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	6819      	ldr	r1, [r3, #0]
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	689b      	ldr	r3, [r3, #8]
 8004d3e:	461a      	mov	r2, r3
 8004d40:	f7ff fb9f 	bl	8004482 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	2100      	movs	r1, #0
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	f7ff fb47 	bl	80043de <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	695a      	ldr	r2, [r3, #20]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	08db      	lsrs	r3, r3, #3
 8004d5c:	f003 0303 	and.w	r3, r3, #3
 8004d60:	005b      	lsls	r3, r3, #1
 8004d62:	fa02 f303 	lsl.w	r3, r2, r3
 8004d66:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	691b      	ldr	r3, [r3, #16]
 8004d6e:	2b04      	cmp	r3, #4
 8004d70:	d00a      	beq.n	8004d88 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6818      	ldr	r0, [r3, #0]
 8004d76:	683b      	ldr	r3, [r7, #0]
 8004d78:	6919      	ldr	r1, [r3, #16]
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004d82:	f7ff fad7 	bl	8004334 <LL_ADC_SetOffset>
 8004d86:	e179      	b.n	800507c <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2100      	movs	r1, #0
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f7ff faf4 	bl	800437c <LL_ADC_GetOffsetChannel>
 8004d94:	4603      	mov	r3, r0
 8004d96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d10a      	bne.n	8004db4 <HAL_ADC_ConfigChannel+0x184>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	2100      	movs	r1, #0
 8004da4:	4618      	mov	r0, r3
 8004da6:	f7ff fae9 	bl	800437c <LL_ADC_GetOffsetChannel>
 8004daa:	4603      	mov	r3, r0
 8004dac:	0e9b      	lsrs	r3, r3, #26
 8004dae:	f003 021f 	and.w	r2, r3, #31
 8004db2:	e01e      	b.n	8004df2 <HAL_ADC_ConfigChannel+0x1c2>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2100      	movs	r1, #0
 8004dba:	4618      	mov	r0, r3
 8004dbc:	f7ff fade 	bl	800437c <LL_ADC_GetOffsetChannel>
 8004dc0:	4603      	mov	r3, r0
 8004dc2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dc6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004dca:	fa93 f3a3 	rbit	r3, r3
 8004dce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 8004dd2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004dd6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 8004dda:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d101      	bne.n	8004de6 <HAL_ADC_ConfigChannel+0x1b6>
    return 32U;
 8004de2:	2320      	movs	r3, #32
 8004de4:	e004      	b.n	8004df0 <HAL_ADC_ConfigChannel+0x1c0>
  return __builtin_clz(value);
 8004de6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004dea:	fab3 f383 	clz	r3, r3
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d105      	bne.n	8004e0a <HAL_ADC_ConfigChannel+0x1da>
 8004dfe:	683b      	ldr	r3, [r7, #0]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	0e9b      	lsrs	r3, r3, #26
 8004e04:	f003 031f 	and.w	r3, r3, #31
 8004e08:	e018      	b.n	8004e3c <HAL_ADC_ConfigChannel+0x20c>
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e12:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004e16:	fa93 f3a3 	rbit	r3, r3
 8004e1a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8004e1e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004e22:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8004e26:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d101      	bne.n	8004e32 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8004e2e:	2320      	movs	r3, #32
 8004e30:	e004      	b.n	8004e3c <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8004e32:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004e36:	fab3 f383 	clz	r3, r3
 8004e3a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d106      	bne.n	8004e4e <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	2200      	movs	r2, #0
 8004e46:	2100      	movs	r1, #0
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7ff faad 	bl	80043a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	2101      	movs	r1, #1
 8004e54:	4618      	mov	r0, r3
 8004e56:	f7ff fa91 	bl	800437c <LL_ADC_GetOffsetChannel>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d10a      	bne.n	8004e7a <HAL_ADC_ConfigChannel+0x24a>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2101      	movs	r1, #1
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f7ff fa86 	bl	800437c <LL_ADC_GetOffsetChannel>
 8004e70:	4603      	mov	r3, r0
 8004e72:	0e9b      	lsrs	r3, r3, #26
 8004e74:	f003 021f 	and.w	r2, r3, #31
 8004e78:	e01e      	b.n	8004eb8 <HAL_ADC_ConfigChannel+0x288>
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	2101      	movs	r1, #1
 8004e80:	4618      	mov	r0, r3
 8004e82:	f7ff fa7b 	bl	800437c <LL_ADC_GetOffsetChannel>
 8004e86:	4603      	mov	r3, r0
 8004e88:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e8c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004e90:	fa93 f3a3 	rbit	r3, r3
 8004e94:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8004e98:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004e9c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8004ea0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d101      	bne.n	8004eac <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8004ea8:	2320      	movs	r3, #32
 8004eaa:	e004      	b.n	8004eb6 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8004eac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004eb0:	fab3 f383 	clz	r3, r3
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d105      	bne.n	8004ed0 <HAL_ADC_ConfigChannel+0x2a0>
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	0e9b      	lsrs	r3, r3, #26
 8004eca:	f003 031f 	and.w	r3, r3, #31
 8004ece:	e018      	b.n	8004f02 <HAL_ADC_ConfigChannel+0x2d2>
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ed8:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004edc:	fa93 f3a3 	rbit	r3, r3
 8004ee0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8004ee4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004ee8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8004eec:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d101      	bne.n	8004ef8 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8004ef4:	2320      	movs	r3, #32
 8004ef6:	e004      	b.n	8004f02 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8004ef8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004efc:	fab3 f383 	clz	r3, r3
 8004f00:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d106      	bne.n	8004f14 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	2101      	movs	r1, #1
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f7ff fa4a 	bl	80043a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2102      	movs	r1, #2
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f7ff fa2e 	bl	800437c <LL_ADC_GetOffsetChannel>
 8004f20:	4603      	mov	r3, r0
 8004f22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d10a      	bne.n	8004f40 <HAL_ADC_ConfigChannel+0x310>
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2102      	movs	r1, #2
 8004f30:	4618      	mov	r0, r3
 8004f32:	f7ff fa23 	bl	800437c <LL_ADC_GetOffsetChannel>
 8004f36:	4603      	mov	r3, r0
 8004f38:	0e9b      	lsrs	r3, r3, #26
 8004f3a:	f003 021f 	and.w	r2, r3, #31
 8004f3e:	e01e      	b.n	8004f7e <HAL_ADC_ConfigChannel+0x34e>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2102      	movs	r1, #2
 8004f46:	4618      	mov	r0, r3
 8004f48:	f7ff fa18 	bl	800437c <LL_ADC_GetOffsetChannel>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f52:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004f56:	fa93 f3a3 	rbit	r3, r3
 8004f5a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8004f5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004f62:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8004f66:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d101      	bne.n	8004f72 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8004f6e:	2320      	movs	r3, #32
 8004f70:	e004      	b.n	8004f7c <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8004f72:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004f76:	fab3 f383 	clz	r3, r3
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d105      	bne.n	8004f96 <HAL_ADC_ConfigChannel+0x366>
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	0e9b      	lsrs	r3, r3, #26
 8004f90:	f003 031f 	and.w	r3, r3, #31
 8004f94:	e014      	b.n	8004fc0 <HAL_ADC_ConfigChannel+0x390>
 8004f96:	683b      	ldr	r3, [r7, #0]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f9c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004f9e:	fa93 f3a3 	rbit	r3, r3
 8004fa2:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8004fa4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004fa6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8004faa:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d101      	bne.n	8004fb6 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8004fb2:	2320      	movs	r3, #32
 8004fb4:	e004      	b.n	8004fc0 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 8004fb6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004fba:	fab3 f383 	clz	r3, r3
 8004fbe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d106      	bne.n	8004fd2 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	2102      	movs	r1, #2
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f7ff f9eb 	bl	80043a8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	2103      	movs	r1, #3
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f7ff f9cf 	bl	800437c <LL_ADC_GetOffsetChannel>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d10a      	bne.n	8004ffe <HAL_ADC_ConfigChannel+0x3ce>
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	2103      	movs	r1, #3
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f7ff f9c4 	bl	800437c <LL_ADC_GetOffsetChannel>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	0e9b      	lsrs	r3, r3, #26
 8004ff8:	f003 021f 	and.w	r2, r3, #31
 8004ffc:	e017      	b.n	800502e <HAL_ADC_ConfigChannel+0x3fe>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2103      	movs	r1, #3
 8005004:	4618      	mov	r0, r3
 8005006:	f7ff f9b9 	bl	800437c <LL_ADC_GetOffsetChannel>
 800500a:	4603      	mov	r3, r0
 800500c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800500e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005010:	fa93 f3a3 	rbit	r3, r3
 8005014:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005016:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005018:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 800501a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800501c:	2b00      	cmp	r3, #0
 800501e:	d101      	bne.n	8005024 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8005020:	2320      	movs	r3, #32
 8005022:	e003      	b.n	800502c <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8005024:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005026:	fab3 f383 	clz	r3, r3
 800502a:	b2db      	uxtb	r3, r3
 800502c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005036:	2b00      	cmp	r3, #0
 8005038:	d105      	bne.n	8005046 <HAL_ADC_ConfigChannel+0x416>
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	0e9b      	lsrs	r3, r3, #26
 8005040:	f003 031f 	and.w	r3, r3, #31
 8005044:	e011      	b.n	800506a <HAL_ADC_ConfigChannel+0x43a>
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800504c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800504e:	fa93 f3a3 	rbit	r3, r3
 8005052:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8005054:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005056:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8005058:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800505a:	2b00      	cmp	r3, #0
 800505c:	d101      	bne.n	8005062 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 800505e:	2320      	movs	r3, #32
 8005060:	e003      	b.n	800506a <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8005062:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005064:	fab3 f383 	clz	r3, r3
 8005068:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800506a:	429a      	cmp	r2, r3
 800506c:	d106      	bne.n	800507c <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	2200      	movs	r2, #0
 8005074:	2103      	movs	r1, #3
 8005076:	4618      	mov	r0, r3
 8005078:	f7ff f996 	bl	80043a8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4618      	mov	r0, r3
 8005082:	f7ff fad1 	bl	8004628 <LL_ADC_IsEnabled>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	f040 813f 	bne.w	800530c <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6818      	ldr	r0, [r3, #0]
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	6819      	ldr	r1, [r3, #0]
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	68db      	ldr	r3, [r3, #12]
 800509a:	461a      	mov	r2, r3
 800509c:	f7ff fa1c 	bl	80044d8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	68db      	ldr	r3, [r3, #12]
 80050a4:	4a8e      	ldr	r2, [pc, #568]	; (80052e0 <HAL_ADC_ConfigChannel+0x6b0>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	f040 8130 	bne.w	800530c <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80050b0:	683b      	ldr	r3, [r7, #0]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d10b      	bne.n	80050d4 <HAL_ADC_ConfigChannel+0x4a4>
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	0e9b      	lsrs	r3, r3, #26
 80050c2:	3301      	adds	r3, #1
 80050c4:	f003 031f 	and.w	r3, r3, #31
 80050c8:	2b09      	cmp	r3, #9
 80050ca:	bf94      	ite	ls
 80050cc:	2301      	movls	r3, #1
 80050ce:	2300      	movhi	r3, #0
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	e019      	b.n	8005108 <HAL_ADC_ConfigChannel+0x4d8>
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80050dc:	fa93 f3a3 	rbit	r3, r3
 80050e0:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 80050e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80050e4:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 80050e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d101      	bne.n	80050f0 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80050ec:	2320      	movs	r3, #32
 80050ee:	e003      	b.n	80050f8 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80050f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80050f2:	fab3 f383 	clz	r3, r3
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	3301      	adds	r3, #1
 80050fa:	f003 031f 	and.w	r3, r3, #31
 80050fe:	2b09      	cmp	r3, #9
 8005100:	bf94      	ite	ls
 8005102:	2301      	movls	r3, #1
 8005104:	2300      	movhi	r3, #0
 8005106:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005108:	2b00      	cmp	r3, #0
 800510a:	d079      	beq.n	8005200 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005114:	2b00      	cmp	r3, #0
 8005116:	d107      	bne.n	8005128 <HAL_ADC_ConfigChannel+0x4f8>
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	0e9b      	lsrs	r3, r3, #26
 800511e:	3301      	adds	r3, #1
 8005120:	069b      	lsls	r3, r3, #26
 8005122:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005126:	e015      	b.n	8005154 <HAL_ADC_ConfigChannel+0x524>
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800512e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005130:	fa93 f3a3 	rbit	r3, r3
 8005134:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8005136:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005138:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 800513a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800513c:	2b00      	cmp	r3, #0
 800513e:	d101      	bne.n	8005144 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8005140:	2320      	movs	r3, #32
 8005142:	e003      	b.n	800514c <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8005144:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005146:	fab3 f383 	clz	r3, r3
 800514a:	b2db      	uxtb	r3, r3
 800514c:	3301      	adds	r3, #1
 800514e:	069b      	lsls	r3, r3, #26
 8005150:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800515c:	2b00      	cmp	r3, #0
 800515e:	d109      	bne.n	8005174 <HAL_ADC_ConfigChannel+0x544>
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	0e9b      	lsrs	r3, r3, #26
 8005166:	3301      	adds	r3, #1
 8005168:	f003 031f 	and.w	r3, r3, #31
 800516c:	2101      	movs	r1, #1
 800516e:	fa01 f303 	lsl.w	r3, r1, r3
 8005172:	e017      	b.n	80051a4 <HAL_ADC_ConfigChannel+0x574>
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800517a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800517c:	fa93 f3a3 	rbit	r3, r3
 8005180:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8005182:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005184:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8005186:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005188:	2b00      	cmp	r3, #0
 800518a:	d101      	bne.n	8005190 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 800518c:	2320      	movs	r3, #32
 800518e:	e003      	b.n	8005198 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8005190:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005192:	fab3 f383 	clz	r3, r3
 8005196:	b2db      	uxtb	r3, r3
 8005198:	3301      	adds	r3, #1
 800519a:	f003 031f 	and.w	r3, r3, #31
 800519e:	2101      	movs	r1, #1
 80051a0:	fa01 f303 	lsl.w	r3, r1, r3
 80051a4:	ea42 0103 	orr.w	r1, r2, r3
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d10a      	bne.n	80051ca <HAL_ADC_ConfigChannel+0x59a>
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	0e9b      	lsrs	r3, r3, #26
 80051ba:	3301      	adds	r3, #1
 80051bc:	f003 021f 	and.w	r2, r3, #31
 80051c0:	4613      	mov	r3, r2
 80051c2:	005b      	lsls	r3, r3, #1
 80051c4:	4413      	add	r3, r2
 80051c6:	051b      	lsls	r3, r3, #20
 80051c8:	e018      	b.n	80051fc <HAL_ADC_ConfigChannel+0x5cc>
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051d0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051d2:	fa93 f3a3 	rbit	r3, r3
 80051d6:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 80051d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051da:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 80051dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d101      	bne.n	80051e6 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 80051e2:	2320      	movs	r3, #32
 80051e4:	e003      	b.n	80051ee <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 80051e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051e8:	fab3 f383 	clz	r3, r3
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	3301      	adds	r3, #1
 80051f0:	f003 021f 	and.w	r2, r3, #31
 80051f4:	4613      	mov	r3, r2
 80051f6:	005b      	lsls	r3, r3, #1
 80051f8:	4413      	add	r3, r2
 80051fa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80051fc:	430b      	orrs	r3, r1
 80051fe:	e080      	b.n	8005302 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005208:	2b00      	cmp	r3, #0
 800520a:	d107      	bne.n	800521c <HAL_ADC_ConfigChannel+0x5ec>
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	0e9b      	lsrs	r3, r3, #26
 8005212:	3301      	adds	r3, #1
 8005214:	069b      	lsls	r3, r3, #26
 8005216:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800521a:	e015      	b.n	8005248 <HAL_ADC_ConfigChannel+0x618>
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005222:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005224:	fa93 f3a3 	rbit	r3, r3
 8005228:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800522a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800522c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 800522e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005230:	2b00      	cmp	r3, #0
 8005232:	d101      	bne.n	8005238 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8005234:	2320      	movs	r3, #32
 8005236:	e003      	b.n	8005240 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8005238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800523a:	fab3 f383 	clz	r3, r3
 800523e:	b2db      	uxtb	r3, r3
 8005240:	3301      	adds	r3, #1
 8005242:	069b      	lsls	r3, r3, #26
 8005244:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005250:	2b00      	cmp	r3, #0
 8005252:	d109      	bne.n	8005268 <HAL_ADC_ConfigChannel+0x638>
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	0e9b      	lsrs	r3, r3, #26
 800525a:	3301      	adds	r3, #1
 800525c:	f003 031f 	and.w	r3, r3, #31
 8005260:	2101      	movs	r1, #1
 8005262:	fa01 f303 	lsl.w	r3, r1, r3
 8005266:	e017      	b.n	8005298 <HAL_ADC_ConfigChannel+0x668>
 8005268:	683b      	ldr	r3, [r7, #0]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800526e:	69fb      	ldr	r3, [r7, #28]
 8005270:	fa93 f3a3 	rbit	r3, r3
 8005274:	61bb      	str	r3, [r7, #24]
  return result;
 8005276:	69bb      	ldr	r3, [r7, #24]
 8005278:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800527a:	6a3b      	ldr	r3, [r7, #32]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d101      	bne.n	8005284 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8005280:	2320      	movs	r3, #32
 8005282:	e003      	b.n	800528c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8005284:	6a3b      	ldr	r3, [r7, #32]
 8005286:	fab3 f383 	clz	r3, r3
 800528a:	b2db      	uxtb	r3, r3
 800528c:	3301      	adds	r3, #1
 800528e:	f003 031f 	and.w	r3, r3, #31
 8005292:	2101      	movs	r1, #1
 8005294:	fa01 f303 	lsl.w	r3, r1, r3
 8005298:	ea42 0103 	orr.w	r1, r2, r3
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d10d      	bne.n	80052c4 <HAL_ADC_ConfigChannel+0x694>
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	0e9b      	lsrs	r3, r3, #26
 80052ae:	3301      	adds	r3, #1
 80052b0:	f003 021f 	and.w	r2, r3, #31
 80052b4:	4613      	mov	r3, r2
 80052b6:	005b      	lsls	r3, r3, #1
 80052b8:	4413      	add	r3, r2
 80052ba:	3b1e      	subs	r3, #30
 80052bc:	051b      	lsls	r3, r3, #20
 80052be:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80052c2:	e01d      	b.n	8005300 <HAL_ADC_ConfigChannel+0x6d0>
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	fa93 f3a3 	rbit	r3, r3
 80052d0:	60fb      	str	r3, [r7, #12]
  return result;
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d103      	bne.n	80052e4 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80052dc:	2320      	movs	r3, #32
 80052de:	e005      	b.n	80052ec <HAL_ADC_ConfigChannel+0x6bc>
 80052e0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80052e4:	697b      	ldr	r3, [r7, #20]
 80052e6:	fab3 f383 	clz	r3, r3
 80052ea:	b2db      	uxtb	r3, r3
 80052ec:	3301      	adds	r3, #1
 80052ee:	f003 021f 	and.w	r2, r3, #31
 80052f2:	4613      	mov	r3, r2
 80052f4:	005b      	lsls	r3, r3, #1
 80052f6:	4413      	add	r3, r2
 80052f8:	3b1e      	subs	r3, #30
 80052fa:	051b      	lsls	r3, r3, #20
 80052fc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005300:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8005302:	683a      	ldr	r2, [r7, #0]
 8005304:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005306:	4619      	mov	r1, r3
 8005308:	f7ff f8bb 	bl	8004482 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	4b44      	ldr	r3, [pc, #272]	; (8005424 <HAL_ADC_ConfigChannel+0x7f4>)
 8005312:	4013      	ands	r3, r2
 8005314:	2b00      	cmp	r3, #0
 8005316:	d07a      	beq.n	800540e <HAL_ADC_ConfigChannel+0x7de>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005318:	4843      	ldr	r0, [pc, #268]	; (8005428 <HAL_ADC_ConfigChannel+0x7f8>)
 800531a:	f7fe fffd 	bl	8004318 <LL_ADC_GetCommonPathInternalCh>
 800531e:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a41      	ldr	r2, [pc, #260]	; (800542c <HAL_ADC_ConfigChannel+0x7fc>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d12c      	bne.n	8005386 <HAL_ADC_ConfigChannel+0x756>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800532c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005330:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005334:	2b00      	cmp	r3, #0
 8005336:	d126      	bne.n	8005386 <HAL_ADC_ConfigChannel+0x756>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a3c      	ldr	r2, [pc, #240]	; (8005430 <HAL_ADC_ConfigChannel+0x800>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d004      	beq.n	800534c <HAL_ADC_ConfigChannel+0x71c>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a3b      	ldr	r2, [pc, #236]	; (8005434 <HAL_ADC_ConfigChannel+0x804>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d15d      	bne.n	8005408 <HAL_ADC_ConfigChannel+0x7d8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800534c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005350:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005354:	4619      	mov	r1, r3
 8005356:	4834      	ldr	r0, [pc, #208]	; (8005428 <HAL_ADC_ConfigChannel+0x7f8>)
 8005358:	f7fe ffcb 	bl	80042f2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800535c:	4b36      	ldr	r3, [pc, #216]	; (8005438 <HAL_ADC_ConfigChannel+0x808>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	099b      	lsrs	r3, r3, #6
 8005362:	4a36      	ldr	r2, [pc, #216]	; (800543c <HAL_ADC_ConfigChannel+0x80c>)
 8005364:	fba2 2303 	umull	r2, r3, r2, r3
 8005368:	099b      	lsrs	r3, r3, #6
 800536a:	1c5a      	adds	r2, r3, #1
 800536c:	4613      	mov	r3, r2
 800536e:	005b      	lsls	r3, r3, #1
 8005370:	4413      	add	r3, r2
 8005372:	009b      	lsls	r3, r3, #2
 8005374:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8005376:	e002      	b.n	800537e <HAL_ADC_ConfigChannel+0x74e>
          {
            wait_loop_index--;
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	3b01      	subs	r3, #1
 800537c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d1f9      	bne.n	8005378 <HAL_ADC_ConfigChannel+0x748>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005384:	e040      	b.n	8005408 <HAL_ADC_ConfigChannel+0x7d8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a2d      	ldr	r2, [pc, #180]	; (8005440 <HAL_ADC_ConfigChannel+0x810>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d118      	bne.n	80053c2 <HAL_ADC_ConfigChannel+0x792>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005390:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005394:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005398:	2b00      	cmp	r3, #0
 800539a:	d112      	bne.n	80053c2 <HAL_ADC_ConfigChannel+0x792>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a23      	ldr	r2, [pc, #140]	; (8005430 <HAL_ADC_ConfigChannel+0x800>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d004      	beq.n	80053b0 <HAL_ADC_ConfigChannel+0x780>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a22      	ldr	r2, [pc, #136]	; (8005434 <HAL_ADC_ConfigChannel+0x804>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d12d      	bne.n	800540c <HAL_ADC_ConfigChannel+0x7dc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80053b0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80053b4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80053b8:	4619      	mov	r1, r3
 80053ba:	481b      	ldr	r0, [pc, #108]	; (8005428 <HAL_ADC_ConfigChannel+0x7f8>)
 80053bc:	f7fe ff99 	bl	80042f2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80053c0:	e024      	b.n	800540c <HAL_ADC_ConfigChannel+0x7dc>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a1f      	ldr	r2, [pc, #124]	; (8005444 <HAL_ADC_ConfigChannel+0x814>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d120      	bne.n	800540e <HAL_ADC_ConfigChannel+0x7de>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80053cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80053d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d11a      	bne.n	800540e <HAL_ADC_ConfigChannel+0x7de>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a14      	ldr	r2, [pc, #80]	; (8005430 <HAL_ADC_ConfigChannel+0x800>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d115      	bne.n	800540e <HAL_ADC_ConfigChannel+0x7de>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80053e2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80053e6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80053ea:	4619      	mov	r1, r3
 80053ec:	480e      	ldr	r0, [pc, #56]	; (8005428 <HAL_ADC_ConfigChannel+0x7f8>)
 80053ee:	f7fe ff80 	bl	80042f2 <LL_ADC_SetCommonPathInternalCh>
 80053f2:	e00c      	b.n	800540e <HAL_ADC_ConfigChannel+0x7de>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053f8:	f043 0220 	orr.w	r2, r3, #32
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8005400:	2301      	movs	r3, #1
 8005402:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8005406:	e002      	b.n	800540e <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005408:	bf00      	nop
 800540a:	e000      	b.n	800540e <HAL_ADC_ConfigChannel+0x7de>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800540c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2200      	movs	r2, #0
 8005412:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8005416:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 800541a:	4618      	mov	r0, r3
 800541c:	37d8      	adds	r7, #216	; 0xd8
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	80080000 	.word	0x80080000
 8005428:	50040300 	.word	0x50040300
 800542c:	c7520000 	.word	0xc7520000
 8005430:	50040000 	.word	0x50040000
 8005434:	50040200 	.word	0x50040200
 8005438:	20002f94 	.word	0x20002f94
 800543c:	053e2d63 	.word	0x053e2d63
 8005440:	cb840000 	.word	0xcb840000
 8005444:	80000001 	.word	0x80000001

08005448 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b088      	sub	sp, #32
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8005452:	2300      	movs	r3, #0
 8005454:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4618      	mov	r0, r3
 8005460:	f7ff f930 	bl	80046c4 <LL_ADC_REG_IsConversionOngoing>
 8005464:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4618      	mov	r0, r3
 800546c:	f7ff f951 	bl	8004712 <LL_ADC_INJ_IsConversionOngoing>
 8005470:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d103      	bne.n	8005480 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2b00      	cmp	r3, #0
 800547c:	f000 8098 	beq.w	80055b0 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	68db      	ldr	r3, [r3, #12]
 8005486:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800548a:	2b00      	cmp	r3, #0
 800548c:	d02a      	beq.n	80054e4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	7e5b      	ldrb	r3, [r3, #25]
 8005492:	2b01      	cmp	r3, #1
 8005494:	d126      	bne.n	80054e4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	7e1b      	ldrb	r3, [r3, #24]
 800549a:	2b01      	cmp	r3, #1
 800549c:	d122      	bne.n	80054e4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800549e:	2301      	movs	r3, #1
 80054a0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80054a2:	e014      	b.n	80054ce <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80054a4:	69fb      	ldr	r3, [r7, #28]
 80054a6:	4a45      	ldr	r2, [pc, #276]	; (80055bc <ADC_ConversionStop+0x174>)
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d90d      	bls.n	80054c8 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054b0:	f043 0210 	orr.w	r2, r3, #16
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054bc:	f043 0201 	orr.w	r2, r3, #1
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 80054c4:	2301      	movs	r3, #1
 80054c6:	e074      	b.n	80055b2 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80054c8:	69fb      	ldr	r3, [r7, #28]
 80054ca:	3301      	adds	r3, #1
 80054cc:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054d8:	2b40      	cmp	r3, #64	; 0x40
 80054da:	d1e3      	bne.n	80054a4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2240      	movs	r2, #64	; 0x40
 80054e2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	2b02      	cmp	r3, #2
 80054e8:	d014      	beq.n	8005514 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	4618      	mov	r0, r3
 80054f0:	f7ff f8e8 	bl	80046c4 <LL_ADC_REG_IsConversionOngoing>
 80054f4:	4603      	mov	r3, r0
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d00c      	beq.n	8005514 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4618      	mov	r0, r3
 8005500:	f7ff f8a5 	bl	800464e <LL_ADC_IsDisableOngoing>
 8005504:	4603      	mov	r3, r0
 8005506:	2b00      	cmp	r3, #0
 8005508:	d104      	bne.n	8005514 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4618      	mov	r0, r3
 8005510:	f7ff f8c4 	bl	800469c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8005514:	69bb      	ldr	r3, [r7, #24]
 8005516:	2b01      	cmp	r3, #1
 8005518:	d014      	beq.n	8005544 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4618      	mov	r0, r3
 8005520:	f7ff f8f7 	bl	8004712 <LL_ADC_INJ_IsConversionOngoing>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d00c      	beq.n	8005544 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4618      	mov	r0, r3
 8005530:	f7ff f88d 	bl	800464e <LL_ADC_IsDisableOngoing>
 8005534:	4603      	mov	r3, r0
 8005536:	2b00      	cmp	r3, #0
 8005538:	d104      	bne.n	8005544 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4618      	mov	r0, r3
 8005540:	f7ff f8d3 	bl	80046ea <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8005544:	69bb      	ldr	r3, [r7, #24]
 8005546:	2b02      	cmp	r3, #2
 8005548:	d005      	beq.n	8005556 <ADC_ConversionStop+0x10e>
 800554a:	69bb      	ldr	r3, [r7, #24]
 800554c:	2b03      	cmp	r3, #3
 800554e:	d105      	bne.n	800555c <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8005550:	230c      	movs	r3, #12
 8005552:	617b      	str	r3, [r7, #20]
        break;
 8005554:	e005      	b.n	8005562 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8005556:	2308      	movs	r3, #8
 8005558:	617b      	str	r3, [r7, #20]
        break;
 800555a:	e002      	b.n	8005562 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800555c:	2304      	movs	r3, #4
 800555e:	617b      	str	r3, [r7, #20]
        break;
 8005560:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8005562:	f7fe fea7 	bl	80042b4 <HAL_GetTick>
 8005566:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005568:	e01b      	b.n	80055a2 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800556a:	f7fe fea3 	bl	80042b4 <HAL_GetTick>
 800556e:	4602      	mov	r2, r0
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	1ad3      	subs	r3, r2, r3
 8005574:	2b05      	cmp	r3, #5
 8005576:	d914      	bls.n	80055a2 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689a      	ldr	r2, [r3, #8]
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	4013      	ands	r3, r2
 8005582:	2b00      	cmp	r3, #0
 8005584:	d00d      	beq.n	80055a2 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800558a:	f043 0210 	orr.w	r2, r3, #16
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005596:	f043 0201 	orr.w	r2, r3, #1
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	e007      	b.n	80055b2 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	689a      	ldr	r2, [r3, #8]
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	4013      	ands	r3, r2
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d1dc      	bne.n	800556a <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80055b0:	2300      	movs	r3, #0
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3720      	adds	r7, #32
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}
 80055ba:	bf00      	nop
 80055bc:	a33fffff 	.word	0xa33fffff

080055c0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b084      	sub	sp, #16
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80055c8:	2300      	movs	r3, #0
 80055ca:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	4618      	mov	r0, r3
 80055d2:	f7ff f829 	bl	8004628 <LL_ADC_IsEnabled>
 80055d6:	4603      	mov	r3, r0
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d169      	bne.n	80056b0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	689a      	ldr	r2, [r3, #8]
 80055e2:	4b36      	ldr	r3, [pc, #216]	; (80056bc <ADC_Enable+0xfc>)
 80055e4:	4013      	ands	r3, r2
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d00d      	beq.n	8005606 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80055ee:	f043 0210 	orr.w	r2, r3, #16
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055fa:	f043 0201 	orr.w	r2, r3, #1
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e055      	b.n	80056b2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4618      	mov	r0, r3
 800560c:	f7fe ffe4 	bl	80045d8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005610:	482b      	ldr	r0, [pc, #172]	; (80056c0 <ADC_Enable+0x100>)
 8005612:	f7fe fe81 	bl	8004318 <LL_ADC_GetCommonPathInternalCh>
 8005616:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005618:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800561c:	2b00      	cmp	r3, #0
 800561e:	d013      	beq.n	8005648 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005620:	4b28      	ldr	r3, [pc, #160]	; (80056c4 <ADC_Enable+0x104>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	099b      	lsrs	r3, r3, #6
 8005626:	4a28      	ldr	r2, [pc, #160]	; (80056c8 <ADC_Enable+0x108>)
 8005628:	fba2 2303 	umull	r2, r3, r2, r3
 800562c:	099b      	lsrs	r3, r3, #6
 800562e:	1c5a      	adds	r2, r3, #1
 8005630:	4613      	mov	r3, r2
 8005632:	005b      	lsls	r3, r3, #1
 8005634:	4413      	add	r3, r2
 8005636:	009b      	lsls	r3, r3, #2
 8005638:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800563a:	e002      	b.n	8005642 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	3b01      	subs	r3, #1
 8005640:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d1f9      	bne.n	800563c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005648:	f7fe fe34 	bl	80042b4 <HAL_GetTick>
 800564c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800564e:	e028      	b.n	80056a2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	4618      	mov	r0, r3
 8005656:	f7fe ffe7 	bl	8004628 <LL_ADC_IsEnabled>
 800565a:	4603      	mov	r3, r0
 800565c:	2b00      	cmp	r3, #0
 800565e:	d104      	bne.n	800566a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4618      	mov	r0, r3
 8005666:	f7fe ffb7 	bl	80045d8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800566a:	f7fe fe23 	bl	80042b4 <HAL_GetTick>
 800566e:	4602      	mov	r2, r0
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	1ad3      	subs	r3, r2, r3
 8005674:	2b02      	cmp	r3, #2
 8005676:	d914      	bls.n	80056a2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0301 	and.w	r3, r3, #1
 8005682:	2b01      	cmp	r3, #1
 8005684:	d00d      	beq.n	80056a2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800568a:	f043 0210 	orr.w	r2, r3, #16
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005696:	f043 0201 	orr.w	r2, r3, #1
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800569e:	2301      	movs	r3, #1
 80056a0:	e007      	b.n	80056b2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 0301 	and.w	r3, r3, #1
 80056ac:	2b01      	cmp	r3, #1
 80056ae:	d1cf      	bne.n	8005650 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80056b0:	2300      	movs	r3, #0
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3710      	adds	r7, #16
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	8000003f 	.word	0x8000003f
 80056c0:	50040300 	.word	0x50040300
 80056c4:	20002f94 	.word	0x20002f94
 80056c8:	053e2d63 	.word	0x053e2d63

080056cc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b084      	sub	sp, #16
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4618      	mov	r0, r3
 80056da:	f7fe ffb8 	bl	800464e <LL_ADC_IsDisableOngoing>
 80056de:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4618      	mov	r0, r3
 80056e6:	f7fe ff9f 	bl	8004628 <LL_ADC_IsEnabled>
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d047      	beq.n	8005780 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d144      	bne.n	8005780 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	f003 030d 	and.w	r3, r3, #13
 8005700:	2b01      	cmp	r3, #1
 8005702:	d10c      	bne.n	800571e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	4618      	mov	r0, r3
 800570a:	f7fe ff79 	bl	8004600 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	2203      	movs	r2, #3
 8005714:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005716:	f7fe fdcd 	bl	80042b4 <HAL_GetTick>
 800571a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800571c:	e029      	b.n	8005772 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005722:	f043 0210 	orr.w	r2, r3, #16
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800572e:	f043 0201 	orr.w	r2, r3, #1
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	e023      	b.n	8005782 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800573a:	f7fe fdbb 	bl	80042b4 <HAL_GetTick>
 800573e:	4602      	mov	r2, r0
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	1ad3      	subs	r3, r2, r3
 8005744:	2b02      	cmp	r3, #2
 8005746:	d914      	bls.n	8005772 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	f003 0301 	and.w	r3, r3, #1
 8005752:	2b00      	cmp	r3, #0
 8005754:	d00d      	beq.n	8005772 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800575a:	f043 0210 	orr.w	r2, r3, #16
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005766:	f043 0201 	orr.w	r2, r3, #1
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e007      	b.n	8005782 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	f003 0301 	and.w	r3, r3, #1
 800577c:	2b00      	cmp	r3, #0
 800577e:	d1dc      	bne.n	800573a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005780:	2300      	movs	r3, #0
}
 8005782:	4618      	mov	r0, r3
 8005784:	3710      	adds	r7, #16
 8005786:	46bd      	mov	sp, r7
 8005788:	bd80      	pop	{r7, pc}

0800578a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800578a:	b580      	push	{r7, lr}
 800578c:	b084      	sub	sp, #16
 800578e:	af00      	add	r7, sp, #0
 8005790:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005796:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800579c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d14b      	bne.n	800583c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057a8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f003 0308 	and.w	r3, r3, #8
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d021      	beq.n	8005802 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7fe fe1e 	bl	8004404 <LL_ADC_REG_IsTriggerSourceSWStart>
 80057c8:	4603      	mov	r3, r0
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d032      	beq.n	8005834 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d12b      	bne.n	8005834 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057e0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d11f      	bne.n	8005834 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057f8:	f043 0201 	orr.w	r2, r3, #1
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	659a      	str	r2, [r3, #88]	; 0x58
 8005800:	e018      	b.n	8005834 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	68db      	ldr	r3, [r3, #12]
 8005808:	f003 0302 	and.w	r3, r3, #2
 800580c:	2b00      	cmp	r3, #0
 800580e:	d111      	bne.n	8005834 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005814:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005820:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005824:	2b00      	cmp	r3, #0
 8005826:	d105      	bne.n	8005834 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800582c:	f043 0201 	orr.w	r2, r3, #1
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005834:	68f8      	ldr	r0, [r7, #12]
 8005836:	f7fb fe05 	bl	8001444 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800583a:	e00e      	b.n	800585a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005840:	f003 0310 	and.w	r3, r3, #16
 8005844:	2b00      	cmp	r3, #0
 8005846:	d003      	beq.n	8005850 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005848:	68f8      	ldr	r0, [r7, #12]
 800584a:	f7ff f9e6 	bl	8004c1a <HAL_ADC_ErrorCallback>
}
 800584e:	e004      	b.n	800585a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	4798      	blx	r3
}
 800585a:	bf00      	nop
 800585c:	3710      	adds	r7, #16
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}

08005862 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005862:	b580      	push	{r7, lr}
 8005864:	b084      	sub	sp, #16
 8005866:	af00      	add	r7, sp, #0
 8005868:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800586e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005870:	68f8      	ldr	r0, [r7, #12]
 8005872:	f7fb fdf2 	bl	800145a <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005876:	bf00      	nop
 8005878:	3710      	adds	r7, #16
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}

0800587e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800587e:	b580      	push	{r7, lr}
 8005880:	b084      	sub	sp, #16
 8005882:	af00      	add	r7, sp, #0
 8005884:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800588a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005890:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800589c:	f043 0204 	orr.w	r2, r3, #4
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80058a4:	68f8      	ldr	r0, [r7, #12]
 80058a6:	f7ff f9b8 	bl	8004c1a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80058aa:	bf00      	nop
 80058ac:	3710      	adds	r7, #16
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}

080058b2 <LL_ADC_IsEnabled>:
{
 80058b2:	b480      	push	{r7}
 80058b4:	b083      	sub	sp, #12
 80058b6:	af00      	add	r7, sp, #0
 80058b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	689b      	ldr	r3, [r3, #8]
 80058be:	f003 0301 	and.w	r3, r3, #1
 80058c2:	2b01      	cmp	r3, #1
 80058c4:	d101      	bne.n	80058ca <LL_ADC_IsEnabled+0x18>
 80058c6:	2301      	movs	r3, #1
 80058c8:	e000      	b.n	80058cc <LL_ADC_IsEnabled+0x1a>
 80058ca:	2300      	movs	r3, #0
}
 80058cc:	4618      	mov	r0, r3
 80058ce:	370c      	adds	r7, #12
 80058d0:	46bd      	mov	sp, r7
 80058d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d6:	4770      	bx	lr

080058d8 <LL_ADC_StartCalibration>:
{
 80058d8:	b480      	push	{r7}
 80058da:	b083      	sub	sp, #12
 80058dc:	af00      	add	r7, sp, #0
 80058de:	6078      	str	r0, [r7, #4]
 80058e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80058ea:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80058ee:	683a      	ldr	r2, [r7, #0]
 80058f0:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80058f4:	4313      	orrs	r3, r2
 80058f6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	609a      	str	r2, [r3, #8]
}
 80058fe:	bf00      	nop
 8005900:	370c      	adds	r7, #12
 8005902:	46bd      	mov	sp, r7
 8005904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005908:	4770      	bx	lr

0800590a <LL_ADC_IsCalibrationOnGoing>:
{
 800590a:	b480      	push	{r7}
 800590c:	b083      	sub	sp, #12
 800590e:	af00      	add	r7, sp, #0
 8005910:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	689b      	ldr	r3, [r3, #8]
 8005916:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800591a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800591e:	d101      	bne.n	8005924 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005920:	2301      	movs	r3, #1
 8005922:	e000      	b.n	8005926 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005924:	2300      	movs	r3, #0
}
 8005926:	4618      	mov	r0, r3
 8005928:	370c      	adds	r7, #12
 800592a:	46bd      	mov	sp, r7
 800592c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005930:	4770      	bx	lr

08005932 <LL_ADC_REG_IsConversionOngoing>:
{
 8005932:	b480      	push	{r7}
 8005934:	b083      	sub	sp, #12
 8005936:	af00      	add	r7, sp, #0
 8005938:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	f003 0304 	and.w	r3, r3, #4
 8005942:	2b04      	cmp	r3, #4
 8005944:	d101      	bne.n	800594a <LL_ADC_REG_IsConversionOngoing+0x18>
 8005946:	2301      	movs	r3, #1
 8005948:	e000      	b.n	800594c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800594a:	2300      	movs	r3, #0
}
 800594c:	4618      	mov	r0, r3
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b084      	sub	sp, #16
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
 8005960:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005962:	2300      	movs	r3, #0
 8005964:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800596c:	2b01      	cmp	r3, #1
 800596e:	d101      	bne.n	8005974 <HAL_ADCEx_Calibration_Start+0x1c>
 8005970:	2302      	movs	r3, #2
 8005972:	e04d      	b.n	8005a10 <HAL_ADCEx_Calibration_Start+0xb8>
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	2201      	movs	r2, #1
 8005978:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f7ff fea5 	bl	80056cc <ADC_Disable>
 8005982:	4603      	mov	r3, r0
 8005984:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005986:	7bfb      	ldrb	r3, [r7, #15]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d136      	bne.n	80059fa <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005990:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005994:	f023 0302 	bic.w	r3, r3, #2
 8005998:	f043 0202 	orr.w	r2, r3, #2
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	659a      	str	r2, [r3, #88]	; 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	6839      	ldr	r1, [r7, #0]
 80059a6:	4618      	mov	r0, r3
 80059a8:	f7ff ff96 	bl	80058d8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80059ac:	e014      	b.n	80059d8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	3301      	adds	r3, #1
 80059b2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 80059ba:	d30d      	bcc.n	80059d8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059c0:	f023 0312 	bic.w	r3, r3, #18
 80059c4:	f043 0210 	orr.w	r2, r3, #16
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e01b      	b.n	8005a10 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4618      	mov	r0, r3
 80059de:	f7ff ff94 	bl	800590a <LL_ADC_IsCalibrationOnGoing>
 80059e2:	4603      	mov	r3, r0
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d1e2      	bne.n	80059ae <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059ec:	f023 0303 	bic.w	r3, r3, #3
 80059f0:	f043 0201 	orr.w	r2, r3, #1
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	659a      	str	r2, [r3, #88]	; 0x58
 80059f8:	e005      	b.n	8005a06 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059fe:	f043 0210 	orr.w	r2, r3, #16
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	2200      	movs	r2, #0
 8005a0a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8005a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	3710      	adds	r7, #16
 8005a14:	46bd      	mov	sp, r7
 8005a16:	bd80      	pop	{r7, pc}

08005a18 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005a18:	b590      	push	{r4, r7, lr}
 8005a1a:	b0a1      	sub	sp, #132	; 0x84
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a22:	2300      	movs	r3, #0
 8005a24:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d101      	bne.n	8005a36 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005a32:	2302      	movs	r3, #2
 8005a34:	e093      	b.n	8005b5e <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2201      	movs	r2, #1
 8005a3a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005a3e:	2300      	movs	r3, #0
 8005a40:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005a42:	2300      	movs	r3, #0
 8005a44:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a47      	ldr	r2, [pc, #284]	; (8005b68 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d102      	bne.n	8005a56 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005a50:	4b46      	ldr	r3, [pc, #280]	; (8005b6c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005a52:	60fb      	str	r3, [r7, #12]
 8005a54:	e001      	b.n	8005a5a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005a56:	2300      	movs	r3, #0
 8005a58:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d10b      	bne.n	8005a78 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a64:	f043 0220 	orr.w	r2, r3, #32
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e072      	b.n	8005b5e <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f7ff ff59 	bl	8005932 <LL_ADC_REG_IsConversionOngoing>
 8005a80:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4618      	mov	r0, r3
 8005a88:	f7ff ff53 	bl	8005932 <LL_ADC_REG_IsConversionOngoing>
 8005a8c:	4603      	mov	r3, r0
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d154      	bne.n	8005b3c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005a92:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d151      	bne.n	8005b3c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005a98:	4b35      	ldr	r3, [pc, #212]	; (8005b70 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8005a9a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d02c      	beq.n	8005afe <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005aa4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	6859      	ldr	r1, [r3, #4]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005ab6:	035b      	lsls	r3, r3, #13
 8005ab8:	430b      	orrs	r3, r1
 8005aba:	431a      	orrs	r2, r3
 8005abc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005abe:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005ac0:	4829      	ldr	r0, [pc, #164]	; (8005b68 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005ac2:	f7ff fef6 	bl	80058b2 <LL_ADC_IsEnabled>
 8005ac6:	4604      	mov	r4, r0
 8005ac8:	4828      	ldr	r0, [pc, #160]	; (8005b6c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005aca:	f7ff fef2 	bl	80058b2 <LL_ADC_IsEnabled>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	431c      	orrs	r4, r3
 8005ad2:	4828      	ldr	r0, [pc, #160]	; (8005b74 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005ad4:	f7ff feed 	bl	80058b2 <LL_ADC_IsEnabled>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	4323      	orrs	r3, r4
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d137      	bne.n	8005b50 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005ae0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005ae8:	f023 030f 	bic.w	r3, r3, #15
 8005aec:	683a      	ldr	r2, [r7, #0]
 8005aee:	6811      	ldr	r1, [r2, #0]
 8005af0:	683a      	ldr	r2, [r7, #0]
 8005af2:	6892      	ldr	r2, [r2, #8]
 8005af4:	430a      	orrs	r2, r1
 8005af6:	431a      	orrs	r2, r3
 8005af8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005afa:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005afc:	e028      	b.n	8005b50 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005afe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b00:	689b      	ldr	r3, [r3, #8]
 8005b02:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005b06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b08:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005b0a:	4817      	ldr	r0, [pc, #92]	; (8005b68 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005b0c:	f7ff fed1 	bl	80058b2 <LL_ADC_IsEnabled>
 8005b10:	4604      	mov	r4, r0
 8005b12:	4816      	ldr	r0, [pc, #88]	; (8005b6c <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005b14:	f7ff fecd 	bl	80058b2 <LL_ADC_IsEnabled>
 8005b18:	4603      	mov	r3, r0
 8005b1a:	431c      	orrs	r4, r3
 8005b1c:	4815      	ldr	r0, [pc, #84]	; (8005b74 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005b1e:	f7ff fec8 	bl	80058b2 <LL_ADC_IsEnabled>
 8005b22:	4603      	mov	r3, r0
 8005b24:	4323      	orrs	r3, r4
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d112      	bne.n	8005b50 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005b2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005b32:	f023 030f 	bic.w	r3, r3, #15
 8005b36:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005b38:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005b3a:	e009      	b.n	8005b50 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b40:	f043 0220 	orr.w	r2, r3, #32
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8005b4e:	e000      	b.n	8005b52 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005b50:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8005b5a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8005b5e:	4618      	mov	r0, r3
 8005b60:	3784      	adds	r7, #132	; 0x84
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bd90      	pop	{r4, r7, pc}
 8005b66:	bf00      	nop
 8005b68:	50040000 	.word	0x50040000
 8005b6c:	50040100 	.word	0x50040100
 8005b70:	50040300 	.word	0x50040300
 8005b74:	50040200 	.word	0x50040200

08005b78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b78:	b480      	push	{r7}
 8005b7a:	b085      	sub	sp, #20
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f003 0307 	and.w	r3, r3, #7
 8005b86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005b88:	4b0c      	ldr	r3, [pc, #48]	; (8005bbc <__NVIC_SetPriorityGrouping+0x44>)
 8005b8a:	68db      	ldr	r3, [r3, #12]
 8005b8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005b8e:	68ba      	ldr	r2, [r7, #8]
 8005b90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005b94:	4013      	ands	r3, r2
 8005b96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005ba0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005ba4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005ba8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005baa:	4a04      	ldr	r2, [pc, #16]	; (8005bbc <__NVIC_SetPriorityGrouping+0x44>)
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	60d3      	str	r3, [r2, #12]
}
 8005bb0:	bf00      	nop
 8005bb2:	3714      	adds	r7, #20
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bba:	4770      	bx	lr
 8005bbc:	e000ed00 	.word	0xe000ed00

08005bc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005bc4:	4b04      	ldr	r3, [pc, #16]	; (8005bd8 <__NVIC_GetPriorityGrouping+0x18>)
 8005bc6:	68db      	ldr	r3, [r3, #12]
 8005bc8:	0a1b      	lsrs	r3, r3, #8
 8005bca:	f003 0307 	and.w	r3, r3, #7
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr
 8005bd8:	e000ed00 	.word	0xe000ed00

08005bdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b083      	sub	sp, #12
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	4603      	mov	r3, r0
 8005be4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	db0b      	blt.n	8005c06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005bee:	79fb      	ldrb	r3, [r7, #7]
 8005bf0:	f003 021f 	and.w	r2, r3, #31
 8005bf4:	4907      	ldr	r1, [pc, #28]	; (8005c14 <__NVIC_EnableIRQ+0x38>)
 8005bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bfa:	095b      	lsrs	r3, r3, #5
 8005bfc:	2001      	movs	r0, #1
 8005bfe:	fa00 f202 	lsl.w	r2, r0, r2
 8005c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005c06:	bf00      	nop
 8005c08:	370c      	adds	r7, #12
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c10:	4770      	bx	lr
 8005c12:	bf00      	nop
 8005c14:	e000e100 	.word	0xe000e100

08005c18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b083      	sub	sp, #12
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	4603      	mov	r3, r0
 8005c20:	6039      	str	r1, [r7, #0]
 8005c22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005c24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	db0a      	blt.n	8005c42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	b2da      	uxtb	r2, r3
 8005c30:	490c      	ldr	r1, [pc, #48]	; (8005c64 <__NVIC_SetPriority+0x4c>)
 8005c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005c36:	0112      	lsls	r2, r2, #4
 8005c38:	b2d2      	uxtb	r2, r2
 8005c3a:	440b      	add	r3, r1
 8005c3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005c40:	e00a      	b.n	8005c58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	b2da      	uxtb	r2, r3
 8005c46:	4908      	ldr	r1, [pc, #32]	; (8005c68 <__NVIC_SetPriority+0x50>)
 8005c48:	79fb      	ldrb	r3, [r7, #7]
 8005c4a:	f003 030f 	and.w	r3, r3, #15
 8005c4e:	3b04      	subs	r3, #4
 8005c50:	0112      	lsls	r2, r2, #4
 8005c52:	b2d2      	uxtb	r2, r2
 8005c54:	440b      	add	r3, r1
 8005c56:	761a      	strb	r2, [r3, #24]
}
 8005c58:	bf00      	nop
 8005c5a:	370c      	adds	r7, #12
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c62:	4770      	bx	lr
 8005c64:	e000e100 	.word	0xe000e100
 8005c68:	e000ed00 	.word	0xe000ed00

08005c6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b089      	sub	sp, #36	; 0x24
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	60f8      	str	r0, [r7, #12]
 8005c74:	60b9      	str	r1, [r7, #8]
 8005c76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f003 0307 	and.w	r3, r3, #7
 8005c7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005c80:	69fb      	ldr	r3, [r7, #28]
 8005c82:	f1c3 0307 	rsb	r3, r3, #7
 8005c86:	2b04      	cmp	r3, #4
 8005c88:	bf28      	it	cs
 8005c8a:	2304      	movcs	r3, #4
 8005c8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005c8e:	69fb      	ldr	r3, [r7, #28]
 8005c90:	3304      	adds	r3, #4
 8005c92:	2b06      	cmp	r3, #6
 8005c94:	d902      	bls.n	8005c9c <NVIC_EncodePriority+0x30>
 8005c96:	69fb      	ldr	r3, [r7, #28]
 8005c98:	3b03      	subs	r3, #3
 8005c9a:	e000      	b.n	8005c9e <NVIC_EncodePriority+0x32>
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ca0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ca4:	69bb      	ldr	r3, [r7, #24]
 8005ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8005caa:	43da      	mvns	r2, r3
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	401a      	ands	r2, r3
 8005cb0:	697b      	ldr	r3, [r7, #20]
 8005cb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005cb4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005cb8:	697b      	ldr	r3, [r7, #20]
 8005cba:	fa01 f303 	lsl.w	r3, r1, r3
 8005cbe:	43d9      	mvns	r1, r3
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005cc4:	4313      	orrs	r3, r2
         );
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3724      	adds	r7, #36	; 0x24
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr
	...

08005cd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005cd4:	b580      	push	{r7, lr}
 8005cd6:	b082      	sub	sp, #8
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	3b01      	subs	r3, #1
 8005ce0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005ce4:	d301      	bcc.n	8005cea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005ce6:	2301      	movs	r3, #1
 8005ce8:	e00f      	b.n	8005d0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005cea:	4a0a      	ldr	r2, [pc, #40]	; (8005d14 <SysTick_Config+0x40>)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	3b01      	subs	r3, #1
 8005cf0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005cf2:	210f      	movs	r1, #15
 8005cf4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005cf8:	f7ff ff8e 	bl	8005c18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005cfc:	4b05      	ldr	r3, [pc, #20]	; (8005d14 <SysTick_Config+0x40>)
 8005cfe:	2200      	movs	r2, #0
 8005d00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005d02:	4b04      	ldr	r3, [pc, #16]	; (8005d14 <SysTick_Config+0x40>)
 8005d04:	2207      	movs	r2, #7
 8005d06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005d08:	2300      	movs	r3, #0
}
 8005d0a:	4618      	mov	r0, r3
 8005d0c:	3708      	adds	r7, #8
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	e000e010 	.word	0xe000e010

08005d18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b082      	sub	sp, #8
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005d20:	6878      	ldr	r0, [r7, #4]
 8005d22:	f7ff ff29 	bl	8005b78 <__NVIC_SetPriorityGrouping>
}
 8005d26:	bf00      	nop
 8005d28:	3708      	adds	r7, #8
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	bd80      	pop	{r7, pc}

08005d2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005d2e:	b580      	push	{r7, lr}
 8005d30:	b086      	sub	sp, #24
 8005d32:	af00      	add	r7, sp, #0
 8005d34:	4603      	mov	r3, r0
 8005d36:	60b9      	str	r1, [r7, #8]
 8005d38:	607a      	str	r2, [r7, #4]
 8005d3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005d40:	f7ff ff3e 	bl	8005bc0 <__NVIC_GetPriorityGrouping>
 8005d44:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	68b9      	ldr	r1, [r7, #8]
 8005d4a:	6978      	ldr	r0, [r7, #20]
 8005d4c:	f7ff ff8e 	bl	8005c6c <NVIC_EncodePriority>
 8005d50:	4602      	mov	r2, r0
 8005d52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d56:	4611      	mov	r1, r2
 8005d58:	4618      	mov	r0, r3
 8005d5a:	f7ff ff5d 	bl	8005c18 <__NVIC_SetPriority>
}
 8005d5e:	bf00      	nop
 8005d60:	3718      	adds	r7, #24
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}

08005d66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005d66:	b580      	push	{r7, lr}
 8005d68:	b082      	sub	sp, #8
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005d70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005d74:	4618      	mov	r0, r3
 8005d76:	f7ff ff31 	bl	8005bdc <__NVIC_EnableIRQ>
}
 8005d7a:	bf00      	nop
 8005d7c:	3708      	adds	r7, #8
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	bd80      	pop	{r7, pc}

08005d82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005d82:	b580      	push	{r7, lr}
 8005d84:	b082      	sub	sp, #8
 8005d86:	af00      	add	r7, sp, #0
 8005d88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f7ff ffa2 	bl	8005cd4 <SysTick_Config>
 8005d90:	4603      	mov	r3, r0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3708      	adds	r7, #8
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}
	...

08005d9c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b085      	sub	sp, #20
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d101      	bne.n	8005dae <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	e098      	b.n	8005ee0 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	461a      	mov	r2, r3
 8005db4:	4b4d      	ldr	r3, [pc, #308]	; (8005eec <HAL_DMA_Init+0x150>)
 8005db6:	429a      	cmp	r2, r3
 8005db8:	d80f      	bhi.n	8005dda <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	461a      	mov	r2, r3
 8005dc0:	4b4b      	ldr	r3, [pc, #300]	; (8005ef0 <HAL_DMA_Init+0x154>)
 8005dc2:	4413      	add	r3, r2
 8005dc4:	4a4b      	ldr	r2, [pc, #300]	; (8005ef4 <HAL_DMA_Init+0x158>)
 8005dc6:	fba2 2303 	umull	r2, r3, r2, r3
 8005dca:	091b      	lsrs	r3, r3, #4
 8005dcc:	009a      	lsls	r2, r3, #2
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	4a48      	ldr	r2, [pc, #288]	; (8005ef8 <HAL_DMA_Init+0x15c>)
 8005dd6:	641a      	str	r2, [r3, #64]	; 0x40
 8005dd8:	e00e      	b.n	8005df8 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	461a      	mov	r2, r3
 8005de0:	4b46      	ldr	r3, [pc, #280]	; (8005efc <HAL_DMA_Init+0x160>)
 8005de2:	4413      	add	r3, r2
 8005de4:	4a43      	ldr	r2, [pc, #268]	; (8005ef4 <HAL_DMA_Init+0x158>)
 8005de6:	fba2 2303 	umull	r2, r3, r2, r3
 8005dea:	091b      	lsrs	r3, r3, #4
 8005dec:	009a      	lsls	r2, r3, #2
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4a42      	ldr	r2, [pc, #264]	; (8005f00 <HAL_DMA_Init+0x164>)
 8005df6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2202      	movs	r2, #2
 8005dfc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005e0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e12:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005e1c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	691b      	ldr	r3, [r3, #16]
 8005e22:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005e28:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	699b      	ldr	r3, [r3, #24]
 8005e2e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005e34:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6a1b      	ldr	r3, [r3, #32]
 8005e3a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005e3c:	68fa      	ldr	r2, [r7, #12]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	68fa      	ldr	r2, [r7, #12]
 8005e48:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	689b      	ldr	r3, [r3, #8]
 8005e4e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005e52:	d039      	beq.n	8005ec8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e58:	4a27      	ldr	r2, [pc, #156]	; (8005ef8 <HAL_DMA_Init+0x15c>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d11a      	bne.n	8005e94 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005e5e:	4b29      	ldr	r3, [pc, #164]	; (8005f04 <HAL_DMA_Init+0x168>)
 8005e60:	681a      	ldr	r2, [r3, #0]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e66:	f003 031c 	and.w	r3, r3, #28
 8005e6a:	210f      	movs	r1, #15
 8005e6c:	fa01 f303 	lsl.w	r3, r1, r3
 8005e70:	43db      	mvns	r3, r3
 8005e72:	4924      	ldr	r1, [pc, #144]	; (8005f04 <HAL_DMA_Init+0x168>)
 8005e74:	4013      	ands	r3, r2
 8005e76:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005e78:	4b22      	ldr	r3, [pc, #136]	; (8005f04 <HAL_DMA_Init+0x168>)
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6859      	ldr	r1, [r3, #4]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e84:	f003 031c 	and.w	r3, r3, #28
 8005e88:	fa01 f303 	lsl.w	r3, r1, r3
 8005e8c:	491d      	ldr	r1, [pc, #116]	; (8005f04 <HAL_DMA_Init+0x168>)
 8005e8e:	4313      	orrs	r3, r2
 8005e90:	600b      	str	r3, [r1, #0]
 8005e92:	e019      	b.n	8005ec8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005e94:	4b1c      	ldr	r3, [pc, #112]	; (8005f08 <HAL_DMA_Init+0x16c>)
 8005e96:	681a      	ldr	r2, [r3, #0]
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e9c:	f003 031c 	and.w	r3, r3, #28
 8005ea0:	210f      	movs	r1, #15
 8005ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ea6:	43db      	mvns	r3, r3
 8005ea8:	4917      	ldr	r1, [pc, #92]	; (8005f08 <HAL_DMA_Init+0x16c>)
 8005eaa:	4013      	ands	r3, r2
 8005eac:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8005eae:	4b16      	ldr	r3, [pc, #88]	; (8005f08 <HAL_DMA_Init+0x16c>)
 8005eb0:	681a      	ldr	r2, [r3, #0]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6859      	ldr	r1, [r3, #4]
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eba:	f003 031c 	and.w	r3, r3, #28
 8005ebe:	fa01 f303 	lsl.w	r3, r1, r3
 8005ec2:	4911      	ldr	r1, [pc, #68]	; (8005f08 <HAL_DMA_Init+0x16c>)
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2200      	movs	r2, #0
 8005ecc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2201      	movs	r2, #1
 8005ed2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005ede:	2300      	movs	r3, #0
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3714      	adds	r7, #20
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eea:	4770      	bx	lr
 8005eec:	40020407 	.word	0x40020407
 8005ef0:	bffdfff8 	.word	0xbffdfff8
 8005ef4:	cccccccd 	.word	0xcccccccd
 8005ef8:	40020000 	.word	0x40020000
 8005efc:	bffdfbf8 	.word	0xbffdfbf8
 8005f00:	40020400 	.word	0x40020400
 8005f04:	400200a8 	.word	0x400200a8
 8005f08:	400204a8 	.word	0x400204a8

08005f0c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b086      	sub	sp, #24
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	60f8      	str	r0, [r7, #12]
 8005f14:	60b9      	str	r1, [r7, #8]
 8005f16:	607a      	str	r2, [r7, #4]
 8005f18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005f24:	2b01      	cmp	r3, #1
 8005f26:	d101      	bne.n	8005f2c <HAL_DMA_Start_IT+0x20>
 8005f28:	2302      	movs	r3, #2
 8005f2a:	e04b      	b.n	8005fc4 <HAL_DMA_Start_IT+0xb8>
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	2b01      	cmp	r3, #1
 8005f3e:	d13a      	bne.n	8005fb6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	2202      	movs	r2, #2
 8005f44:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	681a      	ldr	r2, [r3, #0]
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f022 0201 	bic.w	r2, r2, #1
 8005f5c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005f5e:	683b      	ldr	r3, [r7, #0]
 8005f60:	687a      	ldr	r2, [r7, #4]
 8005f62:	68b9      	ldr	r1, [r7, #8]
 8005f64:	68f8      	ldr	r0, [r7, #12]
 8005f66:	f000 f91e 	bl	80061a6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d008      	beq.n	8005f84 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	681a      	ldr	r2, [r3, #0]
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f042 020e 	orr.w	r2, r2, #14
 8005f80:	601a      	str	r2, [r3, #0]
 8005f82:	e00f      	b.n	8005fa4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f022 0204 	bic.w	r2, r2, #4
 8005f92:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f042 020a 	orr.w	r2, r2, #10
 8005fa2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	681a      	ldr	r2, [r3, #0]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f042 0201 	orr.w	r2, r2, #1
 8005fb2:	601a      	str	r2, [r3, #0]
 8005fb4:	e005      	b.n	8005fc2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005fbe:	2302      	movs	r3, #2
 8005fc0:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005fc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3718      	adds	r7, #24
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}

08005fcc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005fcc:	b480      	push	{r7}
 8005fce:	b085      	sub	sp, #20
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005fde:	b2db      	uxtb	r3, r3
 8005fe0:	2b02      	cmp	r3, #2
 8005fe2:	d008      	beq.n	8005ff6 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2204      	movs	r2, #4
 8005fe8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	e022      	b.n	800603c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f022 020e 	bic.w	r2, r2, #14
 8006004:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	681a      	ldr	r2, [r3, #0]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f022 0201 	bic.w	r2, r2, #1
 8006014:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800601a:	f003 021c 	and.w	r2, r3, #28
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006022:	2101      	movs	r1, #1
 8006024:	fa01 f202 	lsl.w	r2, r1, r2
 8006028:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2201      	movs	r2, #1
 800602e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800603a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800603c:	4618      	mov	r0, r3
 800603e:	3714      	adds	r7, #20
 8006040:	46bd      	mov	sp, r7
 8006042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006046:	4770      	bx	lr

08006048 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b084      	sub	sp, #16
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006064:	f003 031c 	and.w	r3, r3, #28
 8006068:	2204      	movs	r2, #4
 800606a:	409a      	lsls	r2, r3
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	4013      	ands	r3, r2
 8006070:	2b00      	cmp	r3, #0
 8006072:	d026      	beq.n	80060c2 <HAL_DMA_IRQHandler+0x7a>
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	f003 0304 	and.w	r3, r3, #4
 800607a:	2b00      	cmp	r3, #0
 800607c:	d021      	beq.n	80060c2 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f003 0320 	and.w	r3, r3, #32
 8006088:	2b00      	cmp	r3, #0
 800608a:	d107      	bne.n	800609c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	681a      	ldr	r2, [r3, #0]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f022 0204 	bic.w	r2, r2, #4
 800609a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060a0:	f003 021c 	and.w	r2, r3, #28
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060a8:	2104      	movs	r1, #4
 80060aa:	fa01 f202 	lsl.w	r2, r1, r2
 80060ae:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d071      	beq.n	800619c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060bc:	6878      	ldr	r0, [r7, #4]
 80060be:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80060c0:	e06c      	b.n	800619c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060c6:	f003 031c 	and.w	r3, r3, #28
 80060ca:	2202      	movs	r2, #2
 80060cc:	409a      	lsls	r2, r3
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	4013      	ands	r3, r2
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d02e      	beq.n	8006134 <HAL_DMA_IRQHandler+0xec>
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	f003 0302 	and.w	r3, r3, #2
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d029      	beq.n	8006134 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f003 0320 	and.w	r3, r3, #32
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d10b      	bne.n	8006106 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	681a      	ldr	r2, [r3, #0]
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	f022 020a 	bic.w	r2, r2, #10
 80060fc:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	2201      	movs	r2, #1
 8006102:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800610a:	f003 021c 	and.w	r2, r3, #28
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006112:	2102      	movs	r1, #2
 8006114:	fa01 f202 	lsl.w	r2, r1, r2
 8006118:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2200      	movs	r2, #0
 800611e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006126:	2b00      	cmp	r3, #0
 8006128:	d038      	beq.n	800619c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006132:	e033      	b.n	800619c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006138:	f003 031c 	and.w	r3, r3, #28
 800613c:	2208      	movs	r2, #8
 800613e:	409a      	lsls	r2, r3
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	4013      	ands	r3, r2
 8006144:	2b00      	cmp	r3, #0
 8006146:	d02a      	beq.n	800619e <HAL_DMA_IRQHandler+0x156>
 8006148:	68bb      	ldr	r3, [r7, #8]
 800614a:	f003 0308 	and.w	r3, r3, #8
 800614e:	2b00      	cmp	r3, #0
 8006150:	d025      	beq.n	800619e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	681a      	ldr	r2, [r3, #0]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f022 020e 	bic.w	r2, r2, #14
 8006160:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006166:	f003 021c 	and.w	r2, r3, #28
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800616e:	2101      	movs	r1, #1
 8006170:	fa01 f202 	lsl.w	r2, r1, r2
 8006174:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	2201      	movs	r2, #1
 800617a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2201      	movs	r2, #1
 8006180:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	2200      	movs	r2, #0
 8006188:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006190:	2b00      	cmp	r3, #0
 8006192:	d004      	beq.n	800619e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800619c:	bf00      	nop
 800619e:	bf00      	nop
}
 80061a0:	3710      	adds	r7, #16
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}

080061a6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80061a6:	b480      	push	{r7}
 80061a8:	b085      	sub	sp, #20
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	60f8      	str	r0, [r7, #12]
 80061ae:	60b9      	str	r1, [r7, #8]
 80061b0:	607a      	str	r2, [r7, #4]
 80061b2:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061b8:	f003 021c 	and.w	r2, r3, #28
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061c0:	2101      	movs	r1, #1
 80061c2:	fa01 f202 	lsl.w	r2, r1, r2
 80061c6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	683a      	ldr	r2, [r7, #0]
 80061ce:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	2b10      	cmp	r3, #16
 80061d6:	d108      	bne.n	80061ea <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	68ba      	ldr	r2, [r7, #8]
 80061e6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80061e8:	e007      	b.n	80061fa <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	68ba      	ldr	r2, [r7, #8]
 80061f0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	687a      	ldr	r2, [r7, #4]
 80061f8:	60da      	str	r2, [r3, #12]
}
 80061fa:	bf00      	nop
 80061fc:	3714      	adds	r7, #20
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr
	...

08006208 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006208:	b480      	push	{r7}
 800620a:	b087      	sub	sp, #28
 800620c:	af00      	add	r7, sp, #0
 800620e:	6078      	str	r0, [r7, #4]
 8006210:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006212:	2300      	movs	r3, #0
 8006214:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006216:	e166      	b.n	80064e6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006218:	683b      	ldr	r3, [r7, #0]
 800621a:	681a      	ldr	r2, [r3, #0]
 800621c:	2101      	movs	r1, #1
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	fa01 f303 	lsl.w	r3, r1, r3
 8006224:	4013      	ands	r3, r2
 8006226:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	2b00      	cmp	r3, #0
 800622c:	f000 8158 	beq.w	80064e0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	f003 0303 	and.w	r3, r3, #3
 8006238:	2b01      	cmp	r3, #1
 800623a:	d005      	beq.n	8006248 <HAL_GPIO_Init+0x40>
 800623c:	683b      	ldr	r3, [r7, #0]
 800623e:	685b      	ldr	r3, [r3, #4]
 8006240:	f003 0303 	and.w	r3, r3, #3
 8006244:	2b02      	cmp	r3, #2
 8006246:	d130      	bne.n	80062aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	689b      	ldr	r3, [r3, #8]
 800624c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800624e:	697b      	ldr	r3, [r7, #20]
 8006250:	005b      	lsls	r3, r3, #1
 8006252:	2203      	movs	r2, #3
 8006254:	fa02 f303 	lsl.w	r3, r2, r3
 8006258:	43db      	mvns	r3, r3
 800625a:	693a      	ldr	r2, [r7, #16]
 800625c:	4013      	ands	r3, r2
 800625e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	68da      	ldr	r2, [r3, #12]
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	005b      	lsls	r3, r3, #1
 8006268:	fa02 f303 	lsl.w	r3, r2, r3
 800626c:	693a      	ldr	r2, [r7, #16]
 800626e:	4313      	orrs	r3, r2
 8006270:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	693a      	ldr	r2, [r7, #16]
 8006276:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800627e:	2201      	movs	r2, #1
 8006280:	697b      	ldr	r3, [r7, #20]
 8006282:	fa02 f303 	lsl.w	r3, r2, r3
 8006286:	43db      	mvns	r3, r3
 8006288:	693a      	ldr	r2, [r7, #16]
 800628a:	4013      	ands	r3, r2
 800628c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	091b      	lsrs	r3, r3, #4
 8006294:	f003 0201 	and.w	r2, r3, #1
 8006298:	697b      	ldr	r3, [r7, #20]
 800629a:	fa02 f303 	lsl.w	r3, r2, r3
 800629e:	693a      	ldr	r2, [r7, #16]
 80062a0:	4313      	orrs	r3, r2
 80062a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	693a      	ldr	r2, [r7, #16]
 80062a8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80062aa:	683b      	ldr	r3, [r7, #0]
 80062ac:	685b      	ldr	r3, [r3, #4]
 80062ae:	f003 0303 	and.w	r3, r3, #3
 80062b2:	2b03      	cmp	r3, #3
 80062b4:	d017      	beq.n	80062e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	68db      	ldr	r3, [r3, #12]
 80062ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	005b      	lsls	r3, r3, #1
 80062c0:	2203      	movs	r2, #3
 80062c2:	fa02 f303 	lsl.w	r3, r2, r3
 80062c6:	43db      	mvns	r3, r3
 80062c8:	693a      	ldr	r2, [r7, #16]
 80062ca:	4013      	ands	r3, r2
 80062cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	689a      	ldr	r2, [r3, #8]
 80062d2:	697b      	ldr	r3, [r7, #20]
 80062d4:	005b      	lsls	r3, r3, #1
 80062d6:	fa02 f303 	lsl.w	r3, r2, r3
 80062da:	693a      	ldr	r2, [r7, #16]
 80062dc:	4313      	orrs	r3, r2
 80062de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	693a      	ldr	r2, [r7, #16]
 80062e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	685b      	ldr	r3, [r3, #4]
 80062ea:	f003 0303 	and.w	r3, r3, #3
 80062ee:	2b02      	cmp	r3, #2
 80062f0:	d123      	bne.n	800633a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	08da      	lsrs	r2, r3, #3
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	3208      	adds	r2, #8
 80062fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80062fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006300:	697b      	ldr	r3, [r7, #20]
 8006302:	f003 0307 	and.w	r3, r3, #7
 8006306:	009b      	lsls	r3, r3, #2
 8006308:	220f      	movs	r2, #15
 800630a:	fa02 f303 	lsl.w	r3, r2, r3
 800630e:	43db      	mvns	r3, r3
 8006310:	693a      	ldr	r2, [r7, #16]
 8006312:	4013      	ands	r3, r2
 8006314:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	691a      	ldr	r2, [r3, #16]
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	f003 0307 	and.w	r3, r3, #7
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	fa02 f303 	lsl.w	r3, r2, r3
 8006326:	693a      	ldr	r2, [r7, #16]
 8006328:	4313      	orrs	r3, r2
 800632a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	08da      	lsrs	r2, r3, #3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	3208      	adds	r2, #8
 8006334:	6939      	ldr	r1, [r7, #16]
 8006336:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	005b      	lsls	r3, r3, #1
 8006344:	2203      	movs	r2, #3
 8006346:	fa02 f303 	lsl.w	r3, r2, r3
 800634a:	43db      	mvns	r3, r3
 800634c:	693a      	ldr	r2, [r7, #16]
 800634e:	4013      	ands	r3, r2
 8006350:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006352:	683b      	ldr	r3, [r7, #0]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	f003 0203 	and.w	r2, r3, #3
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	005b      	lsls	r3, r3, #1
 800635e:	fa02 f303 	lsl.w	r3, r2, r3
 8006362:	693a      	ldr	r2, [r7, #16]
 8006364:	4313      	orrs	r3, r2
 8006366:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	693a      	ldr	r2, [r7, #16]
 800636c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006376:	2b00      	cmp	r3, #0
 8006378:	f000 80b2 	beq.w	80064e0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800637c:	4b61      	ldr	r3, [pc, #388]	; (8006504 <HAL_GPIO_Init+0x2fc>)
 800637e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006380:	4a60      	ldr	r2, [pc, #384]	; (8006504 <HAL_GPIO_Init+0x2fc>)
 8006382:	f043 0301 	orr.w	r3, r3, #1
 8006386:	6613      	str	r3, [r2, #96]	; 0x60
 8006388:	4b5e      	ldr	r3, [pc, #376]	; (8006504 <HAL_GPIO_Init+0x2fc>)
 800638a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800638c:	f003 0301 	and.w	r3, r3, #1
 8006390:	60bb      	str	r3, [r7, #8]
 8006392:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006394:	4a5c      	ldr	r2, [pc, #368]	; (8006508 <HAL_GPIO_Init+0x300>)
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	089b      	lsrs	r3, r3, #2
 800639a:	3302      	adds	r3, #2
 800639c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	f003 0303 	and.w	r3, r3, #3
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	220f      	movs	r2, #15
 80063ac:	fa02 f303 	lsl.w	r3, r2, r3
 80063b0:	43db      	mvns	r3, r3
 80063b2:	693a      	ldr	r2, [r7, #16]
 80063b4:	4013      	ands	r3, r2
 80063b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80063be:	d02b      	beq.n	8006418 <HAL_GPIO_Init+0x210>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	4a52      	ldr	r2, [pc, #328]	; (800650c <HAL_GPIO_Init+0x304>)
 80063c4:	4293      	cmp	r3, r2
 80063c6:	d025      	beq.n	8006414 <HAL_GPIO_Init+0x20c>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	4a51      	ldr	r2, [pc, #324]	; (8006510 <HAL_GPIO_Init+0x308>)
 80063cc:	4293      	cmp	r3, r2
 80063ce:	d01f      	beq.n	8006410 <HAL_GPIO_Init+0x208>
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	4a50      	ldr	r2, [pc, #320]	; (8006514 <HAL_GPIO_Init+0x30c>)
 80063d4:	4293      	cmp	r3, r2
 80063d6:	d019      	beq.n	800640c <HAL_GPIO_Init+0x204>
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	4a4f      	ldr	r2, [pc, #316]	; (8006518 <HAL_GPIO_Init+0x310>)
 80063dc:	4293      	cmp	r3, r2
 80063de:	d013      	beq.n	8006408 <HAL_GPIO_Init+0x200>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	4a4e      	ldr	r2, [pc, #312]	; (800651c <HAL_GPIO_Init+0x314>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d00d      	beq.n	8006404 <HAL_GPIO_Init+0x1fc>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	4a4d      	ldr	r2, [pc, #308]	; (8006520 <HAL_GPIO_Init+0x318>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d007      	beq.n	8006400 <HAL_GPIO_Init+0x1f8>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	4a4c      	ldr	r2, [pc, #304]	; (8006524 <HAL_GPIO_Init+0x31c>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d101      	bne.n	80063fc <HAL_GPIO_Init+0x1f4>
 80063f8:	2307      	movs	r3, #7
 80063fa:	e00e      	b.n	800641a <HAL_GPIO_Init+0x212>
 80063fc:	2308      	movs	r3, #8
 80063fe:	e00c      	b.n	800641a <HAL_GPIO_Init+0x212>
 8006400:	2306      	movs	r3, #6
 8006402:	e00a      	b.n	800641a <HAL_GPIO_Init+0x212>
 8006404:	2305      	movs	r3, #5
 8006406:	e008      	b.n	800641a <HAL_GPIO_Init+0x212>
 8006408:	2304      	movs	r3, #4
 800640a:	e006      	b.n	800641a <HAL_GPIO_Init+0x212>
 800640c:	2303      	movs	r3, #3
 800640e:	e004      	b.n	800641a <HAL_GPIO_Init+0x212>
 8006410:	2302      	movs	r3, #2
 8006412:	e002      	b.n	800641a <HAL_GPIO_Init+0x212>
 8006414:	2301      	movs	r3, #1
 8006416:	e000      	b.n	800641a <HAL_GPIO_Init+0x212>
 8006418:	2300      	movs	r3, #0
 800641a:	697a      	ldr	r2, [r7, #20]
 800641c:	f002 0203 	and.w	r2, r2, #3
 8006420:	0092      	lsls	r2, r2, #2
 8006422:	4093      	lsls	r3, r2
 8006424:	693a      	ldr	r2, [r7, #16]
 8006426:	4313      	orrs	r3, r2
 8006428:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800642a:	4937      	ldr	r1, [pc, #220]	; (8006508 <HAL_GPIO_Init+0x300>)
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	089b      	lsrs	r3, r3, #2
 8006430:	3302      	adds	r3, #2
 8006432:	693a      	ldr	r2, [r7, #16]
 8006434:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006438:	4b3b      	ldr	r3, [pc, #236]	; (8006528 <HAL_GPIO_Init+0x320>)
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	43db      	mvns	r3, r3
 8006442:	693a      	ldr	r2, [r7, #16]
 8006444:	4013      	ands	r3, r2
 8006446:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006450:	2b00      	cmp	r3, #0
 8006452:	d003      	beq.n	800645c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8006454:	693a      	ldr	r2, [r7, #16]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	4313      	orrs	r3, r2
 800645a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800645c:	4a32      	ldr	r2, [pc, #200]	; (8006528 <HAL_GPIO_Init+0x320>)
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006462:	4b31      	ldr	r3, [pc, #196]	; (8006528 <HAL_GPIO_Init+0x320>)
 8006464:	68db      	ldr	r3, [r3, #12]
 8006466:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	43db      	mvns	r3, r3
 800646c:	693a      	ldr	r2, [r7, #16]
 800646e:	4013      	ands	r3, r2
 8006470:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800647a:	2b00      	cmp	r3, #0
 800647c:	d003      	beq.n	8006486 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800647e:	693a      	ldr	r2, [r7, #16]
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	4313      	orrs	r3, r2
 8006484:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006486:	4a28      	ldr	r2, [pc, #160]	; (8006528 <HAL_GPIO_Init+0x320>)
 8006488:	693b      	ldr	r3, [r7, #16]
 800648a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800648c:	4b26      	ldr	r3, [pc, #152]	; (8006528 <HAL_GPIO_Init+0x320>)
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	43db      	mvns	r3, r3
 8006496:	693a      	ldr	r2, [r7, #16]
 8006498:	4013      	ands	r3, r2
 800649a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d003      	beq.n	80064b0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80064a8:	693a      	ldr	r2, [r7, #16]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	4313      	orrs	r3, r2
 80064ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80064b0:	4a1d      	ldr	r2, [pc, #116]	; (8006528 <HAL_GPIO_Init+0x320>)
 80064b2:	693b      	ldr	r3, [r7, #16]
 80064b4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80064b6:	4b1c      	ldr	r3, [pc, #112]	; (8006528 <HAL_GPIO_Init+0x320>)
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	43db      	mvns	r3, r3
 80064c0:	693a      	ldr	r2, [r7, #16]
 80064c2:	4013      	ands	r3, r2
 80064c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	685b      	ldr	r3, [r3, #4]
 80064ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d003      	beq.n	80064da <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80064d2:	693a      	ldr	r2, [r7, #16]
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	4313      	orrs	r3, r2
 80064d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80064da:	4a13      	ldr	r2, [pc, #76]	; (8006528 <HAL_GPIO_Init+0x320>)
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	3301      	adds	r3, #1
 80064e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	fa22 f303 	lsr.w	r3, r2, r3
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	f47f ae91 	bne.w	8006218 <HAL_GPIO_Init+0x10>
  }
}
 80064f6:	bf00      	nop
 80064f8:	bf00      	nop
 80064fa:	371c      	adds	r7, #28
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr
 8006504:	40021000 	.word	0x40021000
 8006508:	40010000 	.word	0x40010000
 800650c:	48000400 	.word	0x48000400
 8006510:	48000800 	.word	0x48000800
 8006514:	48000c00 	.word	0x48000c00
 8006518:	48001000 	.word	0x48001000
 800651c:	48001400 	.word	0x48001400
 8006520:	48001800 	.word	0x48001800
 8006524:	48001c00 	.word	0x48001c00
 8006528:	40010400 	.word	0x40010400

0800652c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800652c:	b480      	push	{r7}
 800652e:	b083      	sub	sp, #12
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	460b      	mov	r3, r1
 8006536:	807b      	strh	r3, [r7, #2]
 8006538:	4613      	mov	r3, r2
 800653a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800653c:	787b      	ldrb	r3, [r7, #1]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d003      	beq.n	800654a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006542:	887a      	ldrh	r2, [r7, #2]
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006548:	e002      	b.n	8006550 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800654a:	887a      	ldrh	r2, [r7, #2]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006550:	bf00      	nop
 8006552:	370c      	adds	r7, #12
 8006554:	46bd      	mov	sp, r7
 8006556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655a:	4770      	bx	lr

0800655c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b082      	sub	sp, #8
 8006560:	af00      	add	r7, sp, #0
 8006562:	4603      	mov	r3, r0
 8006564:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006566:	4b08      	ldr	r3, [pc, #32]	; (8006588 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006568:	695a      	ldr	r2, [r3, #20]
 800656a:	88fb      	ldrh	r3, [r7, #6]
 800656c:	4013      	ands	r3, r2
 800656e:	2b00      	cmp	r3, #0
 8006570:	d006      	beq.n	8006580 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006572:	4a05      	ldr	r2, [pc, #20]	; (8006588 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006574:	88fb      	ldrh	r3, [r7, #6]
 8006576:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006578:	88fb      	ldrh	r3, [r7, #6]
 800657a:	4618      	mov	r0, r3
 800657c:	f7fb fe92 	bl	80022a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8006580:	bf00      	nop
 8006582:	3708      	adds	r7, #8
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}
 8006588:	40010400 	.word	0x40010400

0800658c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800658c:	b480      	push	{r7}
 800658e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006590:	4b04      	ldr	r3, [pc, #16]	; (80065a4 <HAL_PWREx_GetVoltageRange+0x18>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8006598:	4618      	mov	r0, r3
 800659a:	46bd      	mov	sp, r7
 800659c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a0:	4770      	bx	lr
 80065a2:	bf00      	nop
 80065a4:	40007000 	.word	0x40007000

080065a8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80065a8:	b480      	push	{r7}
 80065aa:	b085      	sub	sp, #20
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065b6:	d130      	bne.n	800661a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80065b8:	4b23      	ldr	r3, [pc, #140]	; (8006648 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80065c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065c4:	d038      	beq.n	8006638 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80065c6:	4b20      	ldr	r3, [pc, #128]	; (8006648 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80065ce:	4a1e      	ldr	r2, [pc, #120]	; (8006648 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80065d4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80065d6:	4b1d      	ldr	r3, [pc, #116]	; (800664c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	2232      	movs	r2, #50	; 0x32
 80065dc:	fb02 f303 	mul.w	r3, r2, r3
 80065e0:	4a1b      	ldr	r2, [pc, #108]	; (8006650 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80065e2:	fba2 2303 	umull	r2, r3, r2, r3
 80065e6:	0c9b      	lsrs	r3, r3, #18
 80065e8:	3301      	adds	r3, #1
 80065ea:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80065ec:	e002      	b.n	80065f4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	3b01      	subs	r3, #1
 80065f2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80065f4:	4b14      	ldr	r3, [pc, #80]	; (8006648 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80065f6:	695b      	ldr	r3, [r3, #20]
 80065f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006600:	d102      	bne.n	8006608 <HAL_PWREx_ControlVoltageScaling+0x60>
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2b00      	cmp	r3, #0
 8006606:	d1f2      	bne.n	80065ee <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006608:	4b0f      	ldr	r3, [pc, #60]	; (8006648 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800660a:	695b      	ldr	r3, [r3, #20]
 800660c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006610:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006614:	d110      	bne.n	8006638 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006616:	2303      	movs	r3, #3
 8006618:	e00f      	b.n	800663a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800661a:	4b0b      	ldr	r3, [pc, #44]	; (8006648 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006622:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006626:	d007      	beq.n	8006638 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006628:	4b07      	ldr	r3, [pc, #28]	; (8006648 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006630:	4a05      	ldr	r2, [pc, #20]	; (8006648 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006632:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006636:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006638:	2300      	movs	r3, #0
}
 800663a:	4618      	mov	r0, r3
 800663c:	3714      	adds	r7, #20
 800663e:	46bd      	mov	sp, r7
 8006640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006644:	4770      	bx	lr
 8006646:	bf00      	nop
 8006648:	40007000 	.word	0x40007000
 800664c:	20002f94 	.word	0x20002f94
 8006650:	431bde83 	.word	0x431bde83

08006654 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8006654:	b480      	push	{r7}
 8006656:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 8006658:	4b05      	ldr	r3, [pc, #20]	; (8006670 <HAL_PWREx_EnableVddIO2+0x1c>)
 800665a:	685b      	ldr	r3, [r3, #4]
 800665c:	4a04      	ldr	r2, [pc, #16]	; (8006670 <HAL_PWREx_EnableVddIO2+0x1c>)
 800665e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006662:	6053      	str	r3, [r2, #4]
}
 8006664:	bf00      	nop
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr
 800666e:	bf00      	nop
 8006670:	40007000 	.word	0x40007000

08006674 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	b088      	sub	sp, #32
 8006678:	af00      	add	r7, sp, #0
 800667a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d102      	bne.n	8006688 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	f000 bc08 	b.w	8006e98 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006688:	4b96      	ldr	r3, [pc, #600]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 800668a:	689b      	ldr	r3, [r3, #8]
 800668c:	f003 030c 	and.w	r3, r3, #12
 8006690:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006692:	4b94      	ldr	r3, [pc, #592]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 8006694:	68db      	ldr	r3, [r3, #12]
 8006696:	f003 0303 	and.w	r3, r3, #3
 800669a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f003 0310 	and.w	r3, r3, #16
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	f000 80e4 	beq.w	8006872 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80066aa:	69bb      	ldr	r3, [r7, #24]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d007      	beq.n	80066c0 <HAL_RCC_OscConfig+0x4c>
 80066b0:	69bb      	ldr	r3, [r7, #24]
 80066b2:	2b0c      	cmp	r3, #12
 80066b4:	f040 808b 	bne.w	80067ce <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	2b01      	cmp	r3, #1
 80066bc:	f040 8087 	bne.w	80067ce <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80066c0:	4b88      	ldr	r3, [pc, #544]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 0302 	and.w	r3, r3, #2
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d005      	beq.n	80066d8 <HAL_RCC_OscConfig+0x64>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	699b      	ldr	r3, [r3, #24]
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d101      	bne.n	80066d8 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	e3df      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6a1a      	ldr	r2, [r3, #32]
 80066dc:	4b81      	ldr	r3, [pc, #516]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f003 0308 	and.w	r3, r3, #8
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d004      	beq.n	80066f2 <HAL_RCC_OscConfig+0x7e>
 80066e8:	4b7e      	ldr	r3, [pc, #504]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80066f0:	e005      	b.n	80066fe <HAL_RCC_OscConfig+0x8a>
 80066f2:	4b7c      	ldr	r3, [pc, #496]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 80066f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066f8:	091b      	lsrs	r3, r3, #4
 80066fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80066fe:	4293      	cmp	r3, r2
 8006700:	d223      	bcs.n	800674a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6a1b      	ldr	r3, [r3, #32]
 8006706:	4618      	mov	r0, r3
 8006708:	f000 fd92 	bl	8007230 <RCC_SetFlashLatencyFromMSIRange>
 800670c:	4603      	mov	r3, r0
 800670e:	2b00      	cmp	r3, #0
 8006710:	d001      	beq.n	8006716 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8006712:	2301      	movs	r3, #1
 8006714:	e3c0      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006716:	4b73      	ldr	r3, [pc, #460]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a72      	ldr	r2, [pc, #456]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 800671c:	f043 0308 	orr.w	r3, r3, #8
 8006720:	6013      	str	r3, [r2, #0]
 8006722:	4b70      	ldr	r3, [pc, #448]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6a1b      	ldr	r3, [r3, #32]
 800672e:	496d      	ldr	r1, [pc, #436]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 8006730:	4313      	orrs	r3, r2
 8006732:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006734:	4b6b      	ldr	r3, [pc, #428]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 8006736:	685b      	ldr	r3, [r3, #4]
 8006738:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	69db      	ldr	r3, [r3, #28]
 8006740:	021b      	lsls	r3, r3, #8
 8006742:	4968      	ldr	r1, [pc, #416]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 8006744:	4313      	orrs	r3, r2
 8006746:	604b      	str	r3, [r1, #4]
 8006748:	e025      	b.n	8006796 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800674a:	4b66      	ldr	r3, [pc, #408]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	4a65      	ldr	r2, [pc, #404]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 8006750:	f043 0308 	orr.w	r3, r3, #8
 8006754:	6013      	str	r3, [r2, #0]
 8006756:	4b63      	ldr	r3, [pc, #396]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6a1b      	ldr	r3, [r3, #32]
 8006762:	4960      	ldr	r1, [pc, #384]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 8006764:	4313      	orrs	r3, r2
 8006766:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006768:	4b5e      	ldr	r3, [pc, #376]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 800676a:	685b      	ldr	r3, [r3, #4]
 800676c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	69db      	ldr	r3, [r3, #28]
 8006774:	021b      	lsls	r3, r3, #8
 8006776:	495b      	ldr	r1, [pc, #364]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 8006778:	4313      	orrs	r3, r2
 800677a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800677c:	69bb      	ldr	r3, [r7, #24]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d109      	bne.n	8006796 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6a1b      	ldr	r3, [r3, #32]
 8006786:	4618      	mov	r0, r3
 8006788:	f000 fd52 	bl	8007230 <RCC_SetFlashLatencyFromMSIRange>
 800678c:	4603      	mov	r3, r0
 800678e:	2b00      	cmp	r3, #0
 8006790:	d001      	beq.n	8006796 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	e380      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006796:	f000 fc87 	bl	80070a8 <HAL_RCC_GetSysClockFreq>
 800679a:	4602      	mov	r2, r0
 800679c:	4b51      	ldr	r3, [pc, #324]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 800679e:	689b      	ldr	r3, [r3, #8]
 80067a0:	091b      	lsrs	r3, r3, #4
 80067a2:	f003 030f 	and.w	r3, r3, #15
 80067a6:	4950      	ldr	r1, [pc, #320]	; (80068e8 <HAL_RCC_OscConfig+0x274>)
 80067a8:	5ccb      	ldrb	r3, [r1, r3]
 80067aa:	f003 031f 	and.w	r3, r3, #31
 80067ae:	fa22 f303 	lsr.w	r3, r2, r3
 80067b2:	4a4e      	ldr	r2, [pc, #312]	; (80068ec <HAL_RCC_OscConfig+0x278>)
 80067b4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80067b6:	4b4e      	ldr	r3, [pc, #312]	; (80068f0 <HAL_RCC_OscConfig+0x27c>)
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4618      	mov	r0, r3
 80067bc:	f7fd fd2a 	bl	8004214 <HAL_InitTick>
 80067c0:	4603      	mov	r3, r0
 80067c2:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80067c4:	7bfb      	ldrb	r3, [r7, #15]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d052      	beq.n	8006870 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80067ca:	7bfb      	ldrb	r3, [r7, #15]
 80067cc:	e364      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	699b      	ldr	r3, [r3, #24]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d032      	beq.n	800683c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80067d6:	4b43      	ldr	r3, [pc, #268]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a42      	ldr	r2, [pc, #264]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 80067dc:	f043 0301 	orr.w	r3, r3, #1
 80067e0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80067e2:	f7fd fd67 	bl	80042b4 <HAL_GetTick>
 80067e6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80067e8:	e008      	b.n	80067fc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80067ea:	f7fd fd63 	bl	80042b4 <HAL_GetTick>
 80067ee:	4602      	mov	r2, r0
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	1ad3      	subs	r3, r2, r3
 80067f4:	2b02      	cmp	r3, #2
 80067f6:	d901      	bls.n	80067fc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80067f8:	2303      	movs	r3, #3
 80067fa:	e34d      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80067fc:	4b39      	ldr	r3, [pc, #228]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f003 0302 	and.w	r3, r3, #2
 8006804:	2b00      	cmp	r3, #0
 8006806:	d0f0      	beq.n	80067ea <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006808:	4b36      	ldr	r3, [pc, #216]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a35      	ldr	r2, [pc, #212]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 800680e:	f043 0308 	orr.w	r3, r3, #8
 8006812:	6013      	str	r3, [r2, #0]
 8006814:	4b33      	ldr	r3, [pc, #204]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6a1b      	ldr	r3, [r3, #32]
 8006820:	4930      	ldr	r1, [pc, #192]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 8006822:	4313      	orrs	r3, r2
 8006824:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006826:	4b2f      	ldr	r3, [pc, #188]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 8006828:	685b      	ldr	r3, [r3, #4]
 800682a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	69db      	ldr	r3, [r3, #28]
 8006832:	021b      	lsls	r3, r3, #8
 8006834:	492b      	ldr	r1, [pc, #172]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 8006836:	4313      	orrs	r3, r2
 8006838:	604b      	str	r3, [r1, #4]
 800683a:	e01a      	b.n	8006872 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800683c:	4b29      	ldr	r3, [pc, #164]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	4a28      	ldr	r2, [pc, #160]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 8006842:	f023 0301 	bic.w	r3, r3, #1
 8006846:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006848:	f7fd fd34 	bl	80042b4 <HAL_GetTick>
 800684c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800684e:	e008      	b.n	8006862 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006850:	f7fd fd30 	bl	80042b4 <HAL_GetTick>
 8006854:	4602      	mov	r2, r0
 8006856:	693b      	ldr	r3, [r7, #16]
 8006858:	1ad3      	subs	r3, r2, r3
 800685a:	2b02      	cmp	r3, #2
 800685c:	d901      	bls.n	8006862 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 800685e:	2303      	movs	r3, #3
 8006860:	e31a      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006862:	4b20      	ldr	r3, [pc, #128]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f003 0302 	and.w	r3, r3, #2
 800686a:	2b00      	cmp	r3, #0
 800686c:	d1f0      	bne.n	8006850 <HAL_RCC_OscConfig+0x1dc>
 800686e:	e000      	b.n	8006872 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006870:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	f003 0301 	and.w	r3, r3, #1
 800687a:	2b00      	cmp	r3, #0
 800687c:	d073      	beq.n	8006966 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800687e:	69bb      	ldr	r3, [r7, #24]
 8006880:	2b08      	cmp	r3, #8
 8006882:	d005      	beq.n	8006890 <HAL_RCC_OscConfig+0x21c>
 8006884:	69bb      	ldr	r3, [r7, #24]
 8006886:	2b0c      	cmp	r3, #12
 8006888:	d10e      	bne.n	80068a8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800688a:	697b      	ldr	r3, [r7, #20]
 800688c:	2b03      	cmp	r3, #3
 800688e:	d10b      	bne.n	80068a8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006890:	4b14      	ldr	r3, [pc, #80]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006898:	2b00      	cmp	r3, #0
 800689a:	d063      	beq.n	8006964 <HAL_RCC_OscConfig+0x2f0>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d15f      	bne.n	8006964 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80068a4:	2301      	movs	r3, #1
 80068a6:	e2f7      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068b0:	d106      	bne.n	80068c0 <HAL_RCC_OscConfig+0x24c>
 80068b2:	4b0c      	ldr	r3, [pc, #48]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	4a0b      	ldr	r2, [pc, #44]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 80068b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80068bc:	6013      	str	r3, [r2, #0]
 80068be:	e025      	b.n	800690c <HAL_RCC_OscConfig+0x298>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	685b      	ldr	r3, [r3, #4]
 80068c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80068c8:	d114      	bne.n	80068f4 <HAL_RCC_OscConfig+0x280>
 80068ca:	4b06      	ldr	r3, [pc, #24]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a05      	ldr	r2, [pc, #20]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 80068d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80068d4:	6013      	str	r3, [r2, #0]
 80068d6:	4b03      	ldr	r3, [pc, #12]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a02      	ldr	r2, [pc, #8]	; (80068e4 <HAL_RCC_OscConfig+0x270>)
 80068dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80068e0:	6013      	str	r3, [r2, #0]
 80068e2:	e013      	b.n	800690c <HAL_RCC_OscConfig+0x298>
 80068e4:	40021000 	.word	0x40021000
 80068e8:	0800df98 	.word	0x0800df98
 80068ec:	20002f94 	.word	0x20002f94
 80068f0:	20002f98 	.word	0x20002f98
 80068f4:	4ba0      	ldr	r3, [pc, #640]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a9f      	ldr	r2, [pc, #636]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 80068fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068fe:	6013      	str	r3, [r2, #0]
 8006900:	4b9d      	ldr	r3, [pc, #628]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a9c      	ldr	r2, [pc, #624]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006906:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800690a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	685b      	ldr	r3, [r3, #4]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d013      	beq.n	800693c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006914:	f7fd fcce 	bl	80042b4 <HAL_GetTick>
 8006918:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800691a:	e008      	b.n	800692e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800691c:	f7fd fcca 	bl	80042b4 <HAL_GetTick>
 8006920:	4602      	mov	r2, r0
 8006922:	693b      	ldr	r3, [r7, #16]
 8006924:	1ad3      	subs	r3, r2, r3
 8006926:	2b64      	cmp	r3, #100	; 0x64
 8006928:	d901      	bls.n	800692e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800692a:	2303      	movs	r3, #3
 800692c:	e2b4      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800692e:	4b92      	ldr	r3, [pc, #584]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006936:	2b00      	cmp	r3, #0
 8006938:	d0f0      	beq.n	800691c <HAL_RCC_OscConfig+0x2a8>
 800693a:	e014      	b.n	8006966 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800693c:	f7fd fcba 	bl	80042b4 <HAL_GetTick>
 8006940:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006942:	e008      	b.n	8006956 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006944:	f7fd fcb6 	bl	80042b4 <HAL_GetTick>
 8006948:	4602      	mov	r2, r0
 800694a:	693b      	ldr	r3, [r7, #16]
 800694c:	1ad3      	subs	r3, r2, r3
 800694e:	2b64      	cmp	r3, #100	; 0x64
 8006950:	d901      	bls.n	8006956 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006952:	2303      	movs	r3, #3
 8006954:	e2a0      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006956:	4b88      	ldr	r3, [pc, #544]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800695e:	2b00      	cmp	r3, #0
 8006960:	d1f0      	bne.n	8006944 <HAL_RCC_OscConfig+0x2d0>
 8006962:	e000      	b.n	8006966 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006964:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	f003 0302 	and.w	r3, r3, #2
 800696e:	2b00      	cmp	r3, #0
 8006970:	d060      	beq.n	8006a34 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006972:	69bb      	ldr	r3, [r7, #24]
 8006974:	2b04      	cmp	r3, #4
 8006976:	d005      	beq.n	8006984 <HAL_RCC_OscConfig+0x310>
 8006978:	69bb      	ldr	r3, [r7, #24]
 800697a:	2b0c      	cmp	r3, #12
 800697c:	d119      	bne.n	80069b2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	2b02      	cmp	r3, #2
 8006982:	d116      	bne.n	80069b2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006984:	4b7c      	ldr	r3, [pc, #496]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800698c:	2b00      	cmp	r3, #0
 800698e:	d005      	beq.n	800699c <HAL_RCC_OscConfig+0x328>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	68db      	ldr	r3, [r3, #12]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d101      	bne.n	800699c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006998:	2301      	movs	r3, #1
 800699a:	e27d      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800699c:	4b76      	ldr	r3, [pc, #472]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	691b      	ldr	r3, [r3, #16]
 80069a8:	061b      	lsls	r3, r3, #24
 80069aa:	4973      	ldr	r1, [pc, #460]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 80069ac:	4313      	orrs	r3, r2
 80069ae:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80069b0:	e040      	b.n	8006a34 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	68db      	ldr	r3, [r3, #12]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d023      	beq.n	8006a02 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80069ba:	4b6f      	ldr	r3, [pc, #444]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a6e      	ldr	r2, [pc, #440]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 80069c0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069c6:	f7fd fc75 	bl	80042b4 <HAL_GetTick>
 80069ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80069cc:	e008      	b.n	80069e0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80069ce:	f7fd fc71 	bl	80042b4 <HAL_GetTick>
 80069d2:	4602      	mov	r2, r0
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	1ad3      	subs	r3, r2, r3
 80069d8:	2b02      	cmp	r3, #2
 80069da:	d901      	bls.n	80069e0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80069dc:	2303      	movs	r3, #3
 80069de:	e25b      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80069e0:	4b65      	ldr	r3, [pc, #404]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d0f0      	beq.n	80069ce <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069ec:	4b62      	ldr	r3, [pc, #392]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 80069ee:	685b      	ldr	r3, [r3, #4]
 80069f0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	691b      	ldr	r3, [r3, #16]
 80069f8:	061b      	lsls	r3, r3, #24
 80069fa:	495f      	ldr	r1, [pc, #380]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 80069fc:	4313      	orrs	r3, r2
 80069fe:	604b      	str	r3, [r1, #4]
 8006a00:	e018      	b.n	8006a34 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006a02:	4b5d      	ldr	r3, [pc, #372]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	4a5c      	ldr	r2, [pc, #368]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006a08:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a0e:	f7fd fc51 	bl	80042b4 <HAL_GetTick>
 8006a12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006a14:	e008      	b.n	8006a28 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a16:	f7fd fc4d 	bl	80042b4 <HAL_GetTick>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	1ad3      	subs	r3, r2, r3
 8006a20:	2b02      	cmp	r3, #2
 8006a22:	d901      	bls.n	8006a28 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8006a24:	2303      	movs	r3, #3
 8006a26:	e237      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006a28:	4b53      	ldr	r3, [pc, #332]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d1f0      	bne.n	8006a16 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f003 0308 	and.w	r3, r3, #8
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d03c      	beq.n	8006aba <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	695b      	ldr	r3, [r3, #20]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d01c      	beq.n	8006a82 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a48:	4b4b      	ldr	r3, [pc, #300]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006a4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a4e:	4a4a      	ldr	r2, [pc, #296]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006a50:	f043 0301 	orr.w	r3, r3, #1
 8006a54:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a58:	f7fd fc2c 	bl	80042b4 <HAL_GetTick>
 8006a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006a5e:	e008      	b.n	8006a72 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a60:	f7fd fc28 	bl	80042b4 <HAL_GetTick>
 8006a64:	4602      	mov	r2, r0
 8006a66:	693b      	ldr	r3, [r7, #16]
 8006a68:	1ad3      	subs	r3, r2, r3
 8006a6a:	2b02      	cmp	r3, #2
 8006a6c:	d901      	bls.n	8006a72 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8006a6e:	2303      	movs	r3, #3
 8006a70:	e212      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006a72:	4b41      	ldr	r3, [pc, #260]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006a74:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a78:	f003 0302 	and.w	r3, r3, #2
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d0ef      	beq.n	8006a60 <HAL_RCC_OscConfig+0x3ec>
 8006a80:	e01b      	b.n	8006aba <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006a82:	4b3d      	ldr	r3, [pc, #244]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006a84:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a88:	4a3b      	ldr	r2, [pc, #236]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006a8a:	f023 0301 	bic.w	r3, r3, #1
 8006a8e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a92:	f7fd fc0f 	bl	80042b4 <HAL_GetTick>
 8006a96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006a98:	e008      	b.n	8006aac <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a9a:	f7fd fc0b 	bl	80042b4 <HAL_GetTick>
 8006a9e:	4602      	mov	r2, r0
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	1ad3      	subs	r3, r2, r3
 8006aa4:	2b02      	cmp	r3, #2
 8006aa6:	d901      	bls.n	8006aac <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006aa8:	2303      	movs	r3, #3
 8006aaa:	e1f5      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006aac:	4b32      	ldr	r3, [pc, #200]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006aae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006ab2:	f003 0302 	and.w	r3, r3, #2
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d1ef      	bne.n	8006a9a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f003 0304 	and.w	r3, r3, #4
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	f000 80a6 	beq.w	8006c14 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ac8:	2300      	movs	r3, #0
 8006aca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006acc:	4b2a      	ldr	r3, [pc, #168]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006ace:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ad0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d10d      	bne.n	8006af4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006ad8:	4b27      	ldr	r3, [pc, #156]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006ada:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006adc:	4a26      	ldr	r2, [pc, #152]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006ade:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ae2:	6593      	str	r3, [r2, #88]	; 0x58
 8006ae4:	4b24      	ldr	r3, [pc, #144]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006ae6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ae8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006aec:	60bb      	str	r3, [r7, #8]
 8006aee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006af0:	2301      	movs	r3, #1
 8006af2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006af4:	4b21      	ldr	r3, [pc, #132]	; (8006b7c <HAL_RCC_OscConfig+0x508>)
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d118      	bne.n	8006b32 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b00:	4b1e      	ldr	r3, [pc, #120]	; (8006b7c <HAL_RCC_OscConfig+0x508>)
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	4a1d      	ldr	r2, [pc, #116]	; (8006b7c <HAL_RCC_OscConfig+0x508>)
 8006b06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b0a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b0c:	f7fd fbd2 	bl	80042b4 <HAL_GetTick>
 8006b10:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b12:	e008      	b.n	8006b26 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b14:	f7fd fbce 	bl	80042b4 <HAL_GetTick>
 8006b18:	4602      	mov	r2, r0
 8006b1a:	693b      	ldr	r3, [r7, #16]
 8006b1c:	1ad3      	subs	r3, r2, r3
 8006b1e:	2b02      	cmp	r3, #2
 8006b20:	d901      	bls.n	8006b26 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8006b22:	2303      	movs	r3, #3
 8006b24:	e1b8      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b26:	4b15      	ldr	r3, [pc, #84]	; (8006b7c <HAL_RCC_OscConfig+0x508>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d0f0      	beq.n	8006b14 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	689b      	ldr	r3, [r3, #8]
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d108      	bne.n	8006b4c <HAL_RCC_OscConfig+0x4d8>
 8006b3a:	4b0f      	ldr	r3, [pc, #60]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006b3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b40:	4a0d      	ldr	r2, [pc, #52]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006b42:	f043 0301 	orr.w	r3, r3, #1
 8006b46:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006b4a:	e029      	b.n	8006ba0 <HAL_RCC_OscConfig+0x52c>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	2b05      	cmp	r3, #5
 8006b52:	d115      	bne.n	8006b80 <HAL_RCC_OscConfig+0x50c>
 8006b54:	4b08      	ldr	r3, [pc, #32]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b5a:	4a07      	ldr	r2, [pc, #28]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006b5c:	f043 0304 	orr.w	r3, r3, #4
 8006b60:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006b64:	4b04      	ldr	r3, [pc, #16]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b6a:	4a03      	ldr	r2, [pc, #12]	; (8006b78 <HAL_RCC_OscConfig+0x504>)
 8006b6c:	f043 0301 	orr.w	r3, r3, #1
 8006b70:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006b74:	e014      	b.n	8006ba0 <HAL_RCC_OscConfig+0x52c>
 8006b76:	bf00      	nop
 8006b78:	40021000 	.word	0x40021000
 8006b7c:	40007000 	.word	0x40007000
 8006b80:	4b9d      	ldr	r3, [pc, #628]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b86:	4a9c      	ldr	r2, [pc, #624]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006b88:	f023 0301 	bic.w	r3, r3, #1
 8006b8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006b90:	4b99      	ldr	r3, [pc, #612]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006b96:	4a98      	ldr	r2, [pc, #608]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006b98:	f023 0304 	bic.w	r3, r3, #4
 8006b9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d016      	beq.n	8006bd6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ba8:	f7fd fb84 	bl	80042b4 <HAL_GetTick>
 8006bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006bae:	e00a      	b.n	8006bc6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bb0:	f7fd fb80 	bl	80042b4 <HAL_GetTick>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	1ad3      	subs	r3, r2, r3
 8006bba:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d901      	bls.n	8006bc6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006bc2:	2303      	movs	r3, #3
 8006bc4:	e168      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006bc6:	4b8c      	ldr	r3, [pc, #560]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006bc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bcc:	f003 0302 	and.w	r3, r3, #2
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d0ed      	beq.n	8006bb0 <HAL_RCC_OscConfig+0x53c>
 8006bd4:	e015      	b.n	8006c02 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bd6:	f7fd fb6d 	bl	80042b4 <HAL_GetTick>
 8006bda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006bdc:	e00a      	b.n	8006bf4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bde:	f7fd fb69 	bl	80042b4 <HAL_GetTick>
 8006be2:	4602      	mov	r2, r0
 8006be4:	693b      	ldr	r3, [r7, #16]
 8006be6:	1ad3      	subs	r3, r2, r3
 8006be8:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d901      	bls.n	8006bf4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006bf0:	2303      	movs	r3, #3
 8006bf2:	e151      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006bf4:	4b80      	ldr	r3, [pc, #512]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bfa:	f003 0302 	and.w	r3, r3, #2
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d1ed      	bne.n	8006bde <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006c02:	7ffb      	ldrb	r3, [r7, #31]
 8006c04:	2b01      	cmp	r3, #1
 8006c06:	d105      	bne.n	8006c14 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c08:	4b7b      	ldr	r3, [pc, #492]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006c0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c0c:	4a7a      	ldr	r2, [pc, #488]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006c0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c12:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f003 0320 	and.w	r3, r3, #32
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d03c      	beq.n	8006c9a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d01c      	beq.n	8006c62 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006c28:	4b73      	ldr	r3, [pc, #460]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006c2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006c2e:	4a72      	ldr	r2, [pc, #456]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006c30:	f043 0301 	orr.w	r3, r3, #1
 8006c34:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c38:	f7fd fb3c 	bl	80042b4 <HAL_GetTick>
 8006c3c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006c3e:	e008      	b.n	8006c52 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006c40:	f7fd fb38 	bl	80042b4 <HAL_GetTick>
 8006c44:	4602      	mov	r2, r0
 8006c46:	693b      	ldr	r3, [r7, #16]
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	2b02      	cmp	r3, #2
 8006c4c:	d901      	bls.n	8006c52 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006c4e:	2303      	movs	r3, #3
 8006c50:	e122      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006c52:	4b69      	ldr	r3, [pc, #420]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006c54:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006c58:	f003 0302 	and.w	r3, r3, #2
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d0ef      	beq.n	8006c40 <HAL_RCC_OscConfig+0x5cc>
 8006c60:	e01b      	b.n	8006c9a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006c62:	4b65      	ldr	r3, [pc, #404]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006c64:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006c68:	4a63      	ldr	r2, [pc, #396]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006c6a:	f023 0301 	bic.w	r3, r3, #1
 8006c6e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c72:	f7fd fb1f 	bl	80042b4 <HAL_GetTick>
 8006c76:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006c78:	e008      	b.n	8006c8c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006c7a:	f7fd fb1b 	bl	80042b4 <HAL_GetTick>
 8006c7e:	4602      	mov	r2, r0
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	1ad3      	subs	r3, r2, r3
 8006c84:	2b02      	cmp	r3, #2
 8006c86:	d901      	bls.n	8006c8c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006c88:	2303      	movs	r3, #3
 8006c8a:	e105      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006c8c:	4b5a      	ldr	r3, [pc, #360]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006c8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006c92:	f003 0302 	and.w	r3, r3, #2
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d1ef      	bne.n	8006c7a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	f000 80f9 	beq.w	8006e96 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ca8:	2b02      	cmp	r3, #2
 8006caa:	f040 80cf 	bne.w	8006e4c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8006cae:	4b52      	ldr	r3, [pc, #328]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006cb0:	68db      	ldr	r3, [r3, #12]
 8006cb2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	f003 0203 	and.w	r2, r3, #3
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cbe:	429a      	cmp	r2, r3
 8006cc0:	d12c      	bne.n	8006d1c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006cc2:	697b      	ldr	r3, [r7, #20]
 8006cc4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ccc:	3b01      	subs	r3, #1
 8006cce:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006cd0:	429a      	cmp	r2, r3
 8006cd2:	d123      	bne.n	8006d1c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006cd4:	697b      	ldr	r3, [r7, #20]
 8006cd6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006cde:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006ce0:	429a      	cmp	r2, r3
 8006ce2:	d11b      	bne.n	8006d1c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006ce4:	697b      	ldr	r3, [r7, #20]
 8006ce6:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cee:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	d113      	bne.n	8006d1c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006cf4:	697b      	ldr	r3, [r7, #20]
 8006cf6:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cfe:	085b      	lsrs	r3, r3, #1
 8006d00:	3b01      	subs	r3, #1
 8006d02:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d109      	bne.n	8006d1c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d12:	085b      	lsrs	r3, r3, #1
 8006d14:	3b01      	subs	r3, #1
 8006d16:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006d18:	429a      	cmp	r2, r3
 8006d1a:	d071      	beq.n	8006e00 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006d1c:	69bb      	ldr	r3, [r7, #24]
 8006d1e:	2b0c      	cmp	r3, #12
 8006d20:	d068      	beq.n	8006df4 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8006d22:	4b35      	ldr	r3, [pc, #212]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d105      	bne.n	8006d3a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8006d2e:	4b32      	ldr	r3, [pc, #200]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d001      	beq.n	8006d3e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8006d3a:	2301      	movs	r3, #1
 8006d3c:	e0ac      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8006d3e:	4b2e      	ldr	r3, [pc, #184]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	4a2d      	ldr	r2, [pc, #180]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006d44:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d48:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006d4a:	f7fd fab3 	bl	80042b4 <HAL_GetTick>
 8006d4e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d50:	e008      	b.n	8006d64 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d52:	f7fd faaf 	bl	80042b4 <HAL_GetTick>
 8006d56:	4602      	mov	r2, r0
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	1ad3      	subs	r3, r2, r3
 8006d5c:	2b02      	cmp	r3, #2
 8006d5e:	d901      	bls.n	8006d64 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8006d60:	2303      	movs	r3, #3
 8006d62:	e099      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006d64:	4b24      	ldr	r3, [pc, #144]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	d1f0      	bne.n	8006d52 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006d70:	4b21      	ldr	r3, [pc, #132]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006d72:	68da      	ldr	r2, [r3, #12]
 8006d74:	4b21      	ldr	r3, [pc, #132]	; (8006dfc <HAL_RCC_OscConfig+0x788>)
 8006d76:	4013      	ands	r3, r2
 8006d78:	687a      	ldr	r2, [r7, #4]
 8006d7a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006d7c:	687a      	ldr	r2, [r7, #4]
 8006d7e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006d80:	3a01      	subs	r2, #1
 8006d82:	0112      	lsls	r2, r2, #4
 8006d84:	4311      	orrs	r1, r2
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006d8a:	0212      	lsls	r2, r2, #8
 8006d8c:	4311      	orrs	r1, r2
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006d92:	0852      	lsrs	r2, r2, #1
 8006d94:	3a01      	subs	r2, #1
 8006d96:	0552      	lsls	r2, r2, #21
 8006d98:	4311      	orrs	r1, r2
 8006d9a:	687a      	ldr	r2, [r7, #4]
 8006d9c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006d9e:	0852      	lsrs	r2, r2, #1
 8006da0:	3a01      	subs	r2, #1
 8006da2:	0652      	lsls	r2, r2, #25
 8006da4:	4311      	orrs	r1, r2
 8006da6:	687a      	ldr	r2, [r7, #4]
 8006da8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006daa:	06d2      	lsls	r2, r2, #27
 8006dac:	430a      	orrs	r2, r1
 8006dae:	4912      	ldr	r1, [pc, #72]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006db0:	4313      	orrs	r3, r2
 8006db2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006db4:	4b10      	ldr	r3, [pc, #64]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a0f      	ldr	r2, [pc, #60]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006dba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006dbe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006dc0:	4b0d      	ldr	r3, [pc, #52]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	4a0c      	ldr	r2, [pc, #48]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006dc6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006dca:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006dcc:	f7fd fa72 	bl	80042b4 <HAL_GetTick>
 8006dd0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006dd2:	e008      	b.n	8006de6 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006dd4:	f7fd fa6e 	bl	80042b4 <HAL_GetTick>
 8006dd8:	4602      	mov	r2, r0
 8006dda:	693b      	ldr	r3, [r7, #16]
 8006ddc:	1ad3      	subs	r3, r2, r3
 8006dde:	2b02      	cmp	r3, #2
 8006de0:	d901      	bls.n	8006de6 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8006de2:	2303      	movs	r3, #3
 8006de4:	e058      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006de6:	4b04      	ldr	r3, [pc, #16]	; (8006df8 <HAL_RCC_OscConfig+0x784>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d0f0      	beq.n	8006dd4 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006df2:	e050      	b.n	8006e96 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006df4:	2301      	movs	r3, #1
 8006df6:	e04f      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
 8006df8:	40021000 	.word	0x40021000
 8006dfc:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e00:	4b27      	ldr	r3, [pc, #156]	; (8006ea0 <HAL_RCC_OscConfig+0x82c>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d144      	bne.n	8006e96 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006e0c:	4b24      	ldr	r3, [pc, #144]	; (8006ea0 <HAL_RCC_OscConfig+0x82c>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a23      	ldr	r2, [pc, #140]	; (8006ea0 <HAL_RCC_OscConfig+0x82c>)
 8006e12:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006e16:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006e18:	4b21      	ldr	r3, [pc, #132]	; (8006ea0 <HAL_RCC_OscConfig+0x82c>)
 8006e1a:	68db      	ldr	r3, [r3, #12]
 8006e1c:	4a20      	ldr	r2, [pc, #128]	; (8006ea0 <HAL_RCC_OscConfig+0x82c>)
 8006e1e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006e22:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006e24:	f7fd fa46 	bl	80042b4 <HAL_GetTick>
 8006e28:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e2a:	e008      	b.n	8006e3e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e2c:	f7fd fa42 	bl	80042b4 <HAL_GetTick>
 8006e30:	4602      	mov	r2, r0
 8006e32:	693b      	ldr	r3, [r7, #16]
 8006e34:	1ad3      	subs	r3, r2, r3
 8006e36:	2b02      	cmp	r3, #2
 8006e38:	d901      	bls.n	8006e3e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8006e3a:	2303      	movs	r3, #3
 8006e3c:	e02c      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006e3e:	4b18      	ldr	r3, [pc, #96]	; (8006ea0 <HAL_RCC_OscConfig+0x82c>)
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d0f0      	beq.n	8006e2c <HAL_RCC_OscConfig+0x7b8>
 8006e4a:	e024      	b.n	8006e96 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006e4c:	69bb      	ldr	r3, [r7, #24]
 8006e4e:	2b0c      	cmp	r3, #12
 8006e50:	d01f      	beq.n	8006e92 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006e52:	4b13      	ldr	r3, [pc, #76]	; (8006ea0 <HAL_RCC_OscConfig+0x82c>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a12      	ldr	r2, [pc, #72]	; (8006ea0 <HAL_RCC_OscConfig+0x82c>)
 8006e58:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006e5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e5e:	f7fd fa29 	bl	80042b4 <HAL_GetTick>
 8006e62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e64:	e008      	b.n	8006e78 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006e66:	f7fd fa25 	bl	80042b4 <HAL_GetTick>
 8006e6a:	4602      	mov	r2, r0
 8006e6c:	693b      	ldr	r3, [r7, #16]
 8006e6e:	1ad3      	subs	r3, r2, r3
 8006e70:	2b02      	cmp	r3, #2
 8006e72:	d901      	bls.n	8006e78 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8006e74:	2303      	movs	r3, #3
 8006e76:	e00f      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006e78:	4b09      	ldr	r3, [pc, #36]	; (8006ea0 <HAL_RCC_OscConfig+0x82c>)
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d1f0      	bne.n	8006e66 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006e84:	4b06      	ldr	r3, [pc, #24]	; (8006ea0 <HAL_RCC_OscConfig+0x82c>)
 8006e86:	68da      	ldr	r2, [r3, #12]
 8006e88:	4905      	ldr	r1, [pc, #20]	; (8006ea0 <HAL_RCC_OscConfig+0x82c>)
 8006e8a:	4b06      	ldr	r3, [pc, #24]	; (8006ea4 <HAL_RCC_OscConfig+0x830>)
 8006e8c:	4013      	ands	r3, r2
 8006e8e:	60cb      	str	r3, [r1, #12]
 8006e90:	e001      	b.n	8006e96 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
 8006e94:	e000      	b.n	8006e98 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8006e96:	2300      	movs	r3, #0
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	3720      	adds	r7, #32
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	bd80      	pop	{r7, pc}
 8006ea0:	40021000 	.word	0x40021000
 8006ea4:	feeefffc 	.word	0xfeeefffc

08006ea8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b084      	sub	sp, #16
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
 8006eb0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d101      	bne.n	8006ebc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e0e7      	b.n	800708c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006ebc:	4b75      	ldr	r3, [pc, #468]	; (8007094 <HAL_RCC_ClockConfig+0x1ec>)
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f003 0307 	and.w	r3, r3, #7
 8006ec4:	683a      	ldr	r2, [r7, #0]
 8006ec6:	429a      	cmp	r2, r3
 8006ec8:	d910      	bls.n	8006eec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006eca:	4b72      	ldr	r3, [pc, #456]	; (8007094 <HAL_RCC_ClockConfig+0x1ec>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f023 0207 	bic.w	r2, r3, #7
 8006ed2:	4970      	ldr	r1, [pc, #448]	; (8007094 <HAL_RCC_ClockConfig+0x1ec>)
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006eda:	4b6e      	ldr	r3, [pc, #440]	; (8007094 <HAL_RCC_ClockConfig+0x1ec>)
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f003 0307 	and.w	r3, r3, #7
 8006ee2:	683a      	ldr	r2, [r7, #0]
 8006ee4:	429a      	cmp	r2, r3
 8006ee6:	d001      	beq.n	8006eec <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006ee8:	2301      	movs	r3, #1
 8006eea:	e0cf      	b.n	800708c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f003 0302 	and.w	r3, r3, #2
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d010      	beq.n	8006f1a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	689a      	ldr	r2, [r3, #8]
 8006efc:	4b66      	ldr	r3, [pc, #408]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 8006efe:	689b      	ldr	r3, [r3, #8]
 8006f00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006f04:	429a      	cmp	r2, r3
 8006f06:	d908      	bls.n	8006f1a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006f08:	4b63      	ldr	r3, [pc, #396]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 8006f0a:	689b      	ldr	r3, [r3, #8]
 8006f0c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	689b      	ldr	r3, [r3, #8]
 8006f14:	4960      	ldr	r1, [pc, #384]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 8006f16:	4313      	orrs	r3, r2
 8006f18:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f003 0301 	and.w	r3, r3, #1
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d04c      	beq.n	8006fc0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	685b      	ldr	r3, [r3, #4]
 8006f2a:	2b03      	cmp	r3, #3
 8006f2c:	d107      	bne.n	8006f3e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006f2e:	4b5a      	ldr	r3, [pc, #360]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d121      	bne.n	8006f7e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	e0a6      	b.n	800708c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	685b      	ldr	r3, [r3, #4]
 8006f42:	2b02      	cmp	r3, #2
 8006f44:	d107      	bne.n	8006f56 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006f46:	4b54      	ldr	r3, [pc, #336]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d115      	bne.n	8006f7e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006f52:	2301      	movs	r3, #1
 8006f54:	e09a      	b.n	800708c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	685b      	ldr	r3, [r3, #4]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d107      	bne.n	8006f6e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006f5e:	4b4e      	ldr	r3, [pc, #312]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f003 0302 	and.w	r3, r3, #2
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d109      	bne.n	8006f7e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	e08e      	b.n	800708c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006f6e:	4b4a      	ldr	r3, [pc, #296]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d101      	bne.n	8006f7e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	e086      	b.n	800708c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006f7e:	4b46      	ldr	r3, [pc, #280]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 8006f80:	689b      	ldr	r3, [r3, #8]
 8006f82:	f023 0203 	bic.w	r2, r3, #3
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	4943      	ldr	r1, [pc, #268]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 8006f8c:	4313      	orrs	r3, r2
 8006f8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f90:	f7fd f990 	bl	80042b4 <HAL_GetTick>
 8006f94:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006f96:	e00a      	b.n	8006fae <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006f98:	f7fd f98c 	bl	80042b4 <HAL_GetTick>
 8006f9c:	4602      	mov	r2, r0
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	1ad3      	subs	r3, r2, r3
 8006fa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006fa6:	4293      	cmp	r3, r2
 8006fa8:	d901      	bls.n	8006fae <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8006faa:	2303      	movs	r3, #3
 8006fac:	e06e      	b.n	800708c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006fae:	4b3a      	ldr	r3, [pc, #232]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 8006fb0:	689b      	ldr	r3, [r3, #8]
 8006fb2:	f003 020c 	and.w	r2, r3, #12
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	009b      	lsls	r3, r3, #2
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	d1eb      	bne.n	8006f98 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f003 0302 	and.w	r3, r3, #2
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d010      	beq.n	8006fee <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	689a      	ldr	r2, [r3, #8]
 8006fd0:	4b31      	ldr	r3, [pc, #196]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 8006fd2:	689b      	ldr	r3, [r3, #8]
 8006fd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006fd8:	429a      	cmp	r2, r3
 8006fda:	d208      	bcs.n	8006fee <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006fdc:	4b2e      	ldr	r3, [pc, #184]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 8006fde:	689b      	ldr	r3, [r3, #8]
 8006fe0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	492b      	ldr	r1, [pc, #172]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 8006fea:	4313      	orrs	r3, r2
 8006fec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006fee:	4b29      	ldr	r3, [pc, #164]	; (8007094 <HAL_RCC_ClockConfig+0x1ec>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f003 0307 	and.w	r3, r3, #7
 8006ff6:	683a      	ldr	r2, [r7, #0]
 8006ff8:	429a      	cmp	r2, r3
 8006ffa:	d210      	bcs.n	800701e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ffc:	4b25      	ldr	r3, [pc, #148]	; (8007094 <HAL_RCC_ClockConfig+0x1ec>)
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f023 0207 	bic.w	r2, r3, #7
 8007004:	4923      	ldr	r1, [pc, #140]	; (8007094 <HAL_RCC_ClockConfig+0x1ec>)
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	4313      	orrs	r3, r2
 800700a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800700c:	4b21      	ldr	r3, [pc, #132]	; (8007094 <HAL_RCC_ClockConfig+0x1ec>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f003 0307 	and.w	r3, r3, #7
 8007014:	683a      	ldr	r2, [r7, #0]
 8007016:	429a      	cmp	r2, r3
 8007018:	d001      	beq.n	800701e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800701a:	2301      	movs	r3, #1
 800701c:	e036      	b.n	800708c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f003 0304 	and.w	r3, r3, #4
 8007026:	2b00      	cmp	r3, #0
 8007028:	d008      	beq.n	800703c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800702a:	4b1b      	ldr	r3, [pc, #108]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 800702c:	689b      	ldr	r3, [r3, #8]
 800702e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	68db      	ldr	r3, [r3, #12]
 8007036:	4918      	ldr	r1, [pc, #96]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 8007038:	4313      	orrs	r3, r2
 800703a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f003 0308 	and.w	r3, r3, #8
 8007044:	2b00      	cmp	r3, #0
 8007046:	d009      	beq.n	800705c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007048:	4b13      	ldr	r3, [pc, #76]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 800704a:	689b      	ldr	r3, [r3, #8]
 800704c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	691b      	ldr	r3, [r3, #16]
 8007054:	00db      	lsls	r3, r3, #3
 8007056:	4910      	ldr	r1, [pc, #64]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 8007058:	4313      	orrs	r3, r2
 800705a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800705c:	f000 f824 	bl	80070a8 <HAL_RCC_GetSysClockFreq>
 8007060:	4602      	mov	r2, r0
 8007062:	4b0d      	ldr	r3, [pc, #52]	; (8007098 <HAL_RCC_ClockConfig+0x1f0>)
 8007064:	689b      	ldr	r3, [r3, #8]
 8007066:	091b      	lsrs	r3, r3, #4
 8007068:	f003 030f 	and.w	r3, r3, #15
 800706c:	490b      	ldr	r1, [pc, #44]	; (800709c <HAL_RCC_ClockConfig+0x1f4>)
 800706e:	5ccb      	ldrb	r3, [r1, r3]
 8007070:	f003 031f 	and.w	r3, r3, #31
 8007074:	fa22 f303 	lsr.w	r3, r2, r3
 8007078:	4a09      	ldr	r2, [pc, #36]	; (80070a0 <HAL_RCC_ClockConfig+0x1f8>)
 800707a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800707c:	4b09      	ldr	r3, [pc, #36]	; (80070a4 <HAL_RCC_ClockConfig+0x1fc>)
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	4618      	mov	r0, r3
 8007082:	f7fd f8c7 	bl	8004214 <HAL_InitTick>
 8007086:	4603      	mov	r3, r0
 8007088:	72fb      	strb	r3, [r7, #11]

  return status;
 800708a:	7afb      	ldrb	r3, [r7, #11]
}
 800708c:	4618      	mov	r0, r3
 800708e:	3710      	adds	r7, #16
 8007090:	46bd      	mov	sp, r7
 8007092:	bd80      	pop	{r7, pc}
 8007094:	40022000 	.word	0x40022000
 8007098:	40021000 	.word	0x40021000
 800709c:	0800df98 	.word	0x0800df98
 80070a0:	20002f94 	.word	0x20002f94
 80070a4:	20002f98 	.word	0x20002f98

080070a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80070a8:	b480      	push	{r7}
 80070aa:	b089      	sub	sp, #36	; 0x24
 80070ac:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80070ae:	2300      	movs	r3, #0
 80070b0:	61fb      	str	r3, [r7, #28]
 80070b2:	2300      	movs	r3, #0
 80070b4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80070b6:	4b3e      	ldr	r3, [pc, #248]	; (80071b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	f003 030c 	and.w	r3, r3, #12
 80070be:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80070c0:	4b3b      	ldr	r3, [pc, #236]	; (80071b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80070c2:	68db      	ldr	r3, [r3, #12]
 80070c4:	f003 0303 	and.w	r3, r3, #3
 80070c8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80070ca:	693b      	ldr	r3, [r7, #16]
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d005      	beq.n	80070dc <HAL_RCC_GetSysClockFreq+0x34>
 80070d0:	693b      	ldr	r3, [r7, #16]
 80070d2:	2b0c      	cmp	r3, #12
 80070d4:	d121      	bne.n	800711a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2b01      	cmp	r3, #1
 80070da:	d11e      	bne.n	800711a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80070dc:	4b34      	ldr	r3, [pc, #208]	; (80071b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	f003 0308 	and.w	r3, r3, #8
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d107      	bne.n	80070f8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80070e8:	4b31      	ldr	r3, [pc, #196]	; (80071b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80070ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80070ee:	0a1b      	lsrs	r3, r3, #8
 80070f0:	f003 030f 	and.w	r3, r3, #15
 80070f4:	61fb      	str	r3, [r7, #28]
 80070f6:	e005      	b.n	8007104 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80070f8:	4b2d      	ldr	r3, [pc, #180]	; (80071b0 <HAL_RCC_GetSysClockFreq+0x108>)
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	091b      	lsrs	r3, r3, #4
 80070fe:	f003 030f 	and.w	r3, r3, #15
 8007102:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007104:	4a2b      	ldr	r2, [pc, #172]	; (80071b4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800710c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800710e:	693b      	ldr	r3, [r7, #16]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d10d      	bne.n	8007130 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007114:	69fb      	ldr	r3, [r7, #28]
 8007116:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007118:	e00a      	b.n	8007130 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	2b04      	cmp	r3, #4
 800711e:	d102      	bne.n	8007126 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007120:	4b25      	ldr	r3, [pc, #148]	; (80071b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8007122:	61bb      	str	r3, [r7, #24]
 8007124:	e004      	b.n	8007130 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007126:	693b      	ldr	r3, [r7, #16]
 8007128:	2b08      	cmp	r3, #8
 800712a:	d101      	bne.n	8007130 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800712c:	4b23      	ldr	r3, [pc, #140]	; (80071bc <HAL_RCC_GetSysClockFreq+0x114>)
 800712e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	2b0c      	cmp	r3, #12
 8007134:	d134      	bne.n	80071a0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007136:	4b1e      	ldr	r3, [pc, #120]	; (80071b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8007138:	68db      	ldr	r3, [r3, #12]
 800713a:	f003 0303 	and.w	r3, r3, #3
 800713e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	2b02      	cmp	r3, #2
 8007144:	d003      	beq.n	800714e <HAL_RCC_GetSysClockFreq+0xa6>
 8007146:	68bb      	ldr	r3, [r7, #8]
 8007148:	2b03      	cmp	r3, #3
 800714a:	d003      	beq.n	8007154 <HAL_RCC_GetSysClockFreq+0xac>
 800714c:	e005      	b.n	800715a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800714e:	4b1a      	ldr	r3, [pc, #104]	; (80071b8 <HAL_RCC_GetSysClockFreq+0x110>)
 8007150:	617b      	str	r3, [r7, #20]
      break;
 8007152:	e005      	b.n	8007160 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007154:	4b19      	ldr	r3, [pc, #100]	; (80071bc <HAL_RCC_GetSysClockFreq+0x114>)
 8007156:	617b      	str	r3, [r7, #20]
      break;
 8007158:	e002      	b.n	8007160 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800715a:	69fb      	ldr	r3, [r7, #28]
 800715c:	617b      	str	r3, [r7, #20]
      break;
 800715e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007160:	4b13      	ldr	r3, [pc, #76]	; (80071b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8007162:	68db      	ldr	r3, [r3, #12]
 8007164:	091b      	lsrs	r3, r3, #4
 8007166:	f003 0307 	and.w	r3, r3, #7
 800716a:	3301      	adds	r3, #1
 800716c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800716e:	4b10      	ldr	r3, [pc, #64]	; (80071b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8007170:	68db      	ldr	r3, [r3, #12]
 8007172:	0a1b      	lsrs	r3, r3, #8
 8007174:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007178:	697a      	ldr	r2, [r7, #20]
 800717a:	fb03 f202 	mul.w	r2, r3, r2
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	fbb2 f3f3 	udiv	r3, r2, r3
 8007184:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007186:	4b0a      	ldr	r3, [pc, #40]	; (80071b0 <HAL_RCC_GetSysClockFreq+0x108>)
 8007188:	68db      	ldr	r3, [r3, #12]
 800718a:	0e5b      	lsrs	r3, r3, #25
 800718c:	f003 0303 	and.w	r3, r3, #3
 8007190:	3301      	adds	r3, #1
 8007192:	005b      	lsls	r3, r3, #1
 8007194:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007196:	697a      	ldr	r2, [r7, #20]
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	fbb2 f3f3 	udiv	r3, r2, r3
 800719e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80071a0:	69bb      	ldr	r3, [r7, #24]
}
 80071a2:	4618      	mov	r0, r3
 80071a4:	3724      	adds	r7, #36	; 0x24
 80071a6:	46bd      	mov	sp, r7
 80071a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ac:	4770      	bx	lr
 80071ae:	bf00      	nop
 80071b0:	40021000 	.word	0x40021000
 80071b4:	0800dfb0 	.word	0x0800dfb0
 80071b8:	00f42400 	.word	0x00f42400
 80071bc:	007a1200 	.word	0x007a1200

080071c0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80071c0:	b480      	push	{r7}
 80071c2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80071c4:	4b03      	ldr	r3, [pc, #12]	; (80071d4 <HAL_RCC_GetHCLKFreq+0x14>)
 80071c6:	681b      	ldr	r3, [r3, #0]
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	46bd      	mov	sp, r7
 80071cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d0:	4770      	bx	lr
 80071d2:	bf00      	nop
 80071d4:	20002f94 	.word	0x20002f94

080071d8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80071dc:	f7ff fff0 	bl	80071c0 <HAL_RCC_GetHCLKFreq>
 80071e0:	4602      	mov	r2, r0
 80071e2:	4b06      	ldr	r3, [pc, #24]	; (80071fc <HAL_RCC_GetPCLK1Freq+0x24>)
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	0a1b      	lsrs	r3, r3, #8
 80071e8:	f003 0307 	and.w	r3, r3, #7
 80071ec:	4904      	ldr	r1, [pc, #16]	; (8007200 <HAL_RCC_GetPCLK1Freq+0x28>)
 80071ee:	5ccb      	ldrb	r3, [r1, r3]
 80071f0:	f003 031f 	and.w	r3, r3, #31
 80071f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80071f8:	4618      	mov	r0, r3
 80071fa:	bd80      	pop	{r7, pc}
 80071fc:	40021000 	.word	0x40021000
 8007200:	0800dfa8 	.word	0x0800dfa8

08007204 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007208:	f7ff ffda 	bl	80071c0 <HAL_RCC_GetHCLKFreq>
 800720c:	4602      	mov	r2, r0
 800720e:	4b06      	ldr	r3, [pc, #24]	; (8007228 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007210:	689b      	ldr	r3, [r3, #8]
 8007212:	0adb      	lsrs	r3, r3, #11
 8007214:	f003 0307 	and.w	r3, r3, #7
 8007218:	4904      	ldr	r1, [pc, #16]	; (800722c <HAL_RCC_GetPCLK2Freq+0x28>)
 800721a:	5ccb      	ldrb	r3, [r1, r3]
 800721c:	f003 031f 	and.w	r3, r3, #31
 8007220:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007224:	4618      	mov	r0, r3
 8007226:	bd80      	pop	{r7, pc}
 8007228:	40021000 	.word	0x40021000
 800722c:	0800dfa8 	.word	0x0800dfa8

08007230 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b086      	sub	sp, #24
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007238:	2300      	movs	r3, #0
 800723a:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800723c:	4b2a      	ldr	r3, [pc, #168]	; (80072e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800723e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007240:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007244:	2b00      	cmp	r3, #0
 8007246:	d003      	beq.n	8007250 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007248:	f7ff f9a0 	bl	800658c <HAL_PWREx_GetVoltageRange>
 800724c:	6178      	str	r0, [r7, #20]
 800724e:	e014      	b.n	800727a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007250:	4b25      	ldr	r3, [pc, #148]	; (80072e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007252:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007254:	4a24      	ldr	r2, [pc, #144]	; (80072e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007256:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800725a:	6593      	str	r3, [r2, #88]	; 0x58
 800725c:	4b22      	ldr	r3, [pc, #136]	; (80072e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800725e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007260:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007264:	60fb      	str	r3, [r7, #12]
 8007266:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007268:	f7ff f990 	bl	800658c <HAL_PWREx_GetVoltageRange>
 800726c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800726e:	4b1e      	ldr	r3, [pc, #120]	; (80072e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007270:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007272:	4a1d      	ldr	r2, [pc, #116]	; (80072e8 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007274:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007278:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800727a:	697b      	ldr	r3, [r7, #20]
 800727c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007280:	d10b      	bne.n	800729a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	2b80      	cmp	r3, #128	; 0x80
 8007286:	d919      	bls.n	80072bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2ba0      	cmp	r3, #160	; 0xa0
 800728c:	d902      	bls.n	8007294 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800728e:	2302      	movs	r3, #2
 8007290:	613b      	str	r3, [r7, #16]
 8007292:	e013      	b.n	80072bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007294:	2301      	movs	r3, #1
 8007296:	613b      	str	r3, [r7, #16]
 8007298:	e010      	b.n	80072bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	2b80      	cmp	r3, #128	; 0x80
 800729e:	d902      	bls.n	80072a6 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80072a0:	2303      	movs	r3, #3
 80072a2:	613b      	str	r3, [r7, #16]
 80072a4:	e00a      	b.n	80072bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2b80      	cmp	r3, #128	; 0x80
 80072aa:	d102      	bne.n	80072b2 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80072ac:	2302      	movs	r3, #2
 80072ae:	613b      	str	r3, [r7, #16]
 80072b0:	e004      	b.n	80072bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2b70      	cmp	r3, #112	; 0x70
 80072b6:	d101      	bne.n	80072bc <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80072b8:	2301      	movs	r3, #1
 80072ba:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80072bc:	4b0b      	ldr	r3, [pc, #44]	; (80072ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f023 0207 	bic.w	r2, r3, #7
 80072c4:	4909      	ldr	r1, [pc, #36]	; (80072ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	4313      	orrs	r3, r2
 80072ca:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80072cc:	4b07      	ldr	r3, [pc, #28]	; (80072ec <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f003 0307 	and.w	r3, r3, #7
 80072d4:	693a      	ldr	r2, [r7, #16]
 80072d6:	429a      	cmp	r2, r3
 80072d8:	d001      	beq.n	80072de <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	e000      	b.n	80072e0 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80072de:	2300      	movs	r3, #0
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3718      	adds	r7, #24
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}
 80072e8:	40021000 	.word	0x40021000
 80072ec:	40022000 	.word	0x40022000

080072f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b086      	sub	sp, #24
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80072f8:	2300      	movs	r3, #0
 80072fa:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80072fc:	2300      	movs	r3, #0
 80072fe:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007308:	2b00      	cmp	r3, #0
 800730a:	d041      	beq.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007310:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007314:	d02a      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8007316:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800731a:	d824      	bhi.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800731c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007320:	d008      	beq.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8007322:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007326:	d81e      	bhi.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007328:	2b00      	cmp	r3, #0
 800732a:	d00a      	beq.n	8007342 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800732c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007330:	d010      	beq.n	8007354 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8007332:	e018      	b.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007334:	4b86      	ldr	r3, [pc, #536]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007336:	68db      	ldr	r3, [r3, #12]
 8007338:	4a85      	ldr	r2, [pc, #532]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800733a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800733e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007340:	e015      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	3304      	adds	r3, #4
 8007346:	2100      	movs	r1, #0
 8007348:	4618      	mov	r0, r3
 800734a:	f000 facd 	bl	80078e8 <RCCEx_PLLSAI1_Config>
 800734e:	4603      	mov	r3, r0
 8007350:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007352:	e00c      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	3320      	adds	r3, #32
 8007358:	2100      	movs	r1, #0
 800735a:	4618      	mov	r0, r3
 800735c:	f000 fbb6 	bl	8007acc <RCCEx_PLLSAI2_Config>
 8007360:	4603      	mov	r3, r0
 8007362:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007364:	e003      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007366:	2301      	movs	r3, #1
 8007368:	74fb      	strb	r3, [r7, #19]
      break;
 800736a:	e000      	b.n	800736e <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800736c:	bf00      	nop
    }

    if(ret == HAL_OK)
 800736e:	7cfb      	ldrb	r3, [r7, #19]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d10b      	bne.n	800738c <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007374:	4b76      	ldr	r3, [pc, #472]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007376:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800737a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007382:	4973      	ldr	r1, [pc, #460]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007384:	4313      	orrs	r3, r2
 8007386:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800738a:	e001      	b.n	8007390 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800738c:	7cfb      	ldrb	r3, [r7, #19]
 800738e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007398:	2b00      	cmp	r3, #0
 800739a:	d041      	beq.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80073a0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80073a4:	d02a      	beq.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80073a6:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80073aa:	d824      	bhi.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80073ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80073b0:	d008      	beq.n	80073c4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80073b2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80073b6:	d81e      	bhi.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d00a      	beq.n	80073d2 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80073bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80073c0:	d010      	beq.n	80073e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80073c2:	e018      	b.n	80073f6 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80073c4:	4b62      	ldr	r3, [pc, #392]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80073c6:	68db      	ldr	r3, [r3, #12]
 80073c8:	4a61      	ldr	r2, [pc, #388]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80073ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073ce:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80073d0:	e015      	b.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	3304      	adds	r3, #4
 80073d6:	2100      	movs	r1, #0
 80073d8:	4618      	mov	r0, r3
 80073da:	f000 fa85 	bl	80078e8 <RCCEx_PLLSAI1_Config>
 80073de:	4603      	mov	r3, r0
 80073e0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80073e2:	e00c      	b.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	3320      	adds	r3, #32
 80073e8:	2100      	movs	r1, #0
 80073ea:	4618      	mov	r0, r3
 80073ec:	f000 fb6e 	bl	8007acc <RCCEx_PLLSAI2_Config>
 80073f0:	4603      	mov	r3, r0
 80073f2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80073f4:	e003      	b.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80073f6:	2301      	movs	r3, #1
 80073f8:	74fb      	strb	r3, [r7, #19]
      break;
 80073fa:	e000      	b.n	80073fe <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80073fc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80073fe:	7cfb      	ldrb	r3, [r7, #19]
 8007400:	2b00      	cmp	r3, #0
 8007402:	d10b      	bne.n	800741c <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007404:	4b52      	ldr	r3, [pc, #328]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007406:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800740a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007412:	494f      	ldr	r1, [pc, #316]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007414:	4313      	orrs	r3, r2
 8007416:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800741a:	e001      	b.n	8007420 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800741c:	7cfb      	ldrb	r3, [r7, #19]
 800741e:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007428:	2b00      	cmp	r3, #0
 800742a:	f000 80a0 	beq.w	800756e <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800742e:	2300      	movs	r3, #0
 8007430:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007432:	4b47      	ldr	r3, [pc, #284]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007434:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007436:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800743a:	2b00      	cmp	r3, #0
 800743c:	d101      	bne.n	8007442 <HAL_RCCEx_PeriphCLKConfig+0x152>
 800743e:	2301      	movs	r3, #1
 8007440:	e000      	b.n	8007444 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8007442:	2300      	movs	r3, #0
 8007444:	2b00      	cmp	r3, #0
 8007446:	d00d      	beq.n	8007464 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007448:	4b41      	ldr	r3, [pc, #260]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800744a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800744c:	4a40      	ldr	r2, [pc, #256]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800744e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007452:	6593      	str	r3, [r2, #88]	; 0x58
 8007454:	4b3e      	ldr	r3, [pc, #248]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007456:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007458:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800745c:	60bb      	str	r3, [r7, #8]
 800745e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007460:	2301      	movs	r3, #1
 8007462:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007464:	4b3b      	ldr	r3, [pc, #236]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	4a3a      	ldr	r2, [pc, #232]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800746a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800746e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007470:	f7fc ff20 	bl	80042b4 <HAL_GetTick>
 8007474:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007476:	e009      	b.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007478:	f7fc ff1c 	bl	80042b4 <HAL_GetTick>
 800747c:	4602      	mov	r2, r0
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	1ad3      	subs	r3, r2, r3
 8007482:	2b02      	cmp	r3, #2
 8007484:	d902      	bls.n	800748c <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8007486:	2303      	movs	r3, #3
 8007488:	74fb      	strb	r3, [r7, #19]
        break;
 800748a:	e005      	b.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800748c:	4b31      	ldr	r3, [pc, #196]	; (8007554 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007494:	2b00      	cmp	r3, #0
 8007496:	d0ef      	beq.n	8007478 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8007498:	7cfb      	ldrb	r3, [r7, #19]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d15c      	bne.n	8007558 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800749e:	4b2c      	ldr	r3, [pc, #176]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80074a8:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80074aa:	697b      	ldr	r3, [r7, #20]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d01f      	beq.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074b6:	697a      	ldr	r2, [r7, #20]
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d019      	beq.n	80074f0 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80074bc:	4b24      	ldr	r3, [pc, #144]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074c6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80074c8:	4b21      	ldr	r3, [pc, #132]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074ce:	4a20      	ldr	r2, [pc, #128]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80074d4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80074d8:	4b1d      	ldr	r3, [pc, #116]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074de:	4a1c      	ldr	r2, [pc, #112]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074e0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80074e8:	4a19      	ldr	r2, [pc, #100]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80074f0:	697b      	ldr	r3, [r7, #20]
 80074f2:	f003 0301 	and.w	r3, r3, #1
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d016      	beq.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80074fa:	f7fc fedb 	bl	80042b4 <HAL_GetTick>
 80074fe:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007500:	e00b      	b.n	800751a <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007502:	f7fc fed7 	bl	80042b4 <HAL_GetTick>
 8007506:	4602      	mov	r2, r0
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	1ad3      	subs	r3, r2, r3
 800750c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007510:	4293      	cmp	r3, r2
 8007512:	d902      	bls.n	800751a <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8007514:	2303      	movs	r3, #3
 8007516:	74fb      	strb	r3, [r7, #19]
            break;
 8007518:	e006      	b.n	8007528 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800751a:	4b0d      	ldr	r3, [pc, #52]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800751c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007520:	f003 0302 	and.w	r3, r3, #2
 8007524:	2b00      	cmp	r3, #0
 8007526:	d0ec      	beq.n	8007502 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8007528:	7cfb      	ldrb	r3, [r7, #19]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d10c      	bne.n	8007548 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800752e:	4b08      	ldr	r3, [pc, #32]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007530:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007534:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800753e:	4904      	ldr	r1, [pc, #16]	; (8007550 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007540:	4313      	orrs	r3, r2
 8007542:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007546:	e009      	b.n	800755c <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007548:	7cfb      	ldrb	r3, [r7, #19]
 800754a:	74bb      	strb	r3, [r7, #18]
 800754c:	e006      	b.n	800755c <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800754e:	bf00      	nop
 8007550:	40021000 	.word	0x40021000
 8007554:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007558:	7cfb      	ldrb	r3, [r7, #19]
 800755a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800755c:	7c7b      	ldrb	r3, [r7, #17]
 800755e:	2b01      	cmp	r3, #1
 8007560:	d105      	bne.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007562:	4ba6      	ldr	r3, [pc, #664]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007564:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007566:	4aa5      	ldr	r2, [pc, #660]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007568:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800756c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f003 0301 	and.w	r3, r3, #1
 8007576:	2b00      	cmp	r3, #0
 8007578:	d00a      	beq.n	8007590 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800757a:	4ba0      	ldr	r3, [pc, #640]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800757c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007580:	f023 0203 	bic.w	r2, r3, #3
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007588:	499c      	ldr	r1, [pc, #624]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800758a:	4313      	orrs	r3, r2
 800758c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f003 0302 	and.w	r3, r3, #2
 8007598:	2b00      	cmp	r3, #0
 800759a:	d00a      	beq.n	80075b2 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800759c:	4b97      	ldr	r3, [pc, #604]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800759e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075a2:	f023 020c 	bic.w	r2, r3, #12
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80075aa:	4994      	ldr	r1, [pc, #592]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80075ac:	4313      	orrs	r3, r2
 80075ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f003 0304 	and.w	r3, r3, #4
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d00a      	beq.n	80075d4 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80075be:	4b8f      	ldr	r3, [pc, #572]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80075c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075c4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075cc:	498b      	ldr	r1, [pc, #556]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80075ce:	4313      	orrs	r3, r2
 80075d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	f003 0308 	and.w	r3, r3, #8
 80075dc:	2b00      	cmp	r3, #0
 80075de:	d00a      	beq.n	80075f6 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80075e0:	4b86      	ldr	r3, [pc, #536]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80075e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075e6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80075ee:	4983      	ldr	r1, [pc, #524]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80075f0:	4313      	orrs	r3, r2
 80075f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f003 0310 	and.w	r3, r3, #16
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d00a      	beq.n	8007618 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007602:	4b7e      	ldr	r3, [pc, #504]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007604:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007608:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007610:	497a      	ldr	r1, [pc, #488]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007612:	4313      	orrs	r3, r2
 8007614:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	f003 0320 	and.w	r3, r3, #32
 8007620:	2b00      	cmp	r3, #0
 8007622:	d00a      	beq.n	800763a <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007624:	4b75      	ldr	r3, [pc, #468]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007626:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800762a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007632:	4972      	ldr	r1, [pc, #456]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007634:	4313      	orrs	r3, r2
 8007636:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007642:	2b00      	cmp	r3, #0
 8007644:	d00a      	beq.n	800765c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007646:	4b6d      	ldr	r3, [pc, #436]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007648:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800764c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007654:	4969      	ldr	r1, [pc, #420]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007656:	4313      	orrs	r3, r2
 8007658:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007664:	2b00      	cmp	r3, #0
 8007666:	d00a      	beq.n	800767e <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007668:	4b64      	ldr	r3, [pc, #400]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800766a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800766e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007676:	4961      	ldr	r1, [pc, #388]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007678:	4313      	orrs	r3, r2
 800767a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007686:	2b00      	cmp	r3, #0
 8007688:	d00a      	beq.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800768a:	4b5c      	ldr	r3, [pc, #368]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800768c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007690:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007698:	4958      	ldr	r1, [pc, #352]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 800769a:	4313      	orrs	r3, r2
 800769c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d00a      	beq.n	80076c2 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80076ac:	4b53      	ldr	r3, [pc, #332]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80076ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076b2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80076ba:	4950      	ldr	r1, [pc, #320]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80076bc:	4313      	orrs	r3, r2
 80076be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076ca:	2b00      	cmp	r3, #0
 80076cc:	d00a      	beq.n	80076e4 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80076ce:	4b4b      	ldr	r3, [pc, #300]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80076d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80076d4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80076dc:	4947      	ldr	r1, [pc, #284]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80076de:	4313      	orrs	r3, r2
 80076e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d00a      	beq.n	8007706 <HAL_RCCEx_PeriphCLKConfig+0x416>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80076f0:	4b42      	ldr	r3, [pc, #264]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80076f2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80076f6:	f023 0203 	bic.w	r2, r3, #3
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076fe:	493f      	ldr	r1, [pc, #252]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007700:	4313      	orrs	r3, r2
 8007702:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800770e:	2b00      	cmp	r3, #0
 8007710:	d028      	beq.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0x474>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007712:	4b3a      	ldr	r3, [pc, #232]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007714:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007718:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007720:	4936      	ldr	r1, [pc, #216]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007722:	4313      	orrs	r3, r2
 8007724:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800772c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007730:	d106      	bne.n	8007740 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007732:	4b32      	ldr	r3, [pc, #200]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007734:	68db      	ldr	r3, [r3, #12]
 8007736:	4a31      	ldr	r2, [pc, #196]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007738:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800773c:	60d3      	str	r3, [r2, #12]
 800773e:	e011      	b.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0x474>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007744:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007748:	d10c      	bne.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0x474>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	3304      	adds	r3, #4
 800774e:	2101      	movs	r1, #1
 8007750:	4618      	mov	r0, r3
 8007752:	f000 f8c9 	bl	80078e8 <RCCEx_PLLSAI1_Config>
 8007756:	4603      	mov	r3, r0
 8007758:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800775a:	7cfb      	ldrb	r3, [r7, #19]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d001      	beq.n	8007764 <HAL_RCCEx_PeriphCLKConfig+0x474>
        {
          /* set overall return value */
          status = ret;
 8007760:	7cfb      	ldrb	r3, [r7, #19]
 8007762:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800776c:	2b00      	cmp	r3, #0
 800776e:	d028      	beq.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007770:	4b22      	ldr	r3, [pc, #136]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007772:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007776:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800777e:	491f      	ldr	r1, [pc, #124]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007780:	4313      	orrs	r3, r2
 8007782:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800778a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800778e:	d106      	bne.n	800779e <HAL_RCCEx_PeriphCLKConfig+0x4ae>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007790:	4b1a      	ldr	r3, [pc, #104]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007792:	68db      	ldr	r3, [r3, #12]
 8007794:	4a19      	ldr	r2, [pc, #100]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 8007796:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800779a:	60d3      	str	r3, [r2, #12]
 800779c:	e011      	b.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077a2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80077a6:	d10c      	bne.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	3304      	adds	r3, #4
 80077ac:	2101      	movs	r1, #1
 80077ae:	4618      	mov	r0, r3
 80077b0:	f000 f89a 	bl	80078e8 <RCCEx_PLLSAI1_Config>
 80077b4:	4603      	mov	r3, r0
 80077b6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80077b8:	7cfb      	ldrb	r3, [r7, #19]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d001      	beq.n	80077c2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
      {
        /* set overall return value */
        status = ret;
 80077be:	7cfb      	ldrb	r3, [r7, #19]
 80077c0:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d02a      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x534>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80077ce:	4b0b      	ldr	r3, [pc, #44]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80077d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80077d4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80077dc:	4907      	ldr	r1, [pc, #28]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80077de:	4313      	orrs	r3, r2
 80077e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80077e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80077ec:	d108      	bne.n	8007800 <HAL_RCCEx_PeriphCLKConfig+0x510>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80077ee:	4b03      	ldr	r3, [pc, #12]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80077f0:	68db      	ldr	r3, [r3, #12]
 80077f2:	4a02      	ldr	r2, [pc, #8]	; (80077fc <HAL_RCCEx_PeriphCLKConfig+0x50c>)
 80077f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80077f8:	60d3      	str	r3, [r2, #12]
 80077fa:	e013      	b.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x534>
 80077fc:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007804:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007808:	d10c      	bne.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x534>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	3304      	adds	r3, #4
 800780e:	2101      	movs	r1, #1
 8007810:	4618      	mov	r0, r3
 8007812:	f000 f869 	bl	80078e8 <RCCEx_PLLSAI1_Config>
 8007816:	4603      	mov	r3, r0
 8007818:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800781a:	7cfb      	ldrb	r3, [r7, #19]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d001      	beq.n	8007824 <HAL_RCCEx_PeriphCLKConfig+0x534>
      {
        /* set overall return value */
        status = ret;
 8007820:	7cfb      	ldrb	r3, [r7, #19]
 8007822:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800782c:	2b00      	cmp	r3, #0
 800782e:	d02f      	beq.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007830:	4b2c      	ldr	r3, [pc, #176]	; (80078e4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8007832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007836:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800783e:	4929      	ldr	r1, [pc, #164]	; (80078e4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 8007840:	4313      	orrs	r3, r2
 8007842:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800784a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800784e:	d10d      	bne.n	800786c <HAL_RCCEx_PeriphCLKConfig+0x57c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	3304      	adds	r3, #4
 8007854:	2102      	movs	r1, #2
 8007856:	4618      	mov	r0, r3
 8007858:	f000 f846 	bl	80078e8 <RCCEx_PLLSAI1_Config>
 800785c:	4603      	mov	r3, r0
 800785e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007860:	7cfb      	ldrb	r3, [r7, #19]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d014      	beq.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 8007866:	7cfb      	ldrb	r3, [r7, #19]
 8007868:	74bb      	strb	r3, [r7, #18]
 800786a:	e011      	b.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007870:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007874:	d10c      	bne.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	3320      	adds	r3, #32
 800787a:	2102      	movs	r1, #2
 800787c:	4618      	mov	r0, r3
 800787e:	f000 f925 	bl	8007acc <RCCEx_PLLSAI2_Config>
 8007882:	4603      	mov	r3, r0
 8007884:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007886:	7cfb      	ldrb	r3, [r7, #19]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d001      	beq.n	8007890 <HAL_RCCEx_PeriphCLKConfig+0x5a0>
      {
        /* set overall return value */
        status = ret;
 800788c:	7cfb      	ldrb	r3, [r7, #19]
 800788e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007898:	2b00      	cmp	r3, #0
 800789a:	d00b      	beq.n	80078b4 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800789c:	4b11      	ldr	r3, [pc, #68]	; (80078e4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 800789e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078a2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80078ac:	490d      	ldr	r1, [pc, #52]	; (80078e4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80078ae:	4313      	orrs	r3, r2
 80078b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d00b      	beq.n	80078d8 <HAL_RCCEx_PeriphCLKConfig+0x5e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80078c0:	4b08      	ldr	r3, [pc, #32]	; (80078e4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80078c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80078c6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80078d0:	4904      	ldr	r1, [pc, #16]	; (80078e4 <HAL_RCCEx_PeriphCLKConfig+0x5f4>)
 80078d2:	4313      	orrs	r3, r2
 80078d4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80078d8:	7cbb      	ldrb	r3, [r7, #18]
}
 80078da:	4618      	mov	r0, r3
 80078dc:	3718      	adds	r7, #24
 80078de:	46bd      	mov	sp, r7
 80078e0:	bd80      	pop	{r7, pc}
 80078e2:	bf00      	nop
 80078e4:	40021000 	.word	0x40021000

080078e8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b084      	sub	sp, #16
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
 80078f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80078f2:	2300      	movs	r3, #0
 80078f4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80078f6:	4b74      	ldr	r3, [pc, #464]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80078f8:	68db      	ldr	r3, [r3, #12]
 80078fa:	f003 0303 	and.w	r3, r3, #3
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d018      	beq.n	8007934 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007902:	4b71      	ldr	r3, [pc, #452]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007904:	68db      	ldr	r3, [r3, #12]
 8007906:	f003 0203 	and.w	r2, r3, #3
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	429a      	cmp	r2, r3
 8007910:	d10d      	bne.n	800792e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
       ||
 8007916:	2b00      	cmp	r3, #0
 8007918:	d009      	beq.n	800792e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800791a:	4b6b      	ldr	r3, [pc, #428]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800791c:	68db      	ldr	r3, [r3, #12]
 800791e:	091b      	lsrs	r3, r3, #4
 8007920:	f003 0307 	and.w	r3, r3, #7
 8007924:	1c5a      	adds	r2, r3, #1
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	685b      	ldr	r3, [r3, #4]
       ||
 800792a:	429a      	cmp	r2, r3
 800792c:	d047      	beq.n	80079be <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800792e:	2301      	movs	r3, #1
 8007930:	73fb      	strb	r3, [r7, #15]
 8007932:	e044      	b.n	80079be <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	2b03      	cmp	r3, #3
 800793a:	d018      	beq.n	800796e <RCCEx_PLLSAI1_Config+0x86>
 800793c:	2b03      	cmp	r3, #3
 800793e:	d825      	bhi.n	800798c <RCCEx_PLLSAI1_Config+0xa4>
 8007940:	2b01      	cmp	r3, #1
 8007942:	d002      	beq.n	800794a <RCCEx_PLLSAI1_Config+0x62>
 8007944:	2b02      	cmp	r3, #2
 8007946:	d009      	beq.n	800795c <RCCEx_PLLSAI1_Config+0x74>
 8007948:	e020      	b.n	800798c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800794a:	4b5f      	ldr	r3, [pc, #380]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f003 0302 	and.w	r3, r3, #2
 8007952:	2b00      	cmp	r3, #0
 8007954:	d11d      	bne.n	8007992 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007956:	2301      	movs	r3, #1
 8007958:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800795a:	e01a      	b.n	8007992 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800795c:	4b5a      	ldr	r3, [pc, #360]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007964:	2b00      	cmp	r3, #0
 8007966:	d116      	bne.n	8007996 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007968:	2301      	movs	r3, #1
 800796a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800796c:	e013      	b.n	8007996 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800796e:	4b56      	ldr	r3, [pc, #344]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007976:	2b00      	cmp	r3, #0
 8007978:	d10f      	bne.n	800799a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800797a:	4b53      	ldr	r3, [pc, #332]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007982:	2b00      	cmp	r3, #0
 8007984:	d109      	bne.n	800799a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007986:	2301      	movs	r3, #1
 8007988:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800798a:	e006      	b.n	800799a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800798c:	2301      	movs	r3, #1
 800798e:	73fb      	strb	r3, [r7, #15]
      break;
 8007990:	e004      	b.n	800799c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007992:	bf00      	nop
 8007994:	e002      	b.n	800799c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007996:	bf00      	nop
 8007998:	e000      	b.n	800799c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800799a:	bf00      	nop
    }

    if(status == HAL_OK)
 800799c:	7bfb      	ldrb	r3, [r7, #15]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d10d      	bne.n	80079be <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80079a2:	4b49      	ldr	r3, [pc, #292]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80079a4:	68db      	ldr	r3, [r3, #12]
 80079a6:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6819      	ldr	r1, [r3, #0]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	685b      	ldr	r3, [r3, #4]
 80079b2:	3b01      	subs	r3, #1
 80079b4:	011b      	lsls	r3, r3, #4
 80079b6:	430b      	orrs	r3, r1
 80079b8:	4943      	ldr	r1, [pc, #268]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80079ba:	4313      	orrs	r3, r2
 80079bc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80079be:	7bfb      	ldrb	r3, [r7, #15]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d17c      	bne.n	8007abe <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80079c4:	4b40      	ldr	r3, [pc, #256]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a3f      	ldr	r2, [pc, #252]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80079ca:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80079ce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80079d0:	f7fc fc70 	bl	80042b4 <HAL_GetTick>
 80079d4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80079d6:	e009      	b.n	80079ec <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80079d8:	f7fc fc6c 	bl	80042b4 <HAL_GetTick>
 80079dc:	4602      	mov	r2, r0
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	1ad3      	subs	r3, r2, r3
 80079e2:	2b02      	cmp	r3, #2
 80079e4:	d902      	bls.n	80079ec <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80079e6:	2303      	movs	r3, #3
 80079e8:	73fb      	strb	r3, [r7, #15]
        break;
 80079ea:	e005      	b.n	80079f8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80079ec:	4b36      	ldr	r3, [pc, #216]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d1ef      	bne.n	80079d8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80079f8:	7bfb      	ldrb	r3, [r7, #15]
 80079fa:	2b00      	cmp	r3, #0
 80079fc:	d15f      	bne.n	8007abe <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d110      	bne.n	8007a26 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007a04:	4b30      	ldr	r3, [pc, #192]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007a06:	691b      	ldr	r3, [r3, #16]
 8007a08:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8007a0c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007a10:	687a      	ldr	r2, [r7, #4]
 8007a12:	6892      	ldr	r2, [r2, #8]
 8007a14:	0211      	lsls	r1, r2, #8
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	68d2      	ldr	r2, [r2, #12]
 8007a1a:	06d2      	lsls	r2, r2, #27
 8007a1c:	430a      	orrs	r2, r1
 8007a1e:	492a      	ldr	r1, [pc, #168]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007a20:	4313      	orrs	r3, r2
 8007a22:	610b      	str	r3, [r1, #16]
 8007a24:	e027      	b.n	8007a76 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	2b01      	cmp	r3, #1
 8007a2a:	d112      	bne.n	8007a52 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007a2c:	4b26      	ldr	r3, [pc, #152]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007a2e:	691b      	ldr	r3, [r3, #16]
 8007a30:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007a34:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007a38:	687a      	ldr	r2, [r7, #4]
 8007a3a:	6892      	ldr	r2, [r2, #8]
 8007a3c:	0211      	lsls	r1, r2, #8
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	6912      	ldr	r2, [r2, #16]
 8007a42:	0852      	lsrs	r2, r2, #1
 8007a44:	3a01      	subs	r2, #1
 8007a46:	0552      	lsls	r2, r2, #21
 8007a48:	430a      	orrs	r2, r1
 8007a4a:	491f      	ldr	r1, [pc, #124]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007a4c:	4313      	orrs	r3, r2
 8007a4e:	610b      	str	r3, [r1, #16]
 8007a50:	e011      	b.n	8007a76 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007a52:	4b1d      	ldr	r3, [pc, #116]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007a54:	691b      	ldr	r3, [r3, #16]
 8007a56:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007a5a:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007a5e:	687a      	ldr	r2, [r7, #4]
 8007a60:	6892      	ldr	r2, [r2, #8]
 8007a62:	0211      	lsls	r1, r2, #8
 8007a64:	687a      	ldr	r2, [r7, #4]
 8007a66:	6952      	ldr	r2, [r2, #20]
 8007a68:	0852      	lsrs	r2, r2, #1
 8007a6a:	3a01      	subs	r2, #1
 8007a6c:	0652      	lsls	r2, r2, #25
 8007a6e:	430a      	orrs	r2, r1
 8007a70:	4915      	ldr	r1, [pc, #84]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007a72:	4313      	orrs	r3, r2
 8007a74:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007a76:	4b14      	ldr	r3, [pc, #80]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4a13      	ldr	r2, [pc, #76]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007a7c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007a80:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a82:	f7fc fc17 	bl	80042b4 <HAL_GetTick>
 8007a86:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007a88:	e009      	b.n	8007a9e <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007a8a:	f7fc fc13 	bl	80042b4 <HAL_GetTick>
 8007a8e:	4602      	mov	r2, r0
 8007a90:	68bb      	ldr	r3, [r7, #8]
 8007a92:	1ad3      	subs	r3, r2, r3
 8007a94:	2b02      	cmp	r3, #2
 8007a96:	d902      	bls.n	8007a9e <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8007a98:	2303      	movs	r3, #3
 8007a9a:	73fb      	strb	r3, [r7, #15]
          break;
 8007a9c:	e005      	b.n	8007aaa <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007a9e:	4b0a      	ldr	r3, [pc, #40]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d0ef      	beq.n	8007a8a <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8007aaa:	7bfb      	ldrb	r3, [r7, #15]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d106      	bne.n	8007abe <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007ab0:	4b05      	ldr	r3, [pc, #20]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007ab2:	691a      	ldr	r2, [r3, #16]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	699b      	ldr	r3, [r3, #24]
 8007ab8:	4903      	ldr	r1, [pc, #12]	; (8007ac8 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007aba:	4313      	orrs	r3, r2
 8007abc:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007abe:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	3710      	adds	r7, #16
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd80      	pop	{r7, pc}
 8007ac8:	40021000 	.word	0x40021000

08007acc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b084      	sub	sp, #16
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
 8007ad4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007ada:	4b69      	ldr	r3, [pc, #420]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007adc:	68db      	ldr	r3, [r3, #12]
 8007ade:	f003 0303 	and.w	r3, r3, #3
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d018      	beq.n	8007b18 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007ae6:	4b66      	ldr	r3, [pc, #408]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007ae8:	68db      	ldr	r3, [r3, #12]
 8007aea:	f003 0203 	and.w	r2, r3, #3
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	429a      	cmp	r2, r3
 8007af4:	d10d      	bne.n	8007b12 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
       ||
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d009      	beq.n	8007b12 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8007afe:	4b60      	ldr	r3, [pc, #384]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007b00:	68db      	ldr	r3, [r3, #12]
 8007b02:	091b      	lsrs	r3, r3, #4
 8007b04:	f003 0307 	and.w	r3, r3, #7
 8007b08:	1c5a      	adds	r2, r3, #1
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	685b      	ldr	r3, [r3, #4]
       ||
 8007b0e:	429a      	cmp	r2, r3
 8007b10:	d047      	beq.n	8007ba2 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007b12:	2301      	movs	r3, #1
 8007b14:	73fb      	strb	r3, [r7, #15]
 8007b16:	e044      	b.n	8007ba2 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	2b03      	cmp	r3, #3
 8007b1e:	d018      	beq.n	8007b52 <RCCEx_PLLSAI2_Config+0x86>
 8007b20:	2b03      	cmp	r3, #3
 8007b22:	d825      	bhi.n	8007b70 <RCCEx_PLLSAI2_Config+0xa4>
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d002      	beq.n	8007b2e <RCCEx_PLLSAI2_Config+0x62>
 8007b28:	2b02      	cmp	r3, #2
 8007b2a:	d009      	beq.n	8007b40 <RCCEx_PLLSAI2_Config+0x74>
 8007b2c:	e020      	b.n	8007b70 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007b2e:	4b54      	ldr	r3, [pc, #336]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f003 0302 	and.w	r3, r3, #2
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d11d      	bne.n	8007b76 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007b3e:	e01a      	b.n	8007b76 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007b40:	4b4f      	ldr	r3, [pc, #316]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d116      	bne.n	8007b7a <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007b50:	e013      	b.n	8007b7a <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007b52:	4b4b      	ldr	r3, [pc, #300]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d10f      	bne.n	8007b7e <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007b5e:	4b48      	ldr	r3, [pc, #288]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d109      	bne.n	8007b7e <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007b6e:	e006      	b.n	8007b7e <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007b70:	2301      	movs	r3, #1
 8007b72:	73fb      	strb	r3, [r7, #15]
      break;
 8007b74:	e004      	b.n	8007b80 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007b76:	bf00      	nop
 8007b78:	e002      	b.n	8007b80 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007b7a:	bf00      	nop
 8007b7c:	e000      	b.n	8007b80 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8007b7e:	bf00      	nop
    }

    if(status == HAL_OK)
 8007b80:	7bfb      	ldrb	r3, [r7, #15]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d10d      	bne.n	8007ba2 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007b86:	4b3e      	ldr	r3, [pc, #248]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007b88:	68db      	ldr	r3, [r3, #12]
 8007b8a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6819      	ldr	r1, [r3, #0]
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	685b      	ldr	r3, [r3, #4]
 8007b96:	3b01      	subs	r3, #1
 8007b98:	011b      	lsls	r3, r3, #4
 8007b9a:	430b      	orrs	r3, r1
 8007b9c:	4938      	ldr	r1, [pc, #224]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007ba2:	7bfb      	ldrb	r3, [r7, #15]
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d166      	bne.n	8007c76 <RCCEx_PLLSAI2_Config+0x1aa>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007ba8:	4b35      	ldr	r3, [pc, #212]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a34      	ldr	r2, [pc, #208]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007bae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007bb2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007bb4:	f7fc fb7e 	bl	80042b4 <HAL_GetTick>
 8007bb8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007bba:	e009      	b.n	8007bd0 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007bbc:	f7fc fb7a 	bl	80042b4 <HAL_GetTick>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	68bb      	ldr	r3, [r7, #8]
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	2b02      	cmp	r3, #2
 8007bc8:	d902      	bls.n	8007bd0 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007bca:	2303      	movs	r3, #3
 8007bcc:	73fb      	strb	r3, [r7, #15]
        break;
 8007bce:	e005      	b.n	8007bdc <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007bd0:	4b2b      	ldr	r3, [pc, #172]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d1ef      	bne.n	8007bbc <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007bdc:	7bfb      	ldrb	r3, [r7, #15]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d149      	bne.n	8007c76 <RCCEx_PLLSAI2_Config+0x1aa>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	d110      	bne.n	8007c0a <RCCEx_PLLSAI2_Config+0x13e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007be8:	4b25      	ldr	r3, [pc, #148]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007bea:	695b      	ldr	r3, [r3, #20]
 8007bec:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8007bf0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007bf4:	687a      	ldr	r2, [r7, #4]
 8007bf6:	6892      	ldr	r2, [r2, #8]
 8007bf8:	0211      	lsls	r1, r2, #8
 8007bfa:	687a      	ldr	r2, [r7, #4]
 8007bfc:	68d2      	ldr	r2, [r2, #12]
 8007bfe:	06d2      	lsls	r2, r2, #27
 8007c00:	430a      	orrs	r2, r1
 8007c02:	491f      	ldr	r1, [pc, #124]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007c04:	4313      	orrs	r3, r2
 8007c06:	614b      	str	r3, [r1, #20]
 8007c08:	e011      	b.n	8007c2e <RCCEx_PLLSAI2_Config+0x162>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007c0a:	4b1d      	ldr	r3, [pc, #116]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007c0c:	695b      	ldr	r3, [r3, #20]
 8007c0e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007c12:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007c16:	687a      	ldr	r2, [r7, #4]
 8007c18:	6892      	ldr	r2, [r2, #8]
 8007c1a:	0211      	lsls	r1, r2, #8
 8007c1c:	687a      	ldr	r2, [r7, #4]
 8007c1e:	6912      	ldr	r2, [r2, #16]
 8007c20:	0852      	lsrs	r2, r2, #1
 8007c22:	3a01      	subs	r2, #1
 8007c24:	0652      	lsls	r2, r2, #25
 8007c26:	430a      	orrs	r2, r1
 8007c28:	4915      	ldr	r1, [pc, #84]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007c2a:	4313      	orrs	r3, r2
 8007c2c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007c2e:	4b14      	ldr	r3, [pc, #80]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	4a13      	ldr	r2, [pc, #76]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007c34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c38:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c3a:	f7fc fb3b 	bl	80042b4 <HAL_GetTick>
 8007c3e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007c40:	e009      	b.n	8007c56 <RCCEx_PLLSAI2_Config+0x18a>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007c42:	f7fc fb37 	bl	80042b4 <HAL_GetTick>
 8007c46:	4602      	mov	r2, r0
 8007c48:	68bb      	ldr	r3, [r7, #8]
 8007c4a:	1ad3      	subs	r3, r2, r3
 8007c4c:	2b02      	cmp	r3, #2
 8007c4e:	d902      	bls.n	8007c56 <RCCEx_PLLSAI2_Config+0x18a>
        {
          status = HAL_TIMEOUT;
 8007c50:	2303      	movs	r3, #3
 8007c52:	73fb      	strb	r3, [r7, #15]
          break;
 8007c54:	e005      	b.n	8007c62 <RCCEx_PLLSAI2_Config+0x196>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007c56:	4b0a      	ldr	r3, [pc, #40]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d0ef      	beq.n	8007c42 <RCCEx_PLLSAI2_Config+0x176>
        }
      }

      if(status == HAL_OK)
 8007c62:	7bfb      	ldrb	r3, [r7, #15]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d106      	bne.n	8007c76 <RCCEx_PLLSAI2_Config+0x1aa>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007c68:	4b05      	ldr	r3, [pc, #20]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007c6a:	695a      	ldr	r2, [r3, #20]
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	695b      	ldr	r3, [r3, #20]
 8007c70:	4903      	ldr	r1, [pc, #12]	; (8007c80 <RCCEx_PLLSAI2_Config+0x1b4>)
 8007c72:	4313      	orrs	r3, r2
 8007c74:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007c76:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c78:	4618      	mov	r0, r3
 8007c7a:	3710      	adds	r7, #16
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}
 8007c80:	40021000 	.word	0x40021000

08007c84 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007c84:	b580      	push	{r7, lr}
 8007c86:	b084      	sub	sp, #16
 8007c88:	af00      	add	r7, sp, #0
 8007c8a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d101      	bne.n	8007c96 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007c92:	2301      	movs	r3, #1
 8007c94:	e095      	b.n	8007dc2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d108      	bne.n	8007cb0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	685b      	ldr	r3, [r3, #4]
 8007ca2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ca6:	d009      	beq.n	8007cbc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2200      	movs	r2, #0
 8007cac:	61da      	str	r2, [r3, #28]
 8007cae:	e005      	b.n	8007cbc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	2200      	movs	r2, #0
 8007cba:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007cc8:	b2db      	uxtb	r3, r3
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d106      	bne.n	8007cdc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007cd6:	6878      	ldr	r0, [r7, #4]
 8007cd8:	f7fb ff90 	bl	8003bfc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2202      	movs	r2, #2
 8007ce0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	681a      	ldr	r2, [r3, #0]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007cf2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	68db      	ldr	r3, [r3, #12]
 8007cf8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007cfc:	d902      	bls.n	8007d04 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8007cfe:	2300      	movs	r3, #0
 8007d00:	60fb      	str	r3, [r7, #12]
 8007d02:	e002      	b.n	8007d0a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007d04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007d08:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	68db      	ldr	r3, [r3, #12]
 8007d0e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8007d12:	d007      	beq.n	8007d24 <HAL_SPI_Init+0xa0>
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	68db      	ldr	r3, [r3, #12]
 8007d18:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007d1c:	d002      	beq.n	8007d24 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	685b      	ldr	r3, [r3, #4]
 8007d28:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	689b      	ldr	r3, [r3, #8]
 8007d30:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8007d34:	431a      	orrs	r2, r3
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	691b      	ldr	r3, [r3, #16]
 8007d3a:	f003 0302 	and.w	r3, r3, #2
 8007d3e:	431a      	orrs	r2, r3
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	695b      	ldr	r3, [r3, #20]
 8007d44:	f003 0301 	and.w	r3, r3, #1
 8007d48:	431a      	orrs	r2, r3
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	699b      	ldr	r3, [r3, #24]
 8007d4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007d52:	431a      	orrs	r2, r3
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	69db      	ldr	r3, [r3, #28]
 8007d58:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8007d5c:	431a      	orrs	r2, r3
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6a1b      	ldr	r3, [r3, #32]
 8007d62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d66:	ea42 0103 	orr.w	r1, r2, r3
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d6e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	430a      	orrs	r2, r1
 8007d78:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	699b      	ldr	r3, [r3, #24]
 8007d7e:	0c1b      	lsrs	r3, r3, #16
 8007d80:	f003 0204 	and.w	r2, r3, #4
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d88:	f003 0310 	and.w	r3, r3, #16
 8007d8c:	431a      	orrs	r2, r3
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007d92:	f003 0308 	and.w	r3, r3, #8
 8007d96:	431a      	orrs	r2, r3
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	68db      	ldr	r3, [r3, #12]
 8007d9c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8007da0:	ea42 0103 	orr.w	r1, r2, r3
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	430a      	orrs	r2, r1
 8007db0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	2200      	movs	r2, #0
 8007db6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	2201      	movs	r2, #1
 8007dbc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8007dc0:	2300      	movs	r3, #0
}
 8007dc2:	4618      	mov	r0, r3
 8007dc4:	3710      	adds	r7, #16
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	bd80      	pop	{r7, pc}

08007dca <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007dca:	b580      	push	{r7, lr}
 8007dcc:	b08a      	sub	sp, #40	; 0x28
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	60f8      	str	r0, [r7, #12]
 8007dd2:	60b9      	str	r1, [r7, #8]
 8007dd4:	607a      	str	r2, [r7, #4]
 8007dd6:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007dd8:	2301      	movs	r3, #1
 8007dda:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007ddc:	2300      	movs	r3, #0
 8007dde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d101      	bne.n	8007df0 <HAL_SPI_TransmitReceive+0x26>
 8007dec:	2302      	movs	r3, #2
 8007dee:	e20a      	b.n	8008206 <HAL_SPI_TransmitReceive+0x43c>
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	2201      	movs	r2, #1
 8007df4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007df8:	f7fc fa5c 	bl	80042b4 <HAL_GetTick>
 8007dfc:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007e04:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	685b      	ldr	r3, [r3, #4]
 8007e0a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007e0c:	887b      	ldrh	r3, [r7, #2]
 8007e0e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 8007e10:	887b      	ldrh	r3, [r7, #2]
 8007e12:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007e14:	7efb      	ldrb	r3, [r7, #27]
 8007e16:	2b01      	cmp	r3, #1
 8007e18:	d00e      	beq.n	8007e38 <HAL_SPI_TransmitReceive+0x6e>
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007e20:	d106      	bne.n	8007e30 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d102      	bne.n	8007e30 <HAL_SPI_TransmitReceive+0x66>
 8007e2a:	7efb      	ldrb	r3, [r7, #27]
 8007e2c:	2b04      	cmp	r3, #4
 8007e2e:	d003      	beq.n	8007e38 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 8007e30:	2302      	movs	r3, #2
 8007e32:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007e36:	e1e0      	b.n	80081fa <HAL_SPI_TransmitReceive+0x430>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007e38:	68bb      	ldr	r3, [r7, #8]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d005      	beq.n	8007e4a <HAL_SPI_TransmitReceive+0x80>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d002      	beq.n	8007e4a <HAL_SPI_TransmitReceive+0x80>
 8007e44:	887b      	ldrh	r3, [r7, #2]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d103      	bne.n	8007e52 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8007e50:	e1d3      	b.n	80081fa <HAL_SPI_TransmitReceive+0x430>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8007e58:	b2db      	uxtb	r3, r3
 8007e5a:	2b04      	cmp	r3, #4
 8007e5c:	d003      	beq.n	8007e66 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	2205      	movs	r2, #5
 8007e62:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	2200      	movs	r2, #0
 8007e6a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	687a      	ldr	r2, [r7, #4]
 8007e70:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	887a      	ldrh	r2, [r7, #2]
 8007e76:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	887a      	ldrh	r2, [r7, #2]
 8007e7e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	68ba      	ldr	r2, [r7, #8]
 8007e86:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	887a      	ldrh	r2, [r7, #2]
 8007e8c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	887a      	ldrh	r2, [r7, #2]
 8007e92:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	2200      	movs	r2, #0
 8007e98:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	68db      	ldr	r3, [r3, #12]
 8007ea4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007ea8:	d802      	bhi.n	8007eb0 <HAL_SPI_TransmitReceive+0xe6>
 8007eaa:	8a3b      	ldrh	r3, [r7, #16]
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	d908      	bls.n	8007ec2 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	685a      	ldr	r2, [r3, #4]
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007ebe:	605a      	str	r2, [r3, #4]
 8007ec0:	e007      	b.n	8007ed2 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	685a      	ldr	r2, [r3, #4]
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007ed0:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007edc:	2b40      	cmp	r3, #64	; 0x40
 8007ede:	d007      	beq.n	8007ef0 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	681a      	ldr	r2, [r3, #0]
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007eee:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	68db      	ldr	r3, [r3, #12]
 8007ef4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007ef8:	f240 8081 	bls.w	8007ffe <HAL_SPI_TransmitReceive+0x234>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	685b      	ldr	r3, [r3, #4]
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d002      	beq.n	8007f0a <HAL_SPI_TransmitReceive+0x140>
 8007f04:	8a7b      	ldrh	r3, [r7, #18]
 8007f06:	2b01      	cmp	r3, #1
 8007f08:	d16d      	bne.n	8007fe6 <HAL_SPI_TransmitReceive+0x21c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f0e:	881a      	ldrh	r2, [r3, #0]
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f1a:	1c9a      	adds	r2, r3, #2
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f24:	b29b      	uxth	r3, r3
 8007f26:	3b01      	subs	r3, #1
 8007f28:	b29a      	uxth	r2, r3
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	87da      	strh	r2, [r3, #62]	; 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f2e:	e05a      	b.n	8007fe6 <HAL_SPI_TransmitReceive+0x21c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	689b      	ldr	r3, [r3, #8]
 8007f36:	f003 0302 	and.w	r3, r3, #2
 8007f3a:	2b02      	cmp	r3, #2
 8007f3c:	d11b      	bne.n	8007f76 <HAL_SPI_TransmitReceive+0x1ac>
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d016      	beq.n	8007f76 <HAL_SPI_TransmitReceive+0x1ac>
 8007f48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007f4a:	2b01      	cmp	r3, #1
 8007f4c:	d113      	bne.n	8007f76 <HAL_SPI_TransmitReceive+0x1ac>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f52:	881a      	ldrh	r2, [r3, #0]
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f5e:	1c9a      	adds	r2, r3, #2
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007f68:	b29b      	uxth	r3, r3
 8007f6a:	3b01      	subs	r3, #1
 8007f6c:	b29a      	uxth	r2, r3
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007f72:	2300      	movs	r3, #0
 8007f74:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	f003 0301 	and.w	r3, r3, #1
 8007f80:	2b01      	cmp	r3, #1
 8007f82:	d11c      	bne.n	8007fbe <HAL_SPI_TransmitReceive+0x1f4>
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007f8a:	b29b      	uxth	r3, r3
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d016      	beq.n	8007fbe <HAL_SPI_TransmitReceive+0x1f4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	68da      	ldr	r2, [r3, #12]
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f9a:	b292      	uxth	r2, r2
 8007f9c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fa2:	1c9a      	adds	r2, r3, #2
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007fae:	b29b      	uxth	r3, r3
 8007fb0:	3b01      	subs	r3, #1
 8007fb2:	b29a      	uxth	r2, r3
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007fba:	2301      	movs	r3, #1
 8007fbc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007fbe:	f7fc f979 	bl	80042b4 <HAL_GetTick>
 8007fc2:	4602      	mov	r2, r0
 8007fc4:	69fb      	ldr	r3, [r7, #28]
 8007fc6:	1ad3      	subs	r3, r2, r3
 8007fc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fca:	429a      	cmp	r2, r3
 8007fcc:	d80b      	bhi.n	8007fe6 <HAL_SPI_TransmitReceive+0x21c>
 8007fce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007fd0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007fd4:	d007      	beq.n	8007fe6 <HAL_SPI_TransmitReceive+0x21c>
      {
        errorcode = HAL_TIMEOUT;
 8007fd6:	2303      	movs	r3, #3
 8007fd8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	2201      	movs	r2, #1
 8007fe0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 8007fe4:	e109      	b.n	80081fa <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007fea:	b29b      	uxth	r3, r3
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d19f      	bne.n	8007f30 <HAL_SPI_TransmitReceive+0x166>
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007ff6:	b29b      	uxth	r3, r3
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d199      	bne.n	8007f30 <HAL_SPI_TransmitReceive+0x166>
 8007ffc:	e0e3      	b.n	80081c6 <HAL_SPI_TransmitReceive+0x3fc>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	685b      	ldr	r3, [r3, #4]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d003      	beq.n	800800e <HAL_SPI_TransmitReceive+0x244>
 8008006:	8a7b      	ldrh	r3, [r7, #18]
 8008008:	2b01      	cmp	r3, #1
 800800a:	f040 80cf 	bne.w	80081ac <HAL_SPI_TransmitReceive+0x3e2>
    {
      if (hspi->TxXferCount > 1U)
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008012:	b29b      	uxth	r3, r3
 8008014:	2b01      	cmp	r3, #1
 8008016:	d912      	bls.n	800803e <HAL_SPI_TransmitReceive+0x274>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800801c:	881a      	ldrh	r2, [r3, #0]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008028:	1c9a      	adds	r2, r3, #2
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008032:	b29b      	uxth	r3, r3
 8008034:	3b02      	subs	r3, #2
 8008036:	b29a      	uxth	r2, r3
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800803c:	e0b6      	b.n	80081ac <HAL_SPI_TransmitReceive+0x3e2>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	330c      	adds	r3, #12
 8008048:	7812      	ldrb	r2, [r2, #0]
 800804a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008050:	1c5a      	adds	r2, r3, #1
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800805a:	b29b      	uxth	r3, r3
 800805c:	3b01      	subs	r3, #1
 800805e:	b29a      	uxth	r2, r3
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	87da      	strh	r2, [r3, #62]	; 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008064:	e0a2      	b.n	80081ac <HAL_SPI_TransmitReceive+0x3e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	689b      	ldr	r3, [r3, #8]
 800806c:	f003 0302 	and.w	r3, r3, #2
 8008070:	2b02      	cmp	r3, #2
 8008072:	d134      	bne.n	80080de <HAL_SPI_TransmitReceive+0x314>
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008078:	b29b      	uxth	r3, r3
 800807a:	2b00      	cmp	r3, #0
 800807c:	d02f      	beq.n	80080de <HAL_SPI_TransmitReceive+0x314>
 800807e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008080:	2b01      	cmp	r3, #1
 8008082:	d12c      	bne.n	80080de <HAL_SPI_TransmitReceive+0x314>
      {
        if (hspi->TxXferCount > 1U)
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008088:	b29b      	uxth	r3, r3
 800808a:	2b01      	cmp	r3, #1
 800808c:	d912      	bls.n	80080b4 <HAL_SPI_TransmitReceive+0x2ea>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008092:	881a      	ldrh	r2, [r3, #0]
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800809e:	1c9a      	adds	r2, r3, #2
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080a8:	b29b      	uxth	r3, r3
 80080aa:	3b02      	subs	r3, #2
 80080ac:	b29a      	uxth	r2, r3
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80080b2:	e012      	b.n	80080da <HAL_SPI_TransmitReceive+0x310>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	330c      	adds	r3, #12
 80080be:	7812      	ldrb	r2, [r2, #0]
 80080c0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080c6:	1c5a      	adds	r2, r3, #1
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80080d0:	b29b      	uxth	r3, r3
 80080d2:	3b01      	subs	r3, #1
 80080d4:	b29a      	uxth	r2, r3
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80080da:	2300      	movs	r3, #0
 80080dc:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	689b      	ldr	r3, [r3, #8]
 80080e4:	f003 0301 	and.w	r3, r3, #1
 80080e8:	2b01      	cmp	r3, #1
 80080ea:	d148      	bne.n	800817e <HAL_SPI_TransmitReceive+0x3b4>
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80080f2:	b29b      	uxth	r3, r3
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d042      	beq.n	800817e <HAL_SPI_TransmitReceive+0x3b4>
      {
        if (hspi->RxXferCount > 1U)
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80080fe:	b29b      	uxth	r3, r3
 8008100:	2b01      	cmp	r3, #1
 8008102:	d923      	bls.n	800814c <HAL_SPI_TransmitReceive+0x382>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	68da      	ldr	r2, [r3, #12]
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800810e:	b292      	uxth	r2, r2
 8008110:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008116:	1c9a      	adds	r2, r3, #2
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008122:	b29b      	uxth	r3, r3
 8008124:	3b02      	subs	r3, #2
 8008126:	b29a      	uxth	r2, r3
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8008134:	b29b      	uxth	r3, r3
 8008136:	2b01      	cmp	r3, #1
 8008138:	d81f      	bhi.n	800817a <HAL_SPI_TransmitReceive+0x3b0>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	685a      	ldr	r2, [r3, #4]
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008148:	605a      	str	r2, [r3, #4]
 800814a:	e016      	b.n	800817a <HAL_SPI_TransmitReceive+0x3b0>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f103 020c 	add.w	r2, r3, #12
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008158:	7812      	ldrb	r2, [r2, #0]
 800815a:	b2d2      	uxtb	r2, r2
 800815c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008162:	1c5a      	adds	r2, r3, #1
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800816e:	b29b      	uxth	r3, r3
 8008170:	3b01      	subs	r3, #1
 8008172:	b29a      	uxth	r2, r3
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800817a:	2301      	movs	r3, #1
 800817c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800817e:	f7fc f899 	bl	80042b4 <HAL_GetTick>
 8008182:	4602      	mov	r2, r0
 8008184:	69fb      	ldr	r3, [r7, #28]
 8008186:	1ad3      	subs	r3, r2, r3
 8008188:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800818a:	429a      	cmp	r2, r3
 800818c:	d803      	bhi.n	8008196 <HAL_SPI_TransmitReceive+0x3cc>
 800818e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008190:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008194:	d102      	bne.n	800819c <HAL_SPI_TransmitReceive+0x3d2>
 8008196:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008198:	2b00      	cmp	r3, #0
 800819a:	d107      	bne.n	80081ac <HAL_SPI_TransmitReceive+0x3e2>
      {
        errorcode = HAL_TIMEOUT;
 800819c:	2303      	movs	r3, #3
 800819e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        hspi->State = HAL_SPI_STATE_READY;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2201      	movs	r2, #1
 80081a6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
        goto error;
 80081aa:	e026      	b.n	80081fa <HAL_SPI_TransmitReceive+0x430>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80081b0:	b29b      	uxth	r3, r3
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	f47f af57 	bne.w	8008066 <HAL_SPI_TransmitReceive+0x29c>
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80081be:	b29b      	uxth	r3, r3
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	f47f af50 	bne.w	8008066 <HAL_SPI_TransmitReceive+0x29c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80081c6:	69fa      	ldr	r2, [r7, #28]
 80081c8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80081ca:	68f8      	ldr	r0, [r7, #12]
 80081cc:	f000 f93e 	bl	800844c <SPI_EndRxTxTransaction>
 80081d0:	4603      	mov	r3, r0
 80081d2:	2b00      	cmp	r3, #0
 80081d4:	d005      	beq.n	80081e2 <HAL_SPI_TransmitReceive+0x418>
  {
    errorcode = HAL_ERROR;
 80081d6:	2301      	movs	r3, #1
 80081d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2220      	movs	r2, #32
 80081e0:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d003      	beq.n	80081f2 <HAL_SPI_TransmitReceive+0x428>
  {
    errorcode = HAL_ERROR;
 80081ea:	2301      	movs	r3, #1
 80081ec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80081f0:	e003      	b.n	80081fa <HAL_SPI_TransmitReceive+0x430>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	2201      	movs	r2, #1
 80081f6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }
  
error :
  __HAL_UNLOCK(hspi);
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2200      	movs	r2, #0
 80081fe:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8008202:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8008206:	4618      	mov	r0, r3
 8008208:	3728      	adds	r7, #40	; 0x28
 800820a:	46bd      	mov	sp, r7
 800820c:	bd80      	pop	{r7, pc}
	...

08008210 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008210:	b580      	push	{r7, lr}
 8008212:	b088      	sub	sp, #32
 8008214:	af00      	add	r7, sp, #0
 8008216:	60f8      	str	r0, [r7, #12]
 8008218:	60b9      	str	r1, [r7, #8]
 800821a:	603b      	str	r3, [r7, #0]
 800821c:	4613      	mov	r3, r2
 800821e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008220:	f7fc f848 	bl	80042b4 <HAL_GetTick>
 8008224:	4602      	mov	r2, r0
 8008226:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008228:	1a9b      	subs	r3, r3, r2
 800822a:	683a      	ldr	r2, [r7, #0]
 800822c:	4413      	add	r3, r2
 800822e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008230:	f7fc f840 	bl	80042b4 <HAL_GetTick>
 8008234:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008236:	4b39      	ldr	r3, [pc, #228]	; (800831c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	015b      	lsls	r3, r3, #5
 800823c:	0d1b      	lsrs	r3, r3, #20
 800823e:	69fa      	ldr	r2, [r7, #28]
 8008240:	fb02 f303 	mul.w	r3, r2, r3
 8008244:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008246:	e054      	b.n	80082f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008248:	683b      	ldr	r3, [r7, #0]
 800824a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800824e:	d050      	beq.n	80082f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008250:	f7fc f830 	bl	80042b4 <HAL_GetTick>
 8008254:	4602      	mov	r2, r0
 8008256:	69bb      	ldr	r3, [r7, #24]
 8008258:	1ad3      	subs	r3, r2, r3
 800825a:	69fa      	ldr	r2, [r7, #28]
 800825c:	429a      	cmp	r2, r3
 800825e:	d902      	bls.n	8008266 <SPI_WaitFlagStateUntilTimeout+0x56>
 8008260:	69fb      	ldr	r3, [r7, #28]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d13d      	bne.n	80082e2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	685a      	ldr	r2, [r3, #4]
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008274:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	685b      	ldr	r3, [r3, #4]
 800827a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800827e:	d111      	bne.n	80082a4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008288:	d004      	beq.n	8008294 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	689b      	ldr	r3, [r3, #8]
 800828e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008292:	d107      	bne.n	80082a4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	681a      	ldr	r2, [r3, #0]
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80082a2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80082ac:	d10f      	bne.n	80082ce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	681a      	ldr	r2, [r3, #0]
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80082bc:	601a      	str	r2, [r3, #0]
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	681a      	ldr	r2, [r3, #0]
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80082cc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	2201      	movs	r2, #1
 80082d2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	2200      	movs	r2, #0
 80082da:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80082de:	2303      	movs	r3, #3
 80082e0:	e017      	b.n	8008312 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80082e2:	697b      	ldr	r3, [r7, #20]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d101      	bne.n	80082ec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80082e8:	2300      	movs	r3, #0
 80082ea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80082ec:	697b      	ldr	r3, [r7, #20]
 80082ee:	3b01      	subs	r3, #1
 80082f0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	689a      	ldr	r2, [r3, #8]
 80082f8:	68bb      	ldr	r3, [r7, #8]
 80082fa:	4013      	ands	r3, r2
 80082fc:	68ba      	ldr	r2, [r7, #8]
 80082fe:	429a      	cmp	r2, r3
 8008300:	bf0c      	ite	eq
 8008302:	2301      	moveq	r3, #1
 8008304:	2300      	movne	r3, #0
 8008306:	b2db      	uxtb	r3, r3
 8008308:	461a      	mov	r2, r3
 800830a:	79fb      	ldrb	r3, [r7, #7]
 800830c:	429a      	cmp	r2, r3
 800830e:	d19b      	bne.n	8008248 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008310:	2300      	movs	r3, #0
}
 8008312:	4618      	mov	r0, r3
 8008314:	3720      	adds	r7, #32
 8008316:	46bd      	mov	sp, r7
 8008318:	bd80      	pop	{r7, pc}
 800831a:	bf00      	nop
 800831c:	20002f94 	.word	0x20002f94

08008320 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b08a      	sub	sp, #40	; 0x28
 8008324:	af00      	add	r7, sp, #0
 8008326:	60f8      	str	r0, [r7, #12]
 8008328:	60b9      	str	r1, [r7, #8]
 800832a:	607a      	str	r2, [r7, #4]
 800832c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800832e:	2300      	movs	r3, #0
 8008330:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008332:	f7fb ffbf 	bl	80042b4 <HAL_GetTick>
 8008336:	4602      	mov	r2, r0
 8008338:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800833a:	1a9b      	subs	r3, r3, r2
 800833c:	683a      	ldr	r2, [r7, #0]
 800833e:	4413      	add	r3, r2
 8008340:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8008342:	f7fb ffb7 	bl	80042b4 <HAL_GetTick>
 8008346:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	330c      	adds	r3, #12
 800834e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008350:	4b3d      	ldr	r3, [pc, #244]	; (8008448 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008352:	681a      	ldr	r2, [r3, #0]
 8008354:	4613      	mov	r3, r2
 8008356:	009b      	lsls	r3, r3, #2
 8008358:	4413      	add	r3, r2
 800835a:	00da      	lsls	r2, r3, #3
 800835c:	1ad3      	subs	r3, r2, r3
 800835e:	0d1b      	lsrs	r3, r3, #20
 8008360:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008362:	fb02 f303 	mul.w	r3, r2, r3
 8008366:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8008368:	e060      	b.n	800842c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8008370:	d107      	bne.n	8008382 <SPI_WaitFifoStateUntilTimeout+0x62>
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d104      	bne.n	8008382 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8008378:	69fb      	ldr	r3, [r7, #28]
 800837a:	781b      	ldrb	r3, [r3, #0]
 800837c:	b2db      	uxtb	r3, r3
 800837e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8008380:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8008382:	683b      	ldr	r3, [r7, #0]
 8008384:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008388:	d050      	beq.n	800842c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800838a:	f7fb ff93 	bl	80042b4 <HAL_GetTick>
 800838e:	4602      	mov	r2, r0
 8008390:	6a3b      	ldr	r3, [r7, #32]
 8008392:	1ad3      	subs	r3, r2, r3
 8008394:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008396:	429a      	cmp	r2, r3
 8008398:	d902      	bls.n	80083a0 <SPI_WaitFifoStateUntilTimeout+0x80>
 800839a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800839c:	2b00      	cmp	r3, #0
 800839e:	d13d      	bne.n	800841c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	685a      	ldr	r2, [r3, #4]
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80083ae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	685b      	ldr	r3, [r3, #4]
 80083b4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80083b8:	d111      	bne.n	80083de <SPI_WaitFifoStateUntilTimeout+0xbe>
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80083c2:	d004      	beq.n	80083ce <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	689b      	ldr	r3, [r3, #8]
 80083c8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80083cc:	d107      	bne.n	80083de <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	681a      	ldr	r2, [r3, #0]
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083dc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80083e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80083e6:	d10f      	bne.n	8008408 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80083f6:	601a      	str	r2, [r3, #0]
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	681a      	ldr	r2, [r3, #0]
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008406:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	2201      	movs	r2, #1
 800840c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	2200      	movs	r2, #0
 8008414:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8008418:	2303      	movs	r3, #3
 800841a:	e010      	b.n	800843e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800841c:	69bb      	ldr	r3, [r7, #24]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d101      	bne.n	8008426 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008422:	2300      	movs	r3, #0
 8008424:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8008426:	69bb      	ldr	r3, [r7, #24]
 8008428:	3b01      	subs	r3, #1
 800842a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	689a      	ldr	r2, [r3, #8]
 8008432:	68bb      	ldr	r3, [r7, #8]
 8008434:	4013      	ands	r3, r2
 8008436:	687a      	ldr	r2, [r7, #4]
 8008438:	429a      	cmp	r2, r3
 800843a:	d196      	bne.n	800836a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800843c:	2300      	movs	r3, #0
}
 800843e:	4618      	mov	r0, r3
 8008440:	3728      	adds	r7, #40	; 0x28
 8008442:	46bd      	mov	sp, r7
 8008444:	bd80      	pop	{r7, pc}
 8008446:	bf00      	nop
 8008448:	20002f94 	.word	0x20002f94

0800844c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b086      	sub	sp, #24
 8008450:	af02      	add	r7, sp, #8
 8008452:	60f8      	str	r0, [r7, #12]
 8008454:	60b9      	str	r1, [r7, #8]
 8008456:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	9300      	str	r3, [sp, #0]
 800845c:	68bb      	ldr	r3, [r7, #8]
 800845e:	2200      	movs	r2, #0
 8008460:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8008464:	68f8      	ldr	r0, [r7, #12]
 8008466:	f7ff ff5b 	bl	8008320 <SPI_WaitFifoStateUntilTimeout>
 800846a:	4603      	mov	r3, r0
 800846c:	2b00      	cmp	r3, #0
 800846e:	d007      	beq.n	8008480 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008474:	f043 0220 	orr.w	r2, r3, #32
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800847c:	2303      	movs	r3, #3
 800847e:	e027      	b.n	80084d0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	9300      	str	r3, [sp, #0]
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	2200      	movs	r2, #0
 8008488:	2180      	movs	r1, #128	; 0x80
 800848a:	68f8      	ldr	r0, [r7, #12]
 800848c:	f7ff fec0 	bl	8008210 <SPI_WaitFlagStateUntilTimeout>
 8008490:	4603      	mov	r3, r0
 8008492:	2b00      	cmp	r3, #0
 8008494:	d007      	beq.n	80084a6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800849a:	f043 0220 	orr.w	r2, r3, #32
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80084a2:	2303      	movs	r3, #3
 80084a4:	e014      	b.n	80084d0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	9300      	str	r3, [sp, #0]
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	2200      	movs	r2, #0
 80084ae:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80084b2:	68f8      	ldr	r0, [r7, #12]
 80084b4:	f7ff ff34 	bl	8008320 <SPI_WaitFifoStateUntilTimeout>
 80084b8:	4603      	mov	r3, r0
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d007      	beq.n	80084ce <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80084c2:	f043 0220 	orr.w	r2, r3, #32
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80084ca:	2303      	movs	r3, #3
 80084cc:	e000      	b.n	80084d0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80084ce:	2300      	movs	r3, #0
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	3710      	adds	r7, #16
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bd80      	pop	{r7, pc}

080084d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b082      	sub	sp, #8
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d101      	bne.n	80084ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80084e6:	2301      	movs	r3, #1
 80084e8:	e049      	b.n	800857e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80084f0:	b2db      	uxtb	r3, r3
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d106      	bne.n	8008504 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2200      	movs	r2, #0
 80084fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f7fb fd06 	bl	8003f10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2202      	movs	r2, #2
 8008508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681a      	ldr	r2, [r3, #0]
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	3304      	adds	r3, #4
 8008514:	4619      	mov	r1, r3
 8008516:	4610      	mov	r0, r2
 8008518:	f000 fa9c 	bl	8008a54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2201      	movs	r2, #1
 8008520:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	2201      	movs	r2, #1
 8008528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2201      	movs	r2, #1
 8008530:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	2201      	movs	r2, #1
 8008538:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2201      	movs	r2, #1
 8008540:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	2201      	movs	r2, #1
 8008548:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2201      	movs	r2, #1
 8008550:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	2201      	movs	r2, #1
 8008558:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2201      	movs	r2, #1
 8008560:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	2201      	movs	r2, #1
 8008568:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	2201      	movs	r2, #1
 8008570:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	2201      	movs	r2, #1
 8008578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800857c:	2300      	movs	r3, #0
}
 800857e:	4618      	mov	r0, r3
 8008580:	3708      	adds	r7, #8
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}
	...

08008588 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008588:	b480      	push	{r7}
 800858a:	b085      	sub	sp, #20
 800858c:	af00      	add	r7, sp, #0
 800858e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008596:	b2db      	uxtb	r3, r3
 8008598:	2b01      	cmp	r3, #1
 800859a:	d001      	beq.n	80085a0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800859c:	2301      	movs	r3, #1
 800859e:	e047      	b.n	8008630 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2202      	movs	r2, #2
 80085a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a23      	ldr	r2, [pc, #140]	; (800863c <HAL_TIM_Base_Start+0xb4>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d01d      	beq.n	80085ee <HAL_TIM_Base_Start+0x66>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085ba:	d018      	beq.n	80085ee <HAL_TIM_Base_Start+0x66>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a1f      	ldr	r2, [pc, #124]	; (8008640 <HAL_TIM_Base_Start+0xb8>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d013      	beq.n	80085ee <HAL_TIM_Base_Start+0x66>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a1e      	ldr	r2, [pc, #120]	; (8008644 <HAL_TIM_Base_Start+0xbc>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d00e      	beq.n	80085ee <HAL_TIM_Base_Start+0x66>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a1c      	ldr	r2, [pc, #112]	; (8008648 <HAL_TIM_Base_Start+0xc0>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d009      	beq.n	80085ee <HAL_TIM_Base_Start+0x66>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a1b      	ldr	r2, [pc, #108]	; (800864c <HAL_TIM_Base_Start+0xc4>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d004      	beq.n	80085ee <HAL_TIM_Base_Start+0x66>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a19      	ldr	r2, [pc, #100]	; (8008650 <HAL_TIM_Base_Start+0xc8>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d115      	bne.n	800861a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	689a      	ldr	r2, [r3, #8]
 80085f4:	4b17      	ldr	r3, [pc, #92]	; (8008654 <HAL_TIM_Base_Start+0xcc>)
 80085f6:	4013      	ands	r3, r2
 80085f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	2b06      	cmp	r3, #6
 80085fe:	d015      	beq.n	800862c <HAL_TIM_Base_Start+0xa4>
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008606:	d011      	beq.n	800862c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	681a      	ldr	r2, [r3, #0]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f042 0201 	orr.w	r2, r2, #1
 8008616:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008618:	e008      	b.n	800862c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	681a      	ldr	r2, [r3, #0]
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f042 0201 	orr.w	r2, r2, #1
 8008628:	601a      	str	r2, [r3, #0]
 800862a:	e000      	b.n	800862e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800862c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800862e:	2300      	movs	r3, #0
}
 8008630:	4618      	mov	r0, r3
 8008632:	3714      	adds	r7, #20
 8008634:	46bd      	mov	sp, r7
 8008636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863a:	4770      	bx	lr
 800863c:	40012c00 	.word	0x40012c00
 8008640:	40000400 	.word	0x40000400
 8008644:	40000800 	.word	0x40000800
 8008648:	40000c00 	.word	0x40000c00
 800864c:	40013400 	.word	0x40013400
 8008650:	40014000 	.word	0x40014000
 8008654:	00010007 	.word	0x00010007

08008658 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008658:	b580      	push	{r7, lr}
 800865a:	b084      	sub	sp, #16
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	681b      	ldr	r3, [r3, #0]
 8008664:	68db      	ldr	r3, [r3, #12]
 8008666:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	691b      	ldr	r3, [r3, #16]
 800866e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	f003 0302 	and.w	r3, r3, #2
 8008676:	2b00      	cmp	r3, #0
 8008678:	d020      	beq.n	80086bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	f003 0302 	and.w	r3, r3, #2
 8008680:	2b00      	cmp	r3, #0
 8008682:	d01b      	beq.n	80086bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	f06f 0202 	mvn.w	r2, #2
 800868c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2201      	movs	r2, #1
 8008692:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	699b      	ldr	r3, [r3, #24]
 800869a:	f003 0303 	and.w	r3, r3, #3
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d003      	beq.n	80086aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f000 f9b7 	bl	8008a16 <HAL_TIM_IC_CaptureCallback>
 80086a8:	e005      	b.n	80086b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80086aa:	6878      	ldr	r0, [r7, #4]
 80086ac:	f000 f9a9 	bl	8008a02 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 f9ba 	bl	8008a2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	2200      	movs	r2, #0
 80086ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80086bc:	68bb      	ldr	r3, [r7, #8]
 80086be:	f003 0304 	and.w	r3, r3, #4
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d020      	beq.n	8008708 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	f003 0304 	and.w	r3, r3, #4
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d01b      	beq.n	8008708 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f06f 0204 	mvn.w	r2, #4
 80086d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2202      	movs	r2, #2
 80086de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	699b      	ldr	r3, [r3, #24]
 80086e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d003      	beq.n	80086f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f000 f991 	bl	8008a16 <HAL_TIM_IC_CaptureCallback>
 80086f4:	e005      	b.n	8008702 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f000 f983 	bl	8008a02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086fc:	6878      	ldr	r0, [r7, #4]
 80086fe:	f000 f994 	bl	8008a2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2200      	movs	r2, #0
 8008706:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	f003 0308 	and.w	r3, r3, #8
 800870e:	2b00      	cmp	r3, #0
 8008710:	d020      	beq.n	8008754 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	f003 0308 	and.w	r3, r3, #8
 8008718:	2b00      	cmp	r3, #0
 800871a:	d01b      	beq.n	8008754 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f06f 0208 	mvn.w	r2, #8
 8008724:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2204      	movs	r2, #4
 800872a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	69db      	ldr	r3, [r3, #28]
 8008732:	f003 0303 	and.w	r3, r3, #3
 8008736:	2b00      	cmp	r3, #0
 8008738:	d003      	beq.n	8008742 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800873a:	6878      	ldr	r0, [r7, #4]
 800873c:	f000 f96b 	bl	8008a16 <HAL_TIM_IC_CaptureCallback>
 8008740:	e005      	b.n	800874e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f000 f95d 	bl	8008a02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	f000 f96e 	bl	8008a2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	2200      	movs	r2, #0
 8008752:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	f003 0310 	and.w	r3, r3, #16
 800875a:	2b00      	cmp	r3, #0
 800875c:	d020      	beq.n	80087a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	f003 0310 	and.w	r3, r3, #16
 8008764:	2b00      	cmp	r3, #0
 8008766:	d01b      	beq.n	80087a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f06f 0210 	mvn.w	r2, #16
 8008770:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2208      	movs	r2, #8
 8008776:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	69db      	ldr	r3, [r3, #28]
 800877e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008782:	2b00      	cmp	r3, #0
 8008784:	d003      	beq.n	800878e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008786:	6878      	ldr	r0, [r7, #4]
 8008788:	f000 f945 	bl	8008a16 <HAL_TIM_IC_CaptureCallback>
 800878c:	e005      	b.n	800879a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800878e:	6878      	ldr	r0, [r7, #4]
 8008790:	f000 f937 	bl	8008a02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008794:	6878      	ldr	r0, [r7, #4]
 8008796:	f000 f948 	bl	8008a2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2200      	movs	r2, #0
 800879e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	f003 0301 	and.w	r3, r3, #1
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d00c      	beq.n	80087c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	f003 0301 	and.w	r3, r3, #1
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d007      	beq.n	80087c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f06f 0201 	mvn.w	r2, #1
 80087bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	f000 f915 	bl	80089ee <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80087c4:	68bb      	ldr	r3, [r7, #8]
 80087c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d00c      	beq.n	80087e8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d007      	beq.n	80087e8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80087e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80087e2:	6878      	ldr	r0, [r7, #4]
 80087e4:	f000 fafc 	bl	8008de0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d00c      	beq.n	800880c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d007      	beq.n	800880c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008804:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f000 faf4 	bl	8008df4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008812:	2b00      	cmp	r3, #0
 8008814:	d00c      	beq.n	8008830 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800881c:	2b00      	cmp	r3, #0
 800881e:	d007      	beq.n	8008830 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008828:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f000 f907 	bl	8008a3e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	f003 0320 	and.w	r3, r3, #32
 8008836:	2b00      	cmp	r3, #0
 8008838:	d00c      	beq.n	8008854 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	f003 0320 	and.w	r3, r3, #32
 8008840:	2b00      	cmp	r3, #0
 8008842:	d007      	beq.n	8008854 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f06f 0220 	mvn.w	r2, #32
 800884c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f000 fabc 	bl	8008dcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008854:	bf00      	nop
 8008856:	3710      	adds	r7, #16
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}

0800885c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800885c:	b580      	push	{r7, lr}
 800885e:	b084      	sub	sp, #16
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008866:	2300      	movs	r3, #0
 8008868:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008870:	2b01      	cmp	r3, #1
 8008872:	d101      	bne.n	8008878 <HAL_TIM_ConfigClockSource+0x1c>
 8008874:	2302      	movs	r3, #2
 8008876:	e0b6      	b.n	80089e6 <HAL_TIM_ConfigClockSource+0x18a>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2201      	movs	r2, #1
 800887c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2202      	movs	r2, #2
 8008884:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	689b      	ldr	r3, [r3, #8]
 800888e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008890:	68bb      	ldr	r3, [r7, #8]
 8008892:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008896:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800889a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80088a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	68ba      	ldr	r2, [r7, #8]
 80088aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80088b4:	d03e      	beq.n	8008934 <HAL_TIM_ConfigClockSource+0xd8>
 80088b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80088ba:	f200 8087 	bhi.w	80089cc <HAL_TIM_ConfigClockSource+0x170>
 80088be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088c2:	f000 8086 	beq.w	80089d2 <HAL_TIM_ConfigClockSource+0x176>
 80088c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80088ca:	d87f      	bhi.n	80089cc <HAL_TIM_ConfigClockSource+0x170>
 80088cc:	2b70      	cmp	r3, #112	; 0x70
 80088ce:	d01a      	beq.n	8008906 <HAL_TIM_ConfigClockSource+0xaa>
 80088d0:	2b70      	cmp	r3, #112	; 0x70
 80088d2:	d87b      	bhi.n	80089cc <HAL_TIM_ConfigClockSource+0x170>
 80088d4:	2b60      	cmp	r3, #96	; 0x60
 80088d6:	d050      	beq.n	800897a <HAL_TIM_ConfigClockSource+0x11e>
 80088d8:	2b60      	cmp	r3, #96	; 0x60
 80088da:	d877      	bhi.n	80089cc <HAL_TIM_ConfigClockSource+0x170>
 80088dc:	2b50      	cmp	r3, #80	; 0x50
 80088de:	d03c      	beq.n	800895a <HAL_TIM_ConfigClockSource+0xfe>
 80088e0:	2b50      	cmp	r3, #80	; 0x50
 80088e2:	d873      	bhi.n	80089cc <HAL_TIM_ConfigClockSource+0x170>
 80088e4:	2b40      	cmp	r3, #64	; 0x40
 80088e6:	d058      	beq.n	800899a <HAL_TIM_ConfigClockSource+0x13e>
 80088e8:	2b40      	cmp	r3, #64	; 0x40
 80088ea:	d86f      	bhi.n	80089cc <HAL_TIM_ConfigClockSource+0x170>
 80088ec:	2b30      	cmp	r3, #48	; 0x30
 80088ee:	d064      	beq.n	80089ba <HAL_TIM_ConfigClockSource+0x15e>
 80088f0:	2b30      	cmp	r3, #48	; 0x30
 80088f2:	d86b      	bhi.n	80089cc <HAL_TIM_ConfigClockSource+0x170>
 80088f4:	2b20      	cmp	r3, #32
 80088f6:	d060      	beq.n	80089ba <HAL_TIM_ConfigClockSource+0x15e>
 80088f8:	2b20      	cmp	r3, #32
 80088fa:	d867      	bhi.n	80089cc <HAL_TIM_ConfigClockSource+0x170>
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d05c      	beq.n	80089ba <HAL_TIM_ConfigClockSource+0x15e>
 8008900:	2b10      	cmp	r3, #16
 8008902:	d05a      	beq.n	80089ba <HAL_TIM_ConfigClockSource+0x15e>
 8008904:	e062      	b.n	80089cc <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800890e:	683b      	ldr	r3, [r7, #0]
 8008910:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008912:	683b      	ldr	r3, [r7, #0]
 8008914:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008916:	f000 f9b1 	bl	8008c7c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	689b      	ldr	r3, [r3, #8]
 8008920:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008928:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	68ba      	ldr	r2, [r7, #8]
 8008930:	609a      	str	r2, [r3, #8]
      break;
 8008932:	e04f      	b.n	80089d4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800893c:	683b      	ldr	r3, [r7, #0]
 800893e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008940:	683b      	ldr	r3, [r7, #0]
 8008942:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008944:	f000 f99a 	bl	8008c7c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	689a      	ldr	r2, [r3, #8]
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008956:	609a      	str	r2, [r3, #8]
      break;
 8008958:	e03c      	b.n	80089d4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008966:	461a      	mov	r2, r3
 8008968:	f000 f90e 	bl	8008b88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	2150      	movs	r1, #80	; 0x50
 8008972:	4618      	mov	r0, r3
 8008974:	f000 f967 	bl	8008c46 <TIM_ITRx_SetConfig>
      break;
 8008978:	e02c      	b.n	80089d4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008986:	461a      	mov	r2, r3
 8008988:	f000 f92d 	bl	8008be6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	2160      	movs	r1, #96	; 0x60
 8008992:	4618      	mov	r0, r3
 8008994:	f000 f957 	bl	8008c46 <TIM_ITRx_SetConfig>
      break;
 8008998:	e01c      	b.n	80089d4 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800899e:	683b      	ldr	r3, [r7, #0]
 80089a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80089a2:	683b      	ldr	r3, [r7, #0]
 80089a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80089a6:	461a      	mov	r2, r3
 80089a8:	f000 f8ee 	bl	8008b88 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	2140      	movs	r1, #64	; 0x40
 80089b2:	4618      	mov	r0, r3
 80089b4:	f000 f947 	bl	8008c46 <TIM_ITRx_SetConfig>
      break;
 80089b8:	e00c      	b.n	80089d4 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	681a      	ldr	r2, [r3, #0]
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	4619      	mov	r1, r3
 80089c4:	4610      	mov	r0, r2
 80089c6:	f000 f93e 	bl	8008c46 <TIM_ITRx_SetConfig>
      break;
 80089ca:	e003      	b.n	80089d4 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80089cc:	2301      	movs	r3, #1
 80089ce:	73fb      	strb	r3, [r7, #15]
      break;
 80089d0:	e000      	b.n	80089d4 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80089d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	2201      	movs	r2, #1
 80089d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2200      	movs	r2, #0
 80089e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80089e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80089e6:	4618      	mov	r0, r3
 80089e8:	3710      	adds	r7, #16
 80089ea:	46bd      	mov	sp, r7
 80089ec:	bd80      	pop	{r7, pc}

080089ee <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80089ee:	b480      	push	{r7}
 80089f0:	b083      	sub	sp, #12
 80089f2:	af00      	add	r7, sp, #0
 80089f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80089f6:	bf00      	nop
 80089f8:	370c      	adds	r7, #12
 80089fa:	46bd      	mov	sp, r7
 80089fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a00:	4770      	bx	lr

08008a02 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008a02:	b480      	push	{r7}
 8008a04:	b083      	sub	sp, #12
 8008a06:	af00      	add	r7, sp, #0
 8008a08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008a0a:	bf00      	nop
 8008a0c:	370c      	adds	r7, #12
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a14:	4770      	bx	lr

08008a16 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008a16:	b480      	push	{r7}
 8008a18:	b083      	sub	sp, #12
 8008a1a:	af00      	add	r7, sp, #0
 8008a1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008a1e:	bf00      	nop
 8008a20:	370c      	adds	r7, #12
 8008a22:	46bd      	mov	sp, r7
 8008a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a28:	4770      	bx	lr

08008a2a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008a2a:	b480      	push	{r7}
 8008a2c:	b083      	sub	sp, #12
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008a32:	bf00      	nop
 8008a34:	370c      	adds	r7, #12
 8008a36:	46bd      	mov	sp, r7
 8008a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a3c:	4770      	bx	lr

08008a3e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008a3e:	b480      	push	{r7}
 8008a40:	b083      	sub	sp, #12
 8008a42:	af00      	add	r7, sp, #0
 8008a44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008a46:	bf00      	nop
 8008a48:	370c      	adds	r7, #12
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a50:	4770      	bx	lr
	...

08008a54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008a54:	b480      	push	{r7}
 8008a56:	b085      	sub	sp, #20
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
 8008a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	4a40      	ldr	r2, [pc, #256]	; (8008b68 <TIM_Base_SetConfig+0x114>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d013      	beq.n	8008a94 <TIM_Base_SetConfig+0x40>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a72:	d00f      	beq.n	8008a94 <TIM_Base_SetConfig+0x40>
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	4a3d      	ldr	r2, [pc, #244]	; (8008b6c <TIM_Base_SetConfig+0x118>)
 8008a78:	4293      	cmp	r3, r2
 8008a7a:	d00b      	beq.n	8008a94 <TIM_Base_SetConfig+0x40>
 8008a7c:	687b      	ldr	r3, [r7, #4]
 8008a7e:	4a3c      	ldr	r2, [pc, #240]	; (8008b70 <TIM_Base_SetConfig+0x11c>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d007      	beq.n	8008a94 <TIM_Base_SetConfig+0x40>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	4a3b      	ldr	r2, [pc, #236]	; (8008b74 <TIM_Base_SetConfig+0x120>)
 8008a88:	4293      	cmp	r3, r2
 8008a8a:	d003      	beq.n	8008a94 <TIM_Base_SetConfig+0x40>
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	4a3a      	ldr	r2, [pc, #232]	; (8008b78 <TIM_Base_SetConfig+0x124>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d108      	bne.n	8008aa6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	685b      	ldr	r3, [r3, #4]
 8008aa0:	68fa      	ldr	r2, [r7, #12]
 8008aa2:	4313      	orrs	r3, r2
 8008aa4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	4a2f      	ldr	r2, [pc, #188]	; (8008b68 <TIM_Base_SetConfig+0x114>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d01f      	beq.n	8008aee <TIM_Base_SetConfig+0x9a>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ab4:	d01b      	beq.n	8008aee <TIM_Base_SetConfig+0x9a>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	4a2c      	ldr	r2, [pc, #176]	; (8008b6c <TIM_Base_SetConfig+0x118>)
 8008aba:	4293      	cmp	r3, r2
 8008abc:	d017      	beq.n	8008aee <TIM_Base_SetConfig+0x9a>
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	4a2b      	ldr	r2, [pc, #172]	; (8008b70 <TIM_Base_SetConfig+0x11c>)
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d013      	beq.n	8008aee <TIM_Base_SetConfig+0x9a>
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	4a2a      	ldr	r2, [pc, #168]	; (8008b74 <TIM_Base_SetConfig+0x120>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d00f      	beq.n	8008aee <TIM_Base_SetConfig+0x9a>
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	4a29      	ldr	r2, [pc, #164]	; (8008b78 <TIM_Base_SetConfig+0x124>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d00b      	beq.n	8008aee <TIM_Base_SetConfig+0x9a>
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	4a28      	ldr	r2, [pc, #160]	; (8008b7c <TIM_Base_SetConfig+0x128>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d007      	beq.n	8008aee <TIM_Base_SetConfig+0x9a>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	4a27      	ldr	r2, [pc, #156]	; (8008b80 <TIM_Base_SetConfig+0x12c>)
 8008ae2:	4293      	cmp	r3, r2
 8008ae4:	d003      	beq.n	8008aee <TIM_Base_SetConfig+0x9a>
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	4a26      	ldr	r2, [pc, #152]	; (8008b84 <TIM_Base_SetConfig+0x130>)
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d108      	bne.n	8008b00 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008af4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	68db      	ldr	r3, [r3, #12]
 8008afa:	68fa      	ldr	r2, [r7, #12]
 8008afc:	4313      	orrs	r3, r2
 8008afe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	695b      	ldr	r3, [r3, #20]
 8008b0a:	4313      	orrs	r3, r2
 8008b0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	68fa      	ldr	r2, [r7, #12]
 8008b12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	689a      	ldr	r2, [r3, #8]
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	681a      	ldr	r2, [r3, #0]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	4a10      	ldr	r2, [pc, #64]	; (8008b68 <TIM_Base_SetConfig+0x114>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d00f      	beq.n	8008b4c <TIM_Base_SetConfig+0xf8>
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	4a12      	ldr	r2, [pc, #72]	; (8008b78 <TIM_Base_SetConfig+0x124>)
 8008b30:	4293      	cmp	r3, r2
 8008b32:	d00b      	beq.n	8008b4c <TIM_Base_SetConfig+0xf8>
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	4a11      	ldr	r2, [pc, #68]	; (8008b7c <TIM_Base_SetConfig+0x128>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d007      	beq.n	8008b4c <TIM_Base_SetConfig+0xf8>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	4a10      	ldr	r2, [pc, #64]	; (8008b80 <TIM_Base_SetConfig+0x12c>)
 8008b40:	4293      	cmp	r3, r2
 8008b42:	d003      	beq.n	8008b4c <TIM_Base_SetConfig+0xf8>
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	4a0f      	ldr	r2, [pc, #60]	; (8008b84 <TIM_Base_SetConfig+0x130>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d103      	bne.n	8008b54 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	691a      	ldr	r2, [r3, #16]
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2201      	movs	r2, #1
 8008b58:	615a      	str	r2, [r3, #20]
}
 8008b5a:	bf00      	nop
 8008b5c:	3714      	adds	r7, #20
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b64:	4770      	bx	lr
 8008b66:	bf00      	nop
 8008b68:	40012c00 	.word	0x40012c00
 8008b6c:	40000400 	.word	0x40000400
 8008b70:	40000800 	.word	0x40000800
 8008b74:	40000c00 	.word	0x40000c00
 8008b78:	40013400 	.word	0x40013400
 8008b7c:	40014000 	.word	0x40014000
 8008b80:	40014400 	.word	0x40014400
 8008b84:	40014800 	.word	0x40014800

08008b88 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b88:	b480      	push	{r7}
 8008b8a:	b087      	sub	sp, #28
 8008b8c:	af00      	add	r7, sp, #0
 8008b8e:	60f8      	str	r0, [r7, #12]
 8008b90:	60b9      	str	r1, [r7, #8]
 8008b92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	6a1b      	ldr	r3, [r3, #32]
 8008b98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	6a1b      	ldr	r3, [r3, #32]
 8008b9e:	f023 0201 	bic.w	r2, r3, #1
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	699b      	ldr	r3, [r3, #24]
 8008baa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008bac:	693b      	ldr	r3, [r7, #16]
 8008bae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008bb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	011b      	lsls	r3, r3, #4
 8008bb8:	693a      	ldr	r2, [r7, #16]
 8008bba:	4313      	orrs	r3, r2
 8008bbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008bbe:	697b      	ldr	r3, [r7, #20]
 8008bc0:	f023 030a 	bic.w	r3, r3, #10
 8008bc4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008bc6:	697a      	ldr	r2, [r7, #20]
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	4313      	orrs	r3, r2
 8008bcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	693a      	ldr	r2, [r7, #16]
 8008bd2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	697a      	ldr	r2, [r7, #20]
 8008bd8:	621a      	str	r2, [r3, #32]
}
 8008bda:	bf00      	nop
 8008bdc:	371c      	adds	r7, #28
 8008bde:	46bd      	mov	sp, r7
 8008be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be4:	4770      	bx	lr

08008be6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008be6:	b480      	push	{r7}
 8008be8:	b087      	sub	sp, #28
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	60f8      	str	r0, [r7, #12]
 8008bee:	60b9      	str	r1, [r7, #8]
 8008bf0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	6a1b      	ldr	r3, [r3, #32]
 8008bf6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	6a1b      	ldr	r3, [r3, #32]
 8008bfc:	f023 0210 	bic.w	r2, r3, #16
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	699b      	ldr	r3, [r3, #24]
 8008c08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008c0a:	693b      	ldr	r3, [r7, #16]
 8008c0c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008c10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	031b      	lsls	r3, r3, #12
 8008c16:	693a      	ldr	r2, [r7, #16]
 8008c18:	4313      	orrs	r3, r2
 8008c1a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008c22:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	011b      	lsls	r3, r3, #4
 8008c28:	697a      	ldr	r2, [r7, #20]
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	693a      	ldr	r2, [r7, #16]
 8008c32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	697a      	ldr	r2, [r7, #20]
 8008c38:	621a      	str	r2, [r3, #32]
}
 8008c3a:	bf00      	nop
 8008c3c:	371c      	adds	r7, #28
 8008c3e:	46bd      	mov	sp, r7
 8008c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c44:	4770      	bx	lr

08008c46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008c46:	b480      	push	{r7}
 8008c48:	b085      	sub	sp, #20
 8008c4a:	af00      	add	r7, sp, #0
 8008c4c:	6078      	str	r0, [r7, #4]
 8008c4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	689b      	ldr	r3, [r3, #8]
 8008c54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008c5e:	683a      	ldr	r2, [r7, #0]
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	4313      	orrs	r3, r2
 8008c64:	f043 0307 	orr.w	r3, r3, #7
 8008c68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	609a      	str	r2, [r3, #8]
}
 8008c70:	bf00      	nop
 8008c72:	3714      	adds	r7, #20
 8008c74:	46bd      	mov	sp, r7
 8008c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c7a:	4770      	bx	lr

08008c7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008c7c:	b480      	push	{r7}
 8008c7e:	b087      	sub	sp, #28
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	60f8      	str	r0, [r7, #12]
 8008c84:	60b9      	str	r1, [r7, #8]
 8008c86:	607a      	str	r2, [r7, #4]
 8008c88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	689b      	ldr	r3, [r3, #8]
 8008c8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008c96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	021a      	lsls	r2, r3, #8
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	431a      	orrs	r2, r3
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	697a      	ldr	r2, [r7, #20]
 8008ca6:	4313      	orrs	r3, r2
 8008ca8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	697a      	ldr	r2, [r7, #20]
 8008cae:	609a      	str	r2, [r3, #8]
}
 8008cb0:	bf00      	nop
 8008cb2:	371c      	adds	r7, #28
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cba:	4770      	bx	lr

08008cbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008cbc:	b480      	push	{r7}
 8008cbe:	b085      	sub	sp, #20
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
 8008cc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ccc:	2b01      	cmp	r3, #1
 8008cce:	d101      	bne.n	8008cd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008cd0:	2302      	movs	r3, #2
 8008cd2:	e068      	b.n	8008da6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2201      	movs	r2, #1
 8008cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2202      	movs	r2, #2
 8008ce0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	685b      	ldr	r3, [r3, #4]
 8008cea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	689b      	ldr	r3, [r3, #8]
 8008cf2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	4a2e      	ldr	r2, [pc, #184]	; (8008db4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008cfa:	4293      	cmp	r3, r2
 8008cfc:	d004      	beq.n	8008d08 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	4a2d      	ldr	r2, [pc, #180]	; (8008db8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008d04:	4293      	cmp	r3, r2
 8008d06:	d108      	bne.n	8008d1a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008d0e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	685b      	ldr	r3, [r3, #4]
 8008d14:	68fa      	ldr	r2, [r7, #12]
 8008d16:	4313      	orrs	r3, r2
 8008d18:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d20:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	68fa      	ldr	r2, [r7, #12]
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	681b      	ldr	r3, [r3, #0]
 8008d30:	68fa      	ldr	r2, [r7, #12]
 8008d32:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	4a1e      	ldr	r2, [pc, #120]	; (8008db4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d01d      	beq.n	8008d7a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d46:	d018      	beq.n	8008d7a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	4a1b      	ldr	r2, [pc, #108]	; (8008dbc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008d4e:	4293      	cmp	r3, r2
 8008d50:	d013      	beq.n	8008d7a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	4a1a      	ldr	r2, [pc, #104]	; (8008dc0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008d58:	4293      	cmp	r3, r2
 8008d5a:	d00e      	beq.n	8008d7a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	4a18      	ldr	r2, [pc, #96]	; (8008dc4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008d62:	4293      	cmp	r3, r2
 8008d64:	d009      	beq.n	8008d7a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4a13      	ldr	r2, [pc, #76]	; (8008db8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d004      	beq.n	8008d7a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	681b      	ldr	r3, [r3, #0]
 8008d74:	4a14      	ldr	r2, [pc, #80]	; (8008dc8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008d76:	4293      	cmp	r3, r2
 8008d78:	d10c      	bne.n	8008d94 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008d7a:	68bb      	ldr	r3, [r7, #8]
 8008d7c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008d80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008d82:	683b      	ldr	r3, [r7, #0]
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	68ba      	ldr	r2, [r7, #8]
 8008d88:	4313      	orrs	r3, r2
 8008d8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	68ba      	ldr	r2, [r7, #8]
 8008d92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2201      	movs	r2, #1
 8008d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2200      	movs	r2, #0
 8008da0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008da4:	2300      	movs	r3, #0
}
 8008da6:	4618      	mov	r0, r3
 8008da8:	3714      	adds	r7, #20
 8008daa:	46bd      	mov	sp, r7
 8008dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db0:	4770      	bx	lr
 8008db2:	bf00      	nop
 8008db4:	40012c00 	.word	0x40012c00
 8008db8:	40013400 	.word	0x40013400
 8008dbc:	40000400 	.word	0x40000400
 8008dc0:	40000800 	.word	0x40000800
 8008dc4:	40000c00 	.word	0x40000c00
 8008dc8:	40014000 	.word	0x40014000

08008dcc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008dcc:	b480      	push	{r7}
 8008dce:	b083      	sub	sp, #12
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008dd4:	bf00      	nop
 8008dd6:	370c      	adds	r7, #12
 8008dd8:	46bd      	mov	sp, r7
 8008dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dde:	4770      	bx	lr

08008de0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008de0:	b480      	push	{r7}
 8008de2:	b083      	sub	sp, #12
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008de8:	bf00      	nop
 8008dea:	370c      	adds	r7, #12
 8008dec:	46bd      	mov	sp, r7
 8008dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008df2:	4770      	bx	lr

08008df4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008df4:	b480      	push	{r7}
 8008df6:	b083      	sub	sp, #12
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008dfc:	bf00      	nop
 8008dfe:	370c      	adds	r7, #12
 8008e00:	46bd      	mov	sp, r7
 8008e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e06:	4770      	bx	lr

08008e08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b082      	sub	sp, #8
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d101      	bne.n	8008e1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008e16:	2301      	movs	r3, #1
 8008e18:	e040      	b.n	8008e9c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d106      	bne.n	8008e30 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	2200      	movs	r2, #0
 8008e26:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f7fb f8c2 	bl	8003fb4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	2224      	movs	r2, #36	; 0x24
 8008e34:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	681a      	ldr	r2, [r3, #0]
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f022 0201 	bic.w	r2, r2, #1
 8008e44:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d002      	beq.n	8008e54 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8008e4e:	6878      	ldr	r0, [r7, #4]
 8008e50:	f000 fc34 	bl	80096bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008e54:	6878      	ldr	r0, [r7, #4]
 8008e56:	f000 f979 	bl	800914c <UART_SetConfig>
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d101      	bne.n	8008e64 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8008e60:	2301      	movs	r3, #1
 8008e62:	e01b      	b.n	8008e9c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	685a      	ldr	r2, [r3, #4]
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008e72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	689a      	ldr	r2, [r3, #8]
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008e82:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	681a      	ldr	r2, [r3, #0]
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f042 0201 	orr.w	r2, r2, #1
 8008e92:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008e94:	6878      	ldr	r0, [r7, #4]
 8008e96:	f000 fcb3 	bl	8009800 <UART_CheckIdleState>
 8008e9a:	4603      	mov	r3, r0
}
 8008e9c:	4618      	mov	r0, r3
 8008e9e:	3708      	adds	r7, #8
 8008ea0:	46bd      	mov	sp, r7
 8008ea2:	bd80      	pop	{r7, pc}

08008ea4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b08a      	sub	sp, #40	; 0x28
 8008ea8:	af02      	add	r7, sp, #8
 8008eaa:	60f8      	str	r0, [r7, #12]
 8008eac:	60b9      	str	r1, [r7, #8]
 8008eae:	603b      	str	r3, [r7, #0]
 8008eb0:	4613      	mov	r3, r2
 8008eb2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008eb8:	2b20      	cmp	r3, #32
 8008eba:	d178      	bne.n	8008fae <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d002      	beq.n	8008ec8 <HAL_UART_Transmit+0x24>
 8008ec2:	88fb      	ldrh	r3, [r7, #6]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d101      	bne.n	8008ecc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008ec8:	2301      	movs	r3, #1
 8008eca:	e071      	b.n	8008fb0 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	2221      	movs	r2, #33	; 0x21
 8008ed8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008eda:	f7fb f9eb 	bl	80042b4 <HAL_GetTick>
 8008ede:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	88fa      	ldrh	r2, [r7, #6]
 8008ee4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	88fa      	ldrh	r2, [r7, #6]
 8008eec:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	689b      	ldr	r3, [r3, #8]
 8008ef4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ef8:	d108      	bne.n	8008f0c <HAL_UART_Transmit+0x68>
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	691b      	ldr	r3, [r3, #16]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d104      	bne.n	8008f0c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8008f02:	2300      	movs	r3, #0
 8008f04:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	61bb      	str	r3, [r7, #24]
 8008f0a:	e003      	b.n	8008f14 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008f10:	2300      	movs	r3, #0
 8008f12:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008f14:	e030      	b.n	8008f78 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	9300      	str	r3, [sp, #0]
 8008f1a:	697b      	ldr	r3, [r7, #20]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	2180      	movs	r1, #128	; 0x80
 8008f20:	68f8      	ldr	r0, [r7, #12]
 8008f22:	f000 fd15 	bl	8009950 <UART_WaitOnFlagUntilTimeout>
 8008f26:	4603      	mov	r3, r0
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d004      	beq.n	8008f36 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	2220      	movs	r2, #32
 8008f30:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8008f32:	2303      	movs	r3, #3
 8008f34:	e03c      	b.n	8008fb0 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8008f36:	69fb      	ldr	r3, [r7, #28]
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d10b      	bne.n	8008f54 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008f3c:	69bb      	ldr	r3, [r7, #24]
 8008f3e:	881a      	ldrh	r2, [r3, #0]
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008f48:	b292      	uxth	r2, r2
 8008f4a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008f4c:	69bb      	ldr	r3, [r7, #24]
 8008f4e:	3302      	adds	r3, #2
 8008f50:	61bb      	str	r3, [r7, #24]
 8008f52:	e008      	b.n	8008f66 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008f54:	69fb      	ldr	r3, [r7, #28]
 8008f56:	781a      	ldrb	r2, [r3, #0]
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	b292      	uxth	r2, r2
 8008f5e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008f60:	69fb      	ldr	r3, [r7, #28]
 8008f62:	3301      	adds	r3, #1
 8008f64:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008f6c:	b29b      	uxth	r3, r3
 8008f6e:	3b01      	subs	r3, #1
 8008f70:	b29a      	uxth	r2, r3
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008f7e:	b29b      	uxth	r3, r3
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d1c8      	bne.n	8008f16 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	9300      	str	r3, [sp, #0]
 8008f88:	697b      	ldr	r3, [r7, #20]
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	2140      	movs	r1, #64	; 0x40
 8008f8e:	68f8      	ldr	r0, [r7, #12]
 8008f90:	f000 fcde 	bl	8009950 <UART_WaitOnFlagUntilTimeout>
 8008f94:	4603      	mov	r3, r0
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d004      	beq.n	8008fa4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	2220      	movs	r2, #32
 8008f9e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8008fa0:	2303      	movs	r3, #3
 8008fa2:	e005      	b.n	8008fb0 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	2220      	movs	r2, #32
 8008fa8:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8008faa:	2300      	movs	r3, #0
 8008fac:	e000      	b.n	8008fb0 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8008fae:	2302      	movs	r3, #2
  }
}
 8008fb0:	4618      	mov	r0, r3
 8008fb2:	3720      	adds	r7, #32
 8008fb4:	46bd      	mov	sp, r7
 8008fb6:	bd80      	pop	{r7, pc}

08008fb8 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008fb8:	b580      	push	{r7, lr}
 8008fba:	b08a      	sub	sp, #40	; 0x28
 8008fbc:	af02      	add	r7, sp, #8
 8008fbe:	60f8      	str	r0, [r7, #12]
 8008fc0:	60b9      	str	r1, [r7, #8]
 8008fc2:	603b      	str	r3, [r7, #0]
 8008fc4:	4613      	mov	r3, r2
 8008fc6:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008fce:	2b20      	cmp	r3, #32
 8008fd0:	f040 80b6 	bne.w	8009140 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8008fd4:	68bb      	ldr	r3, [r7, #8]
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d002      	beq.n	8008fe0 <HAL_UART_Receive+0x28>
 8008fda:	88fb      	ldrh	r3, [r7, #6]
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d101      	bne.n	8008fe4 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	e0ae      	b.n	8009142 <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	2222      	movs	r2, #34	; 0x22
 8008ff0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008ffa:	f7fb f95b 	bl	80042b4 <HAL_GetTick>
 8008ffe:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	88fa      	ldrh	r2, [r7, #6]
 8009004:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	88fa      	ldrh	r2, [r7, #6]
 800900c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	689b      	ldr	r3, [r3, #8]
 8009014:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009018:	d10e      	bne.n	8009038 <HAL_UART_Receive+0x80>
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	691b      	ldr	r3, [r3, #16]
 800901e:	2b00      	cmp	r3, #0
 8009020:	d105      	bne.n	800902e <HAL_UART_Receive+0x76>
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	f240 12ff 	movw	r2, #511	; 0x1ff
 8009028:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800902c:	e02d      	b.n	800908a <HAL_UART_Receive+0xd2>
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	22ff      	movs	r2, #255	; 0xff
 8009032:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009036:	e028      	b.n	800908a <HAL_UART_Receive+0xd2>
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	689b      	ldr	r3, [r3, #8]
 800903c:	2b00      	cmp	r3, #0
 800903e:	d10d      	bne.n	800905c <HAL_UART_Receive+0xa4>
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	691b      	ldr	r3, [r3, #16]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d104      	bne.n	8009052 <HAL_UART_Receive+0x9a>
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	22ff      	movs	r2, #255	; 0xff
 800904c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009050:	e01b      	b.n	800908a <HAL_UART_Receive+0xd2>
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	227f      	movs	r2, #127	; 0x7f
 8009056:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800905a:	e016      	b.n	800908a <HAL_UART_Receive+0xd2>
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	689b      	ldr	r3, [r3, #8]
 8009060:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009064:	d10d      	bne.n	8009082 <HAL_UART_Receive+0xca>
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	691b      	ldr	r3, [r3, #16]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d104      	bne.n	8009078 <HAL_UART_Receive+0xc0>
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	227f      	movs	r2, #127	; 0x7f
 8009072:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009076:	e008      	b.n	800908a <HAL_UART_Receive+0xd2>
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	223f      	movs	r2, #63	; 0x3f
 800907c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009080:	e003      	b.n	800908a <HAL_UART_Receive+0xd2>
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	2200      	movs	r2, #0
 8009086:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009090:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	689b      	ldr	r3, [r3, #8]
 8009096:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800909a:	d108      	bne.n	80090ae <HAL_UART_Receive+0xf6>
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	691b      	ldr	r3, [r3, #16]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d104      	bne.n	80090ae <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 80090a4:	2300      	movs	r3, #0
 80090a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80090a8:	68bb      	ldr	r3, [r7, #8]
 80090aa:	61bb      	str	r3, [r7, #24]
 80090ac:	e003      	b.n	80090b6 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 80090ae:	68bb      	ldr	r3, [r7, #8]
 80090b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80090b2:	2300      	movs	r3, #0
 80090b4:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80090b6:	e037      	b.n	8009128 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80090b8:	683b      	ldr	r3, [r7, #0]
 80090ba:	9300      	str	r3, [sp, #0]
 80090bc:	697b      	ldr	r3, [r7, #20]
 80090be:	2200      	movs	r2, #0
 80090c0:	2120      	movs	r1, #32
 80090c2:	68f8      	ldr	r0, [r7, #12]
 80090c4:	f000 fc44 	bl	8009950 <UART_WaitOnFlagUntilTimeout>
 80090c8:	4603      	mov	r3, r0
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d005      	beq.n	80090da <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	2220      	movs	r2, #32
 80090d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80090d6:	2303      	movs	r3, #3
 80090d8:	e033      	b.n	8009142 <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 80090da:	69fb      	ldr	r3, [r7, #28]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d10c      	bne.n	80090fa <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80090e6:	b29a      	uxth	r2, r3
 80090e8:	8a7b      	ldrh	r3, [r7, #18]
 80090ea:	4013      	ands	r3, r2
 80090ec:	b29a      	uxth	r2, r3
 80090ee:	69bb      	ldr	r3, [r7, #24]
 80090f0:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80090f2:	69bb      	ldr	r3, [r7, #24]
 80090f4:	3302      	adds	r3, #2
 80090f6:	61bb      	str	r3, [r7, #24]
 80090f8:	e00d      	b.n	8009116 <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009100:	b29b      	uxth	r3, r3
 8009102:	b2da      	uxtb	r2, r3
 8009104:	8a7b      	ldrh	r3, [r7, #18]
 8009106:	b2db      	uxtb	r3, r3
 8009108:	4013      	ands	r3, r2
 800910a:	b2da      	uxtb	r2, r3
 800910c:	69fb      	ldr	r3, [r7, #28]
 800910e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8009110:	69fb      	ldr	r3, [r7, #28]
 8009112:	3301      	adds	r3, #1
 8009114:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800911c:	b29b      	uxth	r3, r3
 800911e:	3b01      	subs	r3, #1
 8009120:	b29a      	uxth	r2, r3
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8009128:	68fb      	ldr	r3, [r7, #12]
 800912a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800912e:	b29b      	uxth	r3, r3
 8009130:	2b00      	cmp	r3, #0
 8009132:	d1c1      	bne.n	80090b8 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	2220      	movs	r2, #32
 8009138:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 800913c:	2300      	movs	r3, #0
 800913e:	e000      	b.n	8009142 <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8009140:	2302      	movs	r3, #2
  }
}
 8009142:	4618      	mov	r0, r3
 8009144:	3720      	adds	r7, #32
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}
	...

0800914c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800914c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009150:	b08a      	sub	sp, #40	; 0x28
 8009152:	af00      	add	r7, sp, #0
 8009154:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009156:	2300      	movs	r3, #0
 8009158:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	689a      	ldr	r2, [r3, #8]
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	691b      	ldr	r3, [r3, #16]
 8009164:	431a      	orrs	r2, r3
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	695b      	ldr	r3, [r3, #20]
 800916a:	431a      	orrs	r2, r3
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	69db      	ldr	r3, [r3, #28]
 8009170:	4313      	orrs	r3, r2
 8009172:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	681a      	ldr	r2, [r3, #0]
 800917a:	4ba4      	ldr	r3, [pc, #656]	; (800940c <UART_SetConfig+0x2c0>)
 800917c:	4013      	ands	r3, r2
 800917e:	68fa      	ldr	r2, [r7, #12]
 8009180:	6812      	ldr	r2, [r2, #0]
 8009182:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009184:	430b      	orrs	r3, r1
 8009186:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	685b      	ldr	r3, [r3, #4]
 800918e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	68da      	ldr	r2, [r3, #12]
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	430a      	orrs	r2, r1
 800919c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	699b      	ldr	r3, [r3, #24]
 80091a2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	4a99      	ldr	r2, [pc, #612]	; (8009410 <UART_SetConfig+0x2c4>)
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d004      	beq.n	80091b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	6a1b      	ldr	r3, [r3, #32]
 80091b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091b4:	4313      	orrs	r3, r2
 80091b6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	689b      	ldr	r3, [r3, #8]
 80091be:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091c8:	430a      	orrs	r2, r1
 80091ca:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	4a90      	ldr	r2, [pc, #576]	; (8009414 <UART_SetConfig+0x2c8>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d126      	bne.n	8009224 <UART_SetConfig+0xd8>
 80091d6:	4b90      	ldr	r3, [pc, #576]	; (8009418 <UART_SetConfig+0x2cc>)
 80091d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091dc:	f003 0303 	and.w	r3, r3, #3
 80091e0:	2b03      	cmp	r3, #3
 80091e2:	d81b      	bhi.n	800921c <UART_SetConfig+0xd0>
 80091e4:	a201      	add	r2, pc, #4	; (adr r2, 80091ec <UART_SetConfig+0xa0>)
 80091e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091ea:	bf00      	nop
 80091ec:	080091fd 	.word	0x080091fd
 80091f0:	0800920d 	.word	0x0800920d
 80091f4:	08009205 	.word	0x08009205
 80091f8:	08009215 	.word	0x08009215
 80091fc:	2301      	movs	r3, #1
 80091fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009202:	e116      	b.n	8009432 <UART_SetConfig+0x2e6>
 8009204:	2302      	movs	r3, #2
 8009206:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800920a:	e112      	b.n	8009432 <UART_SetConfig+0x2e6>
 800920c:	2304      	movs	r3, #4
 800920e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009212:	e10e      	b.n	8009432 <UART_SetConfig+0x2e6>
 8009214:	2308      	movs	r3, #8
 8009216:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800921a:	e10a      	b.n	8009432 <UART_SetConfig+0x2e6>
 800921c:	2310      	movs	r3, #16
 800921e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009222:	e106      	b.n	8009432 <UART_SetConfig+0x2e6>
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	4a7c      	ldr	r2, [pc, #496]	; (800941c <UART_SetConfig+0x2d0>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d138      	bne.n	80092a0 <UART_SetConfig+0x154>
 800922e:	4b7a      	ldr	r3, [pc, #488]	; (8009418 <UART_SetConfig+0x2cc>)
 8009230:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009234:	f003 030c 	and.w	r3, r3, #12
 8009238:	2b0c      	cmp	r3, #12
 800923a:	d82d      	bhi.n	8009298 <UART_SetConfig+0x14c>
 800923c:	a201      	add	r2, pc, #4	; (adr r2, 8009244 <UART_SetConfig+0xf8>)
 800923e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009242:	bf00      	nop
 8009244:	08009279 	.word	0x08009279
 8009248:	08009299 	.word	0x08009299
 800924c:	08009299 	.word	0x08009299
 8009250:	08009299 	.word	0x08009299
 8009254:	08009289 	.word	0x08009289
 8009258:	08009299 	.word	0x08009299
 800925c:	08009299 	.word	0x08009299
 8009260:	08009299 	.word	0x08009299
 8009264:	08009281 	.word	0x08009281
 8009268:	08009299 	.word	0x08009299
 800926c:	08009299 	.word	0x08009299
 8009270:	08009299 	.word	0x08009299
 8009274:	08009291 	.word	0x08009291
 8009278:	2300      	movs	r3, #0
 800927a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800927e:	e0d8      	b.n	8009432 <UART_SetConfig+0x2e6>
 8009280:	2302      	movs	r3, #2
 8009282:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009286:	e0d4      	b.n	8009432 <UART_SetConfig+0x2e6>
 8009288:	2304      	movs	r3, #4
 800928a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800928e:	e0d0      	b.n	8009432 <UART_SetConfig+0x2e6>
 8009290:	2308      	movs	r3, #8
 8009292:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009296:	e0cc      	b.n	8009432 <UART_SetConfig+0x2e6>
 8009298:	2310      	movs	r3, #16
 800929a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800929e:	e0c8      	b.n	8009432 <UART_SetConfig+0x2e6>
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	4a5e      	ldr	r2, [pc, #376]	; (8009420 <UART_SetConfig+0x2d4>)
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d125      	bne.n	80092f6 <UART_SetConfig+0x1aa>
 80092aa:	4b5b      	ldr	r3, [pc, #364]	; (8009418 <UART_SetConfig+0x2cc>)
 80092ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092b0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80092b4:	2b30      	cmp	r3, #48	; 0x30
 80092b6:	d016      	beq.n	80092e6 <UART_SetConfig+0x19a>
 80092b8:	2b30      	cmp	r3, #48	; 0x30
 80092ba:	d818      	bhi.n	80092ee <UART_SetConfig+0x1a2>
 80092bc:	2b20      	cmp	r3, #32
 80092be:	d00a      	beq.n	80092d6 <UART_SetConfig+0x18a>
 80092c0:	2b20      	cmp	r3, #32
 80092c2:	d814      	bhi.n	80092ee <UART_SetConfig+0x1a2>
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d002      	beq.n	80092ce <UART_SetConfig+0x182>
 80092c8:	2b10      	cmp	r3, #16
 80092ca:	d008      	beq.n	80092de <UART_SetConfig+0x192>
 80092cc:	e00f      	b.n	80092ee <UART_SetConfig+0x1a2>
 80092ce:	2300      	movs	r3, #0
 80092d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80092d4:	e0ad      	b.n	8009432 <UART_SetConfig+0x2e6>
 80092d6:	2302      	movs	r3, #2
 80092d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80092dc:	e0a9      	b.n	8009432 <UART_SetConfig+0x2e6>
 80092de:	2304      	movs	r3, #4
 80092e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80092e4:	e0a5      	b.n	8009432 <UART_SetConfig+0x2e6>
 80092e6:	2308      	movs	r3, #8
 80092e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80092ec:	e0a1      	b.n	8009432 <UART_SetConfig+0x2e6>
 80092ee:	2310      	movs	r3, #16
 80092f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80092f4:	e09d      	b.n	8009432 <UART_SetConfig+0x2e6>
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	4a4a      	ldr	r2, [pc, #296]	; (8009424 <UART_SetConfig+0x2d8>)
 80092fc:	4293      	cmp	r3, r2
 80092fe:	d125      	bne.n	800934c <UART_SetConfig+0x200>
 8009300:	4b45      	ldr	r3, [pc, #276]	; (8009418 <UART_SetConfig+0x2cc>)
 8009302:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009306:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800930a:	2bc0      	cmp	r3, #192	; 0xc0
 800930c:	d016      	beq.n	800933c <UART_SetConfig+0x1f0>
 800930e:	2bc0      	cmp	r3, #192	; 0xc0
 8009310:	d818      	bhi.n	8009344 <UART_SetConfig+0x1f8>
 8009312:	2b80      	cmp	r3, #128	; 0x80
 8009314:	d00a      	beq.n	800932c <UART_SetConfig+0x1e0>
 8009316:	2b80      	cmp	r3, #128	; 0x80
 8009318:	d814      	bhi.n	8009344 <UART_SetConfig+0x1f8>
 800931a:	2b00      	cmp	r3, #0
 800931c:	d002      	beq.n	8009324 <UART_SetConfig+0x1d8>
 800931e:	2b40      	cmp	r3, #64	; 0x40
 8009320:	d008      	beq.n	8009334 <UART_SetConfig+0x1e8>
 8009322:	e00f      	b.n	8009344 <UART_SetConfig+0x1f8>
 8009324:	2300      	movs	r3, #0
 8009326:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800932a:	e082      	b.n	8009432 <UART_SetConfig+0x2e6>
 800932c:	2302      	movs	r3, #2
 800932e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009332:	e07e      	b.n	8009432 <UART_SetConfig+0x2e6>
 8009334:	2304      	movs	r3, #4
 8009336:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800933a:	e07a      	b.n	8009432 <UART_SetConfig+0x2e6>
 800933c:	2308      	movs	r3, #8
 800933e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009342:	e076      	b.n	8009432 <UART_SetConfig+0x2e6>
 8009344:	2310      	movs	r3, #16
 8009346:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800934a:	e072      	b.n	8009432 <UART_SetConfig+0x2e6>
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	4a35      	ldr	r2, [pc, #212]	; (8009428 <UART_SetConfig+0x2dc>)
 8009352:	4293      	cmp	r3, r2
 8009354:	d12a      	bne.n	80093ac <UART_SetConfig+0x260>
 8009356:	4b30      	ldr	r3, [pc, #192]	; (8009418 <UART_SetConfig+0x2cc>)
 8009358:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800935c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009360:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009364:	d01a      	beq.n	800939c <UART_SetConfig+0x250>
 8009366:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800936a:	d81b      	bhi.n	80093a4 <UART_SetConfig+0x258>
 800936c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009370:	d00c      	beq.n	800938c <UART_SetConfig+0x240>
 8009372:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009376:	d815      	bhi.n	80093a4 <UART_SetConfig+0x258>
 8009378:	2b00      	cmp	r3, #0
 800937a:	d003      	beq.n	8009384 <UART_SetConfig+0x238>
 800937c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009380:	d008      	beq.n	8009394 <UART_SetConfig+0x248>
 8009382:	e00f      	b.n	80093a4 <UART_SetConfig+0x258>
 8009384:	2300      	movs	r3, #0
 8009386:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800938a:	e052      	b.n	8009432 <UART_SetConfig+0x2e6>
 800938c:	2302      	movs	r3, #2
 800938e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009392:	e04e      	b.n	8009432 <UART_SetConfig+0x2e6>
 8009394:	2304      	movs	r3, #4
 8009396:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800939a:	e04a      	b.n	8009432 <UART_SetConfig+0x2e6>
 800939c:	2308      	movs	r3, #8
 800939e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80093a2:	e046      	b.n	8009432 <UART_SetConfig+0x2e6>
 80093a4:	2310      	movs	r3, #16
 80093a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80093aa:	e042      	b.n	8009432 <UART_SetConfig+0x2e6>
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	4a17      	ldr	r2, [pc, #92]	; (8009410 <UART_SetConfig+0x2c4>)
 80093b2:	4293      	cmp	r3, r2
 80093b4:	d13a      	bne.n	800942c <UART_SetConfig+0x2e0>
 80093b6:	4b18      	ldr	r3, [pc, #96]	; (8009418 <UART_SetConfig+0x2cc>)
 80093b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093bc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80093c0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80093c4:	d01a      	beq.n	80093fc <UART_SetConfig+0x2b0>
 80093c6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80093ca:	d81b      	bhi.n	8009404 <UART_SetConfig+0x2b8>
 80093cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80093d0:	d00c      	beq.n	80093ec <UART_SetConfig+0x2a0>
 80093d2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80093d6:	d815      	bhi.n	8009404 <UART_SetConfig+0x2b8>
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d003      	beq.n	80093e4 <UART_SetConfig+0x298>
 80093dc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80093e0:	d008      	beq.n	80093f4 <UART_SetConfig+0x2a8>
 80093e2:	e00f      	b.n	8009404 <UART_SetConfig+0x2b8>
 80093e4:	2300      	movs	r3, #0
 80093e6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80093ea:	e022      	b.n	8009432 <UART_SetConfig+0x2e6>
 80093ec:	2302      	movs	r3, #2
 80093ee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80093f2:	e01e      	b.n	8009432 <UART_SetConfig+0x2e6>
 80093f4:	2304      	movs	r3, #4
 80093f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80093fa:	e01a      	b.n	8009432 <UART_SetConfig+0x2e6>
 80093fc:	2308      	movs	r3, #8
 80093fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009402:	e016      	b.n	8009432 <UART_SetConfig+0x2e6>
 8009404:	2310      	movs	r3, #16
 8009406:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800940a:	e012      	b.n	8009432 <UART_SetConfig+0x2e6>
 800940c:	efff69f3 	.word	0xefff69f3
 8009410:	40008000 	.word	0x40008000
 8009414:	40013800 	.word	0x40013800
 8009418:	40021000 	.word	0x40021000
 800941c:	40004400 	.word	0x40004400
 8009420:	40004800 	.word	0x40004800
 8009424:	40004c00 	.word	0x40004c00
 8009428:	40005000 	.word	0x40005000
 800942c:	2310      	movs	r3, #16
 800942e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	4a9f      	ldr	r2, [pc, #636]	; (80096b4 <UART_SetConfig+0x568>)
 8009438:	4293      	cmp	r3, r2
 800943a:	d17a      	bne.n	8009532 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800943c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009440:	2b08      	cmp	r3, #8
 8009442:	d824      	bhi.n	800948e <UART_SetConfig+0x342>
 8009444:	a201      	add	r2, pc, #4	; (adr r2, 800944c <UART_SetConfig+0x300>)
 8009446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800944a:	bf00      	nop
 800944c:	08009471 	.word	0x08009471
 8009450:	0800948f 	.word	0x0800948f
 8009454:	08009479 	.word	0x08009479
 8009458:	0800948f 	.word	0x0800948f
 800945c:	0800947f 	.word	0x0800947f
 8009460:	0800948f 	.word	0x0800948f
 8009464:	0800948f 	.word	0x0800948f
 8009468:	0800948f 	.word	0x0800948f
 800946c:	08009487 	.word	0x08009487
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009470:	f7fd feb2 	bl	80071d8 <HAL_RCC_GetPCLK1Freq>
 8009474:	61f8      	str	r0, [r7, #28]
        break;
 8009476:	e010      	b.n	800949a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009478:	4b8f      	ldr	r3, [pc, #572]	; (80096b8 <UART_SetConfig+0x56c>)
 800947a:	61fb      	str	r3, [r7, #28]
        break;
 800947c:	e00d      	b.n	800949a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800947e:	f7fd fe13 	bl	80070a8 <HAL_RCC_GetSysClockFreq>
 8009482:	61f8      	str	r0, [r7, #28]
        break;
 8009484:	e009      	b.n	800949a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009486:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800948a:	61fb      	str	r3, [r7, #28]
        break;
 800948c:	e005      	b.n	800949a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800948e:	2300      	movs	r3, #0
 8009490:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009492:	2301      	movs	r3, #1
 8009494:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009498:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800949a:	69fb      	ldr	r3, [r7, #28]
 800949c:	2b00      	cmp	r3, #0
 800949e:	f000 80fb 	beq.w	8009698 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	685a      	ldr	r2, [r3, #4]
 80094a6:	4613      	mov	r3, r2
 80094a8:	005b      	lsls	r3, r3, #1
 80094aa:	4413      	add	r3, r2
 80094ac:	69fa      	ldr	r2, [r7, #28]
 80094ae:	429a      	cmp	r2, r3
 80094b0:	d305      	bcc.n	80094be <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	685b      	ldr	r3, [r3, #4]
 80094b6:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80094b8:	69fa      	ldr	r2, [r7, #28]
 80094ba:	429a      	cmp	r2, r3
 80094bc:	d903      	bls.n	80094c6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 80094be:	2301      	movs	r3, #1
 80094c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80094c4:	e0e8      	b.n	8009698 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80094c6:	69fb      	ldr	r3, [r7, #28]
 80094c8:	2200      	movs	r2, #0
 80094ca:	461c      	mov	r4, r3
 80094cc:	4615      	mov	r5, r2
 80094ce:	f04f 0200 	mov.w	r2, #0
 80094d2:	f04f 0300 	mov.w	r3, #0
 80094d6:	022b      	lsls	r3, r5, #8
 80094d8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80094dc:	0222      	lsls	r2, r4, #8
 80094de:	68f9      	ldr	r1, [r7, #12]
 80094e0:	6849      	ldr	r1, [r1, #4]
 80094e2:	0849      	lsrs	r1, r1, #1
 80094e4:	2000      	movs	r0, #0
 80094e6:	4688      	mov	r8, r1
 80094e8:	4681      	mov	r9, r0
 80094ea:	eb12 0a08 	adds.w	sl, r2, r8
 80094ee:	eb43 0b09 	adc.w	fp, r3, r9
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	685b      	ldr	r3, [r3, #4]
 80094f6:	2200      	movs	r2, #0
 80094f8:	603b      	str	r3, [r7, #0]
 80094fa:	607a      	str	r2, [r7, #4]
 80094fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009500:	4650      	mov	r0, sl
 8009502:	4659      	mov	r1, fp
 8009504:	f7f7 fb60 	bl	8000bc8 <__aeabi_uldivmod>
 8009508:	4602      	mov	r2, r0
 800950a:	460b      	mov	r3, r1
 800950c:	4613      	mov	r3, r2
 800950e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009510:	69bb      	ldr	r3, [r7, #24]
 8009512:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009516:	d308      	bcc.n	800952a <UART_SetConfig+0x3de>
 8009518:	69bb      	ldr	r3, [r7, #24]
 800951a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800951e:	d204      	bcs.n	800952a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	69ba      	ldr	r2, [r7, #24]
 8009526:	60da      	str	r2, [r3, #12]
 8009528:	e0b6      	b.n	8009698 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800952a:	2301      	movs	r3, #1
 800952c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8009530:	e0b2      	b.n	8009698 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	69db      	ldr	r3, [r3, #28]
 8009536:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800953a:	d15e      	bne.n	80095fa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800953c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009540:	2b08      	cmp	r3, #8
 8009542:	d828      	bhi.n	8009596 <UART_SetConfig+0x44a>
 8009544:	a201      	add	r2, pc, #4	; (adr r2, 800954c <UART_SetConfig+0x400>)
 8009546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800954a:	bf00      	nop
 800954c:	08009571 	.word	0x08009571
 8009550:	08009579 	.word	0x08009579
 8009554:	08009581 	.word	0x08009581
 8009558:	08009597 	.word	0x08009597
 800955c:	08009587 	.word	0x08009587
 8009560:	08009597 	.word	0x08009597
 8009564:	08009597 	.word	0x08009597
 8009568:	08009597 	.word	0x08009597
 800956c:	0800958f 	.word	0x0800958f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009570:	f7fd fe32 	bl	80071d8 <HAL_RCC_GetPCLK1Freq>
 8009574:	61f8      	str	r0, [r7, #28]
        break;
 8009576:	e014      	b.n	80095a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009578:	f7fd fe44 	bl	8007204 <HAL_RCC_GetPCLK2Freq>
 800957c:	61f8      	str	r0, [r7, #28]
        break;
 800957e:	e010      	b.n	80095a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009580:	4b4d      	ldr	r3, [pc, #308]	; (80096b8 <UART_SetConfig+0x56c>)
 8009582:	61fb      	str	r3, [r7, #28]
        break;
 8009584:	e00d      	b.n	80095a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009586:	f7fd fd8f 	bl	80070a8 <HAL_RCC_GetSysClockFreq>
 800958a:	61f8      	str	r0, [r7, #28]
        break;
 800958c:	e009      	b.n	80095a2 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800958e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009592:	61fb      	str	r3, [r7, #28]
        break;
 8009594:	e005      	b.n	80095a2 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8009596:	2300      	movs	r3, #0
 8009598:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800959a:	2301      	movs	r3, #1
 800959c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 80095a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80095a2:	69fb      	ldr	r3, [r7, #28]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d077      	beq.n	8009698 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80095a8:	69fb      	ldr	r3, [r7, #28]
 80095aa:	005a      	lsls	r2, r3, #1
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	685b      	ldr	r3, [r3, #4]
 80095b0:	085b      	lsrs	r3, r3, #1
 80095b2:	441a      	add	r2, r3
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	685b      	ldr	r3, [r3, #4]
 80095b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80095bc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80095be:	69bb      	ldr	r3, [r7, #24]
 80095c0:	2b0f      	cmp	r3, #15
 80095c2:	d916      	bls.n	80095f2 <UART_SetConfig+0x4a6>
 80095c4:	69bb      	ldr	r3, [r7, #24]
 80095c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80095ca:	d212      	bcs.n	80095f2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80095cc:	69bb      	ldr	r3, [r7, #24]
 80095ce:	b29b      	uxth	r3, r3
 80095d0:	f023 030f 	bic.w	r3, r3, #15
 80095d4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80095d6:	69bb      	ldr	r3, [r7, #24]
 80095d8:	085b      	lsrs	r3, r3, #1
 80095da:	b29b      	uxth	r3, r3
 80095dc:	f003 0307 	and.w	r3, r3, #7
 80095e0:	b29a      	uxth	r2, r3
 80095e2:	8afb      	ldrh	r3, [r7, #22]
 80095e4:	4313      	orrs	r3, r2
 80095e6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	8afa      	ldrh	r2, [r7, #22]
 80095ee:	60da      	str	r2, [r3, #12]
 80095f0:	e052      	b.n	8009698 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80095f2:	2301      	movs	r3, #1
 80095f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80095f8:	e04e      	b.n	8009698 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80095fa:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80095fe:	2b08      	cmp	r3, #8
 8009600:	d827      	bhi.n	8009652 <UART_SetConfig+0x506>
 8009602:	a201      	add	r2, pc, #4	; (adr r2, 8009608 <UART_SetConfig+0x4bc>)
 8009604:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009608:	0800962d 	.word	0x0800962d
 800960c:	08009635 	.word	0x08009635
 8009610:	0800963d 	.word	0x0800963d
 8009614:	08009653 	.word	0x08009653
 8009618:	08009643 	.word	0x08009643
 800961c:	08009653 	.word	0x08009653
 8009620:	08009653 	.word	0x08009653
 8009624:	08009653 	.word	0x08009653
 8009628:	0800964b 	.word	0x0800964b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800962c:	f7fd fdd4 	bl	80071d8 <HAL_RCC_GetPCLK1Freq>
 8009630:	61f8      	str	r0, [r7, #28]
        break;
 8009632:	e014      	b.n	800965e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009634:	f7fd fde6 	bl	8007204 <HAL_RCC_GetPCLK2Freq>
 8009638:	61f8      	str	r0, [r7, #28]
        break;
 800963a:	e010      	b.n	800965e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800963c:	4b1e      	ldr	r3, [pc, #120]	; (80096b8 <UART_SetConfig+0x56c>)
 800963e:	61fb      	str	r3, [r7, #28]
        break;
 8009640:	e00d      	b.n	800965e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009642:	f7fd fd31 	bl	80070a8 <HAL_RCC_GetSysClockFreq>
 8009646:	61f8      	str	r0, [r7, #28]
        break;
 8009648:	e009      	b.n	800965e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800964a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800964e:	61fb      	str	r3, [r7, #28]
        break;
 8009650:	e005      	b.n	800965e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8009652:	2300      	movs	r3, #0
 8009654:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009656:	2301      	movs	r3, #1
 8009658:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800965c:	bf00      	nop
    }

    if (pclk != 0U)
 800965e:	69fb      	ldr	r3, [r7, #28]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d019      	beq.n	8009698 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	685b      	ldr	r3, [r3, #4]
 8009668:	085a      	lsrs	r2, r3, #1
 800966a:	69fb      	ldr	r3, [r7, #28]
 800966c:	441a      	add	r2, r3
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	685b      	ldr	r3, [r3, #4]
 8009672:	fbb2 f3f3 	udiv	r3, r2, r3
 8009676:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009678:	69bb      	ldr	r3, [r7, #24]
 800967a:	2b0f      	cmp	r3, #15
 800967c:	d909      	bls.n	8009692 <UART_SetConfig+0x546>
 800967e:	69bb      	ldr	r3, [r7, #24]
 8009680:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009684:	d205      	bcs.n	8009692 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009686:	69bb      	ldr	r3, [r7, #24]
 8009688:	b29a      	uxth	r2, r3
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	60da      	str	r2, [r3, #12]
 8009690:	e002      	b.n	8009698 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8009692:	2301      	movs	r3, #1
 8009694:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	2200      	movs	r2, #0
 800969c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	2200      	movs	r2, #0
 80096a2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80096a4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	3728      	adds	r7, #40	; 0x28
 80096ac:	46bd      	mov	sp, r7
 80096ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80096b2:	bf00      	nop
 80096b4:	40008000 	.word	0x40008000
 80096b8:	00f42400 	.word	0x00f42400

080096bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80096bc:	b480      	push	{r7}
 80096be:	b083      	sub	sp, #12
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096c8:	f003 0308 	and.w	r3, r3, #8
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d00a      	beq.n	80096e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	685b      	ldr	r3, [r3, #4]
 80096d6:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	430a      	orrs	r2, r1
 80096e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ea:	f003 0301 	and.w	r3, r3, #1
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d00a      	beq.n	8009708 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	685b      	ldr	r3, [r3, #4]
 80096f8:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	430a      	orrs	r2, r1
 8009706:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800970c:	f003 0302 	and.w	r3, r3, #2
 8009710:	2b00      	cmp	r3, #0
 8009712:	d00a      	beq.n	800972a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	685b      	ldr	r3, [r3, #4]
 800971a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	430a      	orrs	r2, r1
 8009728:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800972e:	f003 0304 	and.w	r3, r3, #4
 8009732:	2b00      	cmp	r3, #0
 8009734:	d00a      	beq.n	800974c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	685b      	ldr	r3, [r3, #4]
 800973c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	430a      	orrs	r2, r1
 800974a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009750:	f003 0310 	and.w	r3, r3, #16
 8009754:	2b00      	cmp	r3, #0
 8009756:	d00a      	beq.n	800976e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	689b      	ldr	r3, [r3, #8]
 800975e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	430a      	orrs	r2, r1
 800976c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009772:	f003 0320 	and.w	r3, r3, #32
 8009776:	2b00      	cmp	r3, #0
 8009778:	d00a      	beq.n	8009790 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	689b      	ldr	r3, [r3, #8]
 8009780:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	430a      	orrs	r2, r1
 800978e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009794:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009798:	2b00      	cmp	r3, #0
 800979a:	d01a      	beq.n	80097d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	685b      	ldr	r3, [r3, #4]
 80097a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	430a      	orrs	r2, r1
 80097b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80097ba:	d10a      	bne.n	80097d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	685b      	ldr	r3, [r3, #4]
 80097c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	430a      	orrs	r2, r1
 80097d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d00a      	beq.n	80097f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	685b      	ldr	r3, [r3, #4]
 80097e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	430a      	orrs	r2, r1
 80097f2:	605a      	str	r2, [r3, #4]
  }
}
 80097f4:	bf00      	nop
 80097f6:	370c      	adds	r7, #12
 80097f8:	46bd      	mov	sp, r7
 80097fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fe:	4770      	bx	lr

08009800 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009800:	b580      	push	{r7, lr}
 8009802:	b098      	sub	sp, #96	; 0x60
 8009804:	af02      	add	r7, sp, #8
 8009806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2200      	movs	r2, #0
 800980c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009810:	f7fa fd50 	bl	80042b4 <HAL_GetTick>
 8009814:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	681b      	ldr	r3, [r3, #0]
 800981c:	f003 0308 	and.w	r3, r3, #8
 8009820:	2b08      	cmp	r3, #8
 8009822:	d12e      	bne.n	8009882 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009824:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009828:	9300      	str	r3, [sp, #0]
 800982a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800982c:	2200      	movs	r2, #0
 800982e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009832:	6878      	ldr	r0, [r7, #4]
 8009834:	f000 f88c 	bl	8009950 <UART_WaitOnFlagUntilTimeout>
 8009838:	4603      	mov	r3, r0
 800983a:	2b00      	cmp	r3, #0
 800983c:	d021      	beq.n	8009882 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009846:	e853 3f00 	ldrex	r3, [r3]
 800984a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800984c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800984e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009852:	653b      	str	r3, [r7, #80]	; 0x50
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	461a      	mov	r2, r3
 800985a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800985c:	647b      	str	r3, [r7, #68]	; 0x44
 800985e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009860:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009862:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009864:	e841 2300 	strex	r3, r2, [r1]
 8009868:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800986a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800986c:	2b00      	cmp	r3, #0
 800986e:	d1e6      	bne.n	800983e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2220      	movs	r2, #32
 8009874:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	2200      	movs	r2, #0
 800987a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800987e:	2303      	movs	r3, #3
 8009880:	e062      	b.n	8009948 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	f003 0304 	and.w	r3, r3, #4
 800988c:	2b04      	cmp	r3, #4
 800988e:	d149      	bne.n	8009924 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009890:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009894:	9300      	str	r3, [sp, #0]
 8009896:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009898:	2200      	movs	r2, #0
 800989a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f000 f856 	bl	8009950 <UART_WaitOnFlagUntilTimeout>
 80098a4:	4603      	mov	r3, r0
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d03c      	beq.n	8009924 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098b2:	e853 3f00 	ldrex	r3, [r3]
 80098b6:	623b      	str	r3, [r7, #32]
   return(result);
 80098b8:	6a3b      	ldr	r3, [r7, #32]
 80098ba:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80098be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	461a      	mov	r2, r3
 80098c6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80098c8:	633b      	str	r3, [r7, #48]	; 0x30
 80098ca:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098cc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80098ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80098d0:	e841 2300 	strex	r3, r2, [r1]
 80098d4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80098d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d1e6      	bne.n	80098aa <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	3308      	adds	r3, #8
 80098e2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098e4:	693b      	ldr	r3, [r7, #16]
 80098e6:	e853 3f00 	ldrex	r3, [r3]
 80098ea:	60fb      	str	r3, [r7, #12]
   return(result);
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	f023 0301 	bic.w	r3, r3, #1
 80098f2:	64bb      	str	r3, [r7, #72]	; 0x48
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	3308      	adds	r3, #8
 80098fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80098fc:	61fa      	str	r2, [r7, #28]
 80098fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009900:	69b9      	ldr	r1, [r7, #24]
 8009902:	69fa      	ldr	r2, [r7, #28]
 8009904:	e841 2300 	strex	r3, r2, [r1]
 8009908:	617b      	str	r3, [r7, #20]
   return(result);
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	2b00      	cmp	r3, #0
 800990e:	d1e5      	bne.n	80098dc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2220      	movs	r2, #32
 8009914:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2200      	movs	r2, #0
 800991c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009920:	2303      	movs	r3, #3
 8009922:	e011      	b.n	8009948 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2220      	movs	r2, #32
 8009928:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	2220      	movs	r2, #32
 800992e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	2200      	movs	r2, #0
 8009936:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2200      	movs	r2, #0
 800993c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2200      	movs	r2, #0
 8009942:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8009946:	2300      	movs	r3, #0
}
 8009948:	4618      	mov	r0, r3
 800994a:	3758      	adds	r7, #88	; 0x58
 800994c:	46bd      	mov	sp, r7
 800994e:	bd80      	pop	{r7, pc}

08009950 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009950:	b580      	push	{r7, lr}
 8009952:	b084      	sub	sp, #16
 8009954:	af00      	add	r7, sp, #0
 8009956:	60f8      	str	r0, [r7, #12]
 8009958:	60b9      	str	r1, [r7, #8]
 800995a:	603b      	str	r3, [r7, #0]
 800995c:	4613      	mov	r3, r2
 800995e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009960:	e049      	b.n	80099f6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009962:	69bb      	ldr	r3, [r7, #24]
 8009964:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009968:	d045      	beq.n	80099f6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800996a:	f7fa fca3 	bl	80042b4 <HAL_GetTick>
 800996e:	4602      	mov	r2, r0
 8009970:	683b      	ldr	r3, [r7, #0]
 8009972:	1ad3      	subs	r3, r2, r3
 8009974:	69ba      	ldr	r2, [r7, #24]
 8009976:	429a      	cmp	r2, r3
 8009978:	d302      	bcc.n	8009980 <UART_WaitOnFlagUntilTimeout+0x30>
 800997a:	69bb      	ldr	r3, [r7, #24]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d101      	bne.n	8009984 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009980:	2303      	movs	r3, #3
 8009982:	e048      	b.n	8009a16 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f003 0304 	and.w	r3, r3, #4
 800998e:	2b00      	cmp	r3, #0
 8009990:	d031      	beq.n	80099f6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	69db      	ldr	r3, [r3, #28]
 8009998:	f003 0308 	and.w	r3, r3, #8
 800999c:	2b08      	cmp	r3, #8
 800999e:	d110      	bne.n	80099c2 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	2208      	movs	r2, #8
 80099a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099a8:	68f8      	ldr	r0, [r7, #12]
 80099aa:	f000 f838 	bl	8009a1e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	2208      	movs	r2, #8
 80099b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	2200      	movs	r2, #0
 80099ba:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 80099be:	2301      	movs	r3, #1
 80099c0:	e029      	b.n	8009a16 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	69db      	ldr	r3, [r3, #28]
 80099c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80099cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80099d0:	d111      	bne.n	80099f6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80099da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80099dc:	68f8      	ldr	r0, [r7, #12]
 80099de:	f000 f81e 	bl	8009a1e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	2220      	movs	r2, #32
 80099e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	2200      	movs	r2, #0
 80099ee:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80099f2:	2303      	movs	r3, #3
 80099f4:	e00f      	b.n	8009a16 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	69da      	ldr	r2, [r3, #28]
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	4013      	ands	r3, r2
 8009a00:	68ba      	ldr	r2, [r7, #8]
 8009a02:	429a      	cmp	r2, r3
 8009a04:	bf0c      	ite	eq
 8009a06:	2301      	moveq	r3, #1
 8009a08:	2300      	movne	r3, #0
 8009a0a:	b2db      	uxtb	r3, r3
 8009a0c:	461a      	mov	r2, r3
 8009a0e:	79fb      	ldrb	r3, [r7, #7]
 8009a10:	429a      	cmp	r2, r3
 8009a12:	d0a6      	beq.n	8009962 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009a14:	2300      	movs	r3, #0
}
 8009a16:	4618      	mov	r0, r3
 8009a18:	3710      	adds	r7, #16
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	bd80      	pop	{r7, pc}

08009a1e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009a1e:	b480      	push	{r7}
 8009a20:	b095      	sub	sp, #84	; 0x54
 8009a22:	af00      	add	r7, sp, #0
 8009a24:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a2e:	e853 3f00 	ldrex	r3, [r3]
 8009a32:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009a34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009a36:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009a3a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	461a      	mov	r2, r3
 8009a42:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a44:	643b      	str	r3, [r7, #64]	; 0x40
 8009a46:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a48:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009a4a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009a4c:	e841 2300 	strex	r3, r2, [r1]
 8009a50:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009a52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d1e6      	bne.n	8009a26 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	3308      	adds	r3, #8
 8009a5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a60:	6a3b      	ldr	r3, [r7, #32]
 8009a62:	e853 3f00 	ldrex	r3, [r3]
 8009a66:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a68:	69fb      	ldr	r3, [r7, #28]
 8009a6a:	f023 0301 	bic.w	r3, r3, #1
 8009a6e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	3308      	adds	r3, #8
 8009a76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009a78:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009a7a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a7c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009a7e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009a80:	e841 2300 	strex	r3, r2, [r1]
 8009a84:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a88:	2b00      	cmp	r3, #0
 8009a8a:	d1e5      	bne.n	8009a58 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009a90:	2b01      	cmp	r3, #1
 8009a92:	d118      	bne.n	8009ac6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	e853 3f00 	ldrex	r3, [r3]
 8009aa0:	60bb      	str	r3, [r7, #8]
   return(result);
 8009aa2:	68bb      	ldr	r3, [r7, #8]
 8009aa4:	f023 0310 	bic.w	r3, r3, #16
 8009aa8:	647b      	str	r3, [r7, #68]	; 0x44
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	461a      	mov	r2, r3
 8009ab0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009ab2:	61bb      	str	r3, [r7, #24]
 8009ab4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab6:	6979      	ldr	r1, [r7, #20]
 8009ab8:	69ba      	ldr	r2, [r7, #24]
 8009aba:	e841 2300 	strex	r3, r2, [r1]
 8009abe:	613b      	str	r3, [r7, #16]
   return(result);
 8009ac0:	693b      	ldr	r3, [r7, #16]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d1e6      	bne.n	8009a94 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2220      	movs	r2, #32
 8009aca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2200      	movs	r2, #0
 8009ad2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	669a      	str	r2, [r3, #104]	; 0x68
}
 8009ada:	bf00      	nop
 8009adc:	3754      	adds	r7, #84	; 0x54
 8009ade:	46bd      	mov	sp, r7
 8009ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae4:	4770      	bx	lr
	...

08009ae8 <arm_q15_to_float>:
 8009ae8:	b470      	push	{r4, r5, r6}
 8009aea:	0896      	lsrs	r6, r2, #2
 8009aec:	d038      	beq.n	8009b60 <arm_q15_to_float+0x78>
 8009aee:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8009bb4 <arm_q15_to_float+0xcc>
 8009af2:	f100 0408 	add.w	r4, r0, #8
 8009af6:	f101 0310 	add.w	r3, r1, #16
 8009afa:	4635      	mov	r5, r6
 8009afc:	f934 cc08 	ldrsh.w	ip, [r4, #-8]
 8009b00:	ee07 ca90 	vmov	s15, ip
 8009b04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b08:	3d01      	subs	r5, #1
 8009b0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009b0e:	f104 0408 	add.w	r4, r4, #8
 8009b12:	ed43 7a04 	vstr	s15, [r3, #-16]
 8009b16:	f934 cc0e 	ldrsh.w	ip, [r4, #-14]
 8009b1a:	ee07 ca90 	vmov	s15, ip
 8009b1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b22:	f103 0310 	add.w	r3, r3, #16
 8009b26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009b2a:	ed43 7a07 	vstr	s15, [r3, #-28]	; 0xffffffe4
 8009b2e:	f934 cc0c 	ldrsh.w	ip, [r4, #-12]
 8009b32:	ee07 ca90 	vmov	s15, ip
 8009b36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009b3e:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
 8009b42:	f934 cc0a 	ldrsh.w	ip, [r4, #-10]
 8009b46:	ee07 ca90 	vmov	s15, ip
 8009b4a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009b52:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 8009b56:	d1d1      	bne.n	8009afc <arm_q15_to_float+0x14>
 8009b58:	eb01 1106 	add.w	r1, r1, r6, lsl #4
 8009b5c:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 8009b60:	f012 0203 	ands.w	r2, r2, #3
 8009b64:	d023      	beq.n	8009bae <arm_q15_to_float+0xc6>
 8009b66:	f9b0 3000 	ldrsh.w	r3, [r0]
 8009b6a:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8009bb4 <arm_q15_to_float+0xcc>
 8009b6e:	ee07 3a90 	vmov	s15, r3
 8009b72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b76:	3a01      	subs	r2, #1
 8009b78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009b7c:	edc1 7a00 	vstr	s15, [r1]
 8009b80:	d015      	beq.n	8009bae <arm_q15_to_float+0xc6>
 8009b82:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 8009b86:	ee07 3a90 	vmov	s15, r3
 8009b8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009b8e:	2a01      	cmp	r2, #1
 8009b90:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009b94:	edc1 7a01 	vstr	s15, [r1, #4]
 8009b98:	d009      	beq.n	8009bae <arm_q15_to_float+0xc6>
 8009b9a:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 8009b9e:	ee07 3a90 	vmov	s15, r3
 8009ba2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009ba6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009baa:	edc1 7a02 	vstr	s15, [r1, #8]
 8009bae:	bc70      	pop	{r4, r5, r6}
 8009bb0:	4770      	bx	lr
 8009bb2:	bf00      	nop
 8009bb4:	38000000 	.word	0x38000000

08009bb8 <arm_split_rfft_q15>:
 8009bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bbc:	b083      	sub	sp, #12
 8009bbe:	f101 4580 	add.w	r5, r1, #1073741824	; 0x40000000
 8009bc2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009bc4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009bc6:	3d01      	subs	r5, #1
 8009bc8:	eb04 06c1 	add.w	r6, r4, r1, lsl #3
 8009bcc:	00ac      	lsls	r4, r5, #2
 8009bce:	9401      	str	r4, [sp, #4]
 8009bd0:	1e4c      	subs	r4, r1, #1
 8009bd2:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8009bd6:	eb02 0287 	add.w	r2, r2, r7, lsl #2
 8009bda:	eb03 0387 	add.w	r3, r3, r7, lsl #2
 8009bde:	d02d      	beq.n	8009c3c <arm_split_rfft_q15+0x84>
 8009be0:	2f01      	cmp	r7, #1
 8009be2:	f1a6 0c04 	sub.w	ip, r6, #4
 8009be6:	f100 0604 	add.w	r6, r0, #4
 8009bea:	d13e      	bne.n	8009c6a <arm_split_rfft_q15+0xb2>
 8009bec:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8009bee:	f1ac 0104 	sub.w	r1, ip, #4
 8009bf2:	f107 0808 	add.w	r8, r7, #8
 8009bf6:	f856 7b04 	ldr.w	r7, [r6], #4
 8009bfa:	f852 9b04 	ldr.w	r9, [r2], #4
 8009bfe:	fb47 fc09 	smusd	ip, r7, r9
 8009c02:	f855 e904 	ldr.w	lr, [r5], #-4
 8009c06:	f853 ab04 	ldr.w	sl, [r3], #4
 8009c0a:	fb2e cc0a 	smlad	ip, lr, sl, ip
 8009c0e:	fb4e fe1a 	smusdx	lr, lr, sl
 8009c12:	fb27 e719 	smladx	r7, r7, r9, lr
 8009c16:	143f      	asrs	r7, r7, #16
 8009c18:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 8009c1c:	f1c7 0e00 	rsb	lr, r7, #0
 8009c20:	3c01      	subs	r4, #1
 8009c22:	f828 7c02 	strh.w	r7, [r8, #-2]
 8009c26:	f828 cc04 	strh.w	ip, [r8, #-4]
 8009c2a:	f1a1 0104 	sub.w	r1, r1, #4
 8009c2e:	f8a1 e00a 	strh.w	lr, [r1, #10]
 8009c32:	f8a1 c008 	strh.w	ip, [r1, #8]
 8009c36:	f108 0804 	add.w	r8, r8, #4
 8009c3a:	d1dc      	bne.n	8009bf6 <arm_split_rfft_q15+0x3e>
 8009c3c:	f9b0 1002 	ldrsh.w	r1, [r0, #2]
 8009c40:	f9b0 3000 	ldrsh.w	r3, [r0]
 8009c44:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8009c46:	9a01      	ldr	r2, [sp, #4]
 8009c48:	1a5b      	subs	r3, r3, r1
 8009c4a:	4422      	add	r2, r4
 8009c4c:	2100      	movs	r1, #0
 8009c4e:	105b      	asrs	r3, r3, #1
 8009c50:	8093      	strh	r3, [r2, #4]
 8009c52:	80d1      	strh	r1, [r2, #6]
 8009c54:	f9b0 3000 	ldrsh.w	r3, [r0]
 8009c58:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 8009c5c:	8061      	strh	r1, [r4, #2]
 8009c5e:	4413      	add	r3, r2
 8009c60:	105b      	asrs	r3, r3, #1
 8009c62:	8023      	strh	r3, [r4, #0]
 8009c64:	b003      	add	sp, #12
 8009c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c6a:	ea4f 0b87 	mov.w	fp, r7, lsl #2
 8009c6e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8009c70:	f1ac 0104 	sub.w	r1, ip, #4
 8009c74:	f107 0808 	add.w	r8, r7, #8
 8009c78:	f856 7b04 	ldr.w	r7, [r6], #4
 8009c7c:	f8d2 9000 	ldr.w	r9, [r2]
 8009c80:	fb47 fc09 	smusd	ip, r7, r9
 8009c84:	f855 e904 	ldr.w	lr, [r5], #-4
 8009c88:	f8d3 a000 	ldr.w	sl, [r3]
 8009c8c:	fb2e cc0a 	smlad	ip, lr, sl, ip
 8009c90:	fb4e fe1a 	smusdx	lr, lr, sl
 8009c94:	fb27 e719 	smladx	r7, r7, r9, lr
 8009c98:	143f      	asrs	r7, r7, #16
 8009c9a:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 8009c9e:	f1c7 0e00 	rsb	lr, r7, #0
 8009ca2:	3c01      	subs	r4, #1
 8009ca4:	f828 7c02 	strh.w	r7, [r8, #-2]
 8009ca8:	f828 cc04 	strh.w	ip, [r8, #-4]
 8009cac:	445b      	add	r3, fp
 8009cae:	f8a1 e006 	strh.w	lr, [r1, #6]
 8009cb2:	f8a1 c004 	strh.w	ip, [r1, #4]
 8009cb6:	445a      	add	r2, fp
 8009cb8:	f108 0804 	add.w	r8, r8, #4
 8009cbc:	f1a1 0104 	sub.w	r1, r1, #4
 8009cc0:	d1da      	bne.n	8009c78 <arm_split_rfft_q15+0xc0>
 8009cc2:	e7bb      	b.n	8009c3c <arm_split_rfft_q15+0x84>

08009cc4 <arm_rfft_q15>:
 8009cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cc8:	f890 e004 	ldrb.w	lr, [r0, #4]
 8009ccc:	6806      	ldr	r6, [r0, #0]
 8009cce:	f1be 0f01 	cmp.w	lr, #1
 8009cd2:	4604      	mov	r4, r0
 8009cd4:	b083      	sub	sp, #12
 8009cd6:	6940      	ldr	r0, [r0, #20]
 8009cd8:	4615      	mov	r5, r2
 8009cda:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009cde:	460f      	mov	r7, r1
 8009ce0:	d00f      	beq.n	8009d02 <arm_rfft_q15+0x3e>
 8009ce2:	7963      	ldrb	r3, [r4, #5]
 8009ce4:	4672      	mov	r2, lr
 8009ce6:	f000 fd41 	bl	800a76c <arm_cfft_q15>
 8009cea:	68a3      	ldr	r3, [r4, #8]
 8009cec:	9301      	str	r3, [sp, #4]
 8009cee:	9500      	str	r5, [sp, #0]
 8009cf0:	e9d4 2303 	ldrd	r2, r3, [r4, #12]
 8009cf4:	4631      	mov	r1, r6
 8009cf6:	4638      	mov	r0, r7
 8009cf8:	f7ff ff5e 	bl	8009bb8 <arm_split_rfft_q15>
 8009cfc:	b003      	add	sp, #12
 8009cfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d02:	e9d4 3103 	ldrd	r3, r1, [r4, #12]
 8009d06:	68a2      	ldr	r2, [r4, #8]
 8009d08:	eb07 0c86 	add.w	ip, r7, r6, lsl #2
 8009d0c:	b30e      	cbz	r6, 8009d52 <arm_rfft_q15+0x8e>
 8009d0e:	2a01      	cmp	r2, #1
 8009d10:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8009d14:	d132      	bne.n	8009d7c <arm_rfft_q15+0xb8>
 8009d16:	46a9      	mov	r9, r5
 8009d18:	f85c 8904 	ldr.w	r8, [ip], #-4
 8009d1c:	f851 2b04 	ldr.w	r2, [r1], #4
 8009d20:	fb48 fa02 	smusd	sl, r8, r2
 8009d24:	f857 bb04 	ldr.w	fp, [r7], #4
 8009d28:	f853 eb04 	ldr.w	lr, [r3], #4
 8009d2c:	fb2b aa0e 	smlad	sl, fp, lr, sl
 8009d30:	fb28 f812 	smuadx	r8, r8, r2
 8009d34:	f1c8 0200 	rsb	r2, r8, #0
 8009d38:	fb4e 2e1b 	smlsdx	lr, lr, fp, r2
 8009d3c:	ea4f 421e 	mov.w	r2, lr, lsr #16
 8009d40:	0412      	lsls	r2, r2, #16
 8009d42:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 8009d46:	3e01      	subs	r6, #1
 8009d48:	f849 2b04 	str.w	r2, [r9], #4
 8009d4c:	d1e4      	bne.n	8009d18 <arm_rfft_q15+0x54>
 8009d4e:	f894 e004 	ldrb.w	lr, [r4, #4]
 8009d52:	7963      	ldrb	r3, [r4, #5]
 8009d54:	4672      	mov	r2, lr
 8009d56:	4629      	mov	r1, r5
 8009d58:	f000 fd08 	bl	800a76c <arm_cfft_q15>
 8009d5c:	6823      	ldr	r3, [r4, #0]
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d0cc      	beq.n	8009cfc <arm_rfft_q15+0x38>
 8009d62:	3d02      	subs	r5, #2
 8009d64:	2100      	movs	r1, #0
 8009d66:	f935 3f02 	ldrsh.w	r3, [r5, #2]!
 8009d6a:	005b      	lsls	r3, r3, #1
 8009d6c:	802b      	strh	r3, [r5, #0]
 8009d6e:	6823      	ldr	r3, [r4, #0]
 8009d70:	3101      	adds	r1, #1
 8009d72:	428b      	cmp	r3, r1
 8009d74:	d8f7      	bhi.n	8009d66 <arm_rfft_q15+0xa2>
 8009d76:	b003      	add	sp, #12
 8009d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d7c:	ee07 0a90 	vmov	s15, r0
 8009d80:	46a8      	mov	r8, r5
 8009d82:	f85c e904 	ldr.w	lr, [ip], #-4
 8009d86:	6808      	ldr	r0, [r1, #0]
 8009d88:	fb4e f900 	smusd	r9, lr, r0
 8009d8c:	f857 ab04 	ldr.w	sl, [r7], #4
 8009d90:	681a      	ldr	r2, [r3, #0]
 8009d92:	fb2a 9902 	smlad	r9, sl, r2, r9
 8009d96:	fb2e fe10 	smuadx	lr, lr, r0
 8009d9a:	f1ce 0e00 	rsb	lr, lr, #0
 8009d9e:	fb42 e21a 	smlsdx	r2, r2, sl, lr
 8009da2:	0c12      	lsrs	r2, r2, #16
 8009da4:	0412      	lsls	r2, r2, #16
 8009da6:	ea42 4219 	orr.w	r2, r2, r9, lsr #16
 8009daa:	3e01      	subs	r6, #1
 8009dac:	f848 2b04 	str.w	r2, [r8], #4
 8009db0:	4459      	add	r1, fp
 8009db2:	445b      	add	r3, fp
 8009db4:	d1e5      	bne.n	8009d82 <arm_rfft_q15+0xbe>
 8009db6:	ee17 0a90 	vmov	r0, s15
 8009dba:	e7c8      	b.n	8009d4e <arm_rfft_q15+0x8a>

08009dbc <arm_rfft_init_q15>:
 8009dbc:	b430      	push	{r4, r5}
 8009dbe:	b289      	uxth	r1, r1
 8009dc0:	4d31      	ldr	r5, [pc, #196]	; (8009e88 <arm_rfft_init_q15+0xcc>)
 8009dc2:	4c32      	ldr	r4, [pc, #200]	; (8009e8c <arm_rfft_init_q15+0xd0>)
 8009dc4:	6001      	str	r1, [r0, #0]
 8009dc6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009dca:	e9c0 5403 	strd	r5, r4, [r0, #12]
 8009dce:	7102      	strb	r2, [r0, #4]
 8009dd0:	7143      	strb	r3, [r0, #5]
 8009dd2:	d053      	beq.n	8009e7c <arm_rfft_init_q15+0xc0>
 8009dd4:	d91a      	bls.n	8009e0c <arm_rfft_init_q15+0x50>
 8009dd6:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8009dda:	d033      	beq.n	8009e44 <arm_rfft_init_q15+0x88>
 8009ddc:	d909      	bls.n	8009df2 <arm_rfft_init_q15+0x36>
 8009dde:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
 8009de2:	d12b      	bne.n	8009e3c <arm_rfft_init_q15+0x80>
 8009de4:	4b2a      	ldr	r3, [pc, #168]	; (8009e90 <arm_rfft_init_q15+0xd4>)
 8009de6:	6143      	str	r3, [r0, #20]
 8009de8:	2201      	movs	r2, #1
 8009dea:	6082      	str	r2, [r0, #8]
 8009dec:	2000      	movs	r0, #0
 8009dee:	bc30      	pop	{r4, r5}
 8009df0:	4770      	bx	lr
 8009df2:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8009df6:	d02c      	beq.n	8009e52 <arm_rfft_init_q15+0x96>
 8009df8:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8009dfc:	d11e      	bne.n	8009e3c <arm_rfft_init_q15+0x80>
 8009dfe:	4b25      	ldr	r3, [pc, #148]	; (8009e94 <arm_rfft_init_q15+0xd8>)
 8009e00:	6143      	str	r3, [r0, #20]
 8009e02:	2204      	movs	r2, #4
 8009e04:	6082      	str	r2, [r0, #8]
 8009e06:	bc30      	pop	{r4, r5}
 8009e08:	2000      	movs	r0, #0
 8009e0a:	4770      	bx	lr
 8009e0c:	2980      	cmp	r1, #128	; 0x80
 8009e0e:	d027      	beq.n	8009e60 <arm_rfft_init_q15+0xa4>
 8009e10:	d909      	bls.n	8009e26 <arm_rfft_init_q15+0x6a>
 8009e12:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8009e16:	d111      	bne.n	8009e3c <arm_rfft_init_q15+0x80>
 8009e18:	4b1f      	ldr	r3, [pc, #124]	; (8009e98 <arm_rfft_init_q15+0xdc>)
 8009e1a:	6143      	str	r3, [r0, #20]
 8009e1c:	2220      	movs	r2, #32
 8009e1e:	6082      	str	r2, [r0, #8]
 8009e20:	bc30      	pop	{r4, r5}
 8009e22:	2000      	movs	r0, #0
 8009e24:	4770      	bx	lr
 8009e26:	2920      	cmp	r1, #32
 8009e28:	d021      	beq.n	8009e6e <arm_rfft_init_q15+0xb2>
 8009e2a:	2940      	cmp	r1, #64	; 0x40
 8009e2c:	d106      	bne.n	8009e3c <arm_rfft_init_q15+0x80>
 8009e2e:	4b1b      	ldr	r3, [pc, #108]	; (8009e9c <arm_rfft_init_q15+0xe0>)
 8009e30:	6143      	str	r3, [r0, #20]
 8009e32:	2280      	movs	r2, #128	; 0x80
 8009e34:	6082      	str	r2, [r0, #8]
 8009e36:	bc30      	pop	{r4, r5}
 8009e38:	2000      	movs	r0, #0
 8009e3a:	4770      	bx	lr
 8009e3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009e40:	bc30      	pop	{r4, r5}
 8009e42:	4770      	bx	lr
 8009e44:	4b16      	ldr	r3, [pc, #88]	; (8009ea0 <arm_rfft_init_q15+0xe4>)
 8009e46:	6143      	str	r3, [r0, #20]
 8009e48:	2202      	movs	r2, #2
 8009e4a:	6082      	str	r2, [r0, #8]
 8009e4c:	bc30      	pop	{r4, r5}
 8009e4e:	2000      	movs	r0, #0
 8009e50:	4770      	bx	lr
 8009e52:	4b14      	ldr	r3, [pc, #80]	; (8009ea4 <arm_rfft_init_q15+0xe8>)
 8009e54:	6143      	str	r3, [r0, #20]
 8009e56:	2208      	movs	r2, #8
 8009e58:	6082      	str	r2, [r0, #8]
 8009e5a:	bc30      	pop	{r4, r5}
 8009e5c:	2000      	movs	r0, #0
 8009e5e:	4770      	bx	lr
 8009e60:	4b11      	ldr	r3, [pc, #68]	; (8009ea8 <arm_rfft_init_q15+0xec>)
 8009e62:	6143      	str	r3, [r0, #20]
 8009e64:	2240      	movs	r2, #64	; 0x40
 8009e66:	6082      	str	r2, [r0, #8]
 8009e68:	bc30      	pop	{r4, r5}
 8009e6a:	2000      	movs	r0, #0
 8009e6c:	4770      	bx	lr
 8009e6e:	4b0f      	ldr	r3, [pc, #60]	; (8009eac <arm_rfft_init_q15+0xf0>)
 8009e70:	6143      	str	r3, [r0, #20]
 8009e72:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009e76:	6082      	str	r2, [r0, #8]
 8009e78:	2000      	movs	r0, #0
 8009e7a:	e7b8      	b.n	8009dee <arm_rfft_init_q15+0x32>
 8009e7c:	4b0c      	ldr	r3, [pc, #48]	; (8009eb0 <arm_rfft_init_q15+0xf4>)
 8009e7e:	6143      	str	r3, [r0, #20]
 8009e80:	2210      	movs	r2, #16
 8009e82:	6082      	str	r2, [r0, #8]
 8009e84:	2000      	movs	r0, #0
 8009e86:	e7b2      	b.n	8009dee <arm_rfft_init_q15+0x32>
 8009e88:	08011e68 	.word	0x08011e68
 8009e8c:	08015e68 	.word	0x08015e68
 8009e90:	0800e040 	.word	0x0800e040
 8009e94:	0800dfe0 	.word	0x0800dfe0
 8009e98:	0800dff0 	.word	0x0800dff0
 8009e9c:	0800e030 	.word	0x0800e030
 8009ea0:	0800e010 	.word	0x0800e010
 8009ea4:	0800e050 	.word	0x0800e050
 8009ea8:	0800e060 	.word	0x0800e060
 8009eac:	0800e000 	.word	0x0800e000
 8009eb0:	0800e020 	.word	0x0800e020

08009eb4 <arm_mat_mult_fast_q15>:
 8009eb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009eb8:	b09d      	sub	sp, #116	; 0x74
 8009eba:	880f      	ldrh	r7, [r1, #0]
 8009ebc:	9009      	str	r0, [sp, #36]	; 0x24
 8009ebe:	4606      	mov	r6, r0
 8009ec0:	8840      	ldrh	r0, [r0, #2]
 8009ec2:	884d      	ldrh	r5, [r1, #2]
 8009ec4:	8836      	ldrh	r6, [r6, #0]
 8009ec6:	684c      	ldr	r4, [r1, #4]
 8009ec8:	9017      	str	r0, [sp, #92]	; 0x5c
 8009eca:	42b8      	cmp	r0, r7
 8009ecc:	971a      	str	r7, [sp, #104]	; 0x68
 8009ece:	9518      	str	r5, [sp, #96]	; 0x60
 8009ed0:	9616      	str	r6, [sp, #88]	; 0x58
 8009ed2:	9219      	str	r2, [sp, #100]	; 0x64
 8009ed4:	9311      	str	r3, [sp, #68]	; 0x44
 8009ed6:	f040 81e9 	bne.w	800a2ac <arm_mat_mult_fast_q15+0x3f8>
 8009eda:	8813      	ldrh	r3, [r2, #0]
 8009edc:	42b3      	cmp	r3, r6
 8009ede:	f040 81e5 	bne.w	800a2ac <arm_mat_mult_fast_q15+0x3f8>
 8009ee2:	8853      	ldrh	r3, [r2, #2]
 8009ee4:	42ab      	cmp	r3, r5
 8009ee6:	f040 81e1 	bne.w	800a2ac <arm_mat_mult_fast_q15+0x3f8>
 8009eea:	0043      	lsls	r3, r0, #1
 8009eec:	2801      	cmp	r0, #1
 8009eee:	ea4f 0695 	mov.w	r6, r5, lsr #2
 8009ef2:	9306      	str	r3, [sp, #24]
 8009ef4:	f005 0703 	and.w	r7, r5, #3
 8009ef8:	d133      	bne.n	8009f62 <arm_mat_mult_fast_q15+0xae>
 8009efa:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 8009efe:	fb06 fc03 	mul.w	ip, r6, r3
 8009f02:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8009f06:	ea4f 08c6 	mov.w	r8, r6, lsl #3
 8009f0a:	ea4f 0e47 	mov.w	lr, r7, lsl #1
 8009f0e:	4655      	mov	r5, sl
 8009f10:	4699      	mov	r9, r3
 8009f12:	462b      	mov	r3, r5
 8009f14:	b1ae      	cbz	r6, 8009f42 <arm_mat_mult_fast_q15+0x8e>
 8009f16:	4621      	mov	r1, r4
 8009f18:	4630      	mov	r0, r6
 8009f1a:	680a      	ldr	r2, [r1, #0]
 8009f1c:	801a      	strh	r2, [r3, #0]
 8009f1e:	1412      	asrs	r2, r2, #16
 8009f20:	f823 2009 	strh.w	r2, [r3, r9]
 8009f24:	684a      	ldr	r2, [r1, #4]
 8009f26:	f823 2019 	strh.w	r2, [r3, r9, lsl #1]
 8009f2a:	3801      	subs	r0, #1
 8009f2c:	ea4f 4222 	mov.w	r2, r2, asr #16
 8009f30:	80da      	strh	r2, [r3, #6]
 8009f32:	f101 0108 	add.w	r1, r1, #8
 8009f36:	f103 0308 	add.w	r3, r3, #8
 8009f3a:	d1ee      	bne.n	8009f1a <arm_mat_mult_fast_q15+0x66>
 8009f3c:	4444      	add	r4, r8
 8009f3e:	eb05 030c 	add.w	r3, r5, ip
 8009f42:	b147      	cbz	r7, 8009f56 <arm_mat_mult_fast_q15+0xa2>
 8009f44:	4621      	mov	r1, r4
 8009f46:	463a      	mov	r2, r7
 8009f48:	f931 0b02 	ldrsh.w	r0, [r1], #2
 8009f4c:	8018      	strh	r0, [r3, #0]
 8009f4e:	3a01      	subs	r2, #1
 8009f50:	444b      	add	r3, r9
 8009f52:	d1f9      	bne.n	8009f48 <arm_mat_mult_fast_q15+0x94>
 8009f54:	4474      	add	r4, lr
 8009f56:	45aa      	cmp	sl, r5
 8009f58:	f105 0302 	add.w	r3, r5, #2
 8009f5c:	d038      	beq.n	8009fd0 <arm_mat_mult_fast_q15+0x11c>
 8009f5e:	461d      	mov	r5, r3
 8009f60:	e7d7      	b.n	8009f12 <arm_mat_mult_fast_q15+0x5e>
 8009f62:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8009f64:	181d      	adds	r5, r3, r0
 8009f66:	fb06 f803 	mul.w	r8, r6, r3
 8009f6a:	4696      	mov	lr, r2
 8009f6c:	441a      	add	r2, r3
 8009f6e:	006d      	lsls	r5, r5, #1
 8009f70:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8009f74:	9212      	str	r2, [sp, #72]	; 0x48
 8009f76:	ea4f 0cc0 	mov.w	ip, r0, lsl #3
 8009f7a:	ea4f 09c6 	mov.w	r9, r6, lsl #3
 8009f7e:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8009f82:	469b      	mov	fp, r3
 8009f84:	4673      	mov	r3, lr
 8009f86:	b1a6      	cbz	r6, 8009fb2 <arm_mat_mult_fast_q15+0xfe>
 8009f88:	4621      	mov	r1, r4
 8009f8a:	4630      	mov	r0, r6
 8009f8c:	680a      	ldr	r2, [r1, #0]
 8009f8e:	801a      	strh	r2, [r3, #0]
 8009f90:	1412      	asrs	r2, r2, #16
 8009f92:	f823 200b 	strh.w	r2, [r3, fp]
 8009f96:	684a      	ldr	r2, [r1, #4]
 8009f98:	f823 201b 	strh.w	r2, [r3, fp, lsl #1]
 8009f9c:	3801      	subs	r0, #1
 8009f9e:	ea4f 4222 	mov.w	r2, r2, asr #16
 8009fa2:	535a      	strh	r2, [r3, r5]
 8009fa4:	f101 0108 	add.w	r1, r1, #8
 8009fa8:	4463      	add	r3, ip
 8009faa:	d1ef      	bne.n	8009f8c <arm_mat_mult_fast_q15+0xd8>
 8009fac:	444c      	add	r4, r9
 8009fae:	eb0e 0308 	add.w	r3, lr, r8
 8009fb2:	b147      	cbz	r7, 8009fc6 <arm_mat_mult_fast_q15+0x112>
 8009fb4:	4621      	mov	r1, r4
 8009fb6:	463a      	mov	r2, r7
 8009fb8:	f931 0b02 	ldrsh.w	r0, [r1], #2
 8009fbc:	8018      	strh	r0, [r3, #0]
 8009fbe:	3a01      	subs	r2, #1
 8009fc0:	445b      	add	r3, fp
 8009fc2:	d1f9      	bne.n	8009fb8 <arm_mat_mult_fast_q15+0x104>
 8009fc4:	4454      	add	r4, sl
 8009fc6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009fc8:	f10e 0e02 	add.w	lr, lr, #2
 8009fcc:	4573      	cmp	r3, lr
 8009fce:	d1d9      	bne.n	8009f84 <arm_mat_mult_fast_q15+0xd0>
 8009fd0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009fd2:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009fd4:	685b      	ldr	r3, [r3, #4]
 8009fd6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8009fd8:	930f      	str	r3, [sp, #60]	; 0x3c
 8009fda:	004c      	lsls	r4, r1, #1
 8009fdc:	eb03 0541 	add.w	r5, r3, r1, lsl #1
 8009fe0:	0852      	lsrs	r2, r2, #1
 8009fe2:	9415      	str	r4, [sp, #84]	; 0x54
 8009fe4:	950d      	str	r5, [sp, #52]	; 0x34
 8009fe6:	9210      	str	r2, [sp, #64]	; 0x40
 8009fe8:	f000 80b1 	beq.w	800a14e <arm_mat_mult_fast_q15+0x29a>
 8009fec:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009fee:	460a      	mov	r2, r1
 8009ff0:	0846      	lsrs	r6, r0, #1
 8009ff2:	f001 0101 	and.w	r1, r1, #1
 8009ff6:	f000 0001 	and.w	r0, r0, #1
 8009ffa:	0852      	lsrs	r2, r2, #1
 8009ffc:	911b      	str	r1, [sp, #108]	; 0x6c
 8009ffe:	9607      	str	r6, [sp, #28]
 800a000:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a004:	900a      	str	r0, [sp, #40]	; 0x28
 800a006:	f000 809f 	beq.w	800a148 <arm_mat_mult_fast_q15+0x294>
 800a00a:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a00e:	1ac8      	subs	r0, r1, r3
 800a010:	3304      	adds	r3, #4
 800a012:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800a016:	9205      	str	r2, [sp, #20]
 800a018:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a01a:	0092      	lsls	r2, r2, #2
 800a01c:	920b      	str	r2, [sp, #44]	; 0x2c
 800a01e:	00b2      	lsls	r2, r6, #2
 800a020:	1861      	adds	r1, r4, r1
 800a022:	920c      	str	r2, [sp, #48]	; 0x30
 800a024:	2200      	movs	r2, #0
 800a026:	9114      	str	r1, [sp, #80]	; 0x50
 800a028:	920e      	str	r2, [sp, #56]	; 0x38
 800a02a:	9906      	ldr	r1, [sp, #24]
 800a02c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a02e:	1828      	adds	r0, r5, r0
 800a030:	440a      	add	r2, r1
 800a032:	9013      	str	r0, [sp, #76]	; 0x4c
 800a034:	9212      	str	r2, [sp, #72]	; 0x48
 800a036:	9304      	str	r3, [sp, #16]
 800a038:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a03a:	005b      	lsls	r3, r3, #1
 800a03c:	9308      	str	r3, [sp, #32]
 800a03e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a040:	3304      	adds	r3, #4
 800a042:	9303      	str	r3, [sp, #12]
 800a044:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a046:	9301      	str	r3, [sp, #4]
 800a048:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800a04a:	9300      	str	r3, [sp, #0]
 800a04c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a04e:	9a08      	ldr	r2, [sp, #32]
 800a050:	685b      	ldr	r3, [r3, #4]
 800a052:	eb03 0b02 	add.w	fp, r3, r2
 800a056:	9b06      	ldr	r3, [sp, #24]
 800a058:	eb0b 0203 	add.w	r2, fp, r3
 800a05c:	9b07      	ldr	r3, [sp, #28]
 800a05e:	9202      	str	r2, [sp, #8]
 800a060:	e9dd e800 	ldrd	lr, r8, [sp]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d06a      	beq.n	800a13e <arm_mat_mult_fast_q15+0x28a>
 800a068:	2500      	movs	r5, #0
 800a06a:	462e      	mov	r6, r5
 800a06c:	462f      	mov	r7, r5
 800a06e:	46ac      	mov	ip, r5
 800a070:	4692      	mov	sl, r2
 800a072:	46d9      	mov	r9, fp
 800a074:	f859 4b04 	ldr.w	r4, [r9], #4
 800a078:	f858 0b04 	ldr.w	r0, [r8], #4
 800a07c:	f85a 2b04 	ldr.w	r2, [sl], #4
 800a080:	f85e 1b04 	ldr.w	r1, [lr], #4
 800a084:	fb24 cc00 	smlad	ip, r4, r0, ip
 800a088:	fb24 7701 	smlad	r7, r4, r1, r7
 800a08c:	fb22 6600 	smlad	r6, r2, r0, r6
 800a090:	fb22 5501 	smlad	r5, r2, r1, r5
 800a094:	3b01      	subs	r3, #1
 800a096:	d1ed      	bne.n	800a074 <arm_mat_mult_fast_q15+0x1c0>
 800a098:	9a02      	ldr	r2, [sp, #8]
 800a09a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a09c:	4611      	mov	r1, r2
 800a09e:	9a00      	ldr	r2, [sp, #0]
 800a0a0:	eb02 0e03 	add.w	lr, r2, r3
 800a0a4:	9a01      	ldr	r2, [sp, #4]
 800a0a6:	4419      	add	r1, r3
 800a0a8:	9102      	str	r1, [sp, #8]
 800a0aa:	449b      	add	fp, r3
 800a0ac:	eb02 0803 	add.w	r8, r2, r3
 800a0b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a0b2:	b183      	cbz	r3, 800a0d6 <arm_mat_mult_fast_q15+0x222>
 800a0b4:	9902      	ldr	r1, [sp, #8]
 800a0b6:	f9bb 3000 	ldrsh.w	r3, [fp]
 800a0ba:	f9b8 2000 	ldrsh.w	r2, [r8]
 800a0be:	f9b1 1000 	ldrsh.w	r1, [r1]
 800a0c2:	f9be 0000 	ldrsh.w	r0, [lr]
 800a0c6:	fb03 cc02 	mla	ip, r3, r2, ip
 800a0ca:	fb02 6601 	mla	r6, r2, r1, r6
 800a0ce:	fb03 7700 	mla	r7, r3, r0, r7
 800a0d2:	fb01 5500 	mla	r5, r1, r0, r5
 800a0d6:	9b04      	ldr	r3, [sp, #16]
 800a0d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a0da:	9801      	ldr	r0, [sp, #4]
 800a0dc:	ea4f 3cec 	mov.w	ip, ip, asr #15
 800a0e0:	13ff      	asrs	r7, r7, #15
 800a0e2:	1d19      	adds	r1, r3, #4
 800a0e4:	f823 cc04 	strh.w	ip, [r3, #-4]
 800a0e8:	f823 7c02 	strh.w	r7, [r3, #-2]
 800a0ec:	9b03      	ldr	r3, [sp, #12]
 800a0ee:	9104      	str	r1, [sp, #16]
 800a0f0:	13f6      	asrs	r6, r6, #15
 800a0f2:	13ed      	asrs	r5, r5, #15
 800a0f4:	f823 6c04 	strh.w	r6, [r3, #-4]
 800a0f8:	f823 5c02 	strh.w	r5, [r3, #-2]
 800a0fc:	3304      	adds	r3, #4
 800a0fe:	9303      	str	r3, [sp, #12]
 800a100:	9b00      	ldr	r3, [sp, #0]
 800a102:	4413      	add	r3, r2
 800a104:	9300      	str	r3, [sp, #0]
 800a106:	9b05      	ldr	r3, [sp, #20]
 800a108:	4604      	mov	r4, r0
 800a10a:	4414      	add	r4, r2
 800a10c:	428b      	cmp	r3, r1
 800a10e:	9401      	str	r4, [sp, #4]
 800a110:	d19c      	bne.n	800a04c <arm_mat_mult_fast_q15+0x198>
 800a112:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a114:	9a06      	ldr	r2, [sp, #24]
 800a116:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a118:	4413      	add	r3, r2
 800a11a:	930e      	str	r3, [sp, #56]	; 0x38
 800a11c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a11e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a120:	4610      	mov	r0, r2
 800a122:	4419      	add	r1, r3
 800a124:	9a05      	ldr	r2, [sp, #20]
 800a126:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a128:	910f      	str	r1, [sp, #60]	; 0x3c
 800a12a:	4418      	add	r0, r3
 800a12c:	441a      	add	r2, r3
 800a12e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a130:	900d      	str	r0, [sp, #52]	; 0x34
 800a132:	3b01      	subs	r3, #1
 800a134:	9205      	str	r2, [sp, #20]
 800a136:	9310      	str	r3, [sp, #64]	; 0x40
 800a138:	d006      	beq.n	800a148 <arm_mat_mult_fast_q15+0x294>
 800a13a:	1d0b      	adds	r3, r1, #4
 800a13c:	e77b      	b.n	800a036 <arm_mat_mult_fast_q15+0x182>
 800a13e:	469c      	mov	ip, r3
 800a140:	461d      	mov	r5, r3
 800a142:	461e      	mov	r6, r3
 800a144:	461f      	mov	r7, r3
 800a146:	e7b3      	b.n	800a0b0 <arm_mat_mult_fast_q15+0x1fc>
 800a148:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d155      	bne.n	800a1fa <arm_mat_mult_fast_q15+0x346>
 800a14e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a150:	07da      	lsls	r2, r3, #31
 800a152:	d54e      	bpl.n	800a1f2 <arm_mat_mult_fast_q15+0x33e>
 800a154:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800a156:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a158:	6852      	ldr	r2, [r2, #4]
 800a15a:	3b01      	subs	r3, #1
 800a15c:	fb03 fe01 	mul.w	lr, r3, r1
 800a160:	eb02 0e4e 	add.w	lr, r2, lr, lsl #1
 800a164:	2900      	cmp	r1, #0
 800a166:	d044      	beq.n	800a1f2 <arm_mat_mult_fast_q15+0x33e>
 800a168:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a16a:	fb03 f302 	mul.w	r3, r3, r2
 800a16e:	ea4f 0b43 	mov.w	fp, r3, lsl #1
 800a172:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a174:	f8cd b008 	str.w	fp, [sp, #8]
 800a178:	4473      	add	r3, lr
 800a17a:	f002 0903 	and.w	r9, r2, #3
 800a17e:	ea4f 0892 	mov.w	r8, r2, lsr #2
 800a182:	9301      	str	r3, [sp, #4]
 800a184:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 800a188:	ea4f 0349 	mov.w	r3, r9, lsl #1
 800a18c:	ea4f 0ac8 	mov.w	sl, r8, lsl #3
 800a190:	9300      	str	r3, [sp, #0]
 800a192:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a194:	685d      	ldr	r5, [r3, #4]
 800a196:	9b02      	ldr	r3, [sp, #8]
 800a198:	441d      	add	r5, r3
 800a19a:	f1b8 0f00 	cmp.w	r8, #0
 800a19e:	f000 8083 	beq.w	800a2a8 <arm_mat_mult_fast_q15+0x3f4>
 800a1a2:	4658      	mov	r0, fp
 800a1a4:	4629      	mov	r1, r5
 800a1a6:	4644      	mov	r4, r8
 800a1a8:	2300      	movs	r3, #0
 800a1aa:	680f      	ldr	r7, [r1, #0]
 800a1ac:	684a      	ldr	r2, [r1, #4]
 800a1ae:	f8d0 c000 	ldr.w	ip, [r0]
 800a1b2:	6846      	ldr	r6, [r0, #4]
 800a1b4:	3108      	adds	r1, #8
 800a1b6:	3008      	adds	r0, #8
 800a1b8:	fb27 330c 	smlad	r3, r7, ip, r3
 800a1bc:	fb22 3306 	smlad	r3, r2, r6, r3
 800a1c0:	3c01      	subs	r4, #1
 800a1c2:	d1f2      	bne.n	800a1aa <arm_mat_mult_fast_q15+0x2f6>
 800a1c4:	44d3      	add	fp, sl
 800a1c6:	4455      	add	r5, sl
 800a1c8:	f1b9 0f00 	cmp.w	r9, #0
 800a1cc:	d00b      	beq.n	800a1e6 <arm_mat_mult_fast_q15+0x332>
 800a1ce:	4659      	mov	r1, fp
 800a1d0:	464a      	mov	r2, r9
 800a1d2:	f835 4b02 	ldrh.w	r4, [r5], #2
 800a1d6:	f831 0b02 	ldrh.w	r0, [r1], #2
 800a1da:	3a01      	subs	r2, #1
 800a1dc:	fb14 3300 	smlabb	r3, r4, r0, r3
 800a1e0:	d1f7      	bne.n	800a1d2 <arm_mat_mult_fast_q15+0x31e>
 800a1e2:	9a00      	ldr	r2, [sp, #0]
 800a1e4:	4493      	add	fp, r2
 800a1e6:	13db      	asrs	r3, r3, #15
 800a1e8:	f82e 3b02 	strh.w	r3, [lr], #2
 800a1ec:	9b01      	ldr	r3, [sp, #4]
 800a1ee:	459e      	cmp	lr, r3
 800a1f0:	d1cf      	bne.n	800a192 <arm_mat_mult_fast_q15+0x2de>
 800a1f2:	2000      	movs	r0, #0
 800a1f4:	b01d      	add	sp, #116	; 0x74
 800a1f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1fa:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800a1fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a1fe:	9915      	ldr	r1, [sp, #84]	; 0x54
 800a200:	f8d2 c004 	ldr.w	ip, [r2, #4]
 800a204:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a206:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800a20a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800a20c:	fb03 fb0b 	mul.w	fp, r3, fp
 800a210:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a212:	eb02 0b4b 	add.w	fp, r2, fp, lsl #1
 800a216:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a218:	685b      	ldr	r3, [r3, #4]
 800a21a:	f002 0903 	and.w	r9, r2, #3
 800a21e:	f1a1 0e02 	sub.w	lr, r1, #2
 800a222:	ea4f 0892 	mov.w	r8, r2, lsr #2
 800a226:	449e      	add	lr, r3
 800a228:	ea4f 0349 	mov.w	r3, r9, lsl #1
 800a22c:	eb0b 02c8 	add.w	r2, fp, r8, lsl #3
 800a230:	9301      	str	r3, [sp, #4]
 800a232:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800a234:	9202      	str	r2, [sp, #8]
 800a236:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a23a:	9200      	str	r2, [sp, #0]
 800a23c:	f023 0a01 	bic.w	sl, r3, #1
 800a240:	f1b8 0f00 	cmp.w	r8, #0
 800a244:	d02d      	beq.n	800a2a2 <arm_mat_mult_fast_q15+0x3ee>
 800a246:	4658      	mov	r0, fp
 800a248:	4661      	mov	r1, ip
 800a24a:	4644      	mov	r4, r8
 800a24c:	2300      	movs	r3, #0
 800a24e:	680e      	ldr	r6, [r1, #0]
 800a250:	684a      	ldr	r2, [r1, #4]
 800a252:	6807      	ldr	r7, [r0, #0]
 800a254:	6845      	ldr	r5, [r0, #4]
 800a256:	3108      	adds	r1, #8
 800a258:	3008      	adds	r0, #8
 800a25a:	fb26 3307 	smlad	r3, r6, r7, r3
 800a25e:	fb22 3305 	smlad	r3, r2, r5, r3
 800a262:	3c01      	subs	r4, #1
 800a264:	d1f3      	bne.n	800a24e <arm_mat_mult_fast_q15+0x39a>
 800a266:	9a00      	ldr	r2, [sp, #0]
 800a268:	9902      	ldr	r1, [sp, #8]
 800a26a:	4494      	add	ip, r2
 800a26c:	f1b9 0f00 	cmp.w	r9, #0
 800a270:	d00b      	beq.n	800a28a <arm_mat_mult_fast_q15+0x3d6>
 800a272:	4660      	mov	r0, ip
 800a274:	464a      	mov	r2, r9
 800a276:	f830 5b02 	ldrh.w	r5, [r0], #2
 800a27a:	f831 4b02 	ldrh.w	r4, [r1], #2
 800a27e:	3a01      	subs	r2, #1
 800a280:	fb15 3304 	smlabb	r3, r5, r4, r3
 800a284:	d1f7      	bne.n	800a276 <arm_mat_mult_fast_q15+0x3c2>
 800a286:	9a01      	ldr	r2, [sp, #4]
 800a288:	4494      	add	ip, r2
 800a28a:	13db      	asrs	r3, r3, #15
 800a28c:	f8ae 3000 	strh.w	r3, [lr]
 800a290:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a292:	f1ba 0a01 	subs.w	sl, sl, #1
 800a296:	449e      	add	lr, r3
 800a298:	f43f af59 	beq.w	800a14e <arm_mat_mult_fast_q15+0x29a>
 800a29c:	f1b8 0f00 	cmp.w	r8, #0
 800a2a0:	d1d1      	bne.n	800a246 <arm_mat_mult_fast_q15+0x392>
 800a2a2:	4659      	mov	r1, fp
 800a2a4:	4643      	mov	r3, r8
 800a2a6:	e7e1      	b.n	800a26c <arm_mat_mult_fast_q15+0x3b8>
 800a2a8:	4643      	mov	r3, r8
 800a2aa:	e78d      	b.n	800a1c8 <arm_mat_mult_fast_q15+0x314>
 800a2ac:	f06f 0002 	mvn.w	r0, #2
 800a2b0:	b01d      	add	sp, #116	; 0x74
 800a2b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2b6:	bf00      	nop

0800a2b8 <arm_mat_init_q15>:
 800a2b8:	8001      	strh	r1, [r0, #0]
 800a2ba:	8042      	strh	r2, [r0, #2]
 800a2bc:	6043      	str	r3, [r0, #4]
 800a2be:	4770      	bx	lr

0800a2c0 <arm_cmplx_mag_q15>:
 800a2c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2c4:	ea5f 0992 	movs.w	r9, r2, lsr #2
 800a2c8:	4617      	mov	r7, r2
 800a2ca:	4680      	mov	r8, r0
 800a2cc:	460e      	mov	r6, r1
 800a2ce:	d029      	beq.n	800a324 <arm_cmplx_mag_q15+0x64>
 800a2d0:	4605      	mov	r5, r0
 800a2d2:	46ca      	mov	sl, r9
 800a2d4:	460c      	mov	r4, r1
 800a2d6:	6828      	ldr	r0, [r5, #0]
 800a2d8:	fb20 f000 	smuad	r0, r0, r0
 800a2dc:	4621      	mov	r1, r4
 800a2de:	1440      	asrs	r0, r0, #17
 800a2e0:	f000 f832 	bl	800a348 <arm_sqrt_q15>
 800a2e4:	6868      	ldr	r0, [r5, #4]
 800a2e6:	fb20 f000 	smuad	r0, r0, r0
 800a2ea:	1ca1      	adds	r1, r4, #2
 800a2ec:	1440      	asrs	r0, r0, #17
 800a2ee:	f000 f82b 	bl	800a348 <arm_sqrt_q15>
 800a2f2:	68a8      	ldr	r0, [r5, #8]
 800a2f4:	fb20 f000 	smuad	r0, r0, r0
 800a2f8:	1d21      	adds	r1, r4, #4
 800a2fa:	1440      	asrs	r0, r0, #17
 800a2fc:	f000 f824 	bl	800a348 <arm_sqrt_q15>
 800a300:	3510      	adds	r5, #16
 800a302:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800a306:	fb23 f303 	smuad	r3, r3, r3
 800a30a:	1da1      	adds	r1, r4, #6
 800a30c:	1458      	asrs	r0, r3, #17
 800a30e:	f000 f81b 	bl	800a348 <arm_sqrt_q15>
 800a312:	f1ba 0a01 	subs.w	sl, sl, #1
 800a316:	f104 0408 	add.w	r4, r4, #8
 800a31a:	d1dc      	bne.n	800a2d6 <arm_cmplx_mag_q15+0x16>
 800a31c:	eb06 06c9 	add.w	r6, r6, r9, lsl #3
 800a320:	eb08 1809 	add.w	r8, r8, r9, lsl #4
 800a324:	f017 0703 	ands.w	r7, r7, #3
 800a328:	d00c      	beq.n	800a344 <arm_cmplx_mag_q15+0x84>
 800a32a:	eb06 0747 	add.w	r7, r6, r7, lsl #1
 800a32e:	f858 0b04 	ldr.w	r0, [r8], #4
 800a332:	fb20 f000 	smuad	r0, r0, r0
 800a336:	4631      	mov	r1, r6
 800a338:	1440      	asrs	r0, r0, #17
 800a33a:	3602      	adds	r6, #2
 800a33c:	f000 f804 	bl	800a348 <arm_sqrt_q15>
 800a340:	42be      	cmp	r6, r7
 800a342:	d1f4      	bne.n	800a32e <arm_cmplx_mag_q15+0x6e>
 800a344:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a348 <arm_sqrt_q15>:
 800a348:	2800      	cmp	r0, #0
 800a34a:	dd5c      	ble.n	800a406 <arm_sqrt_q15+0xbe>
 800a34c:	fab0 f280 	clz	r2, r0
 800a350:	3a11      	subs	r2, #17
 800a352:	b470      	push	{r4, r5, r6}
 800a354:	b294      	uxth	r4, r2
 800a356:	f012 0201 	ands.w	r2, r2, #1
 800a35a:	bf1a      	itte	ne
 800a35c:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800a360:	4098      	lslne	r0, r3
 800a362:	40a0      	lsleq	r0, r4
 800a364:	b200      	sxth	r0, r0
 800a366:	ee07 0a90 	vmov	s15, r0
 800a36a:	eefa 7ae8 	vcvt.f32.s32	s15, s15, #15
 800a36e:	4b28      	ldr	r3, [pc, #160]	; (800a410 <arm_sqrt_q15+0xc8>)
 800a370:	ee17 5a90 	vmov	r5, s15
 800a374:	eba3 0365 	sub.w	r3, r3, r5, asr #1
 800a378:	ee07 3a90 	vmov	s15, r3
 800a37c:	eefe 7ac9 	vcvt.s32.f32	s15, s15, #14
 800a380:	1046      	asrs	r6, r0, #1
 800a382:	ee17 3a90 	vmov	r3, s15
 800a386:	b21b      	sxth	r3, r3
 800a388:	fb03 f503 	mul.w	r5, r3, r3
 800a38c:	13ed      	asrs	r5, r5, #15
 800a38e:	fb15 f506 	smulbb	r5, r5, r6
 800a392:	13ed      	asrs	r5, r5, #15
 800a394:	f5c5 5540 	rsb	r5, r5, #12288	; 0x3000
 800a398:	fb03 f305 	mul.w	r3, r3, r5
 800a39c:	f343 334f 	sbfx	r3, r3, #13, #16
 800a3a0:	f023 0303 	bic.w	r3, r3, #3
 800a3a4:	fb03 f503 	mul.w	r5, r3, r3
 800a3a8:	13ed      	asrs	r5, r5, #15
 800a3aa:	fb15 f506 	smulbb	r5, r5, r6
 800a3ae:	13ed      	asrs	r5, r5, #15
 800a3b0:	f5c5 5540 	rsb	r5, r5, #12288	; 0x3000
 800a3b4:	fb03 f305 	mul.w	r3, r3, r5
 800a3b8:	f343 334f 	sbfx	r3, r3, #13, #16
 800a3bc:	f023 0303 	bic.w	r3, r3, #3
 800a3c0:	fb03 f503 	mul.w	r5, r3, r3
 800a3c4:	13ed      	asrs	r5, r5, #15
 800a3c6:	fb15 f506 	smulbb	r5, r5, r6
 800a3ca:	13ed      	asrs	r5, r5, #15
 800a3cc:	f5c5 5540 	rsb	r5, r5, #12288	; 0x3000
 800a3d0:	fb03 f305 	mul.w	r3, r3, r5
 800a3d4:	13db      	asrs	r3, r3, #15
 800a3d6:	009b      	lsls	r3, r3, #2
 800a3d8:	fb13 f300 	smulbb	r3, r3, r0
 800a3dc:	f343 338f 	sbfx	r3, r3, #14, #16
 800a3e0:	f023 0301 	bic.w	r3, r3, #1
 800a3e4:	b13a      	cbz	r2, 800a3f6 <arm_sqrt_q15+0xae>
 800a3e6:	3c01      	subs	r4, #1
 800a3e8:	1064      	asrs	r4, r4, #1
 800a3ea:	4123      	asrs	r3, r4
 800a3ec:	b21b      	sxth	r3, r3
 800a3ee:	2000      	movs	r0, #0
 800a3f0:	bc70      	pop	{r4, r5, r6}
 800a3f2:	800b      	strh	r3, [r1, #0]
 800a3f4:	4770      	bx	lr
 800a3f6:	f344 044e 	sbfx	r4, r4, #1, #15
 800a3fa:	4123      	asrs	r3, r4
 800a3fc:	b21b      	sxth	r3, r3
 800a3fe:	2000      	movs	r0, #0
 800a400:	bc70      	pop	{r4, r5, r6}
 800a402:	800b      	strh	r3, [r1, #0]
 800a404:	4770      	bx	lr
 800a406:	2300      	movs	r3, #0
 800a408:	800b      	strh	r3, [r1, #0]
 800a40a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a40e:	4770      	bx	lr
 800a410:	5f3759df 	.word	0x5f3759df

0800a414 <arm_shift_q15>:
 800a414:	2900      	cmp	r1, #0
 800a416:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a41a:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 800a41e:	db4a      	blt.n	800a4b6 <arm_shift_q15+0xa2>
 800a420:	f1bc 0f00 	cmp.w	ip, #0
 800a424:	d02b      	beq.n	800a47e <arm_shift_q15+0x6a>
 800a426:	f100 0508 	add.w	r5, r0, #8
 800a42a:	4616      	mov	r6, r2
 800a42c:	4667      	mov	r7, ip
 800a42e:	f935 4c08 	ldrsh.w	r4, [r5, #-8]
 800a432:	408c      	lsls	r4, r1
 800a434:	f304 040f 	ssat	r4, #16, r4
 800a438:	f935 ec06 	ldrsh.w	lr, [r5, #-6]
 800a43c:	fa0e fe01 	lsl.w	lr, lr, r1
 800a440:	f30e 0e0f 	ssat	lr, #16, lr
 800a444:	b2a4      	uxth	r4, r4
 800a446:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800a44a:	6034      	str	r4, [r6, #0]
 800a44c:	f935 4c04 	ldrsh.w	r4, [r5, #-4]
 800a450:	408c      	lsls	r4, r1
 800a452:	f304 040f 	ssat	r4, #16, r4
 800a456:	f935 ec02 	ldrsh.w	lr, [r5, #-2]
 800a45a:	fa0e fe01 	lsl.w	lr, lr, r1
 800a45e:	f30e 0e0f 	ssat	lr, #16, lr
 800a462:	b2a4      	uxth	r4, r4
 800a464:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800a468:	3f01      	subs	r7, #1
 800a46a:	6074      	str	r4, [r6, #4]
 800a46c:	f105 0508 	add.w	r5, r5, #8
 800a470:	f106 0608 	add.w	r6, r6, #8
 800a474:	d1db      	bne.n	800a42e <arm_shift_q15+0x1a>
 800a476:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
 800a47a:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 800a47e:	f013 0303 	ands.w	r3, r3, #3
 800a482:	d016      	beq.n	800a4b2 <arm_shift_q15+0x9e>
 800a484:	f9b0 4000 	ldrsh.w	r4, [r0]
 800a488:	408c      	lsls	r4, r1
 800a48a:	f304 040f 	ssat	r4, #16, r4
 800a48e:	3b01      	subs	r3, #1
 800a490:	8014      	strh	r4, [r2, #0]
 800a492:	d00e      	beq.n	800a4b2 <arm_shift_q15+0x9e>
 800a494:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 800a498:	408c      	lsls	r4, r1
 800a49a:	f304 040f 	ssat	r4, #16, r4
 800a49e:	2b01      	cmp	r3, #1
 800a4a0:	8054      	strh	r4, [r2, #2]
 800a4a2:	d006      	beq.n	800a4b2 <arm_shift_q15+0x9e>
 800a4a4:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 800a4a8:	fa03 f101 	lsl.w	r1, r3, r1
 800a4ac:	f301 010f 	ssat	r1, #16, r1
 800a4b0:	8091      	strh	r1, [r2, #4]
 800a4b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4b6:	f1bc 0f00 	cmp.w	ip, #0
 800a4ba:	d025      	beq.n	800a508 <arm_shift_q15+0xf4>
 800a4bc:	424f      	negs	r7, r1
 800a4be:	f100 0508 	add.w	r5, r0, #8
 800a4c2:	4616      	mov	r6, r2
 800a4c4:	46e6      	mov	lr, ip
 800a4c6:	f935 4c08 	ldrsh.w	r4, [r5, #-8]
 800a4ca:	f935 8c06 	ldrsh.w	r8, [r5, #-6]
 800a4ce:	413c      	asrs	r4, r7
 800a4d0:	fa48 f807 	asr.w	r8, r8, r7
 800a4d4:	b2a4      	uxth	r4, r4
 800a4d6:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800a4da:	6034      	str	r4, [r6, #0]
 800a4dc:	f935 4c04 	ldrsh.w	r4, [r5, #-4]
 800a4e0:	f935 8c02 	ldrsh.w	r8, [r5, #-2]
 800a4e4:	413c      	asrs	r4, r7
 800a4e6:	b2a4      	uxth	r4, r4
 800a4e8:	fa48 f807 	asr.w	r8, r8, r7
 800a4ec:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800a4f0:	f1be 0e01 	subs.w	lr, lr, #1
 800a4f4:	6074      	str	r4, [r6, #4]
 800a4f6:	f105 0508 	add.w	r5, r5, #8
 800a4fa:	f106 0608 	add.w	r6, r6, #8
 800a4fe:	d1e2      	bne.n	800a4c6 <arm_shift_q15+0xb2>
 800a500:	eb00 00cc 	add.w	r0, r0, ip, lsl #3
 800a504:	eb02 02cc 	add.w	r2, r2, ip, lsl #3
 800a508:	f013 0303 	ands.w	r3, r3, #3
 800a50c:	d0d1      	beq.n	800a4b2 <arm_shift_q15+0x9e>
 800a50e:	f9b0 4000 	ldrsh.w	r4, [r0]
 800a512:	4249      	negs	r1, r1
 800a514:	410c      	asrs	r4, r1
 800a516:	3b01      	subs	r3, #1
 800a518:	8014      	strh	r4, [r2, #0]
 800a51a:	d0ca      	beq.n	800a4b2 <arm_shift_q15+0x9e>
 800a51c:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 800a520:	2b01      	cmp	r3, #1
 800a522:	fa44 f401 	asr.w	r4, r4, r1
 800a526:	8054      	strh	r4, [r2, #2]
 800a528:	d0c3      	beq.n	800a4b2 <arm_shift_q15+0x9e>
 800a52a:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 800a52e:	fa43 f101 	asr.w	r1, r3, r1
 800a532:	8091      	strh	r1, [r2, #4]
 800a534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800a538 <arm_mult_q15>:
 800a538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a53c:	ea5f 0893 	movs.w	r8, r3, lsr #2
 800a540:	d037      	beq.n	800a5b2 <arm_mult_q15+0x7a>
 800a542:	4694      	mov	ip, r2
 800a544:	460f      	mov	r7, r1
 800a546:	4606      	mov	r6, r0
 800a548:	46c6      	mov	lr, r8
 800a54a:	f8d6 a000 	ldr.w	sl, [r6]
 800a54e:	683d      	ldr	r5, [r7, #0]
 800a550:	6874      	ldr	r4, [r6, #4]
 800a552:	f8d7 b004 	ldr.w	fp, [r7, #4]
 800a556:	fb15 f93a 	smultt	r9, r5, sl
 800a55a:	ea4f 39e9 	mov.w	r9, r9, asr #15
 800a55e:	3608      	adds	r6, #8
 800a560:	3708      	adds	r7, #8
 800a562:	f309 090f 	ssat	r9, #16, r9
 800a566:	fb1a fa05 	smulbb	sl, sl, r5
 800a56a:	ea4f 3aea 	mov.w	sl, sl, asr #15
 800a56e:	f30a 0a0f 	ssat	sl, #16, sl
 800a572:	fb1b f534 	smultt	r5, fp, r4
 800a576:	13ed      	asrs	r5, r5, #15
 800a578:	f305 050f 	ssat	r5, #16, r5
 800a57c:	fb14 f40b 	smulbb	r4, r4, fp
 800a580:	13e4      	asrs	r4, r4, #15
 800a582:	f304 040f 	ssat	r4, #16, r4
 800a586:	fa1f fa8a 	uxth.w	sl, sl
 800a58a:	b2a4      	uxth	r4, r4
 800a58c:	ea4a 4909 	orr.w	r9, sl, r9, lsl #16
 800a590:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800a594:	f1be 0e01 	subs.w	lr, lr, #1
 800a598:	f8cc 9000 	str.w	r9, [ip]
 800a59c:	f8cc 4004 	str.w	r4, [ip, #4]
 800a5a0:	f10c 0c08 	add.w	ip, ip, #8
 800a5a4:	d1d1      	bne.n	800a54a <arm_mult_q15+0x12>
 800a5a6:	eb00 00c8 	add.w	r0, r0, r8, lsl #3
 800a5aa:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800a5ae:	eb02 02c8 	add.w	r2, r2, r8, lsl #3
 800a5b2:	f013 0303 	ands.w	r3, r3, #3
 800a5b6:	d01b      	beq.n	800a5f0 <arm_mult_q15+0xb8>
 800a5b8:	880c      	ldrh	r4, [r1, #0]
 800a5ba:	8805      	ldrh	r5, [r0, #0]
 800a5bc:	fb14 f405 	smulbb	r4, r4, r5
 800a5c0:	13e4      	asrs	r4, r4, #15
 800a5c2:	f304 040f 	ssat	r4, #16, r4
 800a5c6:	3b01      	subs	r3, #1
 800a5c8:	8014      	strh	r4, [r2, #0]
 800a5ca:	d011      	beq.n	800a5f0 <arm_mult_q15+0xb8>
 800a5cc:	884c      	ldrh	r4, [r1, #2]
 800a5ce:	8845      	ldrh	r5, [r0, #2]
 800a5d0:	fb14 f405 	smulbb	r4, r4, r5
 800a5d4:	13e4      	asrs	r4, r4, #15
 800a5d6:	f304 040f 	ssat	r4, #16, r4
 800a5da:	2b01      	cmp	r3, #1
 800a5dc:	8054      	strh	r4, [r2, #2]
 800a5de:	d007      	beq.n	800a5f0 <arm_mult_q15+0xb8>
 800a5e0:	8883      	ldrh	r3, [r0, #4]
 800a5e2:	8889      	ldrh	r1, [r1, #4]
 800a5e4:	fb13 f301 	smulbb	r3, r3, r1
 800a5e8:	13db      	asrs	r3, r3, #15
 800a5ea:	f303 030f 	ssat	r3, #16, r3
 800a5ee:	8093      	strh	r3, [r2, #4]
 800a5f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a5f4 <arm_cfft_radix4by2_q15>:
 800a5f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a5f8:	084d      	lsrs	r5, r1, #1
 800a5fa:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 800a5fe:	4616      	mov	r6, r2
 800a600:	d047      	beq.n	800a692 <arm_cfft_radix4by2_q15+0x9e>
 800a602:	4604      	mov	r4, r0
 800a604:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 800a6ac <arm_cfft_radix4by2_q15+0xb8>
 800a608:	4696      	mov	lr, r2
 800a60a:	4638      	mov	r0, r7
 800a60c:	4621      	mov	r1, r4
 800a60e:	462a      	mov	r2, r5
 800a610:	f04f 0c00 	mov.w	ip, #0
 800a614:	680b      	ldr	r3, [r1, #0]
 800a616:	f8d0 a000 	ldr.w	sl, [r0]
 800a61a:	fa93 f32c 	shadd16	r3, r3, ip
 800a61e:	fa9a fa2c 	shadd16	sl, sl, ip
 800a622:	fa93 f92a 	shadd16	r9, r3, sl
 800a626:	fad3 fa1a 	qsub16	sl, r3, sl
 800a62a:	f85e 3b04 	ldr.w	r3, [lr], #4
 800a62e:	f841 9b04 	str.w	r9, [r1], #4
 800a632:	fb23 f90a 	smuad	r9, r3, sl
 800a636:	fb43 f31a 	smusdx	r3, r3, sl
 800a63a:	ea03 0308 	and.w	r3, r3, r8
 800a63e:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 800a642:	3a01      	subs	r2, #1
 800a644:	f840 3b04 	str.w	r3, [r0], #4
 800a648:	d1e4      	bne.n	800a614 <arm_cfft_radix4by2_q15+0x20>
 800a64a:	4629      	mov	r1, r5
 800a64c:	2302      	movs	r3, #2
 800a64e:	4632      	mov	r2, r6
 800a650:	4620      	mov	r0, r4
 800a652:	f000 f8e9 	bl	800a828 <arm_radix4_butterfly_q15>
 800a656:	4638      	mov	r0, r7
 800a658:	4629      	mov	r1, r5
 800a65a:	4632      	mov	r2, r6
 800a65c:	2302      	movs	r3, #2
 800a65e:	f000 f8e3 	bl	800a828 <arm_radix4_butterfly_q15>
 800a662:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 800a666:	4620      	mov	r0, r4
 800a668:	f9b0 6000 	ldrsh.w	r6, [r0]
 800a66c:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 800a670:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 800a674:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 800a678:	0076      	lsls	r6, r6, #1
 800a67a:	0064      	lsls	r4, r4, #1
 800a67c:	0052      	lsls	r2, r2, #1
 800a67e:	005b      	lsls	r3, r3, #1
 800a680:	8006      	strh	r6, [r0, #0]
 800a682:	8044      	strh	r4, [r0, #2]
 800a684:	8082      	strh	r2, [r0, #4]
 800a686:	80c3      	strh	r3, [r0, #6]
 800a688:	3008      	adds	r0, #8
 800a68a:	4285      	cmp	r5, r0
 800a68c:	d1ec      	bne.n	800a668 <arm_cfft_radix4by2_q15+0x74>
 800a68e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a692:	4629      	mov	r1, r5
 800a694:	2302      	movs	r3, #2
 800a696:	f000 f8c7 	bl	800a828 <arm_radix4_butterfly_q15>
 800a69a:	4632      	mov	r2, r6
 800a69c:	4629      	mov	r1, r5
 800a69e:	4638      	mov	r0, r7
 800a6a0:	2302      	movs	r3, #2
 800a6a2:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6a6:	f000 b8bf 	b.w	800a828 <arm_radix4_butterfly_q15>
 800a6aa:	bf00      	nop
 800a6ac:	ffff0000 	.word	0xffff0000

0800a6b0 <arm_cfft_radix4by2_inverse_q15>:
 800a6b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6b4:	084d      	lsrs	r5, r1, #1
 800a6b6:	eb00 0741 	add.w	r7, r0, r1, lsl #1
 800a6ba:	4616      	mov	r6, r2
 800a6bc:	d047      	beq.n	800a74e <arm_cfft_radix4by2_inverse_q15+0x9e>
 800a6be:	4604      	mov	r4, r0
 800a6c0:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 800a768 <arm_cfft_radix4by2_inverse_q15+0xb8>
 800a6c4:	4696      	mov	lr, r2
 800a6c6:	4638      	mov	r0, r7
 800a6c8:	4621      	mov	r1, r4
 800a6ca:	462a      	mov	r2, r5
 800a6cc:	f04f 0c00 	mov.w	ip, #0
 800a6d0:	680b      	ldr	r3, [r1, #0]
 800a6d2:	f8d0 a000 	ldr.w	sl, [r0]
 800a6d6:	fa93 f32c 	shadd16	r3, r3, ip
 800a6da:	fa9a fa2c 	shadd16	sl, sl, ip
 800a6de:	fa93 f92a 	shadd16	r9, r3, sl
 800a6e2:	fad3 fa1a 	qsub16	sl, r3, sl
 800a6e6:	f85e 3b04 	ldr.w	r3, [lr], #4
 800a6ea:	f841 9b04 	str.w	r9, [r1], #4
 800a6ee:	fb43 f90a 	smusd	r9, r3, sl
 800a6f2:	fb23 f31a 	smuadx	r3, r3, sl
 800a6f6:	ea03 0308 	and.w	r3, r3, r8
 800a6fa:	ea43 4319 	orr.w	r3, r3, r9, lsr #16
 800a6fe:	3a01      	subs	r2, #1
 800a700:	f840 3b04 	str.w	r3, [r0], #4
 800a704:	d1e4      	bne.n	800a6d0 <arm_cfft_radix4by2_inverse_q15+0x20>
 800a706:	4629      	mov	r1, r5
 800a708:	2302      	movs	r3, #2
 800a70a:	4632      	mov	r2, r6
 800a70c:	4620      	mov	r0, r4
 800a70e:	f000 fa35 	bl	800ab7c <arm_radix4_butterfly_inverse_q15>
 800a712:	4638      	mov	r0, r7
 800a714:	4629      	mov	r1, r5
 800a716:	4632      	mov	r2, r6
 800a718:	2302      	movs	r3, #2
 800a71a:	f000 fa2f 	bl	800ab7c <arm_radix4_butterfly_inverse_q15>
 800a71e:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 800a722:	4620      	mov	r0, r4
 800a724:	f9b0 6000 	ldrsh.w	r6, [r0]
 800a728:	f9b0 4002 	ldrsh.w	r4, [r0, #2]
 800a72c:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 800a730:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
 800a734:	0076      	lsls	r6, r6, #1
 800a736:	0064      	lsls	r4, r4, #1
 800a738:	0052      	lsls	r2, r2, #1
 800a73a:	005b      	lsls	r3, r3, #1
 800a73c:	8006      	strh	r6, [r0, #0]
 800a73e:	8044      	strh	r4, [r0, #2]
 800a740:	8082      	strh	r2, [r0, #4]
 800a742:	80c3      	strh	r3, [r0, #6]
 800a744:	3008      	adds	r0, #8
 800a746:	4285      	cmp	r5, r0
 800a748:	d1ec      	bne.n	800a724 <arm_cfft_radix4by2_inverse_q15+0x74>
 800a74a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a74e:	4629      	mov	r1, r5
 800a750:	2302      	movs	r3, #2
 800a752:	f000 fa13 	bl	800ab7c <arm_radix4_butterfly_inverse_q15>
 800a756:	4632      	mov	r2, r6
 800a758:	4629      	mov	r1, r5
 800a75a:	4638      	mov	r0, r7
 800a75c:	2302      	movs	r3, #2
 800a75e:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a762:	f000 ba0b 	b.w	800ab7c <arm_radix4_butterfly_inverse_q15>
 800a766:	bf00      	nop
 800a768:	ffff0000 	.word	0xffff0000

0800a76c <arm_cfft_q15>:
 800a76c:	b5e0      	push	{r5, r6, r7, lr}
 800a76e:	2a01      	cmp	r2, #1
 800a770:	460f      	mov	r7, r1
 800a772:	4605      	mov	r5, r0
 800a774:	8801      	ldrh	r1, [r0, #0]
 800a776:	461e      	mov	r6, r3
 800a778:	d02f      	beq.n	800a7da <arm_cfft_q15+0x6e>
 800a77a:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800a77e:	d026      	beq.n	800a7ce <arm_cfft_q15+0x62>
 800a780:	d908      	bls.n	800a794 <arm_cfft_q15+0x28>
 800a782:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800a786:	d017      	beq.n	800a7b8 <arm_cfft_q15+0x4c>
 800a788:	d91b      	bls.n	800a7c2 <arm_cfft_q15+0x56>
 800a78a:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800a78e:	d01e      	beq.n	800a7ce <arm_cfft_q15+0x62>
 800a790:	b93e      	cbnz	r6, 800a7a2 <arm_cfft_q15+0x36>
 800a792:	bde0      	pop	{r5, r6, r7, pc}
 800a794:	2940      	cmp	r1, #64	; 0x40
 800a796:	d01a      	beq.n	800a7ce <arm_cfft_q15+0x62>
 800a798:	d90a      	bls.n	800a7b0 <arm_cfft_q15+0x44>
 800a79a:	2980      	cmp	r1, #128	; 0x80
 800a79c:	d00c      	beq.n	800a7b8 <arm_cfft_q15+0x4c>
 800a79e:	2e00      	cmp	r6, #0
 800a7a0:	d0f7      	beq.n	800a792 <arm_cfft_q15+0x26>
 800a7a2:	68aa      	ldr	r2, [r5, #8]
 800a7a4:	89a9      	ldrh	r1, [r5, #12]
 800a7a6:	4638      	mov	r0, r7
 800a7a8:	e8bd 40e0 	ldmia.w	sp!, {r5, r6, r7, lr}
 800a7ac:	f000 bb90 	b.w	800aed0 <arm_bitreversal_16>
 800a7b0:	2910      	cmp	r1, #16
 800a7b2:	d00c      	beq.n	800a7ce <arm_cfft_q15+0x62>
 800a7b4:	2920      	cmp	r1, #32
 800a7b6:	d1eb      	bne.n	800a790 <arm_cfft_q15+0x24>
 800a7b8:	686a      	ldr	r2, [r5, #4]
 800a7ba:	4638      	mov	r0, r7
 800a7bc:	f7ff ff1a 	bl	800a5f4 <arm_cfft_radix4by2_q15>
 800a7c0:	e7e6      	b.n	800a790 <arm_cfft_q15+0x24>
 800a7c2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a7c6:	d0f7      	beq.n	800a7b8 <arm_cfft_q15+0x4c>
 800a7c8:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a7cc:	d1e0      	bne.n	800a790 <arm_cfft_q15+0x24>
 800a7ce:	686a      	ldr	r2, [r5, #4]
 800a7d0:	2301      	movs	r3, #1
 800a7d2:	4638      	mov	r0, r7
 800a7d4:	f000 f828 	bl	800a828 <arm_radix4_butterfly_q15>
 800a7d8:	e7da      	b.n	800a790 <arm_cfft_q15+0x24>
 800a7da:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800a7de:	d01d      	beq.n	800a81c <arm_cfft_q15+0xb0>
 800a7e0:	d907      	bls.n	800a7f2 <arm_cfft_q15+0x86>
 800a7e2:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800a7e6:	d00e      	beq.n	800a806 <arm_cfft_q15+0x9a>
 800a7e8:	d912      	bls.n	800a810 <arm_cfft_q15+0xa4>
 800a7ea:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800a7ee:	d1cf      	bne.n	800a790 <arm_cfft_q15+0x24>
 800a7f0:	e014      	b.n	800a81c <arm_cfft_q15+0xb0>
 800a7f2:	2940      	cmp	r1, #64	; 0x40
 800a7f4:	d012      	beq.n	800a81c <arm_cfft_q15+0xb0>
 800a7f6:	d902      	bls.n	800a7fe <arm_cfft_q15+0x92>
 800a7f8:	2980      	cmp	r1, #128	; 0x80
 800a7fa:	d004      	beq.n	800a806 <arm_cfft_q15+0x9a>
 800a7fc:	e7c8      	b.n	800a790 <arm_cfft_q15+0x24>
 800a7fe:	2910      	cmp	r1, #16
 800a800:	d00c      	beq.n	800a81c <arm_cfft_q15+0xb0>
 800a802:	2920      	cmp	r1, #32
 800a804:	d1c4      	bne.n	800a790 <arm_cfft_q15+0x24>
 800a806:	686a      	ldr	r2, [r5, #4]
 800a808:	4638      	mov	r0, r7
 800a80a:	f7ff ff51 	bl	800a6b0 <arm_cfft_radix4by2_inverse_q15>
 800a80e:	e7bf      	b.n	800a790 <arm_cfft_q15+0x24>
 800a810:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a814:	d0f7      	beq.n	800a806 <arm_cfft_q15+0x9a>
 800a816:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a81a:	d1b9      	bne.n	800a790 <arm_cfft_q15+0x24>
 800a81c:	686a      	ldr	r2, [r5, #4]
 800a81e:	2301      	movs	r3, #1
 800a820:	4638      	mov	r0, r7
 800a822:	f000 f9ab 	bl	800ab7c <arm_radix4_butterfly_inverse_q15>
 800a826:	e7b3      	b.n	800a790 <arm_cfft_q15+0x24>

0800a828 <arm_radix4_butterfly_q15>:
 800a828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a82c:	b093      	sub	sp, #76	; 0x4c
 800a82e:	f021 0a03 	bic.w	sl, r1, #3
 800a832:	eb00 0c4a 	add.w	ip, r0, sl, lsl #1
 800a836:	9210      	str	r2, [sp, #64]	; 0x40
 800a838:	2b01      	cmp	r3, #1
 800a83a:	ea4f 0291 	mov.w	r2, r1, lsr #2
 800a83e:	eb0c 050a 	add.w	r5, ip, sl
 800a842:	9101      	str	r1, [sp, #4]
 800a844:	900f      	str	r0, [sp, #60]	; 0x3c
 800a846:	9303      	str	r3, [sp, #12]
 800a848:	4482      	add	sl, r0
 800a84a:	9211      	str	r2, [sp, #68]	; 0x44
 800a84c:	f040 8124 	bne.w	800aa98 <arm_radix4_butterfly_q15+0x270>
 800a850:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a852:	f8df e324 	ldr.w	lr, [pc, #804]	; 800ab78 <arm_radix4_butterfly_q15+0x350>
 800a856:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 800a858:	f8cd a008 	str.w	sl, [sp, #8]
 800a85c:	4693      	mov	fp, r2
 800a85e:	4690      	mov	r8, r2
 800a860:	4657      	mov	r7, sl
 800a862:	2300      	movs	r3, #0
 800a864:	4691      	mov	r9, r2
 800a866:	6830      	ldr	r0, [r6, #0]
 800a868:	f8dc 2000 	ldr.w	r2, [ip]
 800a86c:	6839      	ldr	r1, [r7, #0]
 800a86e:	fa90 f023 	shadd16	r0, r0, r3
 800a872:	fa91 f123 	shadd16	r1, r1, r3
 800a876:	fa90 f023 	shadd16	r0, r0, r3
 800a87a:	fa91 fa23 	shadd16	sl, r1, r3
 800a87e:	fa92 f223 	shadd16	r2, r2, r3
 800a882:	6829      	ldr	r1, [r5, #0]
 800a884:	fa92 f223 	shadd16	r2, r2, r3
 800a888:	fa91 f123 	shadd16	r1, r1, r3
 800a88c:	fa90 f412 	qadd16	r4, r0, r2
 800a890:	fa91 f123 	shadd16	r1, r1, r3
 800a894:	fa9a f111 	qadd16	r1, sl, r1
 800a898:	fa94 fa21 	shadd16	sl, r4, r1
 800a89c:	f846 ab04 	str.w	sl, [r6], #4
 800a8a0:	fad4 f411 	qsub16	r4, r4, r1
 800a8a4:	fad0 f212 	qsub16	r2, r0, r2
 800a8a8:	f85b 1b08 	ldr.w	r1, [fp], #8
 800a8ac:	fb21 f004 	smuad	r0, r1, r4
 800a8b0:	fb41 f114 	smusdx	r1, r1, r4
 800a8b4:	ea01 010e 	and.w	r1, r1, lr
 800a8b8:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 800a8bc:	6838      	ldr	r0, [r7, #0]
 800a8be:	f847 1b04 	str.w	r1, [r7], #4
 800a8c2:	fa90 f023 	shadd16	r0, r0, r3
 800a8c6:	682c      	ldr	r4, [r5, #0]
 800a8c8:	fa90 f023 	shadd16	r0, r0, r3
 800a8cc:	fa94 f423 	shadd16	r4, r4, r3
 800a8d0:	f859 1b04 	ldr.w	r1, [r9], #4
 800a8d4:	fa94 f423 	shadd16	r4, r4, r3
 800a8d8:	fad0 f014 	qsub16	r0, r0, r4
 800a8dc:	faa2 f410 	qasx	r4, r2, r0
 800a8e0:	fae2 f210 	qsax	r2, r2, r0
 800a8e4:	fb21 fa02 	smuad	sl, r1, r2
 800a8e8:	fb41 f212 	smusdx	r2, r1, r2
 800a8ec:	ea02 020e 	and.w	r2, r2, lr
 800a8f0:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 800a8f4:	f84c 2b04 	str.w	r2, [ip], #4
 800a8f8:	f858 2b0c 	ldr.w	r2, [r8], #12
 800a8fc:	fb22 f104 	smuad	r1, r2, r4
 800a900:	fb42 f214 	smusdx	r2, r2, r4
 800a904:	ea02 020e 	and.w	r2, r2, lr
 800a908:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 800a90c:	f845 2b04 	str.w	r2, [r5], #4
 800a910:	9a02      	ldr	r2, [sp, #8]
 800a912:	42b2      	cmp	r2, r6
 800a914:	d1a7      	bne.n	800a866 <arm_radix4_butterfly_q15+0x3e>
 800a916:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800a918:	9b03      	ldr	r3, [sp, #12]
 800a91a:	2a04      	cmp	r2, #4
 800a91c:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800a920:	f240 8127 	bls.w	800ab72 <arm_radix4_butterfly_q15+0x34a>
 800a924:	f8df a250 	ldr.w	sl, [pc, #592]	; 800ab78 <arm_radix4_butterfly_q15+0x350>
 800a928:	920e      	str	r2, [sp, #56]	; 0x38
 800a92a:	990e      	ldr	r1, [sp, #56]	; 0x38
 800a92c:	9102      	str	r1, [sp, #8]
 800a92e:	4608      	mov	r0, r1
 800a930:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800a934:	0889      	lsrs	r1, r1, #2
 800a936:	0092      	lsls	r2, r2, #2
 800a938:	0086      	lsls	r6, r0, #2
 800a93a:	9801      	ldr	r0, [sp, #4]
 800a93c:	920d      	str	r2, [sp, #52]	; 0x34
 800a93e:	008c      	lsls	r4, r1, #2
 800a940:	009a      	lsls	r2, r3, #2
 800a942:	00db      	lsls	r3, r3, #3
 800a944:	4288      	cmp	r0, r1
 800a946:	940a      	str	r4, [sp, #40]	; 0x28
 800a948:	930b      	str	r3, [sp, #44]	; 0x2c
 800a94a:	4604      	mov	r4, r0
 800a94c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a94e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800a950:	910e      	str	r1, [sp, #56]	; 0x38
 800a952:	bf28      	it	cs
 800a954:	460c      	movcs	r4, r1
 800a956:	e9cd 0305 	strd	r0, r3, [sp, #20]
 800a95a:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800a95e:	9308      	str	r3, [sp, #32]
 800a960:	9307      	str	r3, [sp, #28]
 800a962:	2300      	movs	r3, #0
 800a964:	940c      	str	r4, [sp, #48]	; 0x30
 800a966:	9104      	str	r1, [sp, #16]
 800a968:	9209      	str	r2, [sp, #36]	; 0x24
 800a96a:	9303      	str	r3, [sp, #12]
 800a96c:	9b08      	ldr	r3, [sp, #32]
 800a96e:	9a05      	ldr	r2, [sp, #20]
 800a970:	f8d3 9000 	ldr.w	r9, [r3]
 800a974:	9b07      	ldr	r3, [sp, #28]
 800a976:	9f03      	ldr	r7, [sp, #12]
 800a978:	f8d3 8000 	ldr.w	r8, [r3]
 800a97c:	9b06      	ldr	r3, [sp, #24]
 800a97e:	f8d3 e000 	ldr.w	lr, [r3]
 800a982:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a984:	4615      	mov	r5, r2
 800a986:	1898      	adds	r0, r3, r2
 800a988:	9a04      	ldr	r2, [sp, #16]
 800a98a:	4614      	mov	r4, r2
 800a98c:	1899      	adds	r1, r3, r2
 800a98e:	682a      	ldr	r2, [r5, #0]
 800a990:	6823      	ldr	r3, [r4, #0]
 800a992:	f8d0 b000 	ldr.w	fp, [r0]
 800a996:	fa92 fc13 	qadd16	ip, r2, r3
 800a99a:	fad2 f213 	qsub16	r2, r2, r3
 800a99e:	680b      	ldr	r3, [r1, #0]
 800a9a0:	fa9b f313 	qadd16	r3, fp, r3
 800a9a4:	fa9c fb23 	shadd16	fp, ip, r3
 800a9a8:	fadc f323 	shsub16	r3, ip, r3
 800a9ac:	f04f 0c00 	mov.w	ip, #0
 800a9b0:	fa9b fb2c 	shadd16	fp, fp, ip
 800a9b4:	f8c5 b000 	str.w	fp, [r5]
 800a9b8:	4435      	add	r5, r6
 800a9ba:	fb28 fb03 	smuad	fp, r8, r3
 800a9be:	fb48 f313 	smusdx	r3, r8, r3
 800a9c2:	ea03 030a 	and.w	r3, r3, sl
 800a9c6:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 800a9ca:	f8d0 b000 	ldr.w	fp, [r0]
 800a9ce:	6003      	str	r3, [r0, #0]
 800a9d0:	f8d1 c000 	ldr.w	ip, [r1]
 800a9d4:	fadb fc1c 	qsub16	ip, fp, ip
 800a9d8:	4430      	add	r0, r6
 800a9da:	faa2 f32c 	shasx	r3, r2, ip
 800a9de:	fae2 f22c 	shsax	r2, r2, ip
 800a9e2:	fb29 fc02 	smuad	ip, r9, r2
 800a9e6:	fb49 f212 	smusdx	r2, r9, r2
 800a9ea:	ea02 020a 	and.w	r2, r2, sl
 800a9ee:	ea42 421c 	orr.w	r2, r2, ip, lsr #16
 800a9f2:	6022      	str	r2, [r4, #0]
 800a9f4:	4434      	add	r4, r6
 800a9f6:	fb2e f203 	smuad	r2, lr, r3
 800a9fa:	fb4e f313 	smusdx	r3, lr, r3
 800a9fe:	ea03 030a 	and.w	r3, r3, sl
 800aa02:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 800aa06:	9a02      	ldr	r2, [sp, #8]
 800aa08:	600b      	str	r3, [r1, #0]
 800aa0a:	9b01      	ldr	r3, [sp, #4]
 800aa0c:	4417      	add	r7, r2
 800aa0e:	42bb      	cmp	r3, r7
 800aa10:	4431      	add	r1, r6
 800aa12:	d8bc      	bhi.n	800a98e <arm_radix4_butterfly_q15+0x166>
 800aa14:	e9dd 2108 	ldrd	r2, r1, [sp, #32]
 800aa18:	440a      	add	r2, r1
 800aa1a:	9208      	str	r2, [sp, #32]
 800aa1c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800aa1e:	9a07      	ldr	r2, [sp, #28]
 800aa20:	9b03      	ldr	r3, [sp, #12]
 800aa22:	440a      	add	r2, r1
 800aa24:	9207      	str	r2, [sp, #28]
 800aa26:	990d      	ldr	r1, [sp, #52]	; 0x34
 800aa28:	9a06      	ldr	r2, [sp, #24]
 800aa2a:	440a      	add	r2, r1
 800aa2c:	9206      	str	r2, [sp, #24]
 800aa2e:	9a05      	ldr	r2, [sp, #20]
 800aa30:	3204      	adds	r2, #4
 800aa32:	9205      	str	r2, [sp, #20]
 800aa34:	9a04      	ldr	r2, [sp, #16]
 800aa36:	3204      	adds	r2, #4
 800aa38:	9204      	str	r2, [sp, #16]
 800aa3a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800aa3c:	3301      	adds	r3, #1
 800aa3e:	4293      	cmp	r3, r2
 800aa40:	9303      	str	r3, [sp, #12]
 800aa42:	d393      	bcc.n	800a96c <arm_radix4_butterfly_q15+0x144>
 800aa44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aa46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa48:	2a04      	cmp	r2, #4
 800aa4a:	f63f af6e 	bhi.w	800a92a <arm_radix4_butterfly_q15+0x102>
 800aa4e:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800aa50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aa52:	689d      	ldr	r5, [r3, #8]
 800aa54:	68de      	ldr	r6, [r3, #12]
 800aa56:	681a      	ldr	r2, [r3, #0]
 800aa58:	6859      	ldr	r1, [r3, #4]
 800aa5a:	fa92 f015 	qadd16	r0, r2, r5
 800aa5e:	3c01      	subs	r4, #1
 800aa60:	fad2 f215 	qsub16	r2, r2, r5
 800aa64:	f103 0310 	add.w	r3, r3, #16
 800aa68:	fa91 f516 	qadd16	r5, r1, r6
 800aa6c:	fad1 f116 	qsub16	r1, r1, r6
 800aa70:	fa90 f625 	shadd16	r6, r0, r5
 800aa74:	fad0 f025 	shsub16	r0, r0, r5
 800aa78:	f843 6c10 	str.w	r6, [r3, #-16]
 800aa7c:	f843 0c0c 	str.w	r0, [r3, #-12]
 800aa80:	fae2 f021 	shsax	r0, r2, r1
 800aa84:	faa2 f221 	shasx	r2, r2, r1
 800aa88:	f843 0c08 	str.w	r0, [r3, #-8]
 800aa8c:	f843 2c04 	str.w	r2, [r3, #-4]
 800aa90:	d1df      	bne.n	800aa52 <arm_radix4_butterfly_q15+0x22a>
 800aa92:	b013      	add	sp, #76	; 0x4c
 800aa94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa98:	2400      	movs	r4, #0
 800aa9a:	f8df e0dc 	ldr.w	lr, [pc, #220]	; 800ab78 <arm_radix4_butterfly_q15+0x350>
 800aa9e:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800aaa0:	4623      	mov	r3, r4
 800aaa2:	4680      	mov	r8, r0
 800aaa4:	4691      	mov	r9, r2
 800aaa6:	f8d8 0000 	ldr.w	r0, [r8]
 800aaaa:	f8dc 2000 	ldr.w	r2, [ip]
 800aaae:	f8da 1000 	ldr.w	r1, [sl]
 800aab2:	fa90 f023 	shadd16	r0, r0, r3
 800aab6:	fa91 f123 	shadd16	r1, r1, r3
 800aaba:	fa90 f023 	shadd16	r0, r0, r3
 800aabe:	fa91 fb23 	shadd16	fp, r1, r3
 800aac2:	fa92 f223 	shadd16	r2, r2, r3
 800aac6:	6829      	ldr	r1, [r5, #0]
 800aac8:	fa92 f223 	shadd16	r2, r2, r3
 800aacc:	fa91 f123 	shadd16	r1, r1, r3
 800aad0:	fa90 f612 	qadd16	r6, r0, r2
 800aad4:	fa91 f123 	shadd16	r1, r1, r3
 800aad8:	fa9b f111 	qadd16	r1, fp, r1
 800aadc:	fa96 fb21 	shadd16	fp, r6, r1
 800aae0:	f848 bb04 	str.w	fp, [r8], #4
 800aae4:	fad6 f611 	qsub16	r6, r6, r1
 800aae8:	fad0 f212 	qsub16	r2, r0, r2
 800aaec:	f857 1034 	ldr.w	r1, [r7, r4, lsl #3]
 800aaf0:	fb21 f006 	smuad	r0, r1, r6
 800aaf4:	fb41 f116 	smusdx	r1, r1, r6
 800aaf8:	ea01 010e 	and.w	r1, r1, lr
 800aafc:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 800ab00:	f8da 0000 	ldr.w	r0, [sl]
 800ab04:	f84a 1b04 	str.w	r1, [sl], #4
 800ab08:	fa90 f023 	shadd16	r0, r0, r3
 800ab0c:	682e      	ldr	r6, [r5, #0]
 800ab0e:	fa90 f023 	shadd16	r0, r0, r3
 800ab12:	fa96 f623 	shadd16	r6, r6, r3
 800ab16:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800ab1a:	fa96 f623 	shadd16	r6, r6, r3
 800ab1e:	fad0 f016 	qsub16	r0, r0, r6
 800ab22:	faa2 f610 	qasx	r6, r2, r0
 800ab26:	fae2 f210 	qsax	r2, r2, r0
 800ab2a:	fb21 fb02 	smuad	fp, r1, r2
 800ab2e:	fb41 f212 	smusdx	r2, r1, r2
 800ab32:	ea02 020e 	and.w	r2, r2, lr
 800ab36:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 800ab3a:	f84c 2b04 	str.w	r2, [ip], #4
 800ab3e:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 800ab42:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800ab46:	fb22 f106 	smuad	r1, r2, r6
 800ab4a:	fb42 f216 	smusdx	r2, r2, r6
 800ab4e:	ea02 020e 	and.w	r2, r2, lr
 800ab52:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 800ab56:	f845 2b04 	str.w	r2, [r5], #4
 800ab5a:	9a03      	ldr	r2, [sp, #12]
 800ab5c:	f1b9 0901 	subs.w	r9, r9, #1
 800ab60:	4414      	add	r4, r2
 800ab62:	d1a0      	bne.n	800aaa6 <arm_radix4_butterfly_q15+0x27e>
 800ab64:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ab66:	9b03      	ldr	r3, [sp, #12]
 800ab68:	2a04      	cmp	r2, #4
 800ab6a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800ab6e:	f63f aed9 	bhi.w	800a924 <arm_radix4_butterfly_q15+0xfc>
 800ab72:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ab74:	4614      	mov	r4, r2
 800ab76:	e76c      	b.n	800aa52 <arm_radix4_butterfly_q15+0x22a>
 800ab78:	ffff0000 	.word	0xffff0000

0800ab7c <arm_radix4_butterfly_inverse_q15>:
 800ab7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab80:	b093      	sub	sp, #76	; 0x4c
 800ab82:	f021 0a03 	bic.w	sl, r1, #3
 800ab86:	eb00 0c4a 	add.w	ip, r0, sl, lsl #1
 800ab8a:	9210      	str	r2, [sp, #64]	; 0x40
 800ab8c:	2b01      	cmp	r3, #1
 800ab8e:	ea4f 0291 	mov.w	r2, r1, lsr #2
 800ab92:	eb0c 050a 	add.w	r5, ip, sl
 800ab96:	9101      	str	r1, [sp, #4]
 800ab98:	900f      	str	r0, [sp, #60]	; 0x3c
 800ab9a:	9303      	str	r3, [sp, #12]
 800ab9c:	4482      	add	sl, r0
 800ab9e:	9211      	str	r2, [sp, #68]	; 0x44
 800aba0:	f040 8124 	bne.w	800adec <arm_radix4_butterfly_inverse_q15+0x270>
 800aba4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800aba6:	f8df e324 	ldr.w	lr, [pc, #804]	; 800aecc <arm_radix4_butterfly_inverse_q15+0x350>
 800abaa:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 800abac:	f8cd a008 	str.w	sl, [sp, #8]
 800abb0:	4693      	mov	fp, r2
 800abb2:	4690      	mov	r8, r2
 800abb4:	4657      	mov	r7, sl
 800abb6:	2300      	movs	r3, #0
 800abb8:	4691      	mov	r9, r2
 800abba:	6830      	ldr	r0, [r6, #0]
 800abbc:	f8dc 2000 	ldr.w	r2, [ip]
 800abc0:	6839      	ldr	r1, [r7, #0]
 800abc2:	fa90 f023 	shadd16	r0, r0, r3
 800abc6:	fa91 f123 	shadd16	r1, r1, r3
 800abca:	fa90 f023 	shadd16	r0, r0, r3
 800abce:	fa91 fa23 	shadd16	sl, r1, r3
 800abd2:	fa92 f223 	shadd16	r2, r2, r3
 800abd6:	6829      	ldr	r1, [r5, #0]
 800abd8:	fa92 f223 	shadd16	r2, r2, r3
 800abdc:	fa91 f123 	shadd16	r1, r1, r3
 800abe0:	fa90 f412 	qadd16	r4, r0, r2
 800abe4:	fa91 f123 	shadd16	r1, r1, r3
 800abe8:	fa9a f111 	qadd16	r1, sl, r1
 800abec:	fa94 fa21 	shadd16	sl, r4, r1
 800abf0:	f846 ab04 	str.w	sl, [r6], #4
 800abf4:	fad4 f411 	qsub16	r4, r4, r1
 800abf8:	fad0 f212 	qsub16	r2, r0, r2
 800abfc:	f85b 1b08 	ldr.w	r1, [fp], #8
 800ac00:	fb41 f004 	smusd	r0, r1, r4
 800ac04:	fb21 f114 	smuadx	r1, r1, r4
 800ac08:	ea01 010e 	and.w	r1, r1, lr
 800ac0c:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 800ac10:	6838      	ldr	r0, [r7, #0]
 800ac12:	f847 1b04 	str.w	r1, [r7], #4
 800ac16:	fa90 f023 	shadd16	r0, r0, r3
 800ac1a:	682c      	ldr	r4, [r5, #0]
 800ac1c:	fa90 f023 	shadd16	r0, r0, r3
 800ac20:	fa94 f423 	shadd16	r4, r4, r3
 800ac24:	f859 1b04 	ldr.w	r1, [r9], #4
 800ac28:	fa94 f423 	shadd16	r4, r4, r3
 800ac2c:	fad0 f014 	qsub16	r0, r0, r4
 800ac30:	fae2 f410 	qsax	r4, r2, r0
 800ac34:	faa2 f210 	qasx	r2, r2, r0
 800ac38:	fb41 fa02 	smusd	sl, r1, r2
 800ac3c:	fb21 f212 	smuadx	r2, r1, r2
 800ac40:	ea02 020e 	and.w	r2, r2, lr
 800ac44:	ea42 421a 	orr.w	r2, r2, sl, lsr #16
 800ac48:	f84c 2b04 	str.w	r2, [ip], #4
 800ac4c:	f858 2b0c 	ldr.w	r2, [r8], #12
 800ac50:	fb42 f104 	smusd	r1, r2, r4
 800ac54:	fb22 f214 	smuadx	r2, r2, r4
 800ac58:	ea02 020e 	and.w	r2, r2, lr
 800ac5c:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 800ac60:	f845 2b04 	str.w	r2, [r5], #4
 800ac64:	9a02      	ldr	r2, [sp, #8]
 800ac66:	42b2      	cmp	r2, r6
 800ac68:	d1a7      	bne.n	800abba <arm_radix4_butterfly_inverse_q15+0x3e>
 800ac6a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800ac6c:	9b03      	ldr	r3, [sp, #12]
 800ac6e:	2a04      	cmp	r2, #4
 800ac70:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800ac74:	f240 8127 	bls.w	800aec6 <arm_radix4_butterfly_inverse_q15+0x34a>
 800ac78:	f8df a250 	ldr.w	sl, [pc, #592]	; 800aecc <arm_radix4_butterfly_inverse_q15+0x350>
 800ac7c:	920e      	str	r2, [sp, #56]	; 0x38
 800ac7e:	990e      	ldr	r1, [sp, #56]	; 0x38
 800ac80:	9102      	str	r1, [sp, #8]
 800ac82:	4608      	mov	r0, r1
 800ac84:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800ac88:	0889      	lsrs	r1, r1, #2
 800ac8a:	0092      	lsls	r2, r2, #2
 800ac8c:	0086      	lsls	r6, r0, #2
 800ac8e:	9801      	ldr	r0, [sp, #4]
 800ac90:	920d      	str	r2, [sp, #52]	; 0x34
 800ac92:	008c      	lsls	r4, r1, #2
 800ac94:	009a      	lsls	r2, r3, #2
 800ac96:	00db      	lsls	r3, r3, #3
 800ac98:	4288      	cmp	r0, r1
 800ac9a:	940a      	str	r4, [sp, #40]	; 0x28
 800ac9c:	930b      	str	r3, [sp, #44]	; 0x2c
 800ac9e:	4604      	mov	r4, r0
 800aca0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aca2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800aca4:	910e      	str	r1, [sp, #56]	; 0x38
 800aca6:	bf28      	it	cs
 800aca8:	460c      	movcs	r4, r1
 800acaa:	e9cd 0305 	strd	r0, r3, [sp, #20]
 800acae:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 800acb2:	9308      	str	r3, [sp, #32]
 800acb4:	9307      	str	r3, [sp, #28]
 800acb6:	2300      	movs	r3, #0
 800acb8:	940c      	str	r4, [sp, #48]	; 0x30
 800acba:	9104      	str	r1, [sp, #16]
 800acbc:	9209      	str	r2, [sp, #36]	; 0x24
 800acbe:	9303      	str	r3, [sp, #12]
 800acc0:	9b08      	ldr	r3, [sp, #32]
 800acc2:	9a05      	ldr	r2, [sp, #20]
 800acc4:	f8d3 9000 	ldr.w	r9, [r3]
 800acc8:	9b07      	ldr	r3, [sp, #28]
 800acca:	9f03      	ldr	r7, [sp, #12]
 800accc:	f8d3 8000 	ldr.w	r8, [r3]
 800acd0:	9b06      	ldr	r3, [sp, #24]
 800acd2:	f8d3 e000 	ldr.w	lr, [r3]
 800acd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800acd8:	4615      	mov	r5, r2
 800acda:	1898      	adds	r0, r3, r2
 800acdc:	9a04      	ldr	r2, [sp, #16]
 800acde:	4614      	mov	r4, r2
 800ace0:	1899      	adds	r1, r3, r2
 800ace2:	682a      	ldr	r2, [r5, #0]
 800ace4:	6823      	ldr	r3, [r4, #0]
 800ace6:	f8d0 b000 	ldr.w	fp, [r0]
 800acea:	fa92 fc13 	qadd16	ip, r2, r3
 800acee:	fad2 f213 	qsub16	r2, r2, r3
 800acf2:	680b      	ldr	r3, [r1, #0]
 800acf4:	fa9b f313 	qadd16	r3, fp, r3
 800acf8:	fa9c fb23 	shadd16	fp, ip, r3
 800acfc:	fadc f323 	shsub16	r3, ip, r3
 800ad00:	f04f 0c00 	mov.w	ip, #0
 800ad04:	fa9b fb2c 	shadd16	fp, fp, ip
 800ad08:	f8c5 b000 	str.w	fp, [r5]
 800ad0c:	4435      	add	r5, r6
 800ad0e:	fb48 fb03 	smusd	fp, r8, r3
 800ad12:	fb28 f313 	smuadx	r3, r8, r3
 800ad16:	ea03 030a 	and.w	r3, r3, sl
 800ad1a:	ea43 431b 	orr.w	r3, r3, fp, lsr #16
 800ad1e:	f8d0 b000 	ldr.w	fp, [r0]
 800ad22:	6003      	str	r3, [r0, #0]
 800ad24:	f8d1 c000 	ldr.w	ip, [r1]
 800ad28:	fadb fc1c 	qsub16	ip, fp, ip
 800ad2c:	4430      	add	r0, r6
 800ad2e:	fae2 f32c 	shsax	r3, r2, ip
 800ad32:	faa2 f22c 	shasx	r2, r2, ip
 800ad36:	fb49 fc02 	smusd	ip, r9, r2
 800ad3a:	fb29 f212 	smuadx	r2, r9, r2
 800ad3e:	ea02 020a 	and.w	r2, r2, sl
 800ad42:	ea42 421c 	orr.w	r2, r2, ip, lsr #16
 800ad46:	6022      	str	r2, [r4, #0]
 800ad48:	4434      	add	r4, r6
 800ad4a:	fb4e f203 	smusd	r2, lr, r3
 800ad4e:	fb2e f313 	smuadx	r3, lr, r3
 800ad52:	ea03 030a 	and.w	r3, r3, sl
 800ad56:	ea43 4312 	orr.w	r3, r3, r2, lsr #16
 800ad5a:	9a02      	ldr	r2, [sp, #8]
 800ad5c:	600b      	str	r3, [r1, #0]
 800ad5e:	9b01      	ldr	r3, [sp, #4]
 800ad60:	4417      	add	r7, r2
 800ad62:	42bb      	cmp	r3, r7
 800ad64:	4431      	add	r1, r6
 800ad66:	d8bc      	bhi.n	800ace2 <arm_radix4_butterfly_inverse_q15+0x166>
 800ad68:	e9dd 2108 	ldrd	r2, r1, [sp, #32]
 800ad6c:	440a      	add	r2, r1
 800ad6e:	9208      	str	r2, [sp, #32]
 800ad70:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800ad72:	9a07      	ldr	r2, [sp, #28]
 800ad74:	9b03      	ldr	r3, [sp, #12]
 800ad76:	440a      	add	r2, r1
 800ad78:	9207      	str	r2, [sp, #28]
 800ad7a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ad7c:	9a06      	ldr	r2, [sp, #24]
 800ad7e:	440a      	add	r2, r1
 800ad80:	9206      	str	r2, [sp, #24]
 800ad82:	9a05      	ldr	r2, [sp, #20]
 800ad84:	3204      	adds	r2, #4
 800ad86:	9205      	str	r2, [sp, #20]
 800ad88:	9a04      	ldr	r2, [sp, #16]
 800ad8a:	3204      	adds	r2, #4
 800ad8c:	9204      	str	r2, [sp, #16]
 800ad8e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800ad90:	3301      	adds	r3, #1
 800ad92:	4293      	cmp	r3, r2
 800ad94:	9303      	str	r3, [sp, #12]
 800ad96:	d393      	bcc.n	800acc0 <arm_radix4_butterfly_inverse_q15+0x144>
 800ad98:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ad9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ad9c:	2a04      	cmp	r2, #4
 800ad9e:	f63f af6e 	bhi.w	800ac7e <arm_radix4_butterfly_inverse_q15+0x102>
 800ada2:	9c11      	ldr	r4, [sp, #68]	; 0x44
 800ada4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ada6:	689d      	ldr	r5, [r3, #8]
 800ada8:	68de      	ldr	r6, [r3, #12]
 800adaa:	681a      	ldr	r2, [r3, #0]
 800adac:	6859      	ldr	r1, [r3, #4]
 800adae:	fa92 f015 	qadd16	r0, r2, r5
 800adb2:	3c01      	subs	r4, #1
 800adb4:	fad2 f215 	qsub16	r2, r2, r5
 800adb8:	f103 0310 	add.w	r3, r3, #16
 800adbc:	fa91 f516 	qadd16	r5, r1, r6
 800adc0:	fad1 f116 	qsub16	r1, r1, r6
 800adc4:	fa90 f625 	shadd16	r6, r0, r5
 800adc8:	fad0 f025 	shsub16	r0, r0, r5
 800adcc:	f843 6c10 	str.w	r6, [r3, #-16]
 800add0:	f843 0c0c 	str.w	r0, [r3, #-12]
 800add4:	faa2 f021 	shasx	r0, r2, r1
 800add8:	fae2 f221 	shsax	r2, r2, r1
 800addc:	f843 0c08 	str.w	r0, [r3, #-8]
 800ade0:	f843 2c04 	str.w	r2, [r3, #-4]
 800ade4:	d1df      	bne.n	800ada6 <arm_radix4_butterfly_inverse_q15+0x22a>
 800ade6:	b013      	add	sp, #76	; 0x4c
 800ade8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800adec:	2400      	movs	r4, #0
 800adee:	f8df e0dc 	ldr.w	lr, [pc, #220]	; 800aecc <arm_radix4_butterfly_inverse_q15+0x350>
 800adf2:	9f10      	ldr	r7, [sp, #64]	; 0x40
 800adf4:	4623      	mov	r3, r4
 800adf6:	4680      	mov	r8, r0
 800adf8:	4691      	mov	r9, r2
 800adfa:	f8d8 0000 	ldr.w	r0, [r8]
 800adfe:	f8dc 2000 	ldr.w	r2, [ip]
 800ae02:	f8da 1000 	ldr.w	r1, [sl]
 800ae06:	fa90 f023 	shadd16	r0, r0, r3
 800ae0a:	fa91 f123 	shadd16	r1, r1, r3
 800ae0e:	fa90 f023 	shadd16	r0, r0, r3
 800ae12:	fa91 fb23 	shadd16	fp, r1, r3
 800ae16:	fa92 f223 	shadd16	r2, r2, r3
 800ae1a:	6829      	ldr	r1, [r5, #0]
 800ae1c:	fa92 f223 	shadd16	r2, r2, r3
 800ae20:	fa91 f123 	shadd16	r1, r1, r3
 800ae24:	fa90 f612 	qadd16	r6, r0, r2
 800ae28:	fa91 f123 	shadd16	r1, r1, r3
 800ae2c:	fa9b f111 	qadd16	r1, fp, r1
 800ae30:	fa96 fb21 	shadd16	fp, r6, r1
 800ae34:	f848 bb04 	str.w	fp, [r8], #4
 800ae38:	fad6 f611 	qsub16	r6, r6, r1
 800ae3c:	fad0 f212 	qsub16	r2, r0, r2
 800ae40:	f857 1034 	ldr.w	r1, [r7, r4, lsl #3]
 800ae44:	fb41 f006 	smusd	r0, r1, r6
 800ae48:	fb21 f116 	smuadx	r1, r1, r6
 800ae4c:	ea01 010e 	and.w	r1, r1, lr
 800ae50:	ea41 4110 	orr.w	r1, r1, r0, lsr #16
 800ae54:	f8da 0000 	ldr.w	r0, [sl]
 800ae58:	f84a 1b04 	str.w	r1, [sl], #4
 800ae5c:	fa90 f023 	shadd16	r0, r0, r3
 800ae60:	682e      	ldr	r6, [r5, #0]
 800ae62:	fa90 f023 	shadd16	r0, r0, r3
 800ae66:	fa96 f623 	shadd16	r6, r6, r3
 800ae6a:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 800ae6e:	fa96 f623 	shadd16	r6, r6, r3
 800ae72:	fad0 f016 	qsub16	r0, r0, r6
 800ae76:	fae2 f610 	qsax	r6, r2, r0
 800ae7a:	faa2 f210 	qasx	r2, r2, r0
 800ae7e:	fb41 fb02 	smusd	fp, r1, r2
 800ae82:	fb21 f212 	smuadx	r2, r1, r2
 800ae86:	ea02 020e 	and.w	r2, r2, lr
 800ae8a:	ea42 421b 	orr.w	r2, r2, fp, lsr #16
 800ae8e:	f84c 2b04 	str.w	r2, [ip], #4
 800ae92:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 800ae96:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800ae9a:	fb42 f106 	smusd	r1, r2, r6
 800ae9e:	fb22 f216 	smuadx	r2, r2, r6
 800aea2:	ea02 020e 	and.w	r2, r2, lr
 800aea6:	ea42 4211 	orr.w	r2, r2, r1, lsr #16
 800aeaa:	f845 2b04 	str.w	r2, [r5], #4
 800aeae:	9a03      	ldr	r2, [sp, #12]
 800aeb0:	f1b9 0901 	subs.w	r9, r9, #1
 800aeb4:	4414      	add	r4, r2
 800aeb6:	d1a0      	bne.n	800adfa <arm_radix4_butterfly_inverse_q15+0x27e>
 800aeb8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800aeba:	9b03      	ldr	r3, [sp, #12]
 800aebc:	2a04      	cmp	r2, #4
 800aebe:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800aec2:	f63f aed9 	bhi.w	800ac78 <arm_radix4_butterfly_inverse_q15+0xfc>
 800aec6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800aec8:	4614      	mov	r4, r2
 800aeca:	e76c      	b.n	800ada6 <arm_radix4_butterfly_inverse_q15+0x22a>
 800aecc:	ffff0000 	.word	0xffff0000

0800aed0 <arm_bitreversal_16>:
 800aed0:	b1f1      	cbz	r1, 800af10 <arm_bitreversal_16+0x40>
 800aed2:	b4f0      	push	{r4, r5, r6, r7}
 800aed4:	2400      	movs	r4, #0
 800aed6:	eb02 0544 	add.w	r5, r2, r4, lsl #1
 800aeda:	f832 3014 	ldrh.w	r3, [r2, r4, lsl #1]
 800aede:	886d      	ldrh	r5, [r5, #2]
 800aee0:	08ad      	lsrs	r5, r5, #2
 800aee2:	089b      	lsrs	r3, r3, #2
 800aee4:	f830 6015 	ldrh.w	r6, [r0, r5, lsl #1]
 800aee8:	f830 7013 	ldrh.w	r7, [r0, r3, lsl #1]
 800aeec:	f820 6013 	strh.w	r6, [r0, r3, lsl #1]
 800aef0:	006e      	lsls	r6, r5, #1
 800aef2:	005b      	lsls	r3, r3, #1
 800aef4:	f820 7015 	strh.w	r7, [r0, r5, lsl #1]
 800aef8:	3302      	adds	r3, #2
 800aefa:	1cb5      	adds	r5, r6, #2
 800aefc:	3402      	adds	r4, #2
 800aefe:	b2a4      	uxth	r4, r4
 800af00:	5ac6      	ldrh	r6, [r0, r3]
 800af02:	5b47      	ldrh	r7, [r0, r5]
 800af04:	52c7      	strh	r7, [r0, r3]
 800af06:	42a1      	cmp	r1, r4
 800af08:	5346      	strh	r6, [r0, r5]
 800af0a:	d8e4      	bhi.n	800aed6 <arm_bitreversal_16+0x6>
 800af0c:	bcf0      	pop	{r4, r5, r6, r7}
 800af0e:	4770      	bx	lr
 800af10:	4770      	bx	lr
 800af12:	bf00      	nop

0800af14 <__cvt>:
 800af14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af18:	ec55 4b10 	vmov	r4, r5, d0
 800af1c:	2d00      	cmp	r5, #0
 800af1e:	460e      	mov	r6, r1
 800af20:	4619      	mov	r1, r3
 800af22:	462b      	mov	r3, r5
 800af24:	bfbb      	ittet	lt
 800af26:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800af2a:	461d      	movlt	r5, r3
 800af2c:	2300      	movge	r3, #0
 800af2e:	232d      	movlt	r3, #45	; 0x2d
 800af30:	700b      	strb	r3, [r1, #0]
 800af32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af34:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800af38:	4691      	mov	r9, r2
 800af3a:	f023 0820 	bic.w	r8, r3, #32
 800af3e:	bfbc      	itt	lt
 800af40:	4622      	movlt	r2, r4
 800af42:	4614      	movlt	r4, r2
 800af44:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800af48:	d005      	beq.n	800af56 <__cvt+0x42>
 800af4a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800af4e:	d100      	bne.n	800af52 <__cvt+0x3e>
 800af50:	3601      	adds	r6, #1
 800af52:	2102      	movs	r1, #2
 800af54:	e000      	b.n	800af58 <__cvt+0x44>
 800af56:	2103      	movs	r1, #3
 800af58:	ab03      	add	r3, sp, #12
 800af5a:	9301      	str	r3, [sp, #4]
 800af5c:	ab02      	add	r3, sp, #8
 800af5e:	9300      	str	r3, [sp, #0]
 800af60:	ec45 4b10 	vmov	d0, r4, r5
 800af64:	4653      	mov	r3, sl
 800af66:	4632      	mov	r2, r6
 800af68:	f001 f806 	bl	800bf78 <_dtoa_r>
 800af6c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800af70:	4607      	mov	r7, r0
 800af72:	d102      	bne.n	800af7a <__cvt+0x66>
 800af74:	f019 0f01 	tst.w	r9, #1
 800af78:	d022      	beq.n	800afc0 <__cvt+0xac>
 800af7a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800af7e:	eb07 0906 	add.w	r9, r7, r6
 800af82:	d110      	bne.n	800afa6 <__cvt+0x92>
 800af84:	783b      	ldrb	r3, [r7, #0]
 800af86:	2b30      	cmp	r3, #48	; 0x30
 800af88:	d10a      	bne.n	800afa0 <__cvt+0x8c>
 800af8a:	2200      	movs	r2, #0
 800af8c:	2300      	movs	r3, #0
 800af8e:	4620      	mov	r0, r4
 800af90:	4629      	mov	r1, r5
 800af92:	f7f5 fda9 	bl	8000ae8 <__aeabi_dcmpeq>
 800af96:	b918      	cbnz	r0, 800afa0 <__cvt+0x8c>
 800af98:	f1c6 0601 	rsb	r6, r6, #1
 800af9c:	f8ca 6000 	str.w	r6, [sl]
 800afa0:	f8da 3000 	ldr.w	r3, [sl]
 800afa4:	4499      	add	r9, r3
 800afa6:	2200      	movs	r2, #0
 800afa8:	2300      	movs	r3, #0
 800afaa:	4620      	mov	r0, r4
 800afac:	4629      	mov	r1, r5
 800afae:	f7f5 fd9b 	bl	8000ae8 <__aeabi_dcmpeq>
 800afb2:	b108      	cbz	r0, 800afb8 <__cvt+0xa4>
 800afb4:	f8cd 900c 	str.w	r9, [sp, #12]
 800afb8:	2230      	movs	r2, #48	; 0x30
 800afba:	9b03      	ldr	r3, [sp, #12]
 800afbc:	454b      	cmp	r3, r9
 800afbe:	d307      	bcc.n	800afd0 <__cvt+0xbc>
 800afc0:	9b03      	ldr	r3, [sp, #12]
 800afc2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800afc4:	1bdb      	subs	r3, r3, r7
 800afc6:	4638      	mov	r0, r7
 800afc8:	6013      	str	r3, [r2, #0]
 800afca:	b004      	add	sp, #16
 800afcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800afd0:	1c59      	adds	r1, r3, #1
 800afd2:	9103      	str	r1, [sp, #12]
 800afd4:	701a      	strb	r2, [r3, #0]
 800afd6:	e7f0      	b.n	800afba <__cvt+0xa6>

0800afd8 <__exponent>:
 800afd8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800afda:	4603      	mov	r3, r0
 800afdc:	2900      	cmp	r1, #0
 800afde:	bfb8      	it	lt
 800afe0:	4249      	neglt	r1, r1
 800afe2:	f803 2b02 	strb.w	r2, [r3], #2
 800afe6:	bfb4      	ite	lt
 800afe8:	222d      	movlt	r2, #45	; 0x2d
 800afea:	222b      	movge	r2, #43	; 0x2b
 800afec:	2909      	cmp	r1, #9
 800afee:	7042      	strb	r2, [r0, #1]
 800aff0:	dd2a      	ble.n	800b048 <__exponent+0x70>
 800aff2:	f10d 0207 	add.w	r2, sp, #7
 800aff6:	4617      	mov	r7, r2
 800aff8:	260a      	movs	r6, #10
 800affa:	4694      	mov	ip, r2
 800affc:	fb91 f5f6 	sdiv	r5, r1, r6
 800b000:	fb06 1415 	mls	r4, r6, r5, r1
 800b004:	3430      	adds	r4, #48	; 0x30
 800b006:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b00a:	460c      	mov	r4, r1
 800b00c:	2c63      	cmp	r4, #99	; 0x63
 800b00e:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 800b012:	4629      	mov	r1, r5
 800b014:	dcf1      	bgt.n	800affa <__exponent+0x22>
 800b016:	3130      	adds	r1, #48	; 0x30
 800b018:	f1ac 0402 	sub.w	r4, ip, #2
 800b01c:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b020:	1c41      	adds	r1, r0, #1
 800b022:	4622      	mov	r2, r4
 800b024:	42ba      	cmp	r2, r7
 800b026:	d30a      	bcc.n	800b03e <__exponent+0x66>
 800b028:	f10d 0209 	add.w	r2, sp, #9
 800b02c:	eba2 020c 	sub.w	r2, r2, ip
 800b030:	42bc      	cmp	r4, r7
 800b032:	bf88      	it	hi
 800b034:	2200      	movhi	r2, #0
 800b036:	4413      	add	r3, r2
 800b038:	1a18      	subs	r0, r3, r0
 800b03a:	b003      	add	sp, #12
 800b03c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b03e:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b042:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b046:	e7ed      	b.n	800b024 <__exponent+0x4c>
 800b048:	2330      	movs	r3, #48	; 0x30
 800b04a:	3130      	adds	r1, #48	; 0x30
 800b04c:	7083      	strb	r3, [r0, #2]
 800b04e:	70c1      	strb	r1, [r0, #3]
 800b050:	1d03      	adds	r3, r0, #4
 800b052:	e7f1      	b.n	800b038 <__exponent+0x60>

0800b054 <_printf_float>:
 800b054:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b058:	ed2d 8b02 	vpush	{d8}
 800b05c:	b08d      	sub	sp, #52	; 0x34
 800b05e:	460c      	mov	r4, r1
 800b060:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b064:	4616      	mov	r6, r2
 800b066:	461f      	mov	r7, r3
 800b068:	4605      	mov	r5, r0
 800b06a:	f000 fe77 	bl	800bd5c <_localeconv_r>
 800b06e:	f8d0 a000 	ldr.w	sl, [r0]
 800b072:	4650      	mov	r0, sl
 800b074:	f7f5 f90c 	bl	8000290 <strlen>
 800b078:	2300      	movs	r3, #0
 800b07a:	930a      	str	r3, [sp, #40]	; 0x28
 800b07c:	6823      	ldr	r3, [r4, #0]
 800b07e:	9305      	str	r3, [sp, #20]
 800b080:	f8d8 3000 	ldr.w	r3, [r8]
 800b084:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b088:	3307      	adds	r3, #7
 800b08a:	f023 0307 	bic.w	r3, r3, #7
 800b08e:	f103 0208 	add.w	r2, r3, #8
 800b092:	f8c8 2000 	str.w	r2, [r8]
 800b096:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b09a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b09e:	9307      	str	r3, [sp, #28]
 800b0a0:	f8cd 8018 	str.w	r8, [sp, #24]
 800b0a4:	ee08 0a10 	vmov	s16, r0
 800b0a8:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b0ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b0b0:	4b9e      	ldr	r3, [pc, #632]	; (800b32c <_printf_float+0x2d8>)
 800b0b2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b0b6:	f7f5 fd49 	bl	8000b4c <__aeabi_dcmpun>
 800b0ba:	bb88      	cbnz	r0, 800b120 <_printf_float+0xcc>
 800b0bc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b0c0:	4b9a      	ldr	r3, [pc, #616]	; (800b32c <_printf_float+0x2d8>)
 800b0c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b0c6:	f7f5 fd23 	bl	8000b10 <__aeabi_dcmple>
 800b0ca:	bb48      	cbnz	r0, 800b120 <_printf_float+0xcc>
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	4640      	mov	r0, r8
 800b0d2:	4649      	mov	r1, r9
 800b0d4:	f7f5 fd12 	bl	8000afc <__aeabi_dcmplt>
 800b0d8:	b110      	cbz	r0, 800b0e0 <_printf_float+0x8c>
 800b0da:	232d      	movs	r3, #45	; 0x2d
 800b0dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b0e0:	4a93      	ldr	r2, [pc, #588]	; (800b330 <_printf_float+0x2dc>)
 800b0e2:	4b94      	ldr	r3, [pc, #592]	; (800b334 <_printf_float+0x2e0>)
 800b0e4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b0e8:	bf94      	ite	ls
 800b0ea:	4690      	movls	r8, r2
 800b0ec:	4698      	movhi	r8, r3
 800b0ee:	2303      	movs	r3, #3
 800b0f0:	6123      	str	r3, [r4, #16]
 800b0f2:	9b05      	ldr	r3, [sp, #20]
 800b0f4:	f023 0304 	bic.w	r3, r3, #4
 800b0f8:	6023      	str	r3, [r4, #0]
 800b0fa:	f04f 0900 	mov.w	r9, #0
 800b0fe:	9700      	str	r7, [sp, #0]
 800b100:	4633      	mov	r3, r6
 800b102:	aa0b      	add	r2, sp, #44	; 0x2c
 800b104:	4621      	mov	r1, r4
 800b106:	4628      	mov	r0, r5
 800b108:	f000 f9da 	bl	800b4c0 <_printf_common>
 800b10c:	3001      	adds	r0, #1
 800b10e:	f040 8090 	bne.w	800b232 <_printf_float+0x1de>
 800b112:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b116:	b00d      	add	sp, #52	; 0x34
 800b118:	ecbd 8b02 	vpop	{d8}
 800b11c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b120:	4642      	mov	r2, r8
 800b122:	464b      	mov	r3, r9
 800b124:	4640      	mov	r0, r8
 800b126:	4649      	mov	r1, r9
 800b128:	f7f5 fd10 	bl	8000b4c <__aeabi_dcmpun>
 800b12c:	b140      	cbz	r0, 800b140 <_printf_float+0xec>
 800b12e:	464b      	mov	r3, r9
 800b130:	2b00      	cmp	r3, #0
 800b132:	bfbc      	itt	lt
 800b134:	232d      	movlt	r3, #45	; 0x2d
 800b136:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b13a:	4a7f      	ldr	r2, [pc, #508]	; (800b338 <_printf_float+0x2e4>)
 800b13c:	4b7f      	ldr	r3, [pc, #508]	; (800b33c <_printf_float+0x2e8>)
 800b13e:	e7d1      	b.n	800b0e4 <_printf_float+0x90>
 800b140:	6863      	ldr	r3, [r4, #4]
 800b142:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b146:	9206      	str	r2, [sp, #24]
 800b148:	1c5a      	adds	r2, r3, #1
 800b14a:	d13f      	bne.n	800b1cc <_printf_float+0x178>
 800b14c:	2306      	movs	r3, #6
 800b14e:	6063      	str	r3, [r4, #4]
 800b150:	9b05      	ldr	r3, [sp, #20]
 800b152:	6861      	ldr	r1, [r4, #4]
 800b154:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b158:	2300      	movs	r3, #0
 800b15a:	9303      	str	r3, [sp, #12]
 800b15c:	ab0a      	add	r3, sp, #40	; 0x28
 800b15e:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b162:	ab09      	add	r3, sp, #36	; 0x24
 800b164:	ec49 8b10 	vmov	d0, r8, r9
 800b168:	9300      	str	r3, [sp, #0]
 800b16a:	6022      	str	r2, [r4, #0]
 800b16c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b170:	4628      	mov	r0, r5
 800b172:	f7ff fecf 	bl	800af14 <__cvt>
 800b176:	9b06      	ldr	r3, [sp, #24]
 800b178:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b17a:	2b47      	cmp	r3, #71	; 0x47
 800b17c:	4680      	mov	r8, r0
 800b17e:	d108      	bne.n	800b192 <_printf_float+0x13e>
 800b180:	1cc8      	adds	r0, r1, #3
 800b182:	db02      	blt.n	800b18a <_printf_float+0x136>
 800b184:	6863      	ldr	r3, [r4, #4]
 800b186:	4299      	cmp	r1, r3
 800b188:	dd41      	ble.n	800b20e <_printf_float+0x1ba>
 800b18a:	f1ab 0302 	sub.w	r3, fp, #2
 800b18e:	fa5f fb83 	uxtb.w	fp, r3
 800b192:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b196:	d820      	bhi.n	800b1da <_printf_float+0x186>
 800b198:	3901      	subs	r1, #1
 800b19a:	465a      	mov	r2, fp
 800b19c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b1a0:	9109      	str	r1, [sp, #36]	; 0x24
 800b1a2:	f7ff ff19 	bl	800afd8 <__exponent>
 800b1a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b1a8:	1813      	adds	r3, r2, r0
 800b1aa:	2a01      	cmp	r2, #1
 800b1ac:	4681      	mov	r9, r0
 800b1ae:	6123      	str	r3, [r4, #16]
 800b1b0:	dc02      	bgt.n	800b1b8 <_printf_float+0x164>
 800b1b2:	6822      	ldr	r2, [r4, #0]
 800b1b4:	07d2      	lsls	r2, r2, #31
 800b1b6:	d501      	bpl.n	800b1bc <_printf_float+0x168>
 800b1b8:	3301      	adds	r3, #1
 800b1ba:	6123      	str	r3, [r4, #16]
 800b1bc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d09c      	beq.n	800b0fe <_printf_float+0xaa>
 800b1c4:	232d      	movs	r3, #45	; 0x2d
 800b1c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b1ca:	e798      	b.n	800b0fe <_printf_float+0xaa>
 800b1cc:	9a06      	ldr	r2, [sp, #24]
 800b1ce:	2a47      	cmp	r2, #71	; 0x47
 800b1d0:	d1be      	bne.n	800b150 <_printf_float+0xfc>
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d1bc      	bne.n	800b150 <_printf_float+0xfc>
 800b1d6:	2301      	movs	r3, #1
 800b1d8:	e7b9      	b.n	800b14e <_printf_float+0xfa>
 800b1da:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b1de:	d118      	bne.n	800b212 <_printf_float+0x1be>
 800b1e0:	2900      	cmp	r1, #0
 800b1e2:	6863      	ldr	r3, [r4, #4]
 800b1e4:	dd0b      	ble.n	800b1fe <_printf_float+0x1aa>
 800b1e6:	6121      	str	r1, [r4, #16]
 800b1e8:	b913      	cbnz	r3, 800b1f0 <_printf_float+0x19c>
 800b1ea:	6822      	ldr	r2, [r4, #0]
 800b1ec:	07d0      	lsls	r0, r2, #31
 800b1ee:	d502      	bpl.n	800b1f6 <_printf_float+0x1a2>
 800b1f0:	3301      	adds	r3, #1
 800b1f2:	440b      	add	r3, r1
 800b1f4:	6123      	str	r3, [r4, #16]
 800b1f6:	65a1      	str	r1, [r4, #88]	; 0x58
 800b1f8:	f04f 0900 	mov.w	r9, #0
 800b1fc:	e7de      	b.n	800b1bc <_printf_float+0x168>
 800b1fe:	b913      	cbnz	r3, 800b206 <_printf_float+0x1b2>
 800b200:	6822      	ldr	r2, [r4, #0]
 800b202:	07d2      	lsls	r2, r2, #31
 800b204:	d501      	bpl.n	800b20a <_printf_float+0x1b6>
 800b206:	3302      	adds	r3, #2
 800b208:	e7f4      	b.n	800b1f4 <_printf_float+0x1a0>
 800b20a:	2301      	movs	r3, #1
 800b20c:	e7f2      	b.n	800b1f4 <_printf_float+0x1a0>
 800b20e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b212:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b214:	4299      	cmp	r1, r3
 800b216:	db05      	blt.n	800b224 <_printf_float+0x1d0>
 800b218:	6823      	ldr	r3, [r4, #0]
 800b21a:	6121      	str	r1, [r4, #16]
 800b21c:	07d8      	lsls	r0, r3, #31
 800b21e:	d5ea      	bpl.n	800b1f6 <_printf_float+0x1a2>
 800b220:	1c4b      	adds	r3, r1, #1
 800b222:	e7e7      	b.n	800b1f4 <_printf_float+0x1a0>
 800b224:	2900      	cmp	r1, #0
 800b226:	bfd4      	ite	le
 800b228:	f1c1 0202 	rsble	r2, r1, #2
 800b22c:	2201      	movgt	r2, #1
 800b22e:	4413      	add	r3, r2
 800b230:	e7e0      	b.n	800b1f4 <_printf_float+0x1a0>
 800b232:	6823      	ldr	r3, [r4, #0]
 800b234:	055a      	lsls	r2, r3, #21
 800b236:	d407      	bmi.n	800b248 <_printf_float+0x1f4>
 800b238:	6923      	ldr	r3, [r4, #16]
 800b23a:	4642      	mov	r2, r8
 800b23c:	4631      	mov	r1, r6
 800b23e:	4628      	mov	r0, r5
 800b240:	47b8      	blx	r7
 800b242:	3001      	adds	r0, #1
 800b244:	d12c      	bne.n	800b2a0 <_printf_float+0x24c>
 800b246:	e764      	b.n	800b112 <_printf_float+0xbe>
 800b248:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b24c:	f240 80e0 	bls.w	800b410 <_printf_float+0x3bc>
 800b250:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b254:	2200      	movs	r2, #0
 800b256:	2300      	movs	r3, #0
 800b258:	f7f5 fc46 	bl	8000ae8 <__aeabi_dcmpeq>
 800b25c:	2800      	cmp	r0, #0
 800b25e:	d034      	beq.n	800b2ca <_printf_float+0x276>
 800b260:	4a37      	ldr	r2, [pc, #220]	; (800b340 <_printf_float+0x2ec>)
 800b262:	2301      	movs	r3, #1
 800b264:	4631      	mov	r1, r6
 800b266:	4628      	mov	r0, r5
 800b268:	47b8      	blx	r7
 800b26a:	3001      	adds	r0, #1
 800b26c:	f43f af51 	beq.w	800b112 <_printf_float+0xbe>
 800b270:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b274:	429a      	cmp	r2, r3
 800b276:	db02      	blt.n	800b27e <_printf_float+0x22a>
 800b278:	6823      	ldr	r3, [r4, #0]
 800b27a:	07d8      	lsls	r0, r3, #31
 800b27c:	d510      	bpl.n	800b2a0 <_printf_float+0x24c>
 800b27e:	ee18 3a10 	vmov	r3, s16
 800b282:	4652      	mov	r2, sl
 800b284:	4631      	mov	r1, r6
 800b286:	4628      	mov	r0, r5
 800b288:	47b8      	blx	r7
 800b28a:	3001      	adds	r0, #1
 800b28c:	f43f af41 	beq.w	800b112 <_printf_float+0xbe>
 800b290:	f04f 0800 	mov.w	r8, #0
 800b294:	f104 091a 	add.w	r9, r4, #26
 800b298:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b29a:	3b01      	subs	r3, #1
 800b29c:	4543      	cmp	r3, r8
 800b29e:	dc09      	bgt.n	800b2b4 <_printf_float+0x260>
 800b2a0:	6823      	ldr	r3, [r4, #0]
 800b2a2:	079b      	lsls	r3, r3, #30
 800b2a4:	f100 8107 	bmi.w	800b4b6 <_printf_float+0x462>
 800b2a8:	68e0      	ldr	r0, [r4, #12]
 800b2aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2ac:	4298      	cmp	r0, r3
 800b2ae:	bfb8      	it	lt
 800b2b0:	4618      	movlt	r0, r3
 800b2b2:	e730      	b.n	800b116 <_printf_float+0xc2>
 800b2b4:	2301      	movs	r3, #1
 800b2b6:	464a      	mov	r2, r9
 800b2b8:	4631      	mov	r1, r6
 800b2ba:	4628      	mov	r0, r5
 800b2bc:	47b8      	blx	r7
 800b2be:	3001      	adds	r0, #1
 800b2c0:	f43f af27 	beq.w	800b112 <_printf_float+0xbe>
 800b2c4:	f108 0801 	add.w	r8, r8, #1
 800b2c8:	e7e6      	b.n	800b298 <_printf_float+0x244>
 800b2ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	dc39      	bgt.n	800b344 <_printf_float+0x2f0>
 800b2d0:	4a1b      	ldr	r2, [pc, #108]	; (800b340 <_printf_float+0x2ec>)
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	4631      	mov	r1, r6
 800b2d6:	4628      	mov	r0, r5
 800b2d8:	47b8      	blx	r7
 800b2da:	3001      	adds	r0, #1
 800b2dc:	f43f af19 	beq.w	800b112 <_printf_float+0xbe>
 800b2e0:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b2e4:	4313      	orrs	r3, r2
 800b2e6:	d102      	bne.n	800b2ee <_printf_float+0x29a>
 800b2e8:	6823      	ldr	r3, [r4, #0]
 800b2ea:	07d9      	lsls	r1, r3, #31
 800b2ec:	d5d8      	bpl.n	800b2a0 <_printf_float+0x24c>
 800b2ee:	ee18 3a10 	vmov	r3, s16
 800b2f2:	4652      	mov	r2, sl
 800b2f4:	4631      	mov	r1, r6
 800b2f6:	4628      	mov	r0, r5
 800b2f8:	47b8      	blx	r7
 800b2fa:	3001      	adds	r0, #1
 800b2fc:	f43f af09 	beq.w	800b112 <_printf_float+0xbe>
 800b300:	f04f 0900 	mov.w	r9, #0
 800b304:	f104 0a1a 	add.w	sl, r4, #26
 800b308:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b30a:	425b      	negs	r3, r3
 800b30c:	454b      	cmp	r3, r9
 800b30e:	dc01      	bgt.n	800b314 <_printf_float+0x2c0>
 800b310:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b312:	e792      	b.n	800b23a <_printf_float+0x1e6>
 800b314:	2301      	movs	r3, #1
 800b316:	4652      	mov	r2, sl
 800b318:	4631      	mov	r1, r6
 800b31a:	4628      	mov	r0, r5
 800b31c:	47b8      	blx	r7
 800b31e:	3001      	adds	r0, #1
 800b320:	f43f aef7 	beq.w	800b112 <_printf_float+0xbe>
 800b324:	f109 0901 	add.w	r9, r9, #1
 800b328:	e7ee      	b.n	800b308 <_printf_float+0x2b4>
 800b32a:	bf00      	nop
 800b32c:	7fefffff 	.word	0x7fefffff
 800b330:	0801fe38 	.word	0x0801fe38
 800b334:	0801fe3c 	.word	0x0801fe3c
 800b338:	0801fe40 	.word	0x0801fe40
 800b33c:	0801fe44 	.word	0x0801fe44
 800b340:	0801fe48 	.word	0x0801fe48
 800b344:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b346:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b348:	429a      	cmp	r2, r3
 800b34a:	bfa8      	it	ge
 800b34c:	461a      	movge	r2, r3
 800b34e:	2a00      	cmp	r2, #0
 800b350:	4691      	mov	r9, r2
 800b352:	dc37      	bgt.n	800b3c4 <_printf_float+0x370>
 800b354:	f04f 0b00 	mov.w	fp, #0
 800b358:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b35c:	f104 021a 	add.w	r2, r4, #26
 800b360:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b362:	9305      	str	r3, [sp, #20]
 800b364:	eba3 0309 	sub.w	r3, r3, r9
 800b368:	455b      	cmp	r3, fp
 800b36a:	dc33      	bgt.n	800b3d4 <_printf_float+0x380>
 800b36c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b370:	429a      	cmp	r2, r3
 800b372:	db3b      	blt.n	800b3ec <_printf_float+0x398>
 800b374:	6823      	ldr	r3, [r4, #0]
 800b376:	07da      	lsls	r2, r3, #31
 800b378:	d438      	bmi.n	800b3ec <_printf_float+0x398>
 800b37a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b37e:	eba2 0903 	sub.w	r9, r2, r3
 800b382:	9b05      	ldr	r3, [sp, #20]
 800b384:	1ad2      	subs	r2, r2, r3
 800b386:	4591      	cmp	r9, r2
 800b388:	bfa8      	it	ge
 800b38a:	4691      	movge	r9, r2
 800b38c:	f1b9 0f00 	cmp.w	r9, #0
 800b390:	dc35      	bgt.n	800b3fe <_printf_float+0x3aa>
 800b392:	f04f 0800 	mov.w	r8, #0
 800b396:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b39a:	f104 0a1a 	add.w	sl, r4, #26
 800b39e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b3a2:	1a9b      	subs	r3, r3, r2
 800b3a4:	eba3 0309 	sub.w	r3, r3, r9
 800b3a8:	4543      	cmp	r3, r8
 800b3aa:	f77f af79 	ble.w	800b2a0 <_printf_float+0x24c>
 800b3ae:	2301      	movs	r3, #1
 800b3b0:	4652      	mov	r2, sl
 800b3b2:	4631      	mov	r1, r6
 800b3b4:	4628      	mov	r0, r5
 800b3b6:	47b8      	blx	r7
 800b3b8:	3001      	adds	r0, #1
 800b3ba:	f43f aeaa 	beq.w	800b112 <_printf_float+0xbe>
 800b3be:	f108 0801 	add.w	r8, r8, #1
 800b3c2:	e7ec      	b.n	800b39e <_printf_float+0x34a>
 800b3c4:	4613      	mov	r3, r2
 800b3c6:	4631      	mov	r1, r6
 800b3c8:	4642      	mov	r2, r8
 800b3ca:	4628      	mov	r0, r5
 800b3cc:	47b8      	blx	r7
 800b3ce:	3001      	adds	r0, #1
 800b3d0:	d1c0      	bne.n	800b354 <_printf_float+0x300>
 800b3d2:	e69e      	b.n	800b112 <_printf_float+0xbe>
 800b3d4:	2301      	movs	r3, #1
 800b3d6:	4631      	mov	r1, r6
 800b3d8:	4628      	mov	r0, r5
 800b3da:	9205      	str	r2, [sp, #20]
 800b3dc:	47b8      	blx	r7
 800b3de:	3001      	adds	r0, #1
 800b3e0:	f43f ae97 	beq.w	800b112 <_printf_float+0xbe>
 800b3e4:	9a05      	ldr	r2, [sp, #20]
 800b3e6:	f10b 0b01 	add.w	fp, fp, #1
 800b3ea:	e7b9      	b.n	800b360 <_printf_float+0x30c>
 800b3ec:	ee18 3a10 	vmov	r3, s16
 800b3f0:	4652      	mov	r2, sl
 800b3f2:	4631      	mov	r1, r6
 800b3f4:	4628      	mov	r0, r5
 800b3f6:	47b8      	blx	r7
 800b3f8:	3001      	adds	r0, #1
 800b3fa:	d1be      	bne.n	800b37a <_printf_float+0x326>
 800b3fc:	e689      	b.n	800b112 <_printf_float+0xbe>
 800b3fe:	9a05      	ldr	r2, [sp, #20]
 800b400:	464b      	mov	r3, r9
 800b402:	4442      	add	r2, r8
 800b404:	4631      	mov	r1, r6
 800b406:	4628      	mov	r0, r5
 800b408:	47b8      	blx	r7
 800b40a:	3001      	adds	r0, #1
 800b40c:	d1c1      	bne.n	800b392 <_printf_float+0x33e>
 800b40e:	e680      	b.n	800b112 <_printf_float+0xbe>
 800b410:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b412:	2a01      	cmp	r2, #1
 800b414:	dc01      	bgt.n	800b41a <_printf_float+0x3c6>
 800b416:	07db      	lsls	r3, r3, #31
 800b418:	d53a      	bpl.n	800b490 <_printf_float+0x43c>
 800b41a:	2301      	movs	r3, #1
 800b41c:	4642      	mov	r2, r8
 800b41e:	4631      	mov	r1, r6
 800b420:	4628      	mov	r0, r5
 800b422:	47b8      	blx	r7
 800b424:	3001      	adds	r0, #1
 800b426:	f43f ae74 	beq.w	800b112 <_printf_float+0xbe>
 800b42a:	ee18 3a10 	vmov	r3, s16
 800b42e:	4652      	mov	r2, sl
 800b430:	4631      	mov	r1, r6
 800b432:	4628      	mov	r0, r5
 800b434:	47b8      	blx	r7
 800b436:	3001      	adds	r0, #1
 800b438:	f43f ae6b 	beq.w	800b112 <_printf_float+0xbe>
 800b43c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b440:	2200      	movs	r2, #0
 800b442:	2300      	movs	r3, #0
 800b444:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b448:	f7f5 fb4e 	bl	8000ae8 <__aeabi_dcmpeq>
 800b44c:	b9d8      	cbnz	r0, 800b486 <_printf_float+0x432>
 800b44e:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800b452:	f108 0201 	add.w	r2, r8, #1
 800b456:	4631      	mov	r1, r6
 800b458:	4628      	mov	r0, r5
 800b45a:	47b8      	blx	r7
 800b45c:	3001      	adds	r0, #1
 800b45e:	d10e      	bne.n	800b47e <_printf_float+0x42a>
 800b460:	e657      	b.n	800b112 <_printf_float+0xbe>
 800b462:	2301      	movs	r3, #1
 800b464:	4652      	mov	r2, sl
 800b466:	4631      	mov	r1, r6
 800b468:	4628      	mov	r0, r5
 800b46a:	47b8      	blx	r7
 800b46c:	3001      	adds	r0, #1
 800b46e:	f43f ae50 	beq.w	800b112 <_printf_float+0xbe>
 800b472:	f108 0801 	add.w	r8, r8, #1
 800b476:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b478:	3b01      	subs	r3, #1
 800b47a:	4543      	cmp	r3, r8
 800b47c:	dcf1      	bgt.n	800b462 <_printf_float+0x40e>
 800b47e:	464b      	mov	r3, r9
 800b480:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b484:	e6da      	b.n	800b23c <_printf_float+0x1e8>
 800b486:	f04f 0800 	mov.w	r8, #0
 800b48a:	f104 0a1a 	add.w	sl, r4, #26
 800b48e:	e7f2      	b.n	800b476 <_printf_float+0x422>
 800b490:	2301      	movs	r3, #1
 800b492:	4642      	mov	r2, r8
 800b494:	e7df      	b.n	800b456 <_printf_float+0x402>
 800b496:	2301      	movs	r3, #1
 800b498:	464a      	mov	r2, r9
 800b49a:	4631      	mov	r1, r6
 800b49c:	4628      	mov	r0, r5
 800b49e:	47b8      	blx	r7
 800b4a0:	3001      	adds	r0, #1
 800b4a2:	f43f ae36 	beq.w	800b112 <_printf_float+0xbe>
 800b4a6:	f108 0801 	add.w	r8, r8, #1
 800b4aa:	68e3      	ldr	r3, [r4, #12]
 800b4ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b4ae:	1a5b      	subs	r3, r3, r1
 800b4b0:	4543      	cmp	r3, r8
 800b4b2:	dcf0      	bgt.n	800b496 <_printf_float+0x442>
 800b4b4:	e6f8      	b.n	800b2a8 <_printf_float+0x254>
 800b4b6:	f04f 0800 	mov.w	r8, #0
 800b4ba:	f104 0919 	add.w	r9, r4, #25
 800b4be:	e7f4      	b.n	800b4aa <_printf_float+0x456>

0800b4c0 <_printf_common>:
 800b4c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b4c4:	4616      	mov	r6, r2
 800b4c6:	4699      	mov	r9, r3
 800b4c8:	688a      	ldr	r2, [r1, #8]
 800b4ca:	690b      	ldr	r3, [r1, #16]
 800b4cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b4d0:	4293      	cmp	r3, r2
 800b4d2:	bfb8      	it	lt
 800b4d4:	4613      	movlt	r3, r2
 800b4d6:	6033      	str	r3, [r6, #0]
 800b4d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b4dc:	4607      	mov	r7, r0
 800b4de:	460c      	mov	r4, r1
 800b4e0:	b10a      	cbz	r2, 800b4e6 <_printf_common+0x26>
 800b4e2:	3301      	adds	r3, #1
 800b4e4:	6033      	str	r3, [r6, #0]
 800b4e6:	6823      	ldr	r3, [r4, #0]
 800b4e8:	0699      	lsls	r1, r3, #26
 800b4ea:	bf42      	ittt	mi
 800b4ec:	6833      	ldrmi	r3, [r6, #0]
 800b4ee:	3302      	addmi	r3, #2
 800b4f0:	6033      	strmi	r3, [r6, #0]
 800b4f2:	6825      	ldr	r5, [r4, #0]
 800b4f4:	f015 0506 	ands.w	r5, r5, #6
 800b4f8:	d106      	bne.n	800b508 <_printf_common+0x48>
 800b4fa:	f104 0a19 	add.w	sl, r4, #25
 800b4fe:	68e3      	ldr	r3, [r4, #12]
 800b500:	6832      	ldr	r2, [r6, #0]
 800b502:	1a9b      	subs	r3, r3, r2
 800b504:	42ab      	cmp	r3, r5
 800b506:	dc26      	bgt.n	800b556 <_printf_common+0x96>
 800b508:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b50c:	1e13      	subs	r3, r2, #0
 800b50e:	6822      	ldr	r2, [r4, #0]
 800b510:	bf18      	it	ne
 800b512:	2301      	movne	r3, #1
 800b514:	0692      	lsls	r2, r2, #26
 800b516:	d42b      	bmi.n	800b570 <_printf_common+0xb0>
 800b518:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b51c:	4649      	mov	r1, r9
 800b51e:	4638      	mov	r0, r7
 800b520:	47c0      	blx	r8
 800b522:	3001      	adds	r0, #1
 800b524:	d01e      	beq.n	800b564 <_printf_common+0xa4>
 800b526:	6823      	ldr	r3, [r4, #0]
 800b528:	6922      	ldr	r2, [r4, #16]
 800b52a:	f003 0306 	and.w	r3, r3, #6
 800b52e:	2b04      	cmp	r3, #4
 800b530:	bf02      	ittt	eq
 800b532:	68e5      	ldreq	r5, [r4, #12]
 800b534:	6833      	ldreq	r3, [r6, #0]
 800b536:	1aed      	subeq	r5, r5, r3
 800b538:	68a3      	ldr	r3, [r4, #8]
 800b53a:	bf0c      	ite	eq
 800b53c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b540:	2500      	movne	r5, #0
 800b542:	4293      	cmp	r3, r2
 800b544:	bfc4      	itt	gt
 800b546:	1a9b      	subgt	r3, r3, r2
 800b548:	18ed      	addgt	r5, r5, r3
 800b54a:	2600      	movs	r6, #0
 800b54c:	341a      	adds	r4, #26
 800b54e:	42b5      	cmp	r5, r6
 800b550:	d11a      	bne.n	800b588 <_printf_common+0xc8>
 800b552:	2000      	movs	r0, #0
 800b554:	e008      	b.n	800b568 <_printf_common+0xa8>
 800b556:	2301      	movs	r3, #1
 800b558:	4652      	mov	r2, sl
 800b55a:	4649      	mov	r1, r9
 800b55c:	4638      	mov	r0, r7
 800b55e:	47c0      	blx	r8
 800b560:	3001      	adds	r0, #1
 800b562:	d103      	bne.n	800b56c <_printf_common+0xac>
 800b564:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b56c:	3501      	adds	r5, #1
 800b56e:	e7c6      	b.n	800b4fe <_printf_common+0x3e>
 800b570:	18e1      	adds	r1, r4, r3
 800b572:	1c5a      	adds	r2, r3, #1
 800b574:	2030      	movs	r0, #48	; 0x30
 800b576:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b57a:	4422      	add	r2, r4
 800b57c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b580:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b584:	3302      	adds	r3, #2
 800b586:	e7c7      	b.n	800b518 <_printf_common+0x58>
 800b588:	2301      	movs	r3, #1
 800b58a:	4622      	mov	r2, r4
 800b58c:	4649      	mov	r1, r9
 800b58e:	4638      	mov	r0, r7
 800b590:	47c0      	blx	r8
 800b592:	3001      	adds	r0, #1
 800b594:	d0e6      	beq.n	800b564 <_printf_common+0xa4>
 800b596:	3601      	adds	r6, #1
 800b598:	e7d9      	b.n	800b54e <_printf_common+0x8e>
	...

0800b59c <_printf_i>:
 800b59c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b5a0:	7e0f      	ldrb	r7, [r1, #24]
 800b5a2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b5a4:	2f78      	cmp	r7, #120	; 0x78
 800b5a6:	4691      	mov	r9, r2
 800b5a8:	4680      	mov	r8, r0
 800b5aa:	460c      	mov	r4, r1
 800b5ac:	469a      	mov	sl, r3
 800b5ae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b5b2:	d807      	bhi.n	800b5c4 <_printf_i+0x28>
 800b5b4:	2f62      	cmp	r7, #98	; 0x62
 800b5b6:	d80a      	bhi.n	800b5ce <_printf_i+0x32>
 800b5b8:	2f00      	cmp	r7, #0
 800b5ba:	f000 80d4 	beq.w	800b766 <_printf_i+0x1ca>
 800b5be:	2f58      	cmp	r7, #88	; 0x58
 800b5c0:	f000 80c0 	beq.w	800b744 <_printf_i+0x1a8>
 800b5c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b5c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b5cc:	e03a      	b.n	800b644 <_printf_i+0xa8>
 800b5ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b5d2:	2b15      	cmp	r3, #21
 800b5d4:	d8f6      	bhi.n	800b5c4 <_printf_i+0x28>
 800b5d6:	a101      	add	r1, pc, #4	; (adr r1, 800b5dc <_printf_i+0x40>)
 800b5d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b5dc:	0800b635 	.word	0x0800b635
 800b5e0:	0800b649 	.word	0x0800b649
 800b5e4:	0800b5c5 	.word	0x0800b5c5
 800b5e8:	0800b5c5 	.word	0x0800b5c5
 800b5ec:	0800b5c5 	.word	0x0800b5c5
 800b5f0:	0800b5c5 	.word	0x0800b5c5
 800b5f4:	0800b649 	.word	0x0800b649
 800b5f8:	0800b5c5 	.word	0x0800b5c5
 800b5fc:	0800b5c5 	.word	0x0800b5c5
 800b600:	0800b5c5 	.word	0x0800b5c5
 800b604:	0800b5c5 	.word	0x0800b5c5
 800b608:	0800b74d 	.word	0x0800b74d
 800b60c:	0800b675 	.word	0x0800b675
 800b610:	0800b707 	.word	0x0800b707
 800b614:	0800b5c5 	.word	0x0800b5c5
 800b618:	0800b5c5 	.word	0x0800b5c5
 800b61c:	0800b76f 	.word	0x0800b76f
 800b620:	0800b5c5 	.word	0x0800b5c5
 800b624:	0800b675 	.word	0x0800b675
 800b628:	0800b5c5 	.word	0x0800b5c5
 800b62c:	0800b5c5 	.word	0x0800b5c5
 800b630:	0800b70f 	.word	0x0800b70f
 800b634:	682b      	ldr	r3, [r5, #0]
 800b636:	1d1a      	adds	r2, r3, #4
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	602a      	str	r2, [r5, #0]
 800b63c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b640:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b644:	2301      	movs	r3, #1
 800b646:	e09f      	b.n	800b788 <_printf_i+0x1ec>
 800b648:	6820      	ldr	r0, [r4, #0]
 800b64a:	682b      	ldr	r3, [r5, #0]
 800b64c:	0607      	lsls	r7, r0, #24
 800b64e:	f103 0104 	add.w	r1, r3, #4
 800b652:	6029      	str	r1, [r5, #0]
 800b654:	d501      	bpl.n	800b65a <_printf_i+0xbe>
 800b656:	681e      	ldr	r6, [r3, #0]
 800b658:	e003      	b.n	800b662 <_printf_i+0xc6>
 800b65a:	0646      	lsls	r6, r0, #25
 800b65c:	d5fb      	bpl.n	800b656 <_printf_i+0xba>
 800b65e:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b662:	2e00      	cmp	r6, #0
 800b664:	da03      	bge.n	800b66e <_printf_i+0xd2>
 800b666:	232d      	movs	r3, #45	; 0x2d
 800b668:	4276      	negs	r6, r6
 800b66a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b66e:	485a      	ldr	r0, [pc, #360]	; (800b7d8 <_printf_i+0x23c>)
 800b670:	230a      	movs	r3, #10
 800b672:	e012      	b.n	800b69a <_printf_i+0xfe>
 800b674:	682b      	ldr	r3, [r5, #0]
 800b676:	6820      	ldr	r0, [r4, #0]
 800b678:	1d19      	adds	r1, r3, #4
 800b67a:	6029      	str	r1, [r5, #0]
 800b67c:	0605      	lsls	r5, r0, #24
 800b67e:	d501      	bpl.n	800b684 <_printf_i+0xe8>
 800b680:	681e      	ldr	r6, [r3, #0]
 800b682:	e002      	b.n	800b68a <_printf_i+0xee>
 800b684:	0641      	lsls	r1, r0, #25
 800b686:	d5fb      	bpl.n	800b680 <_printf_i+0xe4>
 800b688:	881e      	ldrh	r6, [r3, #0]
 800b68a:	4853      	ldr	r0, [pc, #332]	; (800b7d8 <_printf_i+0x23c>)
 800b68c:	2f6f      	cmp	r7, #111	; 0x6f
 800b68e:	bf0c      	ite	eq
 800b690:	2308      	moveq	r3, #8
 800b692:	230a      	movne	r3, #10
 800b694:	2100      	movs	r1, #0
 800b696:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b69a:	6865      	ldr	r5, [r4, #4]
 800b69c:	60a5      	str	r5, [r4, #8]
 800b69e:	2d00      	cmp	r5, #0
 800b6a0:	bfa2      	ittt	ge
 800b6a2:	6821      	ldrge	r1, [r4, #0]
 800b6a4:	f021 0104 	bicge.w	r1, r1, #4
 800b6a8:	6021      	strge	r1, [r4, #0]
 800b6aa:	b90e      	cbnz	r6, 800b6b0 <_printf_i+0x114>
 800b6ac:	2d00      	cmp	r5, #0
 800b6ae:	d04b      	beq.n	800b748 <_printf_i+0x1ac>
 800b6b0:	4615      	mov	r5, r2
 800b6b2:	fbb6 f1f3 	udiv	r1, r6, r3
 800b6b6:	fb03 6711 	mls	r7, r3, r1, r6
 800b6ba:	5dc7      	ldrb	r7, [r0, r7]
 800b6bc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b6c0:	4637      	mov	r7, r6
 800b6c2:	42bb      	cmp	r3, r7
 800b6c4:	460e      	mov	r6, r1
 800b6c6:	d9f4      	bls.n	800b6b2 <_printf_i+0x116>
 800b6c8:	2b08      	cmp	r3, #8
 800b6ca:	d10b      	bne.n	800b6e4 <_printf_i+0x148>
 800b6cc:	6823      	ldr	r3, [r4, #0]
 800b6ce:	07de      	lsls	r6, r3, #31
 800b6d0:	d508      	bpl.n	800b6e4 <_printf_i+0x148>
 800b6d2:	6923      	ldr	r3, [r4, #16]
 800b6d4:	6861      	ldr	r1, [r4, #4]
 800b6d6:	4299      	cmp	r1, r3
 800b6d8:	bfde      	ittt	le
 800b6da:	2330      	movle	r3, #48	; 0x30
 800b6dc:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b6e0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800b6e4:	1b52      	subs	r2, r2, r5
 800b6e6:	6122      	str	r2, [r4, #16]
 800b6e8:	f8cd a000 	str.w	sl, [sp]
 800b6ec:	464b      	mov	r3, r9
 800b6ee:	aa03      	add	r2, sp, #12
 800b6f0:	4621      	mov	r1, r4
 800b6f2:	4640      	mov	r0, r8
 800b6f4:	f7ff fee4 	bl	800b4c0 <_printf_common>
 800b6f8:	3001      	adds	r0, #1
 800b6fa:	d14a      	bne.n	800b792 <_printf_i+0x1f6>
 800b6fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b700:	b004      	add	sp, #16
 800b702:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b706:	6823      	ldr	r3, [r4, #0]
 800b708:	f043 0320 	orr.w	r3, r3, #32
 800b70c:	6023      	str	r3, [r4, #0]
 800b70e:	4833      	ldr	r0, [pc, #204]	; (800b7dc <_printf_i+0x240>)
 800b710:	2778      	movs	r7, #120	; 0x78
 800b712:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b716:	6823      	ldr	r3, [r4, #0]
 800b718:	6829      	ldr	r1, [r5, #0]
 800b71a:	061f      	lsls	r7, r3, #24
 800b71c:	f851 6b04 	ldr.w	r6, [r1], #4
 800b720:	d402      	bmi.n	800b728 <_printf_i+0x18c>
 800b722:	065f      	lsls	r7, r3, #25
 800b724:	bf48      	it	mi
 800b726:	b2b6      	uxthmi	r6, r6
 800b728:	07df      	lsls	r7, r3, #31
 800b72a:	bf48      	it	mi
 800b72c:	f043 0320 	orrmi.w	r3, r3, #32
 800b730:	6029      	str	r1, [r5, #0]
 800b732:	bf48      	it	mi
 800b734:	6023      	strmi	r3, [r4, #0]
 800b736:	b91e      	cbnz	r6, 800b740 <_printf_i+0x1a4>
 800b738:	6823      	ldr	r3, [r4, #0]
 800b73a:	f023 0320 	bic.w	r3, r3, #32
 800b73e:	6023      	str	r3, [r4, #0]
 800b740:	2310      	movs	r3, #16
 800b742:	e7a7      	b.n	800b694 <_printf_i+0xf8>
 800b744:	4824      	ldr	r0, [pc, #144]	; (800b7d8 <_printf_i+0x23c>)
 800b746:	e7e4      	b.n	800b712 <_printf_i+0x176>
 800b748:	4615      	mov	r5, r2
 800b74a:	e7bd      	b.n	800b6c8 <_printf_i+0x12c>
 800b74c:	682b      	ldr	r3, [r5, #0]
 800b74e:	6826      	ldr	r6, [r4, #0]
 800b750:	6961      	ldr	r1, [r4, #20]
 800b752:	1d18      	adds	r0, r3, #4
 800b754:	6028      	str	r0, [r5, #0]
 800b756:	0635      	lsls	r5, r6, #24
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	d501      	bpl.n	800b760 <_printf_i+0x1c4>
 800b75c:	6019      	str	r1, [r3, #0]
 800b75e:	e002      	b.n	800b766 <_printf_i+0x1ca>
 800b760:	0670      	lsls	r0, r6, #25
 800b762:	d5fb      	bpl.n	800b75c <_printf_i+0x1c0>
 800b764:	8019      	strh	r1, [r3, #0]
 800b766:	2300      	movs	r3, #0
 800b768:	6123      	str	r3, [r4, #16]
 800b76a:	4615      	mov	r5, r2
 800b76c:	e7bc      	b.n	800b6e8 <_printf_i+0x14c>
 800b76e:	682b      	ldr	r3, [r5, #0]
 800b770:	1d1a      	adds	r2, r3, #4
 800b772:	602a      	str	r2, [r5, #0]
 800b774:	681d      	ldr	r5, [r3, #0]
 800b776:	6862      	ldr	r2, [r4, #4]
 800b778:	2100      	movs	r1, #0
 800b77a:	4628      	mov	r0, r5
 800b77c:	f7f4 fd38 	bl	80001f0 <memchr>
 800b780:	b108      	cbz	r0, 800b786 <_printf_i+0x1ea>
 800b782:	1b40      	subs	r0, r0, r5
 800b784:	6060      	str	r0, [r4, #4]
 800b786:	6863      	ldr	r3, [r4, #4]
 800b788:	6123      	str	r3, [r4, #16]
 800b78a:	2300      	movs	r3, #0
 800b78c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b790:	e7aa      	b.n	800b6e8 <_printf_i+0x14c>
 800b792:	6923      	ldr	r3, [r4, #16]
 800b794:	462a      	mov	r2, r5
 800b796:	4649      	mov	r1, r9
 800b798:	4640      	mov	r0, r8
 800b79a:	47d0      	blx	sl
 800b79c:	3001      	adds	r0, #1
 800b79e:	d0ad      	beq.n	800b6fc <_printf_i+0x160>
 800b7a0:	6823      	ldr	r3, [r4, #0]
 800b7a2:	079b      	lsls	r3, r3, #30
 800b7a4:	d413      	bmi.n	800b7ce <_printf_i+0x232>
 800b7a6:	68e0      	ldr	r0, [r4, #12]
 800b7a8:	9b03      	ldr	r3, [sp, #12]
 800b7aa:	4298      	cmp	r0, r3
 800b7ac:	bfb8      	it	lt
 800b7ae:	4618      	movlt	r0, r3
 800b7b0:	e7a6      	b.n	800b700 <_printf_i+0x164>
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	4632      	mov	r2, r6
 800b7b6:	4649      	mov	r1, r9
 800b7b8:	4640      	mov	r0, r8
 800b7ba:	47d0      	blx	sl
 800b7bc:	3001      	adds	r0, #1
 800b7be:	d09d      	beq.n	800b6fc <_printf_i+0x160>
 800b7c0:	3501      	adds	r5, #1
 800b7c2:	68e3      	ldr	r3, [r4, #12]
 800b7c4:	9903      	ldr	r1, [sp, #12]
 800b7c6:	1a5b      	subs	r3, r3, r1
 800b7c8:	42ab      	cmp	r3, r5
 800b7ca:	dcf2      	bgt.n	800b7b2 <_printf_i+0x216>
 800b7cc:	e7eb      	b.n	800b7a6 <_printf_i+0x20a>
 800b7ce:	2500      	movs	r5, #0
 800b7d0:	f104 0619 	add.w	r6, r4, #25
 800b7d4:	e7f5      	b.n	800b7c2 <_printf_i+0x226>
 800b7d6:	bf00      	nop
 800b7d8:	0801fe4a 	.word	0x0801fe4a
 800b7dc:	0801fe5b 	.word	0x0801fe5b

0800b7e0 <std>:
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	b510      	push	{r4, lr}
 800b7e4:	4604      	mov	r4, r0
 800b7e6:	e9c0 3300 	strd	r3, r3, [r0]
 800b7ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b7ee:	6083      	str	r3, [r0, #8]
 800b7f0:	8181      	strh	r1, [r0, #12]
 800b7f2:	6643      	str	r3, [r0, #100]	; 0x64
 800b7f4:	81c2      	strh	r2, [r0, #14]
 800b7f6:	6183      	str	r3, [r0, #24]
 800b7f8:	4619      	mov	r1, r3
 800b7fa:	2208      	movs	r2, #8
 800b7fc:	305c      	adds	r0, #92	; 0x5c
 800b7fe:	f000 faa5 	bl	800bd4c <memset>
 800b802:	4b0d      	ldr	r3, [pc, #52]	; (800b838 <std+0x58>)
 800b804:	6263      	str	r3, [r4, #36]	; 0x24
 800b806:	4b0d      	ldr	r3, [pc, #52]	; (800b83c <std+0x5c>)
 800b808:	62a3      	str	r3, [r4, #40]	; 0x28
 800b80a:	4b0d      	ldr	r3, [pc, #52]	; (800b840 <std+0x60>)
 800b80c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b80e:	4b0d      	ldr	r3, [pc, #52]	; (800b844 <std+0x64>)
 800b810:	6323      	str	r3, [r4, #48]	; 0x30
 800b812:	4b0d      	ldr	r3, [pc, #52]	; (800b848 <std+0x68>)
 800b814:	6224      	str	r4, [r4, #32]
 800b816:	429c      	cmp	r4, r3
 800b818:	d006      	beq.n	800b828 <std+0x48>
 800b81a:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b81e:	4294      	cmp	r4, r2
 800b820:	d002      	beq.n	800b828 <std+0x48>
 800b822:	33d0      	adds	r3, #208	; 0xd0
 800b824:	429c      	cmp	r4, r3
 800b826:	d105      	bne.n	800b834 <std+0x54>
 800b828:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b82c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b830:	f000 bb08 	b.w	800be44 <__retarget_lock_init_recursive>
 800b834:	bd10      	pop	{r4, pc}
 800b836:	bf00      	nop
 800b838:	0800bb9d 	.word	0x0800bb9d
 800b83c:	0800bbbf 	.word	0x0800bbbf
 800b840:	0800bbf7 	.word	0x0800bbf7
 800b844:	0800bc1b 	.word	0x0800bc1b
 800b848:	20004cb4 	.word	0x20004cb4

0800b84c <stdio_exit_handler>:
 800b84c:	4a02      	ldr	r2, [pc, #8]	; (800b858 <stdio_exit_handler+0xc>)
 800b84e:	4903      	ldr	r1, [pc, #12]	; (800b85c <stdio_exit_handler+0x10>)
 800b850:	4803      	ldr	r0, [pc, #12]	; (800b860 <stdio_exit_handler+0x14>)
 800b852:	f000 b869 	b.w	800b928 <_fwalk_sglue>
 800b856:	bf00      	nop
 800b858:	20002fa0 	.word	0x20002fa0
 800b85c:	0800d7e9 	.word	0x0800d7e9
 800b860:	20002fac 	.word	0x20002fac

0800b864 <cleanup_stdio>:
 800b864:	6841      	ldr	r1, [r0, #4]
 800b866:	4b0c      	ldr	r3, [pc, #48]	; (800b898 <cleanup_stdio+0x34>)
 800b868:	4299      	cmp	r1, r3
 800b86a:	b510      	push	{r4, lr}
 800b86c:	4604      	mov	r4, r0
 800b86e:	d001      	beq.n	800b874 <cleanup_stdio+0x10>
 800b870:	f001 ffba 	bl	800d7e8 <_fflush_r>
 800b874:	68a1      	ldr	r1, [r4, #8]
 800b876:	4b09      	ldr	r3, [pc, #36]	; (800b89c <cleanup_stdio+0x38>)
 800b878:	4299      	cmp	r1, r3
 800b87a:	d002      	beq.n	800b882 <cleanup_stdio+0x1e>
 800b87c:	4620      	mov	r0, r4
 800b87e:	f001 ffb3 	bl	800d7e8 <_fflush_r>
 800b882:	68e1      	ldr	r1, [r4, #12]
 800b884:	4b06      	ldr	r3, [pc, #24]	; (800b8a0 <cleanup_stdio+0x3c>)
 800b886:	4299      	cmp	r1, r3
 800b888:	d004      	beq.n	800b894 <cleanup_stdio+0x30>
 800b88a:	4620      	mov	r0, r4
 800b88c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b890:	f001 bfaa 	b.w	800d7e8 <_fflush_r>
 800b894:	bd10      	pop	{r4, pc}
 800b896:	bf00      	nop
 800b898:	20004cb4 	.word	0x20004cb4
 800b89c:	20004d1c 	.word	0x20004d1c
 800b8a0:	20004d84 	.word	0x20004d84

0800b8a4 <global_stdio_init.part.0>:
 800b8a4:	b510      	push	{r4, lr}
 800b8a6:	4b0b      	ldr	r3, [pc, #44]	; (800b8d4 <global_stdio_init.part.0+0x30>)
 800b8a8:	4c0b      	ldr	r4, [pc, #44]	; (800b8d8 <global_stdio_init.part.0+0x34>)
 800b8aa:	4a0c      	ldr	r2, [pc, #48]	; (800b8dc <global_stdio_init.part.0+0x38>)
 800b8ac:	601a      	str	r2, [r3, #0]
 800b8ae:	4620      	mov	r0, r4
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	2104      	movs	r1, #4
 800b8b4:	f7ff ff94 	bl	800b7e0 <std>
 800b8b8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b8bc:	2201      	movs	r2, #1
 800b8be:	2109      	movs	r1, #9
 800b8c0:	f7ff ff8e 	bl	800b7e0 <std>
 800b8c4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b8c8:	2202      	movs	r2, #2
 800b8ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8ce:	2112      	movs	r1, #18
 800b8d0:	f7ff bf86 	b.w	800b7e0 <std>
 800b8d4:	20004dec 	.word	0x20004dec
 800b8d8:	20004cb4 	.word	0x20004cb4
 800b8dc:	0800b84d 	.word	0x0800b84d

0800b8e0 <__sfp_lock_acquire>:
 800b8e0:	4801      	ldr	r0, [pc, #4]	; (800b8e8 <__sfp_lock_acquire+0x8>)
 800b8e2:	f000 bab0 	b.w	800be46 <__retarget_lock_acquire_recursive>
 800b8e6:	bf00      	nop
 800b8e8:	20004df5 	.word	0x20004df5

0800b8ec <__sfp_lock_release>:
 800b8ec:	4801      	ldr	r0, [pc, #4]	; (800b8f4 <__sfp_lock_release+0x8>)
 800b8ee:	f000 baab 	b.w	800be48 <__retarget_lock_release_recursive>
 800b8f2:	bf00      	nop
 800b8f4:	20004df5 	.word	0x20004df5

0800b8f8 <__sinit>:
 800b8f8:	b510      	push	{r4, lr}
 800b8fa:	4604      	mov	r4, r0
 800b8fc:	f7ff fff0 	bl	800b8e0 <__sfp_lock_acquire>
 800b900:	6a23      	ldr	r3, [r4, #32]
 800b902:	b11b      	cbz	r3, 800b90c <__sinit+0x14>
 800b904:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b908:	f7ff bff0 	b.w	800b8ec <__sfp_lock_release>
 800b90c:	4b04      	ldr	r3, [pc, #16]	; (800b920 <__sinit+0x28>)
 800b90e:	6223      	str	r3, [r4, #32]
 800b910:	4b04      	ldr	r3, [pc, #16]	; (800b924 <__sinit+0x2c>)
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	2b00      	cmp	r3, #0
 800b916:	d1f5      	bne.n	800b904 <__sinit+0xc>
 800b918:	f7ff ffc4 	bl	800b8a4 <global_stdio_init.part.0>
 800b91c:	e7f2      	b.n	800b904 <__sinit+0xc>
 800b91e:	bf00      	nop
 800b920:	0800b865 	.word	0x0800b865
 800b924:	20004dec 	.word	0x20004dec

0800b928 <_fwalk_sglue>:
 800b928:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b92c:	4607      	mov	r7, r0
 800b92e:	4688      	mov	r8, r1
 800b930:	4614      	mov	r4, r2
 800b932:	2600      	movs	r6, #0
 800b934:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b938:	f1b9 0901 	subs.w	r9, r9, #1
 800b93c:	d505      	bpl.n	800b94a <_fwalk_sglue+0x22>
 800b93e:	6824      	ldr	r4, [r4, #0]
 800b940:	2c00      	cmp	r4, #0
 800b942:	d1f7      	bne.n	800b934 <_fwalk_sglue+0xc>
 800b944:	4630      	mov	r0, r6
 800b946:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b94a:	89ab      	ldrh	r3, [r5, #12]
 800b94c:	2b01      	cmp	r3, #1
 800b94e:	d907      	bls.n	800b960 <_fwalk_sglue+0x38>
 800b950:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b954:	3301      	adds	r3, #1
 800b956:	d003      	beq.n	800b960 <_fwalk_sglue+0x38>
 800b958:	4629      	mov	r1, r5
 800b95a:	4638      	mov	r0, r7
 800b95c:	47c0      	blx	r8
 800b95e:	4306      	orrs	r6, r0
 800b960:	3568      	adds	r5, #104	; 0x68
 800b962:	e7e9      	b.n	800b938 <_fwalk_sglue+0x10>

0800b964 <iprintf>:
 800b964:	b40f      	push	{r0, r1, r2, r3}
 800b966:	b507      	push	{r0, r1, r2, lr}
 800b968:	4906      	ldr	r1, [pc, #24]	; (800b984 <iprintf+0x20>)
 800b96a:	ab04      	add	r3, sp, #16
 800b96c:	6808      	ldr	r0, [r1, #0]
 800b96e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b972:	6881      	ldr	r1, [r0, #8]
 800b974:	9301      	str	r3, [sp, #4]
 800b976:	f001 fd97 	bl	800d4a8 <_vfiprintf_r>
 800b97a:	b003      	add	sp, #12
 800b97c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b980:	b004      	add	sp, #16
 800b982:	4770      	bx	lr
 800b984:	20002ff8 	.word	0x20002ff8

0800b988 <_puts_r>:
 800b988:	6a03      	ldr	r3, [r0, #32]
 800b98a:	b570      	push	{r4, r5, r6, lr}
 800b98c:	6884      	ldr	r4, [r0, #8]
 800b98e:	4605      	mov	r5, r0
 800b990:	460e      	mov	r6, r1
 800b992:	b90b      	cbnz	r3, 800b998 <_puts_r+0x10>
 800b994:	f7ff ffb0 	bl	800b8f8 <__sinit>
 800b998:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b99a:	07db      	lsls	r3, r3, #31
 800b99c:	d405      	bmi.n	800b9aa <_puts_r+0x22>
 800b99e:	89a3      	ldrh	r3, [r4, #12]
 800b9a0:	0598      	lsls	r0, r3, #22
 800b9a2:	d402      	bmi.n	800b9aa <_puts_r+0x22>
 800b9a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b9a6:	f000 fa4e 	bl	800be46 <__retarget_lock_acquire_recursive>
 800b9aa:	89a3      	ldrh	r3, [r4, #12]
 800b9ac:	0719      	lsls	r1, r3, #28
 800b9ae:	d513      	bpl.n	800b9d8 <_puts_r+0x50>
 800b9b0:	6923      	ldr	r3, [r4, #16]
 800b9b2:	b18b      	cbz	r3, 800b9d8 <_puts_r+0x50>
 800b9b4:	3e01      	subs	r6, #1
 800b9b6:	68a3      	ldr	r3, [r4, #8]
 800b9b8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b9bc:	3b01      	subs	r3, #1
 800b9be:	60a3      	str	r3, [r4, #8]
 800b9c0:	b9e9      	cbnz	r1, 800b9fe <_puts_r+0x76>
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	da2e      	bge.n	800ba24 <_puts_r+0x9c>
 800b9c6:	4622      	mov	r2, r4
 800b9c8:	210a      	movs	r1, #10
 800b9ca:	4628      	mov	r0, r5
 800b9cc:	f000 f929 	bl	800bc22 <__swbuf_r>
 800b9d0:	3001      	adds	r0, #1
 800b9d2:	d007      	beq.n	800b9e4 <_puts_r+0x5c>
 800b9d4:	250a      	movs	r5, #10
 800b9d6:	e007      	b.n	800b9e8 <_puts_r+0x60>
 800b9d8:	4621      	mov	r1, r4
 800b9da:	4628      	mov	r0, r5
 800b9dc:	f000 f95e 	bl	800bc9c <__swsetup_r>
 800b9e0:	2800      	cmp	r0, #0
 800b9e2:	d0e7      	beq.n	800b9b4 <_puts_r+0x2c>
 800b9e4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800b9e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b9ea:	07da      	lsls	r2, r3, #31
 800b9ec:	d405      	bmi.n	800b9fa <_puts_r+0x72>
 800b9ee:	89a3      	ldrh	r3, [r4, #12]
 800b9f0:	059b      	lsls	r3, r3, #22
 800b9f2:	d402      	bmi.n	800b9fa <_puts_r+0x72>
 800b9f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b9f6:	f000 fa27 	bl	800be48 <__retarget_lock_release_recursive>
 800b9fa:	4628      	mov	r0, r5
 800b9fc:	bd70      	pop	{r4, r5, r6, pc}
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	da04      	bge.n	800ba0c <_puts_r+0x84>
 800ba02:	69a2      	ldr	r2, [r4, #24]
 800ba04:	429a      	cmp	r2, r3
 800ba06:	dc06      	bgt.n	800ba16 <_puts_r+0x8e>
 800ba08:	290a      	cmp	r1, #10
 800ba0a:	d004      	beq.n	800ba16 <_puts_r+0x8e>
 800ba0c:	6823      	ldr	r3, [r4, #0]
 800ba0e:	1c5a      	adds	r2, r3, #1
 800ba10:	6022      	str	r2, [r4, #0]
 800ba12:	7019      	strb	r1, [r3, #0]
 800ba14:	e7cf      	b.n	800b9b6 <_puts_r+0x2e>
 800ba16:	4622      	mov	r2, r4
 800ba18:	4628      	mov	r0, r5
 800ba1a:	f000 f902 	bl	800bc22 <__swbuf_r>
 800ba1e:	3001      	adds	r0, #1
 800ba20:	d1c9      	bne.n	800b9b6 <_puts_r+0x2e>
 800ba22:	e7df      	b.n	800b9e4 <_puts_r+0x5c>
 800ba24:	6823      	ldr	r3, [r4, #0]
 800ba26:	250a      	movs	r5, #10
 800ba28:	1c5a      	adds	r2, r3, #1
 800ba2a:	6022      	str	r2, [r4, #0]
 800ba2c:	701d      	strb	r5, [r3, #0]
 800ba2e:	e7db      	b.n	800b9e8 <_puts_r+0x60>

0800ba30 <puts>:
 800ba30:	4b02      	ldr	r3, [pc, #8]	; (800ba3c <puts+0xc>)
 800ba32:	4601      	mov	r1, r0
 800ba34:	6818      	ldr	r0, [r3, #0]
 800ba36:	f7ff bfa7 	b.w	800b988 <_puts_r>
 800ba3a:	bf00      	nop
 800ba3c:	20002ff8 	.word	0x20002ff8

0800ba40 <setvbuf>:
 800ba40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ba44:	461d      	mov	r5, r3
 800ba46:	4b54      	ldr	r3, [pc, #336]	; (800bb98 <setvbuf+0x158>)
 800ba48:	681f      	ldr	r7, [r3, #0]
 800ba4a:	4604      	mov	r4, r0
 800ba4c:	460e      	mov	r6, r1
 800ba4e:	4690      	mov	r8, r2
 800ba50:	b127      	cbz	r7, 800ba5c <setvbuf+0x1c>
 800ba52:	6a3b      	ldr	r3, [r7, #32]
 800ba54:	b913      	cbnz	r3, 800ba5c <setvbuf+0x1c>
 800ba56:	4638      	mov	r0, r7
 800ba58:	f7ff ff4e 	bl	800b8f8 <__sinit>
 800ba5c:	f1b8 0f02 	cmp.w	r8, #2
 800ba60:	d006      	beq.n	800ba70 <setvbuf+0x30>
 800ba62:	f1b8 0f01 	cmp.w	r8, #1
 800ba66:	f200 8094 	bhi.w	800bb92 <setvbuf+0x152>
 800ba6a:	2d00      	cmp	r5, #0
 800ba6c:	f2c0 8091 	blt.w	800bb92 <setvbuf+0x152>
 800ba70:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ba72:	07da      	lsls	r2, r3, #31
 800ba74:	d405      	bmi.n	800ba82 <setvbuf+0x42>
 800ba76:	89a3      	ldrh	r3, [r4, #12]
 800ba78:	059b      	lsls	r3, r3, #22
 800ba7a:	d402      	bmi.n	800ba82 <setvbuf+0x42>
 800ba7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ba7e:	f000 f9e2 	bl	800be46 <__retarget_lock_acquire_recursive>
 800ba82:	4621      	mov	r1, r4
 800ba84:	4638      	mov	r0, r7
 800ba86:	f001 feaf 	bl	800d7e8 <_fflush_r>
 800ba8a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba8c:	b141      	cbz	r1, 800baa0 <setvbuf+0x60>
 800ba8e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ba92:	4299      	cmp	r1, r3
 800ba94:	d002      	beq.n	800ba9c <setvbuf+0x5c>
 800ba96:	4638      	mov	r0, r7
 800ba98:	f001 f860 	bl	800cb5c <_free_r>
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	6363      	str	r3, [r4, #52]	; 0x34
 800baa0:	2300      	movs	r3, #0
 800baa2:	61a3      	str	r3, [r4, #24]
 800baa4:	6063      	str	r3, [r4, #4]
 800baa6:	89a3      	ldrh	r3, [r4, #12]
 800baa8:	0618      	lsls	r0, r3, #24
 800baaa:	d503      	bpl.n	800bab4 <setvbuf+0x74>
 800baac:	6921      	ldr	r1, [r4, #16]
 800baae:	4638      	mov	r0, r7
 800bab0:	f001 f854 	bl	800cb5c <_free_r>
 800bab4:	89a3      	ldrh	r3, [r4, #12]
 800bab6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800baba:	f023 0303 	bic.w	r3, r3, #3
 800babe:	f1b8 0f02 	cmp.w	r8, #2
 800bac2:	81a3      	strh	r3, [r4, #12]
 800bac4:	d05f      	beq.n	800bb86 <setvbuf+0x146>
 800bac6:	ab01      	add	r3, sp, #4
 800bac8:	466a      	mov	r2, sp
 800baca:	4621      	mov	r1, r4
 800bacc:	4638      	mov	r0, r7
 800bace:	f001 feb3 	bl	800d838 <__swhatbuf_r>
 800bad2:	89a3      	ldrh	r3, [r4, #12]
 800bad4:	4318      	orrs	r0, r3
 800bad6:	81a0      	strh	r0, [r4, #12]
 800bad8:	bb2d      	cbnz	r5, 800bb26 <setvbuf+0xe6>
 800bada:	9d00      	ldr	r5, [sp, #0]
 800badc:	4628      	mov	r0, r5
 800bade:	f001 f889 	bl	800cbf4 <malloc>
 800bae2:	4606      	mov	r6, r0
 800bae4:	2800      	cmp	r0, #0
 800bae6:	d150      	bne.n	800bb8a <setvbuf+0x14a>
 800bae8:	f8dd 9000 	ldr.w	r9, [sp]
 800baec:	45a9      	cmp	r9, r5
 800baee:	d13e      	bne.n	800bb6e <setvbuf+0x12e>
 800baf0:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800baf4:	2200      	movs	r2, #0
 800baf6:	60a2      	str	r2, [r4, #8]
 800baf8:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800bafc:	6022      	str	r2, [r4, #0]
 800bafe:	6122      	str	r2, [r4, #16]
 800bb00:	2201      	movs	r2, #1
 800bb02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bb06:	6162      	str	r2, [r4, #20]
 800bb08:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800bb0a:	f043 0302 	orr.w	r3, r3, #2
 800bb0e:	07d1      	lsls	r1, r2, #31
 800bb10:	81a3      	strh	r3, [r4, #12]
 800bb12:	d404      	bmi.n	800bb1e <setvbuf+0xde>
 800bb14:	059b      	lsls	r3, r3, #22
 800bb16:	d402      	bmi.n	800bb1e <setvbuf+0xde>
 800bb18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bb1a:	f000 f995 	bl	800be48 <__retarget_lock_release_recursive>
 800bb1e:	4628      	mov	r0, r5
 800bb20:	b003      	add	sp, #12
 800bb22:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bb26:	2e00      	cmp	r6, #0
 800bb28:	d0d8      	beq.n	800badc <setvbuf+0x9c>
 800bb2a:	6a3b      	ldr	r3, [r7, #32]
 800bb2c:	b913      	cbnz	r3, 800bb34 <setvbuf+0xf4>
 800bb2e:	4638      	mov	r0, r7
 800bb30:	f7ff fee2 	bl	800b8f8 <__sinit>
 800bb34:	f1b8 0f01 	cmp.w	r8, #1
 800bb38:	bf08      	it	eq
 800bb3a:	89a3      	ldrheq	r3, [r4, #12]
 800bb3c:	6026      	str	r6, [r4, #0]
 800bb3e:	bf04      	itt	eq
 800bb40:	f043 0301 	orreq.w	r3, r3, #1
 800bb44:	81a3      	strheq	r3, [r4, #12]
 800bb46:	89a3      	ldrh	r3, [r4, #12]
 800bb48:	f013 0208 	ands.w	r2, r3, #8
 800bb4c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800bb50:	d01d      	beq.n	800bb8e <setvbuf+0x14e>
 800bb52:	07da      	lsls	r2, r3, #31
 800bb54:	bf41      	itttt	mi
 800bb56:	2200      	movmi	r2, #0
 800bb58:	426d      	negmi	r5, r5
 800bb5a:	60a2      	strmi	r2, [r4, #8]
 800bb5c:	61a5      	strmi	r5, [r4, #24]
 800bb5e:	bf58      	it	pl
 800bb60:	60a5      	strpl	r5, [r4, #8]
 800bb62:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800bb64:	f015 0501 	ands.w	r5, r5, #1
 800bb68:	d0d4      	beq.n	800bb14 <setvbuf+0xd4>
 800bb6a:	2500      	movs	r5, #0
 800bb6c:	e7d7      	b.n	800bb1e <setvbuf+0xde>
 800bb6e:	4648      	mov	r0, r9
 800bb70:	f001 f840 	bl	800cbf4 <malloc>
 800bb74:	4606      	mov	r6, r0
 800bb76:	2800      	cmp	r0, #0
 800bb78:	d0ba      	beq.n	800baf0 <setvbuf+0xb0>
 800bb7a:	89a3      	ldrh	r3, [r4, #12]
 800bb7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb80:	81a3      	strh	r3, [r4, #12]
 800bb82:	464d      	mov	r5, r9
 800bb84:	e7d1      	b.n	800bb2a <setvbuf+0xea>
 800bb86:	2500      	movs	r5, #0
 800bb88:	e7b4      	b.n	800baf4 <setvbuf+0xb4>
 800bb8a:	46a9      	mov	r9, r5
 800bb8c:	e7f5      	b.n	800bb7a <setvbuf+0x13a>
 800bb8e:	60a2      	str	r2, [r4, #8]
 800bb90:	e7e7      	b.n	800bb62 <setvbuf+0x122>
 800bb92:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800bb96:	e7c2      	b.n	800bb1e <setvbuf+0xde>
 800bb98:	20002ff8 	.word	0x20002ff8

0800bb9c <__sread>:
 800bb9c:	b510      	push	{r4, lr}
 800bb9e:	460c      	mov	r4, r1
 800bba0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bba4:	f000 f900 	bl	800bda8 <_read_r>
 800bba8:	2800      	cmp	r0, #0
 800bbaa:	bfab      	itete	ge
 800bbac:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bbae:	89a3      	ldrhlt	r3, [r4, #12]
 800bbb0:	181b      	addge	r3, r3, r0
 800bbb2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bbb6:	bfac      	ite	ge
 800bbb8:	6563      	strge	r3, [r4, #84]	; 0x54
 800bbba:	81a3      	strhlt	r3, [r4, #12]
 800bbbc:	bd10      	pop	{r4, pc}

0800bbbe <__swrite>:
 800bbbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbc2:	461f      	mov	r7, r3
 800bbc4:	898b      	ldrh	r3, [r1, #12]
 800bbc6:	05db      	lsls	r3, r3, #23
 800bbc8:	4605      	mov	r5, r0
 800bbca:	460c      	mov	r4, r1
 800bbcc:	4616      	mov	r6, r2
 800bbce:	d505      	bpl.n	800bbdc <__swrite+0x1e>
 800bbd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbd4:	2302      	movs	r3, #2
 800bbd6:	2200      	movs	r2, #0
 800bbd8:	f000 f8d4 	bl	800bd84 <_lseek_r>
 800bbdc:	89a3      	ldrh	r3, [r4, #12]
 800bbde:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbe2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bbe6:	81a3      	strh	r3, [r4, #12]
 800bbe8:	4632      	mov	r2, r6
 800bbea:	463b      	mov	r3, r7
 800bbec:	4628      	mov	r0, r5
 800bbee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbf2:	f000 b8eb 	b.w	800bdcc <_write_r>

0800bbf6 <__sseek>:
 800bbf6:	b510      	push	{r4, lr}
 800bbf8:	460c      	mov	r4, r1
 800bbfa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbfe:	f000 f8c1 	bl	800bd84 <_lseek_r>
 800bc02:	1c43      	adds	r3, r0, #1
 800bc04:	89a3      	ldrh	r3, [r4, #12]
 800bc06:	bf15      	itete	ne
 800bc08:	6560      	strne	r0, [r4, #84]	; 0x54
 800bc0a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bc0e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bc12:	81a3      	strheq	r3, [r4, #12]
 800bc14:	bf18      	it	ne
 800bc16:	81a3      	strhne	r3, [r4, #12]
 800bc18:	bd10      	pop	{r4, pc}

0800bc1a <__sclose>:
 800bc1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc1e:	f000 b8a1 	b.w	800bd64 <_close_r>

0800bc22 <__swbuf_r>:
 800bc22:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc24:	460e      	mov	r6, r1
 800bc26:	4614      	mov	r4, r2
 800bc28:	4605      	mov	r5, r0
 800bc2a:	b118      	cbz	r0, 800bc34 <__swbuf_r+0x12>
 800bc2c:	6a03      	ldr	r3, [r0, #32]
 800bc2e:	b90b      	cbnz	r3, 800bc34 <__swbuf_r+0x12>
 800bc30:	f7ff fe62 	bl	800b8f8 <__sinit>
 800bc34:	69a3      	ldr	r3, [r4, #24]
 800bc36:	60a3      	str	r3, [r4, #8]
 800bc38:	89a3      	ldrh	r3, [r4, #12]
 800bc3a:	071a      	lsls	r2, r3, #28
 800bc3c:	d525      	bpl.n	800bc8a <__swbuf_r+0x68>
 800bc3e:	6923      	ldr	r3, [r4, #16]
 800bc40:	b31b      	cbz	r3, 800bc8a <__swbuf_r+0x68>
 800bc42:	6823      	ldr	r3, [r4, #0]
 800bc44:	6922      	ldr	r2, [r4, #16]
 800bc46:	1a98      	subs	r0, r3, r2
 800bc48:	6963      	ldr	r3, [r4, #20]
 800bc4a:	b2f6      	uxtb	r6, r6
 800bc4c:	4283      	cmp	r3, r0
 800bc4e:	4637      	mov	r7, r6
 800bc50:	dc04      	bgt.n	800bc5c <__swbuf_r+0x3a>
 800bc52:	4621      	mov	r1, r4
 800bc54:	4628      	mov	r0, r5
 800bc56:	f001 fdc7 	bl	800d7e8 <_fflush_r>
 800bc5a:	b9e0      	cbnz	r0, 800bc96 <__swbuf_r+0x74>
 800bc5c:	68a3      	ldr	r3, [r4, #8]
 800bc5e:	3b01      	subs	r3, #1
 800bc60:	60a3      	str	r3, [r4, #8]
 800bc62:	6823      	ldr	r3, [r4, #0]
 800bc64:	1c5a      	adds	r2, r3, #1
 800bc66:	6022      	str	r2, [r4, #0]
 800bc68:	701e      	strb	r6, [r3, #0]
 800bc6a:	6962      	ldr	r2, [r4, #20]
 800bc6c:	1c43      	adds	r3, r0, #1
 800bc6e:	429a      	cmp	r2, r3
 800bc70:	d004      	beq.n	800bc7c <__swbuf_r+0x5a>
 800bc72:	89a3      	ldrh	r3, [r4, #12]
 800bc74:	07db      	lsls	r3, r3, #31
 800bc76:	d506      	bpl.n	800bc86 <__swbuf_r+0x64>
 800bc78:	2e0a      	cmp	r6, #10
 800bc7a:	d104      	bne.n	800bc86 <__swbuf_r+0x64>
 800bc7c:	4621      	mov	r1, r4
 800bc7e:	4628      	mov	r0, r5
 800bc80:	f001 fdb2 	bl	800d7e8 <_fflush_r>
 800bc84:	b938      	cbnz	r0, 800bc96 <__swbuf_r+0x74>
 800bc86:	4638      	mov	r0, r7
 800bc88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc8a:	4621      	mov	r1, r4
 800bc8c:	4628      	mov	r0, r5
 800bc8e:	f000 f805 	bl	800bc9c <__swsetup_r>
 800bc92:	2800      	cmp	r0, #0
 800bc94:	d0d5      	beq.n	800bc42 <__swbuf_r+0x20>
 800bc96:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800bc9a:	e7f4      	b.n	800bc86 <__swbuf_r+0x64>

0800bc9c <__swsetup_r>:
 800bc9c:	b538      	push	{r3, r4, r5, lr}
 800bc9e:	4b2a      	ldr	r3, [pc, #168]	; (800bd48 <__swsetup_r+0xac>)
 800bca0:	4605      	mov	r5, r0
 800bca2:	6818      	ldr	r0, [r3, #0]
 800bca4:	460c      	mov	r4, r1
 800bca6:	b118      	cbz	r0, 800bcb0 <__swsetup_r+0x14>
 800bca8:	6a03      	ldr	r3, [r0, #32]
 800bcaa:	b90b      	cbnz	r3, 800bcb0 <__swsetup_r+0x14>
 800bcac:	f7ff fe24 	bl	800b8f8 <__sinit>
 800bcb0:	89a3      	ldrh	r3, [r4, #12]
 800bcb2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bcb6:	0718      	lsls	r0, r3, #28
 800bcb8:	d422      	bmi.n	800bd00 <__swsetup_r+0x64>
 800bcba:	06d9      	lsls	r1, r3, #27
 800bcbc:	d407      	bmi.n	800bcce <__swsetup_r+0x32>
 800bcbe:	2309      	movs	r3, #9
 800bcc0:	602b      	str	r3, [r5, #0]
 800bcc2:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bcc6:	81a3      	strh	r3, [r4, #12]
 800bcc8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bccc:	e034      	b.n	800bd38 <__swsetup_r+0x9c>
 800bcce:	0758      	lsls	r0, r3, #29
 800bcd0:	d512      	bpl.n	800bcf8 <__swsetup_r+0x5c>
 800bcd2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bcd4:	b141      	cbz	r1, 800bce8 <__swsetup_r+0x4c>
 800bcd6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bcda:	4299      	cmp	r1, r3
 800bcdc:	d002      	beq.n	800bce4 <__swsetup_r+0x48>
 800bcde:	4628      	mov	r0, r5
 800bce0:	f000 ff3c 	bl	800cb5c <_free_r>
 800bce4:	2300      	movs	r3, #0
 800bce6:	6363      	str	r3, [r4, #52]	; 0x34
 800bce8:	89a3      	ldrh	r3, [r4, #12]
 800bcea:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bcee:	81a3      	strh	r3, [r4, #12]
 800bcf0:	2300      	movs	r3, #0
 800bcf2:	6063      	str	r3, [r4, #4]
 800bcf4:	6923      	ldr	r3, [r4, #16]
 800bcf6:	6023      	str	r3, [r4, #0]
 800bcf8:	89a3      	ldrh	r3, [r4, #12]
 800bcfa:	f043 0308 	orr.w	r3, r3, #8
 800bcfe:	81a3      	strh	r3, [r4, #12]
 800bd00:	6923      	ldr	r3, [r4, #16]
 800bd02:	b94b      	cbnz	r3, 800bd18 <__swsetup_r+0x7c>
 800bd04:	89a3      	ldrh	r3, [r4, #12]
 800bd06:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bd0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bd0e:	d003      	beq.n	800bd18 <__swsetup_r+0x7c>
 800bd10:	4621      	mov	r1, r4
 800bd12:	4628      	mov	r0, r5
 800bd14:	f001 fdb6 	bl	800d884 <__smakebuf_r>
 800bd18:	89a0      	ldrh	r0, [r4, #12]
 800bd1a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bd1e:	f010 0301 	ands.w	r3, r0, #1
 800bd22:	d00a      	beq.n	800bd3a <__swsetup_r+0x9e>
 800bd24:	2300      	movs	r3, #0
 800bd26:	60a3      	str	r3, [r4, #8]
 800bd28:	6963      	ldr	r3, [r4, #20]
 800bd2a:	425b      	negs	r3, r3
 800bd2c:	61a3      	str	r3, [r4, #24]
 800bd2e:	6923      	ldr	r3, [r4, #16]
 800bd30:	b943      	cbnz	r3, 800bd44 <__swsetup_r+0xa8>
 800bd32:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bd36:	d1c4      	bne.n	800bcc2 <__swsetup_r+0x26>
 800bd38:	bd38      	pop	{r3, r4, r5, pc}
 800bd3a:	0781      	lsls	r1, r0, #30
 800bd3c:	bf58      	it	pl
 800bd3e:	6963      	ldrpl	r3, [r4, #20]
 800bd40:	60a3      	str	r3, [r4, #8]
 800bd42:	e7f4      	b.n	800bd2e <__swsetup_r+0x92>
 800bd44:	2000      	movs	r0, #0
 800bd46:	e7f7      	b.n	800bd38 <__swsetup_r+0x9c>
 800bd48:	20002ff8 	.word	0x20002ff8

0800bd4c <memset>:
 800bd4c:	4402      	add	r2, r0
 800bd4e:	4603      	mov	r3, r0
 800bd50:	4293      	cmp	r3, r2
 800bd52:	d100      	bne.n	800bd56 <memset+0xa>
 800bd54:	4770      	bx	lr
 800bd56:	f803 1b01 	strb.w	r1, [r3], #1
 800bd5a:	e7f9      	b.n	800bd50 <memset+0x4>

0800bd5c <_localeconv_r>:
 800bd5c:	4800      	ldr	r0, [pc, #0]	; (800bd60 <_localeconv_r+0x4>)
 800bd5e:	4770      	bx	lr
 800bd60:	200030ec 	.word	0x200030ec

0800bd64 <_close_r>:
 800bd64:	b538      	push	{r3, r4, r5, lr}
 800bd66:	4d06      	ldr	r5, [pc, #24]	; (800bd80 <_close_r+0x1c>)
 800bd68:	2300      	movs	r3, #0
 800bd6a:	4604      	mov	r4, r0
 800bd6c:	4608      	mov	r0, r1
 800bd6e:	602b      	str	r3, [r5, #0]
 800bd70:	f7f6 fd1c 	bl	80027ac <_close>
 800bd74:	1c43      	adds	r3, r0, #1
 800bd76:	d102      	bne.n	800bd7e <_close_r+0x1a>
 800bd78:	682b      	ldr	r3, [r5, #0]
 800bd7a:	b103      	cbz	r3, 800bd7e <_close_r+0x1a>
 800bd7c:	6023      	str	r3, [r4, #0]
 800bd7e:	bd38      	pop	{r3, r4, r5, pc}
 800bd80:	20004df0 	.word	0x20004df0

0800bd84 <_lseek_r>:
 800bd84:	b538      	push	{r3, r4, r5, lr}
 800bd86:	4d07      	ldr	r5, [pc, #28]	; (800bda4 <_lseek_r+0x20>)
 800bd88:	4604      	mov	r4, r0
 800bd8a:	4608      	mov	r0, r1
 800bd8c:	4611      	mov	r1, r2
 800bd8e:	2200      	movs	r2, #0
 800bd90:	602a      	str	r2, [r5, #0]
 800bd92:	461a      	mov	r2, r3
 800bd94:	f7f6 fd21 	bl	80027da <_lseek>
 800bd98:	1c43      	adds	r3, r0, #1
 800bd9a:	d102      	bne.n	800bda2 <_lseek_r+0x1e>
 800bd9c:	682b      	ldr	r3, [r5, #0]
 800bd9e:	b103      	cbz	r3, 800bda2 <_lseek_r+0x1e>
 800bda0:	6023      	str	r3, [r4, #0]
 800bda2:	bd38      	pop	{r3, r4, r5, pc}
 800bda4:	20004df0 	.word	0x20004df0

0800bda8 <_read_r>:
 800bda8:	b538      	push	{r3, r4, r5, lr}
 800bdaa:	4d07      	ldr	r5, [pc, #28]	; (800bdc8 <_read_r+0x20>)
 800bdac:	4604      	mov	r4, r0
 800bdae:	4608      	mov	r0, r1
 800bdb0:	4611      	mov	r1, r2
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	602a      	str	r2, [r5, #0]
 800bdb6:	461a      	mov	r2, r3
 800bdb8:	f7f6 fd20 	bl	80027fc <_read>
 800bdbc:	1c43      	adds	r3, r0, #1
 800bdbe:	d102      	bne.n	800bdc6 <_read_r+0x1e>
 800bdc0:	682b      	ldr	r3, [r5, #0]
 800bdc2:	b103      	cbz	r3, 800bdc6 <_read_r+0x1e>
 800bdc4:	6023      	str	r3, [r4, #0]
 800bdc6:	bd38      	pop	{r3, r4, r5, pc}
 800bdc8:	20004df0 	.word	0x20004df0

0800bdcc <_write_r>:
 800bdcc:	b538      	push	{r3, r4, r5, lr}
 800bdce:	4d07      	ldr	r5, [pc, #28]	; (800bdec <_write_r+0x20>)
 800bdd0:	4604      	mov	r4, r0
 800bdd2:	4608      	mov	r0, r1
 800bdd4:	4611      	mov	r1, r2
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	602a      	str	r2, [r5, #0]
 800bdda:	461a      	mov	r2, r3
 800bddc:	f7f6 fcba 	bl	8002754 <_write>
 800bde0:	1c43      	adds	r3, r0, #1
 800bde2:	d102      	bne.n	800bdea <_write_r+0x1e>
 800bde4:	682b      	ldr	r3, [r5, #0]
 800bde6:	b103      	cbz	r3, 800bdea <_write_r+0x1e>
 800bde8:	6023      	str	r3, [r4, #0]
 800bdea:	bd38      	pop	{r3, r4, r5, pc}
 800bdec:	20004df0 	.word	0x20004df0

0800bdf0 <__errno>:
 800bdf0:	4b01      	ldr	r3, [pc, #4]	; (800bdf8 <__errno+0x8>)
 800bdf2:	6818      	ldr	r0, [r3, #0]
 800bdf4:	4770      	bx	lr
 800bdf6:	bf00      	nop
 800bdf8:	20002ff8 	.word	0x20002ff8

0800bdfc <__libc_init_array>:
 800bdfc:	b570      	push	{r4, r5, r6, lr}
 800bdfe:	4d0d      	ldr	r5, [pc, #52]	; (800be34 <__libc_init_array+0x38>)
 800be00:	4c0d      	ldr	r4, [pc, #52]	; (800be38 <__libc_init_array+0x3c>)
 800be02:	1b64      	subs	r4, r4, r5
 800be04:	10a4      	asrs	r4, r4, #2
 800be06:	2600      	movs	r6, #0
 800be08:	42a6      	cmp	r6, r4
 800be0a:	d109      	bne.n	800be20 <__libc_init_array+0x24>
 800be0c:	4d0b      	ldr	r5, [pc, #44]	; (800be3c <__libc_init_array+0x40>)
 800be0e:	4c0c      	ldr	r4, [pc, #48]	; (800be40 <__libc_init_array+0x44>)
 800be10:	f001 fe6a 	bl	800dae8 <_init>
 800be14:	1b64      	subs	r4, r4, r5
 800be16:	10a4      	asrs	r4, r4, #2
 800be18:	2600      	movs	r6, #0
 800be1a:	42a6      	cmp	r6, r4
 800be1c:	d105      	bne.n	800be2a <__libc_init_array+0x2e>
 800be1e:	bd70      	pop	{r4, r5, r6, pc}
 800be20:	f855 3b04 	ldr.w	r3, [r5], #4
 800be24:	4798      	blx	r3
 800be26:	3601      	adds	r6, #1
 800be28:	e7ee      	b.n	800be08 <__libc_init_array+0xc>
 800be2a:	f855 3b04 	ldr.w	r3, [r5], #4
 800be2e:	4798      	blx	r3
 800be30:	3601      	adds	r6, #1
 800be32:	e7f2      	b.n	800be1a <__libc_init_array+0x1e>
 800be34:	080201b4 	.word	0x080201b4
 800be38:	080201b4 	.word	0x080201b4
 800be3c:	080201b4 	.word	0x080201b4
 800be40:	080201b8 	.word	0x080201b8

0800be44 <__retarget_lock_init_recursive>:
 800be44:	4770      	bx	lr

0800be46 <__retarget_lock_acquire_recursive>:
 800be46:	4770      	bx	lr

0800be48 <__retarget_lock_release_recursive>:
 800be48:	4770      	bx	lr

0800be4a <memcpy>:
 800be4a:	440a      	add	r2, r1
 800be4c:	4291      	cmp	r1, r2
 800be4e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800be52:	d100      	bne.n	800be56 <memcpy+0xc>
 800be54:	4770      	bx	lr
 800be56:	b510      	push	{r4, lr}
 800be58:	f811 4b01 	ldrb.w	r4, [r1], #1
 800be5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 800be60:	4291      	cmp	r1, r2
 800be62:	d1f9      	bne.n	800be58 <memcpy+0xe>
 800be64:	bd10      	pop	{r4, pc}

0800be66 <quorem>:
 800be66:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be6a:	6903      	ldr	r3, [r0, #16]
 800be6c:	690c      	ldr	r4, [r1, #16]
 800be6e:	42a3      	cmp	r3, r4
 800be70:	4607      	mov	r7, r0
 800be72:	db7e      	blt.n	800bf72 <quorem+0x10c>
 800be74:	3c01      	subs	r4, #1
 800be76:	f101 0814 	add.w	r8, r1, #20
 800be7a:	f100 0514 	add.w	r5, r0, #20
 800be7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800be82:	9301      	str	r3, [sp, #4]
 800be84:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800be88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800be8c:	3301      	adds	r3, #1
 800be8e:	429a      	cmp	r2, r3
 800be90:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800be94:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800be98:	fbb2 f6f3 	udiv	r6, r2, r3
 800be9c:	d331      	bcc.n	800bf02 <quorem+0x9c>
 800be9e:	f04f 0e00 	mov.w	lr, #0
 800bea2:	4640      	mov	r0, r8
 800bea4:	46ac      	mov	ip, r5
 800bea6:	46f2      	mov	sl, lr
 800bea8:	f850 2b04 	ldr.w	r2, [r0], #4
 800beac:	b293      	uxth	r3, r2
 800beae:	fb06 e303 	mla	r3, r6, r3, lr
 800beb2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800beb6:	0c1a      	lsrs	r2, r3, #16
 800beb8:	b29b      	uxth	r3, r3
 800beba:	ebaa 0303 	sub.w	r3, sl, r3
 800bebe:	f8dc a000 	ldr.w	sl, [ip]
 800bec2:	fa13 f38a 	uxtah	r3, r3, sl
 800bec6:	fb06 220e 	mla	r2, r6, lr, r2
 800beca:	9300      	str	r3, [sp, #0]
 800becc:	9b00      	ldr	r3, [sp, #0]
 800bece:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bed2:	b292      	uxth	r2, r2
 800bed4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bed8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bedc:	f8bd 3000 	ldrh.w	r3, [sp]
 800bee0:	4581      	cmp	r9, r0
 800bee2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bee6:	f84c 3b04 	str.w	r3, [ip], #4
 800beea:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800beee:	d2db      	bcs.n	800bea8 <quorem+0x42>
 800bef0:	f855 300b 	ldr.w	r3, [r5, fp]
 800bef4:	b92b      	cbnz	r3, 800bf02 <quorem+0x9c>
 800bef6:	9b01      	ldr	r3, [sp, #4]
 800bef8:	3b04      	subs	r3, #4
 800befa:	429d      	cmp	r5, r3
 800befc:	461a      	mov	r2, r3
 800befe:	d32c      	bcc.n	800bf5a <quorem+0xf4>
 800bf00:	613c      	str	r4, [r7, #16]
 800bf02:	4638      	mov	r0, r7
 800bf04:	f001 f9a6 	bl	800d254 <__mcmp>
 800bf08:	2800      	cmp	r0, #0
 800bf0a:	db22      	blt.n	800bf52 <quorem+0xec>
 800bf0c:	3601      	adds	r6, #1
 800bf0e:	4629      	mov	r1, r5
 800bf10:	2000      	movs	r0, #0
 800bf12:	f858 2b04 	ldr.w	r2, [r8], #4
 800bf16:	f8d1 c000 	ldr.w	ip, [r1]
 800bf1a:	b293      	uxth	r3, r2
 800bf1c:	1ac3      	subs	r3, r0, r3
 800bf1e:	0c12      	lsrs	r2, r2, #16
 800bf20:	fa13 f38c 	uxtah	r3, r3, ip
 800bf24:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800bf28:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bf2c:	b29b      	uxth	r3, r3
 800bf2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bf32:	45c1      	cmp	r9, r8
 800bf34:	f841 3b04 	str.w	r3, [r1], #4
 800bf38:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bf3c:	d2e9      	bcs.n	800bf12 <quorem+0xac>
 800bf3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bf42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bf46:	b922      	cbnz	r2, 800bf52 <quorem+0xec>
 800bf48:	3b04      	subs	r3, #4
 800bf4a:	429d      	cmp	r5, r3
 800bf4c:	461a      	mov	r2, r3
 800bf4e:	d30a      	bcc.n	800bf66 <quorem+0x100>
 800bf50:	613c      	str	r4, [r7, #16]
 800bf52:	4630      	mov	r0, r6
 800bf54:	b003      	add	sp, #12
 800bf56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf5a:	6812      	ldr	r2, [r2, #0]
 800bf5c:	3b04      	subs	r3, #4
 800bf5e:	2a00      	cmp	r2, #0
 800bf60:	d1ce      	bne.n	800bf00 <quorem+0x9a>
 800bf62:	3c01      	subs	r4, #1
 800bf64:	e7c9      	b.n	800befa <quorem+0x94>
 800bf66:	6812      	ldr	r2, [r2, #0]
 800bf68:	3b04      	subs	r3, #4
 800bf6a:	2a00      	cmp	r2, #0
 800bf6c:	d1f0      	bne.n	800bf50 <quorem+0xea>
 800bf6e:	3c01      	subs	r4, #1
 800bf70:	e7eb      	b.n	800bf4a <quorem+0xe4>
 800bf72:	2000      	movs	r0, #0
 800bf74:	e7ee      	b.n	800bf54 <quorem+0xee>
	...

0800bf78 <_dtoa_r>:
 800bf78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf7c:	ed2d 8b04 	vpush	{d8-d9}
 800bf80:	69c5      	ldr	r5, [r0, #28]
 800bf82:	b093      	sub	sp, #76	; 0x4c
 800bf84:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bf88:	ec57 6b10 	vmov	r6, r7, d0
 800bf8c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bf90:	9107      	str	r1, [sp, #28]
 800bf92:	4604      	mov	r4, r0
 800bf94:	920a      	str	r2, [sp, #40]	; 0x28
 800bf96:	930d      	str	r3, [sp, #52]	; 0x34
 800bf98:	b975      	cbnz	r5, 800bfb8 <_dtoa_r+0x40>
 800bf9a:	2010      	movs	r0, #16
 800bf9c:	f000 fe2a 	bl	800cbf4 <malloc>
 800bfa0:	4602      	mov	r2, r0
 800bfa2:	61e0      	str	r0, [r4, #28]
 800bfa4:	b920      	cbnz	r0, 800bfb0 <_dtoa_r+0x38>
 800bfa6:	4bae      	ldr	r3, [pc, #696]	; (800c260 <_dtoa_r+0x2e8>)
 800bfa8:	21ef      	movs	r1, #239	; 0xef
 800bfaa:	48ae      	ldr	r0, [pc, #696]	; (800c264 <_dtoa_r+0x2ec>)
 800bfac:	f001 fcd8 	bl	800d960 <__assert_func>
 800bfb0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bfb4:	6005      	str	r5, [r0, #0]
 800bfb6:	60c5      	str	r5, [r0, #12]
 800bfb8:	69e3      	ldr	r3, [r4, #28]
 800bfba:	6819      	ldr	r1, [r3, #0]
 800bfbc:	b151      	cbz	r1, 800bfd4 <_dtoa_r+0x5c>
 800bfbe:	685a      	ldr	r2, [r3, #4]
 800bfc0:	604a      	str	r2, [r1, #4]
 800bfc2:	2301      	movs	r3, #1
 800bfc4:	4093      	lsls	r3, r2
 800bfc6:	608b      	str	r3, [r1, #8]
 800bfc8:	4620      	mov	r0, r4
 800bfca:	f000 ff07 	bl	800cddc <_Bfree>
 800bfce:	69e3      	ldr	r3, [r4, #28]
 800bfd0:	2200      	movs	r2, #0
 800bfd2:	601a      	str	r2, [r3, #0]
 800bfd4:	1e3b      	subs	r3, r7, #0
 800bfd6:	bfbb      	ittet	lt
 800bfd8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bfdc:	9303      	strlt	r3, [sp, #12]
 800bfde:	2300      	movge	r3, #0
 800bfe0:	2201      	movlt	r2, #1
 800bfe2:	bfac      	ite	ge
 800bfe4:	f8c8 3000 	strge.w	r3, [r8]
 800bfe8:	f8c8 2000 	strlt.w	r2, [r8]
 800bfec:	4b9e      	ldr	r3, [pc, #632]	; (800c268 <_dtoa_r+0x2f0>)
 800bfee:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800bff2:	ea33 0308 	bics.w	r3, r3, r8
 800bff6:	d11b      	bne.n	800c030 <_dtoa_r+0xb8>
 800bff8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bffa:	f242 730f 	movw	r3, #9999	; 0x270f
 800bffe:	6013      	str	r3, [r2, #0]
 800c000:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c004:	4333      	orrs	r3, r6
 800c006:	f000 8593 	beq.w	800cb30 <_dtoa_r+0xbb8>
 800c00a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c00c:	b963      	cbnz	r3, 800c028 <_dtoa_r+0xb0>
 800c00e:	4b97      	ldr	r3, [pc, #604]	; (800c26c <_dtoa_r+0x2f4>)
 800c010:	e027      	b.n	800c062 <_dtoa_r+0xea>
 800c012:	4b97      	ldr	r3, [pc, #604]	; (800c270 <_dtoa_r+0x2f8>)
 800c014:	9300      	str	r3, [sp, #0]
 800c016:	3308      	adds	r3, #8
 800c018:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c01a:	6013      	str	r3, [r2, #0]
 800c01c:	9800      	ldr	r0, [sp, #0]
 800c01e:	b013      	add	sp, #76	; 0x4c
 800c020:	ecbd 8b04 	vpop	{d8-d9}
 800c024:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c028:	4b90      	ldr	r3, [pc, #576]	; (800c26c <_dtoa_r+0x2f4>)
 800c02a:	9300      	str	r3, [sp, #0]
 800c02c:	3303      	adds	r3, #3
 800c02e:	e7f3      	b.n	800c018 <_dtoa_r+0xa0>
 800c030:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c034:	2200      	movs	r2, #0
 800c036:	ec51 0b17 	vmov	r0, r1, d7
 800c03a:	eeb0 8a47 	vmov.f32	s16, s14
 800c03e:	eef0 8a67 	vmov.f32	s17, s15
 800c042:	2300      	movs	r3, #0
 800c044:	f7f4 fd50 	bl	8000ae8 <__aeabi_dcmpeq>
 800c048:	4681      	mov	r9, r0
 800c04a:	b160      	cbz	r0, 800c066 <_dtoa_r+0xee>
 800c04c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c04e:	2301      	movs	r3, #1
 800c050:	6013      	str	r3, [r2, #0]
 800c052:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c054:	2b00      	cmp	r3, #0
 800c056:	f000 8568 	beq.w	800cb2a <_dtoa_r+0xbb2>
 800c05a:	4b86      	ldr	r3, [pc, #536]	; (800c274 <_dtoa_r+0x2fc>)
 800c05c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c05e:	6013      	str	r3, [r2, #0]
 800c060:	3b01      	subs	r3, #1
 800c062:	9300      	str	r3, [sp, #0]
 800c064:	e7da      	b.n	800c01c <_dtoa_r+0xa4>
 800c066:	aa10      	add	r2, sp, #64	; 0x40
 800c068:	a911      	add	r1, sp, #68	; 0x44
 800c06a:	4620      	mov	r0, r4
 800c06c:	eeb0 0a48 	vmov.f32	s0, s16
 800c070:	eef0 0a68 	vmov.f32	s1, s17
 800c074:	f001 f994 	bl	800d3a0 <__d2b>
 800c078:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c07c:	4682      	mov	sl, r0
 800c07e:	2d00      	cmp	r5, #0
 800c080:	d07f      	beq.n	800c182 <_dtoa_r+0x20a>
 800c082:	ee18 3a90 	vmov	r3, s17
 800c086:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c08a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c08e:	ec51 0b18 	vmov	r0, r1, d8
 800c092:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c096:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c09a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c09e:	4619      	mov	r1, r3
 800c0a0:	2200      	movs	r2, #0
 800c0a2:	4b75      	ldr	r3, [pc, #468]	; (800c278 <_dtoa_r+0x300>)
 800c0a4:	f7f4 f900 	bl	80002a8 <__aeabi_dsub>
 800c0a8:	a367      	add	r3, pc, #412	; (adr r3, 800c248 <_dtoa_r+0x2d0>)
 800c0aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ae:	f7f4 fab3 	bl	8000618 <__aeabi_dmul>
 800c0b2:	a367      	add	r3, pc, #412	; (adr r3, 800c250 <_dtoa_r+0x2d8>)
 800c0b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0b8:	f7f4 f8f8 	bl	80002ac <__adddf3>
 800c0bc:	4606      	mov	r6, r0
 800c0be:	4628      	mov	r0, r5
 800c0c0:	460f      	mov	r7, r1
 800c0c2:	f7f4 fa3f 	bl	8000544 <__aeabi_i2d>
 800c0c6:	a364      	add	r3, pc, #400	; (adr r3, 800c258 <_dtoa_r+0x2e0>)
 800c0c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0cc:	f7f4 faa4 	bl	8000618 <__aeabi_dmul>
 800c0d0:	4602      	mov	r2, r0
 800c0d2:	460b      	mov	r3, r1
 800c0d4:	4630      	mov	r0, r6
 800c0d6:	4639      	mov	r1, r7
 800c0d8:	f7f4 f8e8 	bl	80002ac <__adddf3>
 800c0dc:	4606      	mov	r6, r0
 800c0de:	460f      	mov	r7, r1
 800c0e0:	f7f4 fd4a 	bl	8000b78 <__aeabi_d2iz>
 800c0e4:	2200      	movs	r2, #0
 800c0e6:	4683      	mov	fp, r0
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	4630      	mov	r0, r6
 800c0ec:	4639      	mov	r1, r7
 800c0ee:	f7f4 fd05 	bl	8000afc <__aeabi_dcmplt>
 800c0f2:	b148      	cbz	r0, 800c108 <_dtoa_r+0x190>
 800c0f4:	4658      	mov	r0, fp
 800c0f6:	f7f4 fa25 	bl	8000544 <__aeabi_i2d>
 800c0fa:	4632      	mov	r2, r6
 800c0fc:	463b      	mov	r3, r7
 800c0fe:	f7f4 fcf3 	bl	8000ae8 <__aeabi_dcmpeq>
 800c102:	b908      	cbnz	r0, 800c108 <_dtoa_r+0x190>
 800c104:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c108:	f1bb 0f16 	cmp.w	fp, #22
 800c10c:	d857      	bhi.n	800c1be <_dtoa_r+0x246>
 800c10e:	4b5b      	ldr	r3, [pc, #364]	; (800c27c <_dtoa_r+0x304>)
 800c110:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c114:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c118:	ec51 0b18 	vmov	r0, r1, d8
 800c11c:	f7f4 fcee 	bl	8000afc <__aeabi_dcmplt>
 800c120:	2800      	cmp	r0, #0
 800c122:	d04e      	beq.n	800c1c2 <_dtoa_r+0x24a>
 800c124:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c128:	2300      	movs	r3, #0
 800c12a:	930c      	str	r3, [sp, #48]	; 0x30
 800c12c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c12e:	1b5b      	subs	r3, r3, r5
 800c130:	1e5a      	subs	r2, r3, #1
 800c132:	bf45      	ittet	mi
 800c134:	f1c3 0301 	rsbmi	r3, r3, #1
 800c138:	9305      	strmi	r3, [sp, #20]
 800c13a:	2300      	movpl	r3, #0
 800c13c:	2300      	movmi	r3, #0
 800c13e:	9206      	str	r2, [sp, #24]
 800c140:	bf54      	ite	pl
 800c142:	9305      	strpl	r3, [sp, #20]
 800c144:	9306      	strmi	r3, [sp, #24]
 800c146:	f1bb 0f00 	cmp.w	fp, #0
 800c14a:	db3c      	blt.n	800c1c6 <_dtoa_r+0x24e>
 800c14c:	9b06      	ldr	r3, [sp, #24]
 800c14e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c152:	445b      	add	r3, fp
 800c154:	9306      	str	r3, [sp, #24]
 800c156:	2300      	movs	r3, #0
 800c158:	9308      	str	r3, [sp, #32]
 800c15a:	9b07      	ldr	r3, [sp, #28]
 800c15c:	2b09      	cmp	r3, #9
 800c15e:	d868      	bhi.n	800c232 <_dtoa_r+0x2ba>
 800c160:	2b05      	cmp	r3, #5
 800c162:	bfc4      	itt	gt
 800c164:	3b04      	subgt	r3, #4
 800c166:	9307      	strgt	r3, [sp, #28]
 800c168:	9b07      	ldr	r3, [sp, #28]
 800c16a:	f1a3 0302 	sub.w	r3, r3, #2
 800c16e:	bfcc      	ite	gt
 800c170:	2500      	movgt	r5, #0
 800c172:	2501      	movle	r5, #1
 800c174:	2b03      	cmp	r3, #3
 800c176:	f200 8085 	bhi.w	800c284 <_dtoa_r+0x30c>
 800c17a:	e8df f003 	tbb	[pc, r3]
 800c17e:	3b2e      	.short	0x3b2e
 800c180:	5839      	.short	0x5839
 800c182:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c186:	441d      	add	r5, r3
 800c188:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c18c:	2b20      	cmp	r3, #32
 800c18e:	bfc1      	itttt	gt
 800c190:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c194:	fa08 f803 	lslgt.w	r8, r8, r3
 800c198:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c19c:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c1a0:	bfd6      	itet	le
 800c1a2:	f1c3 0320 	rsble	r3, r3, #32
 800c1a6:	ea48 0003 	orrgt.w	r0, r8, r3
 800c1aa:	fa06 f003 	lslle.w	r0, r6, r3
 800c1ae:	f7f4 f9b9 	bl	8000524 <__aeabi_ui2d>
 800c1b2:	2201      	movs	r2, #1
 800c1b4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c1b8:	3d01      	subs	r5, #1
 800c1ba:	920e      	str	r2, [sp, #56]	; 0x38
 800c1bc:	e76f      	b.n	800c09e <_dtoa_r+0x126>
 800c1be:	2301      	movs	r3, #1
 800c1c0:	e7b3      	b.n	800c12a <_dtoa_r+0x1b2>
 800c1c2:	900c      	str	r0, [sp, #48]	; 0x30
 800c1c4:	e7b2      	b.n	800c12c <_dtoa_r+0x1b4>
 800c1c6:	9b05      	ldr	r3, [sp, #20]
 800c1c8:	eba3 030b 	sub.w	r3, r3, fp
 800c1cc:	9305      	str	r3, [sp, #20]
 800c1ce:	f1cb 0300 	rsb	r3, fp, #0
 800c1d2:	9308      	str	r3, [sp, #32]
 800c1d4:	2300      	movs	r3, #0
 800c1d6:	930b      	str	r3, [sp, #44]	; 0x2c
 800c1d8:	e7bf      	b.n	800c15a <_dtoa_r+0x1e2>
 800c1da:	2300      	movs	r3, #0
 800c1dc:	9309      	str	r3, [sp, #36]	; 0x24
 800c1de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	dc52      	bgt.n	800c28a <_dtoa_r+0x312>
 800c1e4:	2301      	movs	r3, #1
 800c1e6:	9301      	str	r3, [sp, #4]
 800c1e8:	9304      	str	r3, [sp, #16]
 800c1ea:	461a      	mov	r2, r3
 800c1ec:	920a      	str	r2, [sp, #40]	; 0x28
 800c1ee:	e00b      	b.n	800c208 <_dtoa_r+0x290>
 800c1f0:	2301      	movs	r3, #1
 800c1f2:	e7f3      	b.n	800c1dc <_dtoa_r+0x264>
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	9309      	str	r3, [sp, #36]	; 0x24
 800c1f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1fa:	445b      	add	r3, fp
 800c1fc:	9301      	str	r3, [sp, #4]
 800c1fe:	3301      	adds	r3, #1
 800c200:	2b01      	cmp	r3, #1
 800c202:	9304      	str	r3, [sp, #16]
 800c204:	bfb8      	it	lt
 800c206:	2301      	movlt	r3, #1
 800c208:	69e0      	ldr	r0, [r4, #28]
 800c20a:	2100      	movs	r1, #0
 800c20c:	2204      	movs	r2, #4
 800c20e:	f102 0614 	add.w	r6, r2, #20
 800c212:	429e      	cmp	r6, r3
 800c214:	d93d      	bls.n	800c292 <_dtoa_r+0x31a>
 800c216:	6041      	str	r1, [r0, #4]
 800c218:	4620      	mov	r0, r4
 800c21a:	f000 fd9f 	bl	800cd5c <_Balloc>
 800c21e:	9000      	str	r0, [sp, #0]
 800c220:	2800      	cmp	r0, #0
 800c222:	d139      	bne.n	800c298 <_dtoa_r+0x320>
 800c224:	4b16      	ldr	r3, [pc, #88]	; (800c280 <_dtoa_r+0x308>)
 800c226:	4602      	mov	r2, r0
 800c228:	f240 11af 	movw	r1, #431	; 0x1af
 800c22c:	e6bd      	b.n	800bfaa <_dtoa_r+0x32>
 800c22e:	2301      	movs	r3, #1
 800c230:	e7e1      	b.n	800c1f6 <_dtoa_r+0x27e>
 800c232:	2501      	movs	r5, #1
 800c234:	2300      	movs	r3, #0
 800c236:	9307      	str	r3, [sp, #28]
 800c238:	9509      	str	r5, [sp, #36]	; 0x24
 800c23a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c23e:	9301      	str	r3, [sp, #4]
 800c240:	9304      	str	r3, [sp, #16]
 800c242:	2200      	movs	r2, #0
 800c244:	2312      	movs	r3, #18
 800c246:	e7d1      	b.n	800c1ec <_dtoa_r+0x274>
 800c248:	636f4361 	.word	0x636f4361
 800c24c:	3fd287a7 	.word	0x3fd287a7
 800c250:	8b60c8b3 	.word	0x8b60c8b3
 800c254:	3fc68a28 	.word	0x3fc68a28
 800c258:	509f79fb 	.word	0x509f79fb
 800c25c:	3fd34413 	.word	0x3fd34413
 800c260:	0801fe79 	.word	0x0801fe79
 800c264:	0801fe90 	.word	0x0801fe90
 800c268:	7ff00000 	.word	0x7ff00000
 800c26c:	0801fe75 	.word	0x0801fe75
 800c270:	0801fe6c 	.word	0x0801fe6c
 800c274:	0801fe49 	.word	0x0801fe49
 800c278:	3ff80000 	.word	0x3ff80000
 800c27c:	0801ff80 	.word	0x0801ff80
 800c280:	0801fee8 	.word	0x0801fee8
 800c284:	2301      	movs	r3, #1
 800c286:	9309      	str	r3, [sp, #36]	; 0x24
 800c288:	e7d7      	b.n	800c23a <_dtoa_r+0x2c2>
 800c28a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c28c:	9301      	str	r3, [sp, #4]
 800c28e:	9304      	str	r3, [sp, #16]
 800c290:	e7ba      	b.n	800c208 <_dtoa_r+0x290>
 800c292:	3101      	adds	r1, #1
 800c294:	0052      	lsls	r2, r2, #1
 800c296:	e7ba      	b.n	800c20e <_dtoa_r+0x296>
 800c298:	69e3      	ldr	r3, [r4, #28]
 800c29a:	9a00      	ldr	r2, [sp, #0]
 800c29c:	601a      	str	r2, [r3, #0]
 800c29e:	9b04      	ldr	r3, [sp, #16]
 800c2a0:	2b0e      	cmp	r3, #14
 800c2a2:	f200 80a8 	bhi.w	800c3f6 <_dtoa_r+0x47e>
 800c2a6:	2d00      	cmp	r5, #0
 800c2a8:	f000 80a5 	beq.w	800c3f6 <_dtoa_r+0x47e>
 800c2ac:	f1bb 0f00 	cmp.w	fp, #0
 800c2b0:	dd38      	ble.n	800c324 <_dtoa_r+0x3ac>
 800c2b2:	4bc0      	ldr	r3, [pc, #768]	; (800c5b4 <_dtoa_r+0x63c>)
 800c2b4:	f00b 020f 	and.w	r2, fp, #15
 800c2b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c2bc:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c2c0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c2c4:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c2c8:	d019      	beq.n	800c2fe <_dtoa_r+0x386>
 800c2ca:	4bbb      	ldr	r3, [pc, #748]	; (800c5b8 <_dtoa_r+0x640>)
 800c2cc:	ec51 0b18 	vmov	r0, r1, d8
 800c2d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c2d4:	f7f4 faca 	bl	800086c <__aeabi_ddiv>
 800c2d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c2dc:	f008 080f 	and.w	r8, r8, #15
 800c2e0:	2503      	movs	r5, #3
 800c2e2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c5b8 <_dtoa_r+0x640>
 800c2e6:	f1b8 0f00 	cmp.w	r8, #0
 800c2ea:	d10a      	bne.n	800c302 <_dtoa_r+0x38a>
 800c2ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c2f0:	4632      	mov	r2, r6
 800c2f2:	463b      	mov	r3, r7
 800c2f4:	f7f4 faba 	bl	800086c <__aeabi_ddiv>
 800c2f8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c2fc:	e02b      	b.n	800c356 <_dtoa_r+0x3de>
 800c2fe:	2502      	movs	r5, #2
 800c300:	e7ef      	b.n	800c2e2 <_dtoa_r+0x36a>
 800c302:	f018 0f01 	tst.w	r8, #1
 800c306:	d008      	beq.n	800c31a <_dtoa_r+0x3a2>
 800c308:	4630      	mov	r0, r6
 800c30a:	4639      	mov	r1, r7
 800c30c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c310:	f7f4 f982 	bl	8000618 <__aeabi_dmul>
 800c314:	3501      	adds	r5, #1
 800c316:	4606      	mov	r6, r0
 800c318:	460f      	mov	r7, r1
 800c31a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c31e:	f109 0908 	add.w	r9, r9, #8
 800c322:	e7e0      	b.n	800c2e6 <_dtoa_r+0x36e>
 800c324:	f000 809f 	beq.w	800c466 <_dtoa_r+0x4ee>
 800c328:	f1cb 0600 	rsb	r6, fp, #0
 800c32c:	4ba1      	ldr	r3, [pc, #644]	; (800c5b4 <_dtoa_r+0x63c>)
 800c32e:	4fa2      	ldr	r7, [pc, #648]	; (800c5b8 <_dtoa_r+0x640>)
 800c330:	f006 020f 	and.w	r2, r6, #15
 800c334:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c33c:	ec51 0b18 	vmov	r0, r1, d8
 800c340:	f7f4 f96a 	bl	8000618 <__aeabi_dmul>
 800c344:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c348:	1136      	asrs	r6, r6, #4
 800c34a:	2300      	movs	r3, #0
 800c34c:	2502      	movs	r5, #2
 800c34e:	2e00      	cmp	r6, #0
 800c350:	d17e      	bne.n	800c450 <_dtoa_r+0x4d8>
 800c352:	2b00      	cmp	r3, #0
 800c354:	d1d0      	bne.n	800c2f8 <_dtoa_r+0x380>
 800c356:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c358:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c35c:	2b00      	cmp	r3, #0
 800c35e:	f000 8084 	beq.w	800c46a <_dtoa_r+0x4f2>
 800c362:	4b96      	ldr	r3, [pc, #600]	; (800c5bc <_dtoa_r+0x644>)
 800c364:	2200      	movs	r2, #0
 800c366:	4640      	mov	r0, r8
 800c368:	4649      	mov	r1, r9
 800c36a:	f7f4 fbc7 	bl	8000afc <__aeabi_dcmplt>
 800c36e:	2800      	cmp	r0, #0
 800c370:	d07b      	beq.n	800c46a <_dtoa_r+0x4f2>
 800c372:	9b04      	ldr	r3, [sp, #16]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d078      	beq.n	800c46a <_dtoa_r+0x4f2>
 800c378:	9b01      	ldr	r3, [sp, #4]
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	dd39      	ble.n	800c3f2 <_dtoa_r+0x47a>
 800c37e:	4b90      	ldr	r3, [pc, #576]	; (800c5c0 <_dtoa_r+0x648>)
 800c380:	2200      	movs	r2, #0
 800c382:	4640      	mov	r0, r8
 800c384:	4649      	mov	r1, r9
 800c386:	f7f4 f947 	bl	8000618 <__aeabi_dmul>
 800c38a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c38e:	9e01      	ldr	r6, [sp, #4]
 800c390:	f10b 37ff 	add.w	r7, fp, #4294967295	; 0xffffffff
 800c394:	3501      	adds	r5, #1
 800c396:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c39a:	4628      	mov	r0, r5
 800c39c:	f7f4 f8d2 	bl	8000544 <__aeabi_i2d>
 800c3a0:	4642      	mov	r2, r8
 800c3a2:	464b      	mov	r3, r9
 800c3a4:	f7f4 f938 	bl	8000618 <__aeabi_dmul>
 800c3a8:	4b86      	ldr	r3, [pc, #536]	; (800c5c4 <_dtoa_r+0x64c>)
 800c3aa:	2200      	movs	r2, #0
 800c3ac:	f7f3 ff7e 	bl	80002ac <__adddf3>
 800c3b0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c3b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c3b8:	9303      	str	r3, [sp, #12]
 800c3ba:	2e00      	cmp	r6, #0
 800c3bc:	d158      	bne.n	800c470 <_dtoa_r+0x4f8>
 800c3be:	4b82      	ldr	r3, [pc, #520]	; (800c5c8 <_dtoa_r+0x650>)
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	4640      	mov	r0, r8
 800c3c4:	4649      	mov	r1, r9
 800c3c6:	f7f3 ff6f 	bl	80002a8 <__aeabi_dsub>
 800c3ca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c3ce:	4680      	mov	r8, r0
 800c3d0:	4689      	mov	r9, r1
 800c3d2:	f7f4 fbb1 	bl	8000b38 <__aeabi_dcmpgt>
 800c3d6:	2800      	cmp	r0, #0
 800c3d8:	f040 8296 	bne.w	800c908 <_dtoa_r+0x990>
 800c3dc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c3e0:	4640      	mov	r0, r8
 800c3e2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c3e6:	4649      	mov	r1, r9
 800c3e8:	f7f4 fb88 	bl	8000afc <__aeabi_dcmplt>
 800c3ec:	2800      	cmp	r0, #0
 800c3ee:	f040 8289 	bne.w	800c904 <_dtoa_r+0x98c>
 800c3f2:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c3f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c3f8:	2b00      	cmp	r3, #0
 800c3fa:	f2c0 814e 	blt.w	800c69a <_dtoa_r+0x722>
 800c3fe:	f1bb 0f0e 	cmp.w	fp, #14
 800c402:	f300 814a 	bgt.w	800c69a <_dtoa_r+0x722>
 800c406:	4b6b      	ldr	r3, [pc, #428]	; (800c5b4 <_dtoa_r+0x63c>)
 800c408:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c40c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c410:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c412:	2b00      	cmp	r3, #0
 800c414:	f280 80dc 	bge.w	800c5d0 <_dtoa_r+0x658>
 800c418:	9b04      	ldr	r3, [sp, #16]
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	f300 80d8 	bgt.w	800c5d0 <_dtoa_r+0x658>
 800c420:	f040 826f 	bne.w	800c902 <_dtoa_r+0x98a>
 800c424:	4b68      	ldr	r3, [pc, #416]	; (800c5c8 <_dtoa_r+0x650>)
 800c426:	2200      	movs	r2, #0
 800c428:	4640      	mov	r0, r8
 800c42a:	4649      	mov	r1, r9
 800c42c:	f7f4 f8f4 	bl	8000618 <__aeabi_dmul>
 800c430:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c434:	f7f4 fb76 	bl	8000b24 <__aeabi_dcmpge>
 800c438:	9e04      	ldr	r6, [sp, #16]
 800c43a:	4637      	mov	r7, r6
 800c43c:	2800      	cmp	r0, #0
 800c43e:	f040 8245 	bne.w	800c8cc <_dtoa_r+0x954>
 800c442:	9d00      	ldr	r5, [sp, #0]
 800c444:	2331      	movs	r3, #49	; 0x31
 800c446:	f805 3b01 	strb.w	r3, [r5], #1
 800c44a:	f10b 0b01 	add.w	fp, fp, #1
 800c44e:	e241      	b.n	800c8d4 <_dtoa_r+0x95c>
 800c450:	07f2      	lsls	r2, r6, #31
 800c452:	d505      	bpl.n	800c460 <_dtoa_r+0x4e8>
 800c454:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c458:	f7f4 f8de 	bl	8000618 <__aeabi_dmul>
 800c45c:	3501      	adds	r5, #1
 800c45e:	2301      	movs	r3, #1
 800c460:	1076      	asrs	r6, r6, #1
 800c462:	3708      	adds	r7, #8
 800c464:	e773      	b.n	800c34e <_dtoa_r+0x3d6>
 800c466:	2502      	movs	r5, #2
 800c468:	e775      	b.n	800c356 <_dtoa_r+0x3de>
 800c46a:	9e04      	ldr	r6, [sp, #16]
 800c46c:	465f      	mov	r7, fp
 800c46e:	e792      	b.n	800c396 <_dtoa_r+0x41e>
 800c470:	9900      	ldr	r1, [sp, #0]
 800c472:	4b50      	ldr	r3, [pc, #320]	; (800c5b4 <_dtoa_r+0x63c>)
 800c474:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c478:	4431      	add	r1, r6
 800c47a:	9102      	str	r1, [sp, #8]
 800c47c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c47e:	eeb0 9a47 	vmov.f32	s18, s14
 800c482:	eef0 9a67 	vmov.f32	s19, s15
 800c486:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c48a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c48e:	2900      	cmp	r1, #0
 800c490:	d044      	beq.n	800c51c <_dtoa_r+0x5a4>
 800c492:	494e      	ldr	r1, [pc, #312]	; (800c5cc <_dtoa_r+0x654>)
 800c494:	2000      	movs	r0, #0
 800c496:	f7f4 f9e9 	bl	800086c <__aeabi_ddiv>
 800c49a:	ec53 2b19 	vmov	r2, r3, d9
 800c49e:	f7f3 ff03 	bl	80002a8 <__aeabi_dsub>
 800c4a2:	9d00      	ldr	r5, [sp, #0]
 800c4a4:	ec41 0b19 	vmov	d9, r0, r1
 800c4a8:	4649      	mov	r1, r9
 800c4aa:	4640      	mov	r0, r8
 800c4ac:	f7f4 fb64 	bl	8000b78 <__aeabi_d2iz>
 800c4b0:	4606      	mov	r6, r0
 800c4b2:	f7f4 f847 	bl	8000544 <__aeabi_i2d>
 800c4b6:	4602      	mov	r2, r0
 800c4b8:	460b      	mov	r3, r1
 800c4ba:	4640      	mov	r0, r8
 800c4bc:	4649      	mov	r1, r9
 800c4be:	f7f3 fef3 	bl	80002a8 <__aeabi_dsub>
 800c4c2:	3630      	adds	r6, #48	; 0x30
 800c4c4:	f805 6b01 	strb.w	r6, [r5], #1
 800c4c8:	ec53 2b19 	vmov	r2, r3, d9
 800c4cc:	4680      	mov	r8, r0
 800c4ce:	4689      	mov	r9, r1
 800c4d0:	f7f4 fb14 	bl	8000afc <__aeabi_dcmplt>
 800c4d4:	2800      	cmp	r0, #0
 800c4d6:	d164      	bne.n	800c5a2 <_dtoa_r+0x62a>
 800c4d8:	4642      	mov	r2, r8
 800c4da:	464b      	mov	r3, r9
 800c4dc:	4937      	ldr	r1, [pc, #220]	; (800c5bc <_dtoa_r+0x644>)
 800c4de:	2000      	movs	r0, #0
 800c4e0:	f7f3 fee2 	bl	80002a8 <__aeabi_dsub>
 800c4e4:	ec53 2b19 	vmov	r2, r3, d9
 800c4e8:	f7f4 fb08 	bl	8000afc <__aeabi_dcmplt>
 800c4ec:	2800      	cmp	r0, #0
 800c4ee:	f040 80b6 	bne.w	800c65e <_dtoa_r+0x6e6>
 800c4f2:	9b02      	ldr	r3, [sp, #8]
 800c4f4:	429d      	cmp	r5, r3
 800c4f6:	f43f af7c 	beq.w	800c3f2 <_dtoa_r+0x47a>
 800c4fa:	4b31      	ldr	r3, [pc, #196]	; (800c5c0 <_dtoa_r+0x648>)
 800c4fc:	ec51 0b19 	vmov	r0, r1, d9
 800c500:	2200      	movs	r2, #0
 800c502:	f7f4 f889 	bl	8000618 <__aeabi_dmul>
 800c506:	4b2e      	ldr	r3, [pc, #184]	; (800c5c0 <_dtoa_r+0x648>)
 800c508:	ec41 0b19 	vmov	d9, r0, r1
 800c50c:	2200      	movs	r2, #0
 800c50e:	4640      	mov	r0, r8
 800c510:	4649      	mov	r1, r9
 800c512:	f7f4 f881 	bl	8000618 <__aeabi_dmul>
 800c516:	4680      	mov	r8, r0
 800c518:	4689      	mov	r9, r1
 800c51a:	e7c5      	b.n	800c4a8 <_dtoa_r+0x530>
 800c51c:	ec51 0b17 	vmov	r0, r1, d7
 800c520:	f7f4 f87a 	bl	8000618 <__aeabi_dmul>
 800c524:	9b02      	ldr	r3, [sp, #8]
 800c526:	9d00      	ldr	r5, [sp, #0]
 800c528:	930f      	str	r3, [sp, #60]	; 0x3c
 800c52a:	ec41 0b19 	vmov	d9, r0, r1
 800c52e:	4649      	mov	r1, r9
 800c530:	4640      	mov	r0, r8
 800c532:	f7f4 fb21 	bl	8000b78 <__aeabi_d2iz>
 800c536:	4606      	mov	r6, r0
 800c538:	f7f4 f804 	bl	8000544 <__aeabi_i2d>
 800c53c:	3630      	adds	r6, #48	; 0x30
 800c53e:	4602      	mov	r2, r0
 800c540:	460b      	mov	r3, r1
 800c542:	4640      	mov	r0, r8
 800c544:	4649      	mov	r1, r9
 800c546:	f7f3 feaf 	bl	80002a8 <__aeabi_dsub>
 800c54a:	f805 6b01 	strb.w	r6, [r5], #1
 800c54e:	9b02      	ldr	r3, [sp, #8]
 800c550:	429d      	cmp	r5, r3
 800c552:	4680      	mov	r8, r0
 800c554:	4689      	mov	r9, r1
 800c556:	f04f 0200 	mov.w	r2, #0
 800c55a:	d124      	bne.n	800c5a6 <_dtoa_r+0x62e>
 800c55c:	4b1b      	ldr	r3, [pc, #108]	; (800c5cc <_dtoa_r+0x654>)
 800c55e:	ec51 0b19 	vmov	r0, r1, d9
 800c562:	f7f3 fea3 	bl	80002ac <__adddf3>
 800c566:	4602      	mov	r2, r0
 800c568:	460b      	mov	r3, r1
 800c56a:	4640      	mov	r0, r8
 800c56c:	4649      	mov	r1, r9
 800c56e:	f7f4 fae3 	bl	8000b38 <__aeabi_dcmpgt>
 800c572:	2800      	cmp	r0, #0
 800c574:	d173      	bne.n	800c65e <_dtoa_r+0x6e6>
 800c576:	ec53 2b19 	vmov	r2, r3, d9
 800c57a:	4914      	ldr	r1, [pc, #80]	; (800c5cc <_dtoa_r+0x654>)
 800c57c:	2000      	movs	r0, #0
 800c57e:	f7f3 fe93 	bl	80002a8 <__aeabi_dsub>
 800c582:	4602      	mov	r2, r0
 800c584:	460b      	mov	r3, r1
 800c586:	4640      	mov	r0, r8
 800c588:	4649      	mov	r1, r9
 800c58a:	f7f4 fab7 	bl	8000afc <__aeabi_dcmplt>
 800c58e:	2800      	cmp	r0, #0
 800c590:	f43f af2f 	beq.w	800c3f2 <_dtoa_r+0x47a>
 800c594:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c596:	1e6b      	subs	r3, r5, #1
 800c598:	930f      	str	r3, [sp, #60]	; 0x3c
 800c59a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c59e:	2b30      	cmp	r3, #48	; 0x30
 800c5a0:	d0f8      	beq.n	800c594 <_dtoa_r+0x61c>
 800c5a2:	46bb      	mov	fp, r7
 800c5a4:	e04a      	b.n	800c63c <_dtoa_r+0x6c4>
 800c5a6:	4b06      	ldr	r3, [pc, #24]	; (800c5c0 <_dtoa_r+0x648>)
 800c5a8:	f7f4 f836 	bl	8000618 <__aeabi_dmul>
 800c5ac:	4680      	mov	r8, r0
 800c5ae:	4689      	mov	r9, r1
 800c5b0:	e7bd      	b.n	800c52e <_dtoa_r+0x5b6>
 800c5b2:	bf00      	nop
 800c5b4:	0801ff80 	.word	0x0801ff80
 800c5b8:	0801ff58 	.word	0x0801ff58
 800c5bc:	3ff00000 	.word	0x3ff00000
 800c5c0:	40240000 	.word	0x40240000
 800c5c4:	401c0000 	.word	0x401c0000
 800c5c8:	40140000 	.word	0x40140000
 800c5cc:	3fe00000 	.word	0x3fe00000
 800c5d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c5d4:	9d00      	ldr	r5, [sp, #0]
 800c5d6:	4642      	mov	r2, r8
 800c5d8:	464b      	mov	r3, r9
 800c5da:	4630      	mov	r0, r6
 800c5dc:	4639      	mov	r1, r7
 800c5de:	f7f4 f945 	bl	800086c <__aeabi_ddiv>
 800c5e2:	f7f4 fac9 	bl	8000b78 <__aeabi_d2iz>
 800c5e6:	9001      	str	r0, [sp, #4]
 800c5e8:	f7f3 ffac 	bl	8000544 <__aeabi_i2d>
 800c5ec:	4642      	mov	r2, r8
 800c5ee:	464b      	mov	r3, r9
 800c5f0:	f7f4 f812 	bl	8000618 <__aeabi_dmul>
 800c5f4:	4602      	mov	r2, r0
 800c5f6:	460b      	mov	r3, r1
 800c5f8:	4630      	mov	r0, r6
 800c5fa:	4639      	mov	r1, r7
 800c5fc:	f7f3 fe54 	bl	80002a8 <__aeabi_dsub>
 800c600:	9e01      	ldr	r6, [sp, #4]
 800c602:	9f04      	ldr	r7, [sp, #16]
 800c604:	3630      	adds	r6, #48	; 0x30
 800c606:	f805 6b01 	strb.w	r6, [r5], #1
 800c60a:	9e00      	ldr	r6, [sp, #0]
 800c60c:	1bae      	subs	r6, r5, r6
 800c60e:	42b7      	cmp	r7, r6
 800c610:	4602      	mov	r2, r0
 800c612:	460b      	mov	r3, r1
 800c614:	d134      	bne.n	800c680 <_dtoa_r+0x708>
 800c616:	f7f3 fe49 	bl	80002ac <__adddf3>
 800c61a:	4642      	mov	r2, r8
 800c61c:	464b      	mov	r3, r9
 800c61e:	4606      	mov	r6, r0
 800c620:	460f      	mov	r7, r1
 800c622:	f7f4 fa89 	bl	8000b38 <__aeabi_dcmpgt>
 800c626:	b9c8      	cbnz	r0, 800c65c <_dtoa_r+0x6e4>
 800c628:	4642      	mov	r2, r8
 800c62a:	464b      	mov	r3, r9
 800c62c:	4630      	mov	r0, r6
 800c62e:	4639      	mov	r1, r7
 800c630:	f7f4 fa5a 	bl	8000ae8 <__aeabi_dcmpeq>
 800c634:	b110      	cbz	r0, 800c63c <_dtoa_r+0x6c4>
 800c636:	9b01      	ldr	r3, [sp, #4]
 800c638:	07db      	lsls	r3, r3, #31
 800c63a:	d40f      	bmi.n	800c65c <_dtoa_r+0x6e4>
 800c63c:	4651      	mov	r1, sl
 800c63e:	4620      	mov	r0, r4
 800c640:	f000 fbcc 	bl	800cddc <_Bfree>
 800c644:	2300      	movs	r3, #0
 800c646:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c648:	702b      	strb	r3, [r5, #0]
 800c64a:	f10b 0301 	add.w	r3, fp, #1
 800c64e:	6013      	str	r3, [r2, #0]
 800c650:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c652:	2b00      	cmp	r3, #0
 800c654:	f43f ace2 	beq.w	800c01c <_dtoa_r+0xa4>
 800c658:	601d      	str	r5, [r3, #0]
 800c65a:	e4df      	b.n	800c01c <_dtoa_r+0xa4>
 800c65c:	465f      	mov	r7, fp
 800c65e:	462b      	mov	r3, r5
 800c660:	461d      	mov	r5, r3
 800c662:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c666:	2a39      	cmp	r2, #57	; 0x39
 800c668:	d106      	bne.n	800c678 <_dtoa_r+0x700>
 800c66a:	9a00      	ldr	r2, [sp, #0]
 800c66c:	429a      	cmp	r2, r3
 800c66e:	d1f7      	bne.n	800c660 <_dtoa_r+0x6e8>
 800c670:	9900      	ldr	r1, [sp, #0]
 800c672:	2230      	movs	r2, #48	; 0x30
 800c674:	3701      	adds	r7, #1
 800c676:	700a      	strb	r2, [r1, #0]
 800c678:	781a      	ldrb	r2, [r3, #0]
 800c67a:	3201      	adds	r2, #1
 800c67c:	701a      	strb	r2, [r3, #0]
 800c67e:	e790      	b.n	800c5a2 <_dtoa_r+0x62a>
 800c680:	4ba3      	ldr	r3, [pc, #652]	; (800c910 <_dtoa_r+0x998>)
 800c682:	2200      	movs	r2, #0
 800c684:	f7f3 ffc8 	bl	8000618 <__aeabi_dmul>
 800c688:	2200      	movs	r2, #0
 800c68a:	2300      	movs	r3, #0
 800c68c:	4606      	mov	r6, r0
 800c68e:	460f      	mov	r7, r1
 800c690:	f7f4 fa2a 	bl	8000ae8 <__aeabi_dcmpeq>
 800c694:	2800      	cmp	r0, #0
 800c696:	d09e      	beq.n	800c5d6 <_dtoa_r+0x65e>
 800c698:	e7d0      	b.n	800c63c <_dtoa_r+0x6c4>
 800c69a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c69c:	2a00      	cmp	r2, #0
 800c69e:	f000 80ca 	beq.w	800c836 <_dtoa_r+0x8be>
 800c6a2:	9a07      	ldr	r2, [sp, #28]
 800c6a4:	2a01      	cmp	r2, #1
 800c6a6:	f300 80ad 	bgt.w	800c804 <_dtoa_r+0x88c>
 800c6aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c6ac:	2a00      	cmp	r2, #0
 800c6ae:	f000 80a5 	beq.w	800c7fc <_dtoa_r+0x884>
 800c6b2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c6b6:	9e08      	ldr	r6, [sp, #32]
 800c6b8:	9d05      	ldr	r5, [sp, #20]
 800c6ba:	9a05      	ldr	r2, [sp, #20]
 800c6bc:	441a      	add	r2, r3
 800c6be:	9205      	str	r2, [sp, #20]
 800c6c0:	9a06      	ldr	r2, [sp, #24]
 800c6c2:	2101      	movs	r1, #1
 800c6c4:	441a      	add	r2, r3
 800c6c6:	4620      	mov	r0, r4
 800c6c8:	9206      	str	r2, [sp, #24]
 800c6ca:	f000 fc3d 	bl	800cf48 <__i2b>
 800c6ce:	4607      	mov	r7, r0
 800c6d0:	b165      	cbz	r5, 800c6ec <_dtoa_r+0x774>
 800c6d2:	9b06      	ldr	r3, [sp, #24]
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	dd09      	ble.n	800c6ec <_dtoa_r+0x774>
 800c6d8:	42ab      	cmp	r3, r5
 800c6da:	9a05      	ldr	r2, [sp, #20]
 800c6dc:	bfa8      	it	ge
 800c6de:	462b      	movge	r3, r5
 800c6e0:	1ad2      	subs	r2, r2, r3
 800c6e2:	9205      	str	r2, [sp, #20]
 800c6e4:	9a06      	ldr	r2, [sp, #24]
 800c6e6:	1aed      	subs	r5, r5, r3
 800c6e8:	1ad3      	subs	r3, r2, r3
 800c6ea:	9306      	str	r3, [sp, #24]
 800c6ec:	9b08      	ldr	r3, [sp, #32]
 800c6ee:	b1f3      	cbz	r3, 800c72e <_dtoa_r+0x7b6>
 800c6f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	f000 80a3 	beq.w	800c83e <_dtoa_r+0x8c6>
 800c6f8:	2e00      	cmp	r6, #0
 800c6fa:	dd10      	ble.n	800c71e <_dtoa_r+0x7a6>
 800c6fc:	4639      	mov	r1, r7
 800c6fe:	4632      	mov	r2, r6
 800c700:	4620      	mov	r0, r4
 800c702:	f000 fce1 	bl	800d0c8 <__pow5mult>
 800c706:	4652      	mov	r2, sl
 800c708:	4601      	mov	r1, r0
 800c70a:	4607      	mov	r7, r0
 800c70c:	4620      	mov	r0, r4
 800c70e:	f000 fc31 	bl	800cf74 <__multiply>
 800c712:	4651      	mov	r1, sl
 800c714:	4680      	mov	r8, r0
 800c716:	4620      	mov	r0, r4
 800c718:	f000 fb60 	bl	800cddc <_Bfree>
 800c71c:	46c2      	mov	sl, r8
 800c71e:	9b08      	ldr	r3, [sp, #32]
 800c720:	1b9a      	subs	r2, r3, r6
 800c722:	d004      	beq.n	800c72e <_dtoa_r+0x7b6>
 800c724:	4651      	mov	r1, sl
 800c726:	4620      	mov	r0, r4
 800c728:	f000 fcce 	bl	800d0c8 <__pow5mult>
 800c72c:	4682      	mov	sl, r0
 800c72e:	2101      	movs	r1, #1
 800c730:	4620      	mov	r0, r4
 800c732:	f000 fc09 	bl	800cf48 <__i2b>
 800c736:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c738:	2b00      	cmp	r3, #0
 800c73a:	4606      	mov	r6, r0
 800c73c:	f340 8081 	ble.w	800c842 <_dtoa_r+0x8ca>
 800c740:	461a      	mov	r2, r3
 800c742:	4601      	mov	r1, r0
 800c744:	4620      	mov	r0, r4
 800c746:	f000 fcbf 	bl	800d0c8 <__pow5mult>
 800c74a:	9b07      	ldr	r3, [sp, #28]
 800c74c:	2b01      	cmp	r3, #1
 800c74e:	4606      	mov	r6, r0
 800c750:	dd7a      	ble.n	800c848 <_dtoa_r+0x8d0>
 800c752:	f04f 0800 	mov.w	r8, #0
 800c756:	6933      	ldr	r3, [r6, #16]
 800c758:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c75c:	6918      	ldr	r0, [r3, #16]
 800c75e:	f000 fba5 	bl	800ceac <__hi0bits>
 800c762:	f1c0 0020 	rsb	r0, r0, #32
 800c766:	9b06      	ldr	r3, [sp, #24]
 800c768:	4418      	add	r0, r3
 800c76a:	f010 001f 	ands.w	r0, r0, #31
 800c76e:	f000 8094 	beq.w	800c89a <_dtoa_r+0x922>
 800c772:	f1c0 0320 	rsb	r3, r0, #32
 800c776:	2b04      	cmp	r3, #4
 800c778:	f340 8085 	ble.w	800c886 <_dtoa_r+0x90e>
 800c77c:	9b05      	ldr	r3, [sp, #20]
 800c77e:	f1c0 001c 	rsb	r0, r0, #28
 800c782:	4403      	add	r3, r0
 800c784:	9305      	str	r3, [sp, #20]
 800c786:	9b06      	ldr	r3, [sp, #24]
 800c788:	4403      	add	r3, r0
 800c78a:	4405      	add	r5, r0
 800c78c:	9306      	str	r3, [sp, #24]
 800c78e:	9b05      	ldr	r3, [sp, #20]
 800c790:	2b00      	cmp	r3, #0
 800c792:	dd05      	ble.n	800c7a0 <_dtoa_r+0x828>
 800c794:	4651      	mov	r1, sl
 800c796:	461a      	mov	r2, r3
 800c798:	4620      	mov	r0, r4
 800c79a:	f000 fcef 	bl	800d17c <__lshift>
 800c79e:	4682      	mov	sl, r0
 800c7a0:	9b06      	ldr	r3, [sp, #24]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	dd05      	ble.n	800c7b2 <_dtoa_r+0x83a>
 800c7a6:	4631      	mov	r1, r6
 800c7a8:	461a      	mov	r2, r3
 800c7aa:	4620      	mov	r0, r4
 800c7ac:	f000 fce6 	bl	800d17c <__lshift>
 800c7b0:	4606      	mov	r6, r0
 800c7b2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c7b4:	2b00      	cmp	r3, #0
 800c7b6:	d072      	beq.n	800c89e <_dtoa_r+0x926>
 800c7b8:	4631      	mov	r1, r6
 800c7ba:	4650      	mov	r0, sl
 800c7bc:	f000 fd4a 	bl	800d254 <__mcmp>
 800c7c0:	2800      	cmp	r0, #0
 800c7c2:	da6c      	bge.n	800c89e <_dtoa_r+0x926>
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	4651      	mov	r1, sl
 800c7c8:	220a      	movs	r2, #10
 800c7ca:	4620      	mov	r0, r4
 800c7cc:	f000 fb28 	bl	800ce20 <__multadd>
 800c7d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c7d2:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800c7d6:	4682      	mov	sl, r0
 800c7d8:	2b00      	cmp	r3, #0
 800c7da:	f000 81b0 	beq.w	800cb3e <_dtoa_r+0xbc6>
 800c7de:	2300      	movs	r3, #0
 800c7e0:	4639      	mov	r1, r7
 800c7e2:	220a      	movs	r2, #10
 800c7e4:	4620      	mov	r0, r4
 800c7e6:	f000 fb1b 	bl	800ce20 <__multadd>
 800c7ea:	9b01      	ldr	r3, [sp, #4]
 800c7ec:	2b00      	cmp	r3, #0
 800c7ee:	4607      	mov	r7, r0
 800c7f0:	f300 8096 	bgt.w	800c920 <_dtoa_r+0x9a8>
 800c7f4:	9b07      	ldr	r3, [sp, #28]
 800c7f6:	2b02      	cmp	r3, #2
 800c7f8:	dc59      	bgt.n	800c8ae <_dtoa_r+0x936>
 800c7fa:	e091      	b.n	800c920 <_dtoa_r+0x9a8>
 800c7fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c7fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c802:	e758      	b.n	800c6b6 <_dtoa_r+0x73e>
 800c804:	9b04      	ldr	r3, [sp, #16]
 800c806:	1e5e      	subs	r6, r3, #1
 800c808:	9b08      	ldr	r3, [sp, #32]
 800c80a:	42b3      	cmp	r3, r6
 800c80c:	bfbf      	itttt	lt
 800c80e:	9b08      	ldrlt	r3, [sp, #32]
 800c810:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c812:	9608      	strlt	r6, [sp, #32]
 800c814:	1af3      	sublt	r3, r6, r3
 800c816:	bfb4      	ite	lt
 800c818:	18d2      	addlt	r2, r2, r3
 800c81a:	1b9e      	subge	r6, r3, r6
 800c81c:	9b04      	ldr	r3, [sp, #16]
 800c81e:	bfbc      	itt	lt
 800c820:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c822:	2600      	movlt	r6, #0
 800c824:	2b00      	cmp	r3, #0
 800c826:	bfb7      	itett	lt
 800c828:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c82c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c830:	1a9d      	sublt	r5, r3, r2
 800c832:	2300      	movlt	r3, #0
 800c834:	e741      	b.n	800c6ba <_dtoa_r+0x742>
 800c836:	9e08      	ldr	r6, [sp, #32]
 800c838:	9d05      	ldr	r5, [sp, #20]
 800c83a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c83c:	e748      	b.n	800c6d0 <_dtoa_r+0x758>
 800c83e:	9a08      	ldr	r2, [sp, #32]
 800c840:	e770      	b.n	800c724 <_dtoa_r+0x7ac>
 800c842:	9b07      	ldr	r3, [sp, #28]
 800c844:	2b01      	cmp	r3, #1
 800c846:	dc19      	bgt.n	800c87c <_dtoa_r+0x904>
 800c848:	9b02      	ldr	r3, [sp, #8]
 800c84a:	b9bb      	cbnz	r3, 800c87c <_dtoa_r+0x904>
 800c84c:	9b03      	ldr	r3, [sp, #12]
 800c84e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c852:	b99b      	cbnz	r3, 800c87c <_dtoa_r+0x904>
 800c854:	9b03      	ldr	r3, [sp, #12]
 800c856:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c85a:	0d1b      	lsrs	r3, r3, #20
 800c85c:	051b      	lsls	r3, r3, #20
 800c85e:	b183      	cbz	r3, 800c882 <_dtoa_r+0x90a>
 800c860:	9b05      	ldr	r3, [sp, #20]
 800c862:	3301      	adds	r3, #1
 800c864:	9305      	str	r3, [sp, #20]
 800c866:	9b06      	ldr	r3, [sp, #24]
 800c868:	3301      	adds	r3, #1
 800c86a:	9306      	str	r3, [sp, #24]
 800c86c:	f04f 0801 	mov.w	r8, #1
 800c870:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c872:	2b00      	cmp	r3, #0
 800c874:	f47f af6f 	bne.w	800c756 <_dtoa_r+0x7de>
 800c878:	2001      	movs	r0, #1
 800c87a:	e774      	b.n	800c766 <_dtoa_r+0x7ee>
 800c87c:	f04f 0800 	mov.w	r8, #0
 800c880:	e7f6      	b.n	800c870 <_dtoa_r+0x8f8>
 800c882:	4698      	mov	r8, r3
 800c884:	e7f4      	b.n	800c870 <_dtoa_r+0x8f8>
 800c886:	d082      	beq.n	800c78e <_dtoa_r+0x816>
 800c888:	9a05      	ldr	r2, [sp, #20]
 800c88a:	331c      	adds	r3, #28
 800c88c:	441a      	add	r2, r3
 800c88e:	9205      	str	r2, [sp, #20]
 800c890:	9a06      	ldr	r2, [sp, #24]
 800c892:	441a      	add	r2, r3
 800c894:	441d      	add	r5, r3
 800c896:	9206      	str	r2, [sp, #24]
 800c898:	e779      	b.n	800c78e <_dtoa_r+0x816>
 800c89a:	4603      	mov	r3, r0
 800c89c:	e7f4      	b.n	800c888 <_dtoa_r+0x910>
 800c89e:	9b04      	ldr	r3, [sp, #16]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	dc37      	bgt.n	800c914 <_dtoa_r+0x99c>
 800c8a4:	9b07      	ldr	r3, [sp, #28]
 800c8a6:	2b02      	cmp	r3, #2
 800c8a8:	dd34      	ble.n	800c914 <_dtoa_r+0x99c>
 800c8aa:	9b04      	ldr	r3, [sp, #16]
 800c8ac:	9301      	str	r3, [sp, #4]
 800c8ae:	9b01      	ldr	r3, [sp, #4]
 800c8b0:	b963      	cbnz	r3, 800c8cc <_dtoa_r+0x954>
 800c8b2:	4631      	mov	r1, r6
 800c8b4:	2205      	movs	r2, #5
 800c8b6:	4620      	mov	r0, r4
 800c8b8:	f000 fab2 	bl	800ce20 <__multadd>
 800c8bc:	4601      	mov	r1, r0
 800c8be:	4606      	mov	r6, r0
 800c8c0:	4650      	mov	r0, sl
 800c8c2:	f000 fcc7 	bl	800d254 <__mcmp>
 800c8c6:	2800      	cmp	r0, #0
 800c8c8:	f73f adbb 	bgt.w	800c442 <_dtoa_r+0x4ca>
 800c8cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8ce:	9d00      	ldr	r5, [sp, #0]
 800c8d0:	ea6f 0b03 	mvn.w	fp, r3
 800c8d4:	f04f 0800 	mov.w	r8, #0
 800c8d8:	4631      	mov	r1, r6
 800c8da:	4620      	mov	r0, r4
 800c8dc:	f000 fa7e 	bl	800cddc <_Bfree>
 800c8e0:	2f00      	cmp	r7, #0
 800c8e2:	f43f aeab 	beq.w	800c63c <_dtoa_r+0x6c4>
 800c8e6:	f1b8 0f00 	cmp.w	r8, #0
 800c8ea:	d005      	beq.n	800c8f8 <_dtoa_r+0x980>
 800c8ec:	45b8      	cmp	r8, r7
 800c8ee:	d003      	beq.n	800c8f8 <_dtoa_r+0x980>
 800c8f0:	4641      	mov	r1, r8
 800c8f2:	4620      	mov	r0, r4
 800c8f4:	f000 fa72 	bl	800cddc <_Bfree>
 800c8f8:	4639      	mov	r1, r7
 800c8fa:	4620      	mov	r0, r4
 800c8fc:	f000 fa6e 	bl	800cddc <_Bfree>
 800c900:	e69c      	b.n	800c63c <_dtoa_r+0x6c4>
 800c902:	2600      	movs	r6, #0
 800c904:	4637      	mov	r7, r6
 800c906:	e7e1      	b.n	800c8cc <_dtoa_r+0x954>
 800c908:	46bb      	mov	fp, r7
 800c90a:	4637      	mov	r7, r6
 800c90c:	e599      	b.n	800c442 <_dtoa_r+0x4ca>
 800c90e:	bf00      	nop
 800c910:	40240000 	.word	0x40240000
 800c914:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c916:	2b00      	cmp	r3, #0
 800c918:	f000 80c8 	beq.w	800caac <_dtoa_r+0xb34>
 800c91c:	9b04      	ldr	r3, [sp, #16]
 800c91e:	9301      	str	r3, [sp, #4]
 800c920:	2d00      	cmp	r5, #0
 800c922:	dd05      	ble.n	800c930 <_dtoa_r+0x9b8>
 800c924:	4639      	mov	r1, r7
 800c926:	462a      	mov	r2, r5
 800c928:	4620      	mov	r0, r4
 800c92a:	f000 fc27 	bl	800d17c <__lshift>
 800c92e:	4607      	mov	r7, r0
 800c930:	f1b8 0f00 	cmp.w	r8, #0
 800c934:	d05b      	beq.n	800c9ee <_dtoa_r+0xa76>
 800c936:	6879      	ldr	r1, [r7, #4]
 800c938:	4620      	mov	r0, r4
 800c93a:	f000 fa0f 	bl	800cd5c <_Balloc>
 800c93e:	4605      	mov	r5, r0
 800c940:	b928      	cbnz	r0, 800c94e <_dtoa_r+0x9d6>
 800c942:	4b83      	ldr	r3, [pc, #524]	; (800cb50 <_dtoa_r+0xbd8>)
 800c944:	4602      	mov	r2, r0
 800c946:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c94a:	f7ff bb2e 	b.w	800bfaa <_dtoa_r+0x32>
 800c94e:	693a      	ldr	r2, [r7, #16]
 800c950:	3202      	adds	r2, #2
 800c952:	0092      	lsls	r2, r2, #2
 800c954:	f107 010c 	add.w	r1, r7, #12
 800c958:	300c      	adds	r0, #12
 800c95a:	f7ff fa76 	bl	800be4a <memcpy>
 800c95e:	2201      	movs	r2, #1
 800c960:	4629      	mov	r1, r5
 800c962:	4620      	mov	r0, r4
 800c964:	f000 fc0a 	bl	800d17c <__lshift>
 800c968:	9b00      	ldr	r3, [sp, #0]
 800c96a:	3301      	adds	r3, #1
 800c96c:	9304      	str	r3, [sp, #16]
 800c96e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c972:	4413      	add	r3, r2
 800c974:	9308      	str	r3, [sp, #32]
 800c976:	9b02      	ldr	r3, [sp, #8]
 800c978:	f003 0301 	and.w	r3, r3, #1
 800c97c:	46b8      	mov	r8, r7
 800c97e:	9306      	str	r3, [sp, #24]
 800c980:	4607      	mov	r7, r0
 800c982:	9b04      	ldr	r3, [sp, #16]
 800c984:	4631      	mov	r1, r6
 800c986:	3b01      	subs	r3, #1
 800c988:	4650      	mov	r0, sl
 800c98a:	9301      	str	r3, [sp, #4]
 800c98c:	f7ff fa6b 	bl	800be66 <quorem>
 800c990:	4641      	mov	r1, r8
 800c992:	9002      	str	r0, [sp, #8]
 800c994:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c998:	4650      	mov	r0, sl
 800c99a:	f000 fc5b 	bl	800d254 <__mcmp>
 800c99e:	463a      	mov	r2, r7
 800c9a0:	9005      	str	r0, [sp, #20]
 800c9a2:	4631      	mov	r1, r6
 800c9a4:	4620      	mov	r0, r4
 800c9a6:	f000 fc71 	bl	800d28c <__mdiff>
 800c9aa:	68c2      	ldr	r2, [r0, #12]
 800c9ac:	4605      	mov	r5, r0
 800c9ae:	bb02      	cbnz	r2, 800c9f2 <_dtoa_r+0xa7a>
 800c9b0:	4601      	mov	r1, r0
 800c9b2:	4650      	mov	r0, sl
 800c9b4:	f000 fc4e 	bl	800d254 <__mcmp>
 800c9b8:	4602      	mov	r2, r0
 800c9ba:	4629      	mov	r1, r5
 800c9bc:	4620      	mov	r0, r4
 800c9be:	9209      	str	r2, [sp, #36]	; 0x24
 800c9c0:	f000 fa0c 	bl	800cddc <_Bfree>
 800c9c4:	9b07      	ldr	r3, [sp, #28]
 800c9c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c9c8:	9d04      	ldr	r5, [sp, #16]
 800c9ca:	ea43 0102 	orr.w	r1, r3, r2
 800c9ce:	9b06      	ldr	r3, [sp, #24]
 800c9d0:	4319      	orrs	r1, r3
 800c9d2:	d110      	bne.n	800c9f6 <_dtoa_r+0xa7e>
 800c9d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c9d8:	d029      	beq.n	800ca2e <_dtoa_r+0xab6>
 800c9da:	9b05      	ldr	r3, [sp, #20]
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	dd02      	ble.n	800c9e6 <_dtoa_r+0xa6e>
 800c9e0:	9b02      	ldr	r3, [sp, #8]
 800c9e2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c9e6:	9b01      	ldr	r3, [sp, #4]
 800c9e8:	f883 9000 	strb.w	r9, [r3]
 800c9ec:	e774      	b.n	800c8d8 <_dtoa_r+0x960>
 800c9ee:	4638      	mov	r0, r7
 800c9f0:	e7ba      	b.n	800c968 <_dtoa_r+0x9f0>
 800c9f2:	2201      	movs	r2, #1
 800c9f4:	e7e1      	b.n	800c9ba <_dtoa_r+0xa42>
 800c9f6:	9b05      	ldr	r3, [sp, #20]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	db04      	blt.n	800ca06 <_dtoa_r+0xa8e>
 800c9fc:	9907      	ldr	r1, [sp, #28]
 800c9fe:	430b      	orrs	r3, r1
 800ca00:	9906      	ldr	r1, [sp, #24]
 800ca02:	430b      	orrs	r3, r1
 800ca04:	d120      	bne.n	800ca48 <_dtoa_r+0xad0>
 800ca06:	2a00      	cmp	r2, #0
 800ca08:	dded      	ble.n	800c9e6 <_dtoa_r+0xa6e>
 800ca0a:	4651      	mov	r1, sl
 800ca0c:	2201      	movs	r2, #1
 800ca0e:	4620      	mov	r0, r4
 800ca10:	f000 fbb4 	bl	800d17c <__lshift>
 800ca14:	4631      	mov	r1, r6
 800ca16:	4682      	mov	sl, r0
 800ca18:	f000 fc1c 	bl	800d254 <__mcmp>
 800ca1c:	2800      	cmp	r0, #0
 800ca1e:	dc03      	bgt.n	800ca28 <_dtoa_r+0xab0>
 800ca20:	d1e1      	bne.n	800c9e6 <_dtoa_r+0xa6e>
 800ca22:	f019 0f01 	tst.w	r9, #1
 800ca26:	d0de      	beq.n	800c9e6 <_dtoa_r+0xa6e>
 800ca28:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ca2c:	d1d8      	bne.n	800c9e0 <_dtoa_r+0xa68>
 800ca2e:	9a01      	ldr	r2, [sp, #4]
 800ca30:	2339      	movs	r3, #57	; 0x39
 800ca32:	7013      	strb	r3, [r2, #0]
 800ca34:	462b      	mov	r3, r5
 800ca36:	461d      	mov	r5, r3
 800ca38:	3b01      	subs	r3, #1
 800ca3a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800ca3e:	2a39      	cmp	r2, #57	; 0x39
 800ca40:	d06c      	beq.n	800cb1c <_dtoa_r+0xba4>
 800ca42:	3201      	adds	r2, #1
 800ca44:	701a      	strb	r2, [r3, #0]
 800ca46:	e747      	b.n	800c8d8 <_dtoa_r+0x960>
 800ca48:	2a00      	cmp	r2, #0
 800ca4a:	dd07      	ble.n	800ca5c <_dtoa_r+0xae4>
 800ca4c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800ca50:	d0ed      	beq.n	800ca2e <_dtoa_r+0xab6>
 800ca52:	9a01      	ldr	r2, [sp, #4]
 800ca54:	f109 0301 	add.w	r3, r9, #1
 800ca58:	7013      	strb	r3, [r2, #0]
 800ca5a:	e73d      	b.n	800c8d8 <_dtoa_r+0x960>
 800ca5c:	9b04      	ldr	r3, [sp, #16]
 800ca5e:	9a08      	ldr	r2, [sp, #32]
 800ca60:	f803 9c01 	strb.w	r9, [r3, #-1]
 800ca64:	4293      	cmp	r3, r2
 800ca66:	d043      	beq.n	800caf0 <_dtoa_r+0xb78>
 800ca68:	4651      	mov	r1, sl
 800ca6a:	2300      	movs	r3, #0
 800ca6c:	220a      	movs	r2, #10
 800ca6e:	4620      	mov	r0, r4
 800ca70:	f000 f9d6 	bl	800ce20 <__multadd>
 800ca74:	45b8      	cmp	r8, r7
 800ca76:	4682      	mov	sl, r0
 800ca78:	f04f 0300 	mov.w	r3, #0
 800ca7c:	f04f 020a 	mov.w	r2, #10
 800ca80:	4641      	mov	r1, r8
 800ca82:	4620      	mov	r0, r4
 800ca84:	d107      	bne.n	800ca96 <_dtoa_r+0xb1e>
 800ca86:	f000 f9cb 	bl	800ce20 <__multadd>
 800ca8a:	4680      	mov	r8, r0
 800ca8c:	4607      	mov	r7, r0
 800ca8e:	9b04      	ldr	r3, [sp, #16]
 800ca90:	3301      	adds	r3, #1
 800ca92:	9304      	str	r3, [sp, #16]
 800ca94:	e775      	b.n	800c982 <_dtoa_r+0xa0a>
 800ca96:	f000 f9c3 	bl	800ce20 <__multadd>
 800ca9a:	4639      	mov	r1, r7
 800ca9c:	4680      	mov	r8, r0
 800ca9e:	2300      	movs	r3, #0
 800caa0:	220a      	movs	r2, #10
 800caa2:	4620      	mov	r0, r4
 800caa4:	f000 f9bc 	bl	800ce20 <__multadd>
 800caa8:	4607      	mov	r7, r0
 800caaa:	e7f0      	b.n	800ca8e <_dtoa_r+0xb16>
 800caac:	9b04      	ldr	r3, [sp, #16]
 800caae:	9301      	str	r3, [sp, #4]
 800cab0:	9d00      	ldr	r5, [sp, #0]
 800cab2:	4631      	mov	r1, r6
 800cab4:	4650      	mov	r0, sl
 800cab6:	f7ff f9d6 	bl	800be66 <quorem>
 800caba:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cabe:	9b00      	ldr	r3, [sp, #0]
 800cac0:	f805 9b01 	strb.w	r9, [r5], #1
 800cac4:	1aea      	subs	r2, r5, r3
 800cac6:	9b01      	ldr	r3, [sp, #4]
 800cac8:	4293      	cmp	r3, r2
 800caca:	dd07      	ble.n	800cadc <_dtoa_r+0xb64>
 800cacc:	4651      	mov	r1, sl
 800cace:	2300      	movs	r3, #0
 800cad0:	220a      	movs	r2, #10
 800cad2:	4620      	mov	r0, r4
 800cad4:	f000 f9a4 	bl	800ce20 <__multadd>
 800cad8:	4682      	mov	sl, r0
 800cada:	e7ea      	b.n	800cab2 <_dtoa_r+0xb3a>
 800cadc:	9b01      	ldr	r3, [sp, #4]
 800cade:	2b00      	cmp	r3, #0
 800cae0:	bfc8      	it	gt
 800cae2:	461d      	movgt	r5, r3
 800cae4:	9b00      	ldr	r3, [sp, #0]
 800cae6:	bfd8      	it	le
 800cae8:	2501      	movle	r5, #1
 800caea:	441d      	add	r5, r3
 800caec:	f04f 0800 	mov.w	r8, #0
 800caf0:	4651      	mov	r1, sl
 800caf2:	2201      	movs	r2, #1
 800caf4:	4620      	mov	r0, r4
 800caf6:	f000 fb41 	bl	800d17c <__lshift>
 800cafa:	4631      	mov	r1, r6
 800cafc:	4682      	mov	sl, r0
 800cafe:	f000 fba9 	bl	800d254 <__mcmp>
 800cb02:	2800      	cmp	r0, #0
 800cb04:	dc96      	bgt.n	800ca34 <_dtoa_r+0xabc>
 800cb06:	d102      	bne.n	800cb0e <_dtoa_r+0xb96>
 800cb08:	f019 0f01 	tst.w	r9, #1
 800cb0c:	d192      	bne.n	800ca34 <_dtoa_r+0xabc>
 800cb0e:	462b      	mov	r3, r5
 800cb10:	461d      	mov	r5, r3
 800cb12:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cb16:	2a30      	cmp	r2, #48	; 0x30
 800cb18:	d0fa      	beq.n	800cb10 <_dtoa_r+0xb98>
 800cb1a:	e6dd      	b.n	800c8d8 <_dtoa_r+0x960>
 800cb1c:	9a00      	ldr	r2, [sp, #0]
 800cb1e:	429a      	cmp	r2, r3
 800cb20:	d189      	bne.n	800ca36 <_dtoa_r+0xabe>
 800cb22:	f10b 0b01 	add.w	fp, fp, #1
 800cb26:	2331      	movs	r3, #49	; 0x31
 800cb28:	e796      	b.n	800ca58 <_dtoa_r+0xae0>
 800cb2a:	4b0a      	ldr	r3, [pc, #40]	; (800cb54 <_dtoa_r+0xbdc>)
 800cb2c:	f7ff ba99 	b.w	800c062 <_dtoa_r+0xea>
 800cb30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cb32:	2b00      	cmp	r3, #0
 800cb34:	f47f aa6d 	bne.w	800c012 <_dtoa_r+0x9a>
 800cb38:	4b07      	ldr	r3, [pc, #28]	; (800cb58 <_dtoa_r+0xbe0>)
 800cb3a:	f7ff ba92 	b.w	800c062 <_dtoa_r+0xea>
 800cb3e:	9b01      	ldr	r3, [sp, #4]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	dcb5      	bgt.n	800cab0 <_dtoa_r+0xb38>
 800cb44:	9b07      	ldr	r3, [sp, #28]
 800cb46:	2b02      	cmp	r3, #2
 800cb48:	f73f aeb1 	bgt.w	800c8ae <_dtoa_r+0x936>
 800cb4c:	e7b0      	b.n	800cab0 <_dtoa_r+0xb38>
 800cb4e:	bf00      	nop
 800cb50:	0801fee8 	.word	0x0801fee8
 800cb54:	0801fe48 	.word	0x0801fe48
 800cb58:	0801fe6c 	.word	0x0801fe6c

0800cb5c <_free_r>:
 800cb5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cb5e:	2900      	cmp	r1, #0
 800cb60:	d044      	beq.n	800cbec <_free_r+0x90>
 800cb62:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cb66:	9001      	str	r0, [sp, #4]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	f1a1 0404 	sub.w	r4, r1, #4
 800cb6e:	bfb8      	it	lt
 800cb70:	18e4      	addlt	r4, r4, r3
 800cb72:	f000 f8e7 	bl	800cd44 <__malloc_lock>
 800cb76:	4a1e      	ldr	r2, [pc, #120]	; (800cbf0 <_free_r+0x94>)
 800cb78:	9801      	ldr	r0, [sp, #4]
 800cb7a:	6813      	ldr	r3, [r2, #0]
 800cb7c:	b933      	cbnz	r3, 800cb8c <_free_r+0x30>
 800cb7e:	6063      	str	r3, [r4, #4]
 800cb80:	6014      	str	r4, [r2, #0]
 800cb82:	b003      	add	sp, #12
 800cb84:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cb88:	f000 b8e2 	b.w	800cd50 <__malloc_unlock>
 800cb8c:	42a3      	cmp	r3, r4
 800cb8e:	d908      	bls.n	800cba2 <_free_r+0x46>
 800cb90:	6825      	ldr	r5, [r4, #0]
 800cb92:	1961      	adds	r1, r4, r5
 800cb94:	428b      	cmp	r3, r1
 800cb96:	bf01      	itttt	eq
 800cb98:	6819      	ldreq	r1, [r3, #0]
 800cb9a:	685b      	ldreq	r3, [r3, #4]
 800cb9c:	1949      	addeq	r1, r1, r5
 800cb9e:	6021      	streq	r1, [r4, #0]
 800cba0:	e7ed      	b.n	800cb7e <_free_r+0x22>
 800cba2:	461a      	mov	r2, r3
 800cba4:	685b      	ldr	r3, [r3, #4]
 800cba6:	b10b      	cbz	r3, 800cbac <_free_r+0x50>
 800cba8:	42a3      	cmp	r3, r4
 800cbaa:	d9fa      	bls.n	800cba2 <_free_r+0x46>
 800cbac:	6811      	ldr	r1, [r2, #0]
 800cbae:	1855      	adds	r5, r2, r1
 800cbb0:	42a5      	cmp	r5, r4
 800cbb2:	d10b      	bne.n	800cbcc <_free_r+0x70>
 800cbb4:	6824      	ldr	r4, [r4, #0]
 800cbb6:	4421      	add	r1, r4
 800cbb8:	1854      	adds	r4, r2, r1
 800cbba:	42a3      	cmp	r3, r4
 800cbbc:	6011      	str	r1, [r2, #0]
 800cbbe:	d1e0      	bne.n	800cb82 <_free_r+0x26>
 800cbc0:	681c      	ldr	r4, [r3, #0]
 800cbc2:	685b      	ldr	r3, [r3, #4]
 800cbc4:	6053      	str	r3, [r2, #4]
 800cbc6:	440c      	add	r4, r1
 800cbc8:	6014      	str	r4, [r2, #0]
 800cbca:	e7da      	b.n	800cb82 <_free_r+0x26>
 800cbcc:	d902      	bls.n	800cbd4 <_free_r+0x78>
 800cbce:	230c      	movs	r3, #12
 800cbd0:	6003      	str	r3, [r0, #0]
 800cbd2:	e7d6      	b.n	800cb82 <_free_r+0x26>
 800cbd4:	6825      	ldr	r5, [r4, #0]
 800cbd6:	1961      	adds	r1, r4, r5
 800cbd8:	428b      	cmp	r3, r1
 800cbda:	bf04      	itt	eq
 800cbdc:	6819      	ldreq	r1, [r3, #0]
 800cbde:	685b      	ldreq	r3, [r3, #4]
 800cbe0:	6063      	str	r3, [r4, #4]
 800cbe2:	bf04      	itt	eq
 800cbe4:	1949      	addeq	r1, r1, r5
 800cbe6:	6021      	streq	r1, [r4, #0]
 800cbe8:	6054      	str	r4, [r2, #4]
 800cbea:	e7ca      	b.n	800cb82 <_free_r+0x26>
 800cbec:	b003      	add	sp, #12
 800cbee:	bd30      	pop	{r4, r5, pc}
 800cbf0:	20004df8 	.word	0x20004df8

0800cbf4 <malloc>:
 800cbf4:	4b02      	ldr	r3, [pc, #8]	; (800cc00 <malloc+0xc>)
 800cbf6:	4601      	mov	r1, r0
 800cbf8:	6818      	ldr	r0, [r3, #0]
 800cbfa:	f000 b823 	b.w	800cc44 <_malloc_r>
 800cbfe:	bf00      	nop
 800cc00:	20002ff8 	.word	0x20002ff8

0800cc04 <sbrk_aligned>:
 800cc04:	b570      	push	{r4, r5, r6, lr}
 800cc06:	4e0e      	ldr	r6, [pc, #56]	; (800cc40 <sbrk_aligned+0x3c>)
 800cc08:	460c      	mov	r4, r1
 800cc0a:	6831      	ldr	r1, [r6, #0]
 800cc0c:	4605      	mov	r5, r0
 800cc0e:	b911      	cbnz	r1, 800cc16 <sbrk_aligned+0x12>
 800cc10:	f000 fe96 	bl	800d940 <_sbrk_r>
 800cc14:	6030      	str	r0, [r6, #0]
 800cc16:	4621      	mov	r1, r4
 800cc18:	4628      	mov	r0, r5
 800cc1a:	f000 fe91 	bl	800d940 <_sbrk_r>
 800cc1e:	1c43      	adds	r3, r0, #1
 800cc20:	d00a      	beq.n	800cc38 <sbrk_aligned+0x34>
 800cc22:	1cc4      	adds	r4, r0, #3
 800cc24:	f024 0403 	bic.w	r4, r4, #3
 800cc28:	42a0      	cmp	r0, r4
 800cc2a:	d007      	beq.n	800cc3c <sbrk_aligned+0x38>
 800cc2c:	1a21      	subs	r1, r4, r0
 800cc2e:	4628      	mov	r0, r5
 800cc30:	f000 fe86 	bl	800d940 <_sbrk_r>
 800cc34:	3001      	adds	r0, #1
 800cc36:	d101      	bne.n	800cc3c <sbrk_aligned+0x38>
 800cc38:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800cc3c:	4620      	mov	r0, r4
 800cc3e:	bd70      	pop	{r4, r5, r6, pc}
 800cc40:	20004dfc 	.word	0x20004dfc

0800cc44 <_malloc_r>:
 800cc44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc48:	1ccd      	adds	r5, r1, #3
 800cc4a:	f025 0503 	bic.w	r5, r5, #3
 800cc4e:	3508      	adds	r5, #8
 800cc50:	2d0c      	cmp	r5, #12
 800cc52:	bf38      	it	cc
 800cc54:	250c      	movcc	r5, #12
 800cc56:	2d00      	cmp	r5, #0
 800cc58:	4607      	mov	r7, r0
 800cc5a:	db01      	blt.n	800cc60 <_malloc_r+0x1c>
 800cc5c:	42a9      	cmp	r1, r5
 800cc5e:	d905      	bls.n	800cc6c <_malloc_r+0x28>
 800cc60:	230c      	movs	r3, #12
 800cc62:	603b      	str	r3, [r7, #0]
 800cc64:	2600      	movs	r6, #0
 800cc66:	4630      	mov	r0, r6
 800cc68:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc6c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800cd40 <_malloc_r+0xfc>
 800cc70:	f000 f868 	bl	800cd44 <__malloc_lock>
 800cc74:	f8d8 3000 	ldr.w	r3, [r8]
 800cc78:	461c      	mov	r4, r3
 800cc7a:	bb5c      	cbnz	r4, 800ccd4 <_malloc_r+0x90>
 800cc7c:	4629      	mov	r1, r5
 800cc7e:	4638      	mov	r0, r7
 800cc80:	f7ff ffc0 	bl	800cc04 <sbrk_aligned>
 800cc84:	1c43      	adds	r3, r0, #1
 800cc86:	4604      	mov	r4, r0
 800cc88:	d155      	bne.n	800cd36 <_malloc_r+0xf2>
 800cc8a:	f8d8 4000 	ldr.w	r4, [r8]
 800cc8e:	4626      	mov	r6, r4
 800cc90:	2e00      	cmp	r6, #0
 800cc92:	d145      	bne.n	800cd20 <_malloc_r+0xdc>
 800cc94:	2c00      	cmp	r4, #0
 800cc96:	d048      	beq.n	800cd2a <_malloc_r+0xe6>
 800cc98:	6823      	ldr	r3, [r4, #0]
 800cc9a:	4631      	mov	r1, r6
 800cc9c:	4638      	mov	r0, r7
 800cc9e:	eb04 0903 	add.w	r9, r4, r3
 800cca2:	f000 fe4d 	bl	800d940 <_sbrk_r>
 800cca6:	4581      	cmp	r9, r0
 800cca8:	d13f      	bne.n	800cd2a <_malloc_r+0xe6>
 800ccaa:	6821      	ldr	r1, [r4, #0]
 800ccac:	1a6d      	subs	r5, r5, r1
 800ccae:	4629      	mov	r1, r5
 800ccb0:	4638      	mov	r0, r7
 800ccb2:	f7ff ffa7 	bl	800cc04 <sbrk_aligned>
 800ccb6:	3001      	adds	r0, #1
 800ccb8:	d037      	beq.n	800cd2a <_malloc_r+0xe6>
 800ccba:	6823      	ldr	r3, [r4, #0]
 800ccbc:	442b      	add	r3, r5
 800ccbe:	6023      	str	r3, [r4, #0]
 800ccc0:	f8d8 3000 	ldr.w	r3, [r8]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d038      	beq.n	800cd3a <_malloc_r+0xf6>
 800ccc8:	685a      	ldr	r2, [r3, #4]
 800ccca:	42a2      	cmp	r2, r4
 800cccc:	d12b      	bne.n	800cd26 <_malloc_r+0xe2>
 800ccce:	2200      	movs	r2, #0
 800ccd0:	605a      	str	r2, [r3, #4]
 800ccd2:	e00f      	b.n	800ccf4 <_malloc_r+0xb0>
 800ccd4:	6822      	ldr	r2, [r4, #0]
 800ccd6:	1b52      	subs	r2, r2, r5
 800ccd8:	d41f      	bmi.n	800cd1a <_malloc_r+0xd6>
 800ccda:	2a0b      	cmp	r2, #11
 800ccdc:	d917      	bls.n	800cd0e <_malloc_r+0xca>
 800ccde:	1961      	adds	r1, r4, r5
 800cce0:	42a3      	cmp	r3, r4
 800cce2:	6025      	str	r5, [r4, #0]
 800cce4:	bf18      	it	ne
 800cce6:	6059      	strne	r1, [r3, #4]
 800cce8:	6863      	ldr	r3, [r4, #4]
 800ccea:	bf08      	it	eq
 800ccec:	f8c8 1000 	streq.w	r1, [r8]
 800ccf0:	5162      	str	r2, [r4, r5]
 800ccf2:	604b      	str	r3, [r1, #4]
 800ccf4:	4638      	mov	r0, r7
 800ccf6:	f104 060b 	add.w	r6, r4, #11
 800ccfa:	f000 f829 	bl	800cd50 <__malloc_unlock>
 800ccfe:	f026 0607 	bic.w	r6, r6, #7
 800cd02:	1d23      	adds	r3, r4, #4
 800cd04:	1af2      	subs	r2, r6, r3
 800cd06:	d0ae      	beq.n	800cc66 <_malloc_r+0x22>
 800cd08:	1b9b      	subs	r3, r3, r6
 800cd0a:	50a3      	str	r3, [r4, r2]
 800cd0c:	e7ab      	b.n	800cc66 <_malloc_r+0x22>
 800cd0e:	42a3      	cmp	r3, r4
 800cd10:	6862      	ldr	r2, [r4, #4]
 800cd12:	d1dd      	bne.n	800ccd0 <_malloc_r+0x8c>
 800cd14:	f8c8 2000 	str.w	r2, [r8]
 800cd18:	e7ec      	b.n	800ccf4 <_malloc_r+0xb0>
 800cd1a:	4623      	mov	r3, r4
 800cd1c:	6864      	ldr	r4, [r4, #4]
 800cd1e:	e7ac      	b.n	800cc7a <_malloc_r+0x36>
 800cd20:	4634      	mov	r4, r6
 800cd22:	6876      	ldr	r6, [r6, #4]
 800cd24:	e7b4      	b.n	800cc90 <_malloc_r+0x4c>
 800cd26:	4613      	mov	r3, r2
 800cd28:	e7cc      	b.n	800ccc4 <_malloc_r+0x80>
 800cd2a:	230c      	movs	r3, #12
 800cd2c:	603b      	str	r3, [r7, #0]
 800cd2e:	4638      	mov	r0, r7
 800cd30:	f000 f80e 	bl	800cd50 <__malloc_unlock>
 800cd34:	e797      	b.n	800cc66 <_malloc_r+0x22>
 800cd36:	6025      	str	r5, [r4, #0]
 800cd38:	e7dc      	b.n	800ccf4 <_malloc_r+0xb0>
 800cd3a:	605b      	str	r3, [r3, #4]
 800cd3c:	deff      	udf	#255	; 0xff
 800cd3e:	bf00      	nop
 800cd40:	20004df8 	.word	0x20004df8

0800cd44 <__malloc_lock>:
 800cd44:	4801      	ldr	r0, [pc, #4]	; (800cd4c <__malloc_lock+0x8>)
 800cd46:	f7ff b87e 	b.w	800be46 <__retarget_lock_acquire_recursive>
 800cd4a:	bf00      	nop
 800cd4c:	20004df4 	.word	0x20004df4

0800cd50 <__malloc_unlock>:
 800cd50:	4801      	ldr	r0, [pc, #4]	; (800cd58 <__malloc_unlock+0x8>)
 800cd52:	f7ff b879 	b.w	800be48 <__retarget_lock_release_recursive>
 800cd56:	bf00      	nop
 800cd58:	20004df4 	.word	0x20004df4

0800cd5c <_Balloc>:
 800cd5c:	b570      	push	{r4, r5, r6, lr}
 800cd5e:	69c6      	ldr	r6, [r0, #28]
 800cd60:	4604      	mov	r4, r0
 800cd62:	460d      	mov	r5, r1
 800cd64:	b976      	cbnz	r6, 800cd84 <_Balloc+0x28>
 800cd66:	2010      	movs	r0, #16
 800cd68:	f7ff ff44 	bl	800cbf4 <malloc>
 800cd6c:	4602      	mov	r2, r0
 800cd6e:	61e0      	str	r0, [r4, #28]
 800cd70:	b920      	cbnz	r0, 800cd7c <_Balloc+0x20>
 800cd72:	4b18      	ldr	r3, [pc, #96]	; (800cdd4 <_Balloc+0x78>)
 800cd74:	4818      	ldr	r0, [pc, #96]	; (800cdd8 <_Balloc+0x7c>)
 800cd76:	216b      	movs	r1, #107	; 0x6b
 800cd78:	f000 fdf2 	bl	800d960 <__assert_func>
 800cd7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cd80:	6006      	str	r6, [r0, #0]
 800cd82:	60c6      	str	r6, [r0, #12]
 800cd84:	69e6      	ldr	r6, [r4, #28]
 800cd86:	68f3      	ldr	r3, [r6, #12]
 800cd88:	b183      	cbz	r3, 800cdac <_Balloc+0x50>
 800cd8a:	69e3      	ldr	r3, [r4, #28]
 800cd8c:	68db      	ldr	r3, [r3, #12]
 800cd8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cd92:	b9b8      	cbnz	r0, 800cdc4 <_Balloc+0x68>
 800cd94:	2101      	movs	r1, #1
 800cd96:	fa01 f605 	lsl.w	r6, r1, r5
 800cd9a:	1d72      	adds	r2, r6, #5
 800cd9c:	0092      	lsls	r2, r2, #2
 800cd9e:	4620      	mov	r0, r4
 800cda0:	f000 fdfc 	bl	800d99c <_calloc_r>
 800cda4:	b160      	cbz	r0, 800cdc0 <_Balloc+0x64>
 800cda6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cdaa:	e00e      	b.n	800cdca <_Balloc+0x6e>
 800cdac:	2221      	movs	r2, #33	; 0x21
 800cdae:	2104      	movs	r1, #4
 800cdb0:	4620      	mov	r0, r4
 800cdb2:	f000 fdf3 	bl	800d99c <_calloc_r>
 800cdb6:	69e3      	ldr	r3, [r4, #28]
 800cdb8:	60f0      	str	r0, [r6, #12]
 800cdba:	68db      	ldr	r3, [r3, #12]
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d1e4      	bne.n	800cd8a <_Balloc+0x2e>
 800cdc0:	2000      	movs	r0, #0
 800cdc2:	bd70      	pop	{r4, r5, r6, pc}
 800cdc4:	6802      	ldr	r2, [r0, #0]
 800cdc6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cdca:	2300      	movs	r3, #0
 800cdcc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cdd0:	e7f7      	b.n	800cdc2 <_Balloc+0x66>
 800cdd2:	bf00      	nop
 800cdd4:	0801fe79 	.word	0x0801fe79
 800cdd8:	0801fef9 	.word	0x0801fef9

0800cddc <_Bfree>:
 800cddc:	b570      	push	{r4, r5, r6, lr}
 800cdde:	69c6      	ldr	r6, [r0, #28]
 800cde0:	4605      	mov	r5, r0
 800cde2:	460c      	mov	r4, r1
 800cde4:	b976      	cbnz	r6, 800ce04 <_Bfree+0x28>
 800cde6:	2010      	movs	r0, #16
 800cde8:	f7ff ff04 	bl	800cbf4 <malloc>
 800cdec:	4602      	mov	r2, r0
 800cdee:	61e8      	str	r0, [r5, #28]
 800cdf0:	b920      	cbnz	r0, 800cdfc <_Bfree+0x20>
 800cdf2:	4b09      	ldr	r3, [pc, #36]	; (800ce18 <_Bfree+0x3c>)
 800cdf4:	4809      	ldr	r0, [pc, #36]	; (800ce1c <_Bfree+0x40>)
 800cdf6:	218f      	movs	r1, #143	; 0x8f
 800cdf8:	f000 fdb2 	bl	800d960 <__assert_func>
 800cdfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ce00:	6006      	str	r6, [r0, #0]
 800ce02:	60c6      	str	r6, [r0, #12]
 800ce04:	b13c      	cbz	r4, 800ce16 <_Bfree+0x3a>
 800ce06:	69eb      	ldr	r3, [r5, #28]
 800ce08:	6862      	ldr	r2, [r4, #4]
 800ce0a:	68db      	ldr	r3, [r3, #12]
 800ce0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ce10:	6021      	str	r1, [r4, #0]
 800ce12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ce16:	bd70      	pop	{r4, r5, r6, pc}
 800ce18:	0801fe79 	.word	0x0801fe79
 800ce1c:	0801fef9 	.word	0x0801fef9

0800ce20 <__multadd>:
 800ce20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce24:	690d      	ldr	r5, [r1, #16]
 800ce26:	4607      	mov	r7, r0
 800ce28:	460c      	mov	r4, r1
 800ce2a:	461e      	mov	r6, r3
 800ce2c:	f101 0c14 	add.w	ip, r1, #20
 800ce30:	2000      	movs	r0, #0
 800ce32:	f8dc 3000 	ldr.w	r3, [ip]
 800ce36:	b299      	uxth	r1, r3
 800ce38:	fb02 6101 	mla	r1, r2, r1, r6
 800ce3c:	0c1e      	lsrs	r6, r3, #16
 800ce3e:	0c0b      	lsrs	r3, r1, #16
 800ce40:	fb02 3306 	mla	r3, r2, r6, r3
 800ce44:	b289      	uxth	r1, r1
 800ce46:	3001      	adds	r0, #1
 800ce48:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ce4c:	4285      	cmp	r5, r0
 800ce4e:	f84c 1b04 	str.w	r1, [ip], #4
 800ce52:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ce56:	dcec      	bgt.n	800ce32 <__multadd+0x12>
 800ce58:	b30e      	cbz	r6, 800ce9e <__multadd+0x7e>
 800ce5a:	68a3      	ldr	r3, [r4, #8]
 800ce5c:	42ab      	cmp	r3, r5
 800ce5e:	dc19      	bgt.n	800ce94 <__multadd+0x74>
 800ce60:	6861      	ldr	r1, [r4, #4]
 800ce62:	4638      	mov	r0, r7
 800ce64:	3101      	adds	r1, #1
 800ce66:	f7ff ff79 	bl	800cd5c <_Balloc>
 800ce6a:	4680      	mov	r8, r0
 800ce6c:	b928      	cbnz	r0, 800ce7a <__multadd+0x5a>
 800ce6e:	4602      	mov	r2, r0
 800ce70:	4b0c      	ldr	r3, [pc, #48]	; (800cea4 <__multadd+0x84>)
 800ce72:	480d      	ldr	r0, [pc, #52]	; (800cea8 <__multadd+0x88>)
 800ce74:	21ba      	movs	r1, #186	; 0xba
 800ce76:	f000 fd73 	bl	800d960 <__assert_func>
 800ce7a:	6922      	ldr	r2, [r4, #16]
 800ce7c:	3202      	adds	r2, #2
 800ce7e:	f104 010c 	add.w	r1, r4, #12
 800ce82:	0092      	lsls	r2, r2, #2
 800ce84:	300c      	adds	r0, #12
 800ce86:	f7fe ffe0 	bl	800be4a <memcpy>
 800ce8a:	4621      	mov	r1, r4
 800ce8c:	4638      	mov	r0, r7
 800ce8e:	f7ff ffa5 	bl	800cddc <_Bfree>
 800ce92:	4644      	mov	r4, r8
 800ce94:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ce98:	3501      	adds	r5, #1
 800ce9a:	615e      	str	r6, [r3, #20]
 800ce9c:	6125      	str	r5, [r4, #16]
 800ce9e:	4620      	mov	r0, r4
 800cea0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cea4:	0801fee8 	.word	0x0801fee8
 800cea8:	0801fef9 	.word	0x0801fef9

0800ceac <__hi0bits>:
 800ceac:	0c03      	lsrs	r3, r0, #16
 800ceae:	041b      	lsls	r3, r3, #16
 800ceb0:	b9d3      	cbnz	r3, 800cee8 <__hi0bits+0x3c>
 800ceb2:	0400      	lsls	r0, r0, #16
 800ceb4:	2310      	movs	r3, #16
 800ceb6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ceba:	bf04      	itt	eq
 800cebc:	0200      	lsleq	r0, r0, #8
 800cebe:	3308      	addeq	r3, #8
 800cec0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800cec4:	bf04      	itt	eq
 800cec6:	0100      	lsleq	r0, r0, #4
 800cec8:	3304      	addeq	r3, #4
 800ceca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800cece:	bf04      	itt	eq
 800ced0:	0080      	lsleq	r0, r0, #2
 800ced2:	3302      	addeq	r3, #2
 800ced4:	2800      	cmp	r0, #0
 800ced6:	db05      	blt.n	800cee4 <__hi0bits+0x38>
 800ced8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800cedc:	f103 0301 	add.w	r3, r3, #1
 800cee0:	bf08      	it	eq
 800cee2:	2320      	moveq	r3, #32
 800cee4:	4618      	mov	r0, r3
 800cee6:	4770      	bx	lr
 800cee8:	2300      	movs	r3, #0
 800ceea:	e7e4      	b.n	800ceb6 <__hi0bits+0xa>

0800ceec <__lo0bits>:
 800ceec:	6803      	ldr	r3, [r0, #0]
 800ceee:	f013 0207 	ands.w	r2, r3, #7
 800cef2:	d00c      	beq.n	800cf0e <__lo0bits+0x22>
 800cef4:	07d9      	lsls	r1, r3, #31
 800cef6:	d422      	bmi.n	800cf3e <__lo0bits+0x52>
 800cef8:	079a      	lsls	r2, r3, #30
 800cefa:	bf49      	itett	mi
 800cefc:	085b      	lsrmi	r3, r3, #1
 800cefe:	089b      	lsrpl	r3, r3, #2
 800cf00:	6003      	strmi	r3, [r0, #0]
 800cf02:	2201      	movmi	r2, #1
 800cf04:	bf5c      	itt	pl
 800cf06:	6003      	strpl	r3, [r0, #0]
 800cf08:	2202      	movpl	r2, #2
 800cf0a:	4610      	mov	r0, r2
 800cf0c:	4770      	bx	lr
 800cf0e:	b299      	uxth	r1, r3
 800cf10:	b909      	cbnz	r1, 800cf16 <__lo0bits+0x2a>
 800cf12:	0c1b      	lsrs	r3, r3, #16
 800cf14:	2210      	movs	r2, #16
 800cf16:	b2d9      	uxtb	r1, r3
 800cf18:	b909      	cbnz	r1, 800cf1e <__lo0bits+0x32>
 800cf1a:	3208      	adds	r2, #8
 800cf1c:	0a1b      	lsrs	r3, r3, #8
 800cf1e:	0719      	lsls	r1, r3, #28
 800cf20:	bf04      	itt	eq
 800cf22:	091b      	lsreq	r3, r3, #4
 800cf24:	3204      	addeq	r2, #4
 800cf26:	0799      	lsls	r1, r3, #30
 800cf28:	bf04      	itt	eq
 800cf2a:	089b      	lsreq	r3, r3, #2
 800cf2c:	3202      	addeq	r2, #2
 800cf2e:	07d9      	lsls	r1, r3, #31
 800cf30:	d403      	bmi.n	800cf3a <__lo0bits+0x4e>
 800cf32:	085b      	lsrs	r3, r3, #1
 800cf34:	f102 0201 	add.w	r2, r2, #1
 800cf38:	d003      	beq.n	800cf42 <__lo0bits+0x56>
 800cf3a:	6003      	str	r3, [r0, #0]
 800cf3c:	e7e5      	b.n	800cf0a <__lo0bits+0x1e>
 800cf3e:	2200      	movs	r2, #0
 800cf40:	e7e3      	b.n	800cf0a <__lo0bits+0x1e>
 800cf42:	2220      	movs	r2, #32
 800cf44:	e7e1      	b.n	800cf0a <__lo0bits+0x1e>
	...

0800cf48 <__i2b>:
 800cf48:	b510      	push	{r4, lr}
 800cf4a:	460c      	mov	r4, r1
 800cf4c:	2101      	movs	r1, #1
 800cf4e:	f7ff ff05 	bl	800cd5c <_Balloc>
 800cf52:	4602      	mov	r2, r0
 800cf54:	b928      	cbnz	r0, 800cf62 <__i2b+0x1a>
 800cf56:	4b05      	ldr	r3, [pc, #20]	; (800cf6c <__i2b+0x24>)
 800cf58:	4805      	ldr	r0, [pc, #20]	; (800cf70 <__i2b+0x28>)
 800cf5a:	f240 1145 	movw	r1, #325	; 0x145
 800cf5e:	f000 fcff 	bl	800d960 <__assert_func>
 800cf62:	2301      	movs	r3, #1
 800cf64:	6144      	str	r4, [r0, #20]
 800cf66:	6103      	str	r3, [r0, #16]
 800cf68:	bd10      	pop	{r4, pc}
 800cf6a:	bf00      	nop
 800cf6c:	0801fee8 	.word	0x0801fee8
 800cf70:	0801fef9 	.word	0x0801fef9

0800cf74 <__multiply>:
 800cf74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cf78:	4691      	mov	r9, r2
 800cf7a:	690a      	ldr	r2, [r1, #16]
 800cf7c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800cf80:	429a      	cmp	r2, r3
 800cf82:	bfb8      	it	lt
 800cf84:	460b      	movlt	r3, r1
 800cf86:	460c      	mov	r4, r1
 800cf88:	bfbc      	itt	lt
 800cf8a:	464c      	movlt	r4, r9
 800cf8c:	4699      	movlt	r9, r3
 800cf8e:	6927      	ldr	r7, [r4, #16]
 800cf90:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cf94:	68a3      	ldr	r3, [r4, #8]
 800cf96:	6861      	ldr	r1, [r4, #4]
 800cf98:	eb07 060a 	add.w	r6, r7, sl
 800cf9c:	42b3      	cmp	r3, r6
 800cf9e:	b085      	sub	sp, #20
 800cfa0:	bfb8      	it	lt
 800cfa2:	3101      	addlt	r1, #1
 800cfa4:	f7ff feda 	bl	800cd5c <_Balloc>
 800cfa8:	b930      	cbnz	r0, 800cfb8 <__multiply+0x44>
 800cfaa:	4602      	mov	r2, r0
 800cfac:	4b44      	ldr	r3, [pc, #272]	; (800d0c0 <__multiply+0x14c>)
 800cfae:	4845      	ldr	r0, [pc, #276]	; (800d0c4 <__multiply+0x150>)
 800cfb0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800cfb4:	f000 fcd4 	bl	800d960 <__assert_func>
 800cfb8:	f100 0514 	add.w	r5, r0, #20
 800cfbc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800cfc0:	462b      	mov	r3, r5
 800cfc2:	2200      	movs	r2, #0
 800cfc4:	4543      	cmp	r3, r8
 800cfc6:	d321      	bcc.n	800d00c <__multiply+0x98>
 800cfc8:	f104 0314 	add.w	r3, r4, #20
 800cfcc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800cfd0:	f109 0314 	add.w	r3, r9, #20
 800cfd4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800cfd8:	9202      	str	r2, [sp, #8]
 800cfda:	1b3a      	subs	r2, r7, r4
 800cfdc:	3a15      	subs	r2, #21
 800cfde:	f022 0203 	bic.w	r2, r2, #3
 800cfe2:	3204      	adds	r2, #4
 800cfe4:	f104 0115 	add.w	r1, r4, #21
 800cfe8:	428f      	cmp	r7, r1
 800cfea:	bf38      	it	cc
 800cfec:	2204      	movcc	r2, #4
 800cfee:	9201      	str	r2, [sp, #4]
 800cff0:	9a02      	ldr	r2, [sp, #8]
 800cff2:	9303      	str	r3, [sp, #12]
 800cff4:	429a      	cmp	r2, r3
 800cff6:	d80c      	bhi.n	800d012 <__multiply+0x9e>
 800cff8:	2e00      	cmp	r6, #0
 800cffa:	dd03      	ble.n	800d004 <__multiply+0x90>
 800cffc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d000:	2b00      	cmp	r3, #0
 800d002:	d05b      	beq.n	800d0bc <__multiply+0x148>
 800d004:	6106      	str	r6, [r0, #16]
 800d006:	b005      	add	sp, #20
 800d008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d00c:	f843 2b04 	str.w	r2, [r3], #4
 800d010:	e7d8      	b.n	800cfc4 <__multiply+0x50>
 800d012:	f8b3 a000 	ldrh.w	sl, [r3]
 800d016:	f1ba 0f00 	cmp.w	sl, #0
 800d01a:	d024      	beq.n	800d066 <__multiply+0xf2>
 800d01c:	f104 0e14 	add.w	lr, r4, #20
 800d020:	46a9      	mov	r9, r5
 800d022:	f04f 0c00 	mov.w	ip, #0
 800d026:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d02a:	f8d9 1000 	ldr.w	r1, [r9]
 800d02e:	fa1f fb82 	uxth.w	fp, r2
 800d032:	b289      	uxth	r1, r1
 800d034:	fb0a 110b 	mla	r1, sl, fp, r1
 800d038:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d03c:	f8d9 2000 	ldr.w	r2, [r9]
 800d040:	4461      	add	r1, ip
 800d042:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d046:	fb0a c20b 	mla	r2, sl, fp, ip
 800d04a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d04e:	b289      	uxth	r1, r1
 800d050:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d054:	4577      	cmp	r7, lr
 800d056:	f849 1b04 	str.w	r1, [r9], #4
 800d05a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d05e:	d8e2      	bhi.n	800d026 <__multiply+0xb2>
 800d060:	9a01      	ldr	r2, [sp, #4]
 800d062:	f845 c002 	str.w	ip, [r5, r2]
 800d066:	9a03      	ldr	r2, [sp, #12]
 800d068:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d06c:	3304      	adds	r3, #4
 800d06e:	f1b9 0f00 	cmp.w	r9, #0
 800d072:	d021      	beq.n	800d0b8 <__multiply+0x144>
 800d074:	6829      	ldr	r1, [r5, #0]
 800d076:	f104 0c14 	add.w	ip, r4, #20
 800d07a:	46ae      	mov	lr, r5
 800d07c:	f04f 0a00 	mov.w	sl, #0
 800d080:	f8bc b000 	ldrh.w	fp, [ip]
 800d084:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d088:	fb09 220b 	mla	r2, r9, fp, r2
 800d08c:	4452      	add	r2, sl
 800d08e:	b289      	uxth	r1, r1
 800d090:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d094:	f84e 1b04 	str.w	r1, [lr], #4
 800d098:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d09c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d0a0:	f8be 1000 	ldrh.w	r1, [lr]
 800d0a4:	fb09 110a 	mla	r1, r9, sl, r1
 800d0a8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d0ac:	4567      	cmp	r7, ip
 800d0ae:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d0b2:	d8e5      	bhi.n	800d080 <__multiply+0x10c>
 800d0b4:	9a01      	ldr	r2, [sp, #4]
 800d0b6:	50a9      	str	r1, [r5, r2]
 800d0b8:	3504      	adds	r5, #4
 800d0ba:	e799      	b.n	800cff0 <__multiply+0x7c>
 800d0bc:	3e01      	subs	r6, #1
 800d0be:	e79b      	b.n	800cff8 <__multiply+0x84>
 800d0c0:	0801fee8 	.word	0x0801fee8
 800d0c4:	0801fef9 	.word	0x0801fef9

0800d0c8 <__pow5mult>:
 800d0c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d0cc:	4615      	mov	r5, r2
 800d0ce:	f012 0203 	ands.w	r2, r2, #3
 800d0d2:	4606      	mov	r6, r0
 800d0d4:	460f      	mov	r7, r1
 800d0d6:	d007      	beq.n	800d0e8 <__pow5mult+0x20>
 800d0d8:	4c25      	ldr	r4, [pc, #148]	; (800d170 <__pow5mult+0xa8>)
 800d0da:	3a01      	subs	r2, #1
 800d0dc:	2300      	movs	r3, #0
 800d0de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d0e2:	f7ff fe9d 	bl	800ce20 <__multadd>
 800d0e6:	4607      	mov	r7, r0
 800d0e8:	10ad      	asrs	r5, r5, #2
 800d0ea:	d03d      	beq.n	800d168 <__pow5mult+0xa0>
 800d0ec:	69f4      	ldr	r4, [r6, #28]
 800d0ee:	b97c      	cbnz	r4, 800d110 <__pow5mult+0x48>
 800d0f0:	2010      	movs	r0, #16
 800d0f2:	f7ff fd7f 	bl	800cbf4 <malloc>
 800d0f6:	4602      	mov	r2, r0
 800d0f8:	61f0      	str	r0, [r6, #28]
 800d0fa:	b928      	cbnz	r0, 800d108 <__pow5mult+0x40>
 800d0fc:	4b1d      	ldr	r3, [pc, #116]	; (800d174 <__pow5mult+0xac>)
 800d0fe:	481e      	ldr	r0, [pc, #120]	; (800d178 <__pow5mult+0xb0>)
 800d100:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d104:	f000 fc2c 	bl	800d960 <__assert_func>
 800d108:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d10c:	6004      	str	r4, [r0, #0]
 800d10e:	60c4      	str	r4, [r0, #12]
 800d110:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d114:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d118:	b94c      	cbnz	r4, 800d12e <__pow5mult+0x66>
 800d11a:	f240 2171 	movw	r1, #625	; 0x271
 800d11e:	4630      	mov	r0, r6
 800d120:	f7ff ff12 	bl	800cf48 <__i2b>
 800d124:	2300      	movs	r3, #0
 800d126:	f8c8 0008 	str.w	r0, [r8, #8]
 800d12a:	4604      	mov	r4, r0
 800d12c:	6003      	str	r3, [r0, #0]
 800d12e:	f04f 0900 	mov.w	r9, #0
 800d132:	07eb      	lsls	r3, r5, #31
 800d134:	d50a      	bpl.n	800d14c <__pow5mult+0x84>
 800d136:	4639      	mov	r1, r7
 800d138:	4622      	mov	r2, r4
 800d13a:	4630      	mov	r0, r6
 800d13c:	f7ff ff1a 	bl	800cf74 <__multiply>
 800d140:	4639      	mov	r1, r7
 800d142:	4680      	mov	r8, r0
 800d144:	4630      	mov	r0, r6
 800d146:	f7ff fe49 	bl	800cddc <_Bfree>
 800d14a:	4647      	mov	r7, r8
 800d14c:	106d      	asrs	r5, r5, #1
 800d14e:	d00b      	beq.n	800d168 <__pow5mult+0xa0>
 800d150:	6820      	ldr	r0, [r4, #0]
 800d152:	b938      	cbnz	r0, 800d164 <__pow5mult+0x9c>
 800d154:	4622      	mov	r2, r4
 800d156:	4621      	mov	r1, r4
 800d158:	4630      	mov	r0, r6
 800d15a:	f7ff ff0b 	bl	800cf74 <__multiply>
 800d15e:	6020      	str	r0, [r4, #0]
 800d160:	f8c0 9000 	str.w	r9, [r0]
 800d164:	4604      	mov	r4, r0
 800d166:	e7e4      	b.n	800d132 <__pow5mult+0x6a>
 800d168:	4638      	mov	r0, r7
 800d16a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d16e:	bf00      	nop
 800d170:	08020048 	.word	0x08020048
 800d174:	0801fe79 	.word	0x0801fe79
 800d178:	0801fef9 	.word	0x0801fef9

0800d17c <__lshift>:
 800d17c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d180:	460c      	mov	r4, r1
 800d182:	6849      	ldr	r1, [r1, #4]
 800d184:	6923      	ldr	r3, [r4, #16]
 800d186:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d18a:	68a3      	ldr	r3, [r4, #8]
 800d18c:	4607      	mov	r7, r0
 800d18e:	4691      	mov	r9, r2
 800d190:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d194:	f108 0601 	add.w	r6, r8, #1
 800d198:	42b3      	cmp	r3, r6
 800d19a:	db0b      	blt.n	800d1b4 <__lshift+0x38>
 800d19c:	4638      	mov	r0, r7
 800d19e:	f7ff fddd 	bl	800cd5c <_Balloc>
 800d1a2:	4605      	mov	r5, r0
 800d1a4:	b948      	cbnz	r0, 800d1ba <__lshift+0x3e>
 800d1a6:	4602      	mov	r2, r0
 800d1a8:	4b28      	ldr	r3, [pc, #160]	; (800d24c <__lshift+0xd0>)
 800d1aa:	4829      	ldr	r0, [pc, #164]	; (800d250 <__lshift+0xd4>)
 800d1ac:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d1b0:	f000 fbd6 	bl	800d960 <__assert_func>
 800d1b4:	3101      	adds	r1, #1
 800d1b6:	005b      	lsls	r3, r3, #1
 800d1b8:	e7ee      	b.n	800d198 <__lshift+0x1c>
 800d1ba:	2300      	movs	r3, #0
 800d1bc:	f100 0114 	add.w	r1, r0, #20
 800d1c0:	f100 0210 	add.w	r2, r0, #16
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	4553      	cmp	r3, sl
 800d1c8:	db33      	blt.n	800d232 <__lshift+0xb6>
 800d1ca:	6920      	ldr	r0, [r4, #16]
 800d1cc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d1d0:	f104 0314 	add.w	r3, r4, #20
 800d1d4:	f019 091f 	ands.w	r9, r9, #31
 800d1d8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d1dc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d1e0:	d02b      	beq.n	800d23a <__lshift+0xbe>
 800d1e2:	f1c9 0e20 	rsb	lr, r9, #32
 800d1e6:	468a      	mov	sl, r1
 800d1e8:	2200      	movs	r2, #0
 800d1ea:	6818      	ldr	r0, [r3, #0]
 800d1ec:	fa00 f009 	lsl.w	r0, r0, r9
 800d1f0:	4310      	orrs	r0, r2
 800d1f2:	f84a 0b04 	str.w	r0, [sl], #4
 800d1f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800d1fa:	459c      	cmp	ip, r3
 800d1fc:	fa22 f20e 	lsr.w	r2, r2, lr
 800d200:	d8f3      	bhi.n	800d1ea <__lshift+0x6e>
 800d202:	ebac 0304 	sub.w	r3, ip, r4
 800d206:	3b15      	subs	r3, #21
 800d208:	f023 0303 	bic.w	r3, r3, #3
 800d20c:	3304      	adds	r3, #4
 800d20e:	f104 0015 	add.w	r0, r4, #21
 800d212:	4584      	cmp	ip, r0
 800d214:	bf38      	it	cc
 800d216:	2304      	movcc	r3, #4
 800d218:	50ca      	str	r2, [r1, r3]
 800d21a:	b10a      	cbz	r2, 800d220 <__lshift+0xa4>
 800d21c:	f108 0602 	add.w	r6, r8, #2
 800d220:	3e01      	subs	r6, #1
 800d222:	4638      	mov	r0, r7
 800d224:	612e      	str	r6, [r5, #16]
 800d226:	4621      	mov	r1, r4
 800d228:	f7ff fdd8 	bl	800cddc <_Bfree>
 800d22c:	4628      	mov	r0, r5
 800d22e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d232:	f842 0f04 	str.w	r0, [r2, #4]!
 800d236:	3301      	adds	r3, #1
 800d238:	e7c5      	b.n	800d1c6 <__lshift+0x4a>
 800d23a:	3904      	subs	r1, #4
 800d23c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d240:	f841 2f04 	str.w	r2, [r1, #4]!
 800d244:	459c      	cmp	ip, r3
 800d246:	d8f9      	bhi.n	800d23c <__lshift+0xc0>
 800d248:	e7ea      	b.n	800d220 <__lshift+0xa4>
 800d24a:	bf00      	nop
 800d24c:	0801fee8 	.word	0x0801fee8
 800d250:	0801fef9 	.word	0x0801fef9

0800d254 <__mcmp>:
 800d254:	b530      	push	{r4, r5, lr}
 800d256:	6902      	ldr	r2, [r0, #16]
 800d258:	690c      	ldr	r4, [r1, #16]
 800d25a:	1b12      	subs	r2, r2, r4
 800d25c:	d10e      	bne.n	800d27c <__mcmp+0x28>
 800d25e:	f100 0314 	add.w	r3, r0, #20
 800d262:	3114      	adds	r1, #20
 800d264:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d268:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d26c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d270:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d274:	42a5      	cmp	r5, r4
 800d276:	d003      	beq.n	800d280 <__mcmp+0x2c>
 800d278:	d305      	bcc.n	800d286 <__mcmp+0x32>
 800d27a:	2201      	movs	r2, #1
 800d27c:	4610      	mov	r0, r2
 800d27e:	bd30      	pop	{r4, r5, pc}
 800d280:	4283      	cmp	r3, r0
 800d282:	d3f3      	bcc.n	800d26c <__mcmp+0x18>
 800d284:	e7fa      	b.n	800d27c <__mcmp+0x28>
 800d286:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d28a:	e7f7      	b.n	800d27c <__mcmp+0x28>

0800d28c <__mdiff>:
 800d28c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d290:	460c      	mov	r4, r1
 800d292:	4606      	mov	r6, r0
 800d294:	4611      	mov	r1, r2
 800d296:	4620      	mov	r0, r4
 800d298:	4690      	mov	r8, r2
 800d29a:	f7ff ffdb 	bl	800d254 <__mcmp>
 800d29e:	1e05      	subs	r5, r0, #0
 800d2a0:	d110      	bne.n	800d2c4 <__mdiff+0x38>
 800d2a2:	4629      	mov	r1, r5
 800d2a4:	4630      	mov	r0, r6
 800d2a6:	f7ff fd59 	bl	800cd5c <_Balloc>
 800d2aa:	b930      	cbnz	r0, 800d2ba <__mdiff+0x2e>
 800d2ac:	4b3a      	ldr	r3, [pc, #232]	; (800d398 <__mdiff+0x10c>)
 800d2ae:	4602      	mov	r2, r0
 800d2b0:	f240 2137 	movw	r1, #567	; 0x237
 800d2b4:	4839      	ldr	r0, [pc, #228]	; (800d39c <__mdiff+0x110>)
 800d2b6:	f000 fb53 	bl	800d960 <__assert_func>
 800d2ba:	2301      	movs	r3, #1
 800d2bc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d2c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d2c4:	bfa4      	itt	ge
 800d2c6:	4643      	movge	r3, r8
 800d2c8:	46a0      	movge	r8, r4
 800d2ca:	4630      	mov	r0, r6
 800d2cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d2d0:	bfa6      	itte	ge
 800d2d2:	461c      	movge	r4, r3
 800d2d4:	2500      	movge	r5, #0
 800d2d6:	2501      	movlt	r5, #1
 800d2d8:	f7ff fd40 	bl	800cd5c <_Balloc>
 800d2dc:	b920      	cbnz	r0, 800d2e8 <__mdiff+0x5c>
 800d2de:	4b2e      	ldr	r3, [pc, #184]	; (800d398 <__mdiff+0x10c>)
 800d2e0:	4602      	mov	r2, r0
 800d2e2:	f240 2145 	movw	r1, #581	; 0x245
 800d2e6:	e7e5      	b.n	800d2b4 <__mdiff+0x28>
 800d2e8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d2ec:	6926      	ldr	r6, [r4, #16]
 800d2ee:	60c5      	str	r5, [r0, #12]
 800d2f0:	f104 0914 	add.w	r9, r4, #20
 800d2f4:	f108 0514 	add.w	r5, r8, #20
 800d2f8:	f100 0e14 	add.w	lr, r0, #20
 800d2fc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d300:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d304:	f108 0210 	add.w	r2, r8, #16
 800d308:	46f2      	mov	sl, lr
 800d30a:	2100      	movs	r1, #0
 800d30c:	f859 3b04 	ldr.w	r3, [r9], #4
 800d310:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d314:	fa11 f88b 	uxtah	r8, r1, fp
 800d318:	b299      	uxth	r1, r3
 800d31a:	0c1b      	lsrs	r3, r3, #16
 800d31c:	eba8 0801 	sub.w	r8, r8, r1
 800d320:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d324:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d328:	fa1f f888 	uxth.w	r8, r8
 800d32c:	1419      	asrs	r1, r3, #16
 800d32e:	454e      	cmp	r6, r9
 800d330:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d334:	f84a 3b04 	str.w	r3, [sl], #4
 800d338:	d8e8      	bhi.n	800d30c <__mdiff+0x80>
 800d33a:	1b33      	subs	r3, r6, r4
 800d33c:	3b15      	subs	r3, #21
 800d33e:	f023 0303 	bic.w	r3, r3, #3
 800d342:	3304      	adds	r3, #4
 800d344:	3415      	adds	r4, #21
 800d346:	42a6      	cmp	r6, r4
 800d348:	bf38      	it	cc
 800d34a:	2304      	movcc	r3, #4
 800d34c:	441d      	add	r5, r3
 800d34e:	4473      	add	r3, lr
 800d350:	469e      	mov	lr, r3
 800d352:	462e      	mov	r6, r5
 800d354:	4566      	cmp	r6, ip
 800d356:	d30e      	bcc.n	800d376 <__mdiff+0xea>
 800d358:	f10c 0203 	add.w	r2, ip, #3
 800d35c:	1b52      	subs	r2, r2, r5
 800d35e:	f022 0203 	bic.w	r2, r2, #3
 800d362:	3d03      	subs	r5, #3
 800d364:	45ac      	cmp	ip, r5
 800d366:	bf38      	it	cc
 800d368:	2200      	movcc	r2, #0
 800d36a:	4413      	add	r3, r2
 800d36c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d370:	b17a      	cbz	r2, 800d392 <__mdiff+0x106>
 800d372:	6107      	str	r7, [r0, #16]
 800d374:	e7a4      	b.n	800d2c0 <__mdiff+0x34>
 800d376:	f856 8b04 	ldr.w	r8, [r6], #4
 800d37a:	fa11 f288 	uxtah	r2, r1, r8
 800d37e:	1414      	asrs	r4, r2, #16
 800d380:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d384:	b292      	uxth	r2, r2
 800d386:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d38a:	f84e 2b04 	str.w	r2, [lr], #4
 800d38e:	1421      	asrs	r1, r4, #16
 800d390:	e7e0      	b.n	800d354 <__mdiff+0xc8>
 800d392:	3f01      	subs	r7, #1
 800d394:	e7ea      	b.n	800d36c <__mdiff+0xe0>
 800d396:	bf00      	nop
 800d398:	0801fee8 	.word	0x0801fee8
 800d39c:	0801fef9 	.word	0x0801fef9

0800d3a0 <__d2b>:
 800d3a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d3a4:	460f      	mov	r7, r1
 800d3a6:	2101      	movs	r1, #1
 800d3a8:	ec59 8b10 	vmov	r8, r9, d0
 800d3ac:	4616      	mov	r6, r2
 800d3ae:	f7ff fcd5 	bl	800cd5c <_Balloc>
 800d3b2:	4604      	mov	r4, r0
 800d3b4:	b930      	cbnz	r0, 800d3c4 <__d2b+0x24>
 800d3b6:	4602      	mov	r2, r0
 800d3b8:	4b24      	ldr	r3, [pc, #144]	; (800d44c <__d2b+0xac>)
 800d3ba:	4825      	ldr	r0, [pc, #148]	; (800d450 <__d2b+0xb0>)
 800d3bc:	f240 310f 	movw	r1, #783	; 0x30f
 800d3c0:	f000 face 	bl	800d960 <__assert_func>
 800d3c4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d3c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d3cc:	bb2d      	cbnz	r5, 800d41a <__d2b+0x7a>
 800d3ce:	9301      	str	r3, [sp, #4]
 800d3d0:	f1b8 0300 	subs.w	r3, r8, #0
 800d3d4:	d026      	beq.n	800d424 <__d2b+0x84>
 800d3d6:	4668      	mov	r0, sp
 800d3d8:	9300      	str	r3, [sp, #0]
 800d3da:	f7ff fd87 	bl	800ceec <__lo0bits>
 800d3de:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d3e2:	b1e8      	cbz	r0, 800d420 <__d2b+0x80>
 800d3e4:	f1c0 0320 	rsb	r3, r0, #32
 800d3e8:	fa02 f303 	lsl.w	r3, r2, r3
 800d3ec:	430b      	orrs	r3, r1
 800d3ee:	40c2      	lsrs	r2, r0
 800d3f0:	6163      	str	r3, [r4, #20]
 800d3f2:	9201      	str	r2, [sp, #4]
 800d3f4:	9b01      	ldr	r3, [sp, #4]
 800d3f6:	61a3      	str	r3, [r4, #24]
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	bf14      	ite	ne
 800d3fc:	2202      	movne	r2, #2
 800d3fe:	2201      	moveq	r2, #1
 800d400:	6122      	str	r2, [r4, #16]
 800d402:	b1bd      	cbz	r5, 800d434 <__d2b+0x94>
 800d404:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d408:	4405      	add	r5, r0
 800d40a:	603d      	str	r5, [r7, #0]
 800d40c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d410:	6030      	str	r0, [r6, #0]
 800d412:	4620      	mov	r0, r4
 800d414:	b003      	add	sp, #12
 800d416:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d41a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d41e:	e7d6      	b.n	800d3ce <__d2b+0x2e>
 800d420:	6161      	str	r1, [r4, #20]
 800d422:	e7e7      	b.n	800d3f4 <__d2b+0x54>
 800d424:	a801      	add	r0, sp, #4
 800d426:	f7ff fd61 	bl	800ceec <__lo0bits>
 800d42a:	9b01      	ldr	r3, [sp, #4]
 800d42c:	6163      	str	r3, [r4, #20]
 800d42e:	3020      	adds	r0, #32
 800d430:	2201      	movs	r2, #1
 800d432:	e7e5      	b.n	800d400 <__d2b+0x60>
 800d434:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d438:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d43c:	6038      	str	r0, [r7, #0]
 800d43e:	6918      	ldr	r0, [r3, #16]
 800d440:	f7ff fd34 	bl	800ceac <__hi0bits>
 800d444:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d448:	e7e2      	b.n	800d410 <__d2b+0x70>
 800d44a:	bf00      	nop
 800d44c:	0801fee8 	.word	0x0801fee8
 800d450:	0801fef9 	.word	0x0801fef9

0800d454 <__sfputc_r>:
 800d454:	6893      	ldr	r3, [r2, #8]
 800d456:	3b01      	subs	r3, #1
 800d458:	2b00      	cmp	r3, #0
 800d45a:	b410      	push	{r4}
 800d45c:	6093      	str	r3, [r2, #8]
 800d45e:	da08      	bge.n	800d472 <__sfputc_r+0x1e>
 800d460:	6994      	ldr	r4, [r2, #24]
 800d462:	42a3      	cmp	r3, r4
 800d464:	db01      	blt.n	800d46a <__sfputc_r+0x16>
 800d466:	290a      	cmp	r1, #10
 800d468:	d103      	bne.n	800d472 <__sfputc_r+0x1e>
 800d46a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d46e:	f7fe bbd8 	b.w	800bc22 <__swbuf_r>
 800d472:	6813      	ldr	r3, [r2, #0]
 800d474:	1c58      	adds	r0, r3, #1
 800d476:	6010      	str	r0, [r2, #0]
 800d478:	7019      	strb	r1, [r3, #0]
 800d47a:	4608      	mov	r0, r1
 800d47c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d480:	4770      	bx	lr

0800d482 <__sfputs_r>:
 800d482:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d484:	4606      	mov	r6, r0
 800d486:	460f      	mov	r7, r1
 800d488:	4614      	mov	r4, r2
 800d48a:	18d5      	adds	r5, r2, r3
 800d48c:	42ac      	cmp	r4, r5
 800d48e:	d101      	bne.n	800d494 <__sfputs_r+0x12>
 800d490:	2000      	movs	r0, #0
 800d492:	e007      	b.n	800d4a4 <__sfputs_r+0x22>
 800d494:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d498:	463a      	mov	r2, r7
 800d49a:	4630      	mov	r0, r6
 800d49c:	f7ff ffda 	bl	800d454 <__sfputc_r>
 800d4a0:	1c43      	adds	r3, r0, #1
 800d4a2:	d1f3      	bne.n	800d48c <__sfputs_r+0xa>
 800d4a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d4a8 <_vfiprintf_r>:
 800d4a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4ac:	460d      	mov	r5, r1
 800d4ae:	b09d      	sub	sp, #116	; 0x74
 800d4b0:	4614      	mov	r4, r2
 800d4b2:	4698      	mov	r8, r3
 800d4b4:	4606      	mov	r6, r0
 800d4b6:	b118      	cbz	r0, 800d4c0 <_vfiprintf_r+0x18>
 800d4b8:	6a03      	ldr	r3, [r0, #32]
 800d4ba:	b90b      	cbnz	r3, 800d4c0 <_vfiprintf_r+0x18>
 800d4bc:	f7fe fa1c 	bl	800b8f8 <__sinit>
 800d4c0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d4c2:	07d9      	lsls	r1, r3, #31
 800d4c4:	d405      	bmi.n	800d4d2 <_vfiprintf_r+0x2a>
 800d4c6:	89ab      	ldrh	r3, [r5, #12]
 800d4c8:	059a      	lsls	r2, r3, #22
 800d4ca:	d402      	bmi.n	800d4d2 <_vfiprintf_r+0x2a>
 800d4cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d4ce:	f7fe fcba 	bl	800be46 <__retarget_lock_acquire_recursive>
 800d4d2:	89ab      	ldrh	r3, [r5, #12]
 800d4d4:	071b      	lsls	r3, r3, #28
 800d4d6:	d501      	bpl.n	800d4dc <_vfiprintf_r+0x34>
 800d4d8:	692b      	ldr	r3, [r5, #16]
 800d4da:	b99b      	cbnz	r3, 800d504 <_vfiprintf_r+0x5c>
 800d4dc:	4629      	mov	r1, r5
 800d4de:	4630      	mov	r0, r6
 800d4e0:	f7fe fbdc 	bl	800bc9c <__swsetup_r>
 800d4e4:	b170      	cbz	r0, 800d504 <_vfiprintf_r+0x5c>
 800d4e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d4e8:	07dc      	lsls	r4, r3, #31
 800d4ea:	d504      	bpl.n	800d4f6 <_vfiprintf_r+0x4e>
 800d4ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d4f0:	b01d      	add	sp, #116	; 0x74
 800d4f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4f6:	89ab      	ldrh	r3, [r5, #12]
 800d4f8:	0598      	lsls	r0, r3, #22
 800d4fa:	d4f7      	bmi.n	800d4ec <_vfiprintf_r+0x44>
 800d4fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d4fe:	f7fe fca3 	bl	800be48 <__retarget_lock_release_recursive>
 800d502:	e7f3      	b.n	800d4ec <_vfiprintf_r+0x44>
 800d504:	2300      	movs	r3, #0
 800d506:	9309      	str	r3, [sp, #36]	; 0x24
 800d508:	2320      	movs	r3, #32
 800d50a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d50e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d512:	2330      	movs	r3, #48	; 0x30
 800d514:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800d6c8 <_vfiprintf_r+0x220>
 800d518:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d51c:	f04f 0901 	mov.w	r9, #1
 800d520:	4623      	mov	r3, r4
 800d522:	469a      	mov	sl, r3
 800d524:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d528:	b10a      	cbz	r2, 800d52e <_vfiprintf_r+0x86>
 800d52a:	2a25      	cmp	r2, #37	; 0x25
 800d52c:	d1f9      	bne.n	800d522 <_vfiprintf_r+0x7a>
 800d52e:	ebba 0b04 	subs.w	fp, sl, r4
 800d532:	d00b      	beq.n	800d54c <_vfiprintf_r+0xa4>
 800d534:	465b      	mov	r3, fp
 800d536:	4622      	mov	r2, r4
 800d538:	4629      	mov	r1, r5
 800d53a:	4630      	mov	r0, r6
 800d53c:	f7ff ffa1 	bl	800d482 <__sfputs_r>
 800d540:	3001      	adds	r0, #1
 800d542:	f000 80a9 	beq.w	800d698 <_vfiprintf_r+0x1f0>
 800d546:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d548:	445a      	add	r2, fp
 800d54a:	9209      	str	r2, [sp, #36]	; 0x24
 800d54c:	f89a 3000 	ldrb.w	r3, [sl]
 800d550:	2b00      	cmp	r3, #0
 800d552:	f000 80a1 	beq.w	800d698 <_vfiprintf_r+0x1f0>
 800d556:	2300      	movs	r3, #0
 800d558:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800d55c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d560:	f10a 0a01 	add.w	sl, sl, #1
 800d564:	9304      	str	r3, [sp, #16]
 800d566:	9307      	str	r3, [sp, #28]
 800d568:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d56c:	931a      	str	r3, [sp, #104]	; 0x68
 800d56e:	4654      	mov	r4, sl
 800d570:	2205      	movs	r2, #5
 800d572:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d576:	4854      	ldr	r0, [pc, #336]	; (800d6c8 <_vfiprintf_r+0x220>)
 800d578:	f7f2 fe3a 	bl	80001f0 <memchr>
 800d57c:	9a04      	ldr	r2, [sp, #16]
 800d57e:	b9d8      	cbnz	r0, 800d5b8 <_vfiprintf_r+0x110>
 800d580:	06d1      	lsls	r1, r2, #27
 800d582:	bf44      	itt	mi
 800d584:	2320      	movmi	r3, #32
 800d586:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d58a:	0713      	lsls	r3, r2, #28
 800d58c:	bf44      	itt	mi
 800d58e:	232b      	movmi	r3, #43	; 0x2b
 800d590:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d594:	f89a 3000 	ldrb.w	r3, [sl]
 800d598:	2b2a      	cmp	r3, #42	; 0x2a
 800d59a:	d015      	beq.n	800d5c8 <_vfiprintf_r+0x120>
 800d59c:	9a07      	ldr	r2, [sp, #28]
 800d59e:	4654      	mov	r4, sl
 800d5a0:	2000      	movs	r0, #0
 800d5a2:	f04f 0c0a 	mov.w	ip, #10
 800d5a6:	4621      	mov	r1, r4
 800d5a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d5ac:	3b30      	subs	r3, #48	; 0x30
 800d5ae:	2b09      	cmp	r3, #9
 800d5b0:	d94d      	bls.n	800d64e <_vfiprintf_r+0x1a6>
 800d5b2:	b1b0      	cbz	r0, 800d5e2 <_vfiprintf_r+0x13a>
 800d5b4:	9207      	str	r2, [sp, #28]
 800d5b6:	e014      	b.n	800d5e2 <_vfiprintf_r+0x13a>
 800d5b8:	eba0 0308 	sub.w	r3, r0, r8
 800d5bc:	fa09 f303 	lsl.w	r3, r9, r3
 800d5c0:	4313      	orrs	r3, r2
 800d5c2:	9304      	str	r3, [sp, #16]
 800d5c4:	46a2      	mov	sl, r4
 800d5c6:	e7d2      	b.n	800d56e <_vfiprintf_r+0xc6>
 800d5c8:	9b03      	ldr	r3, [sp, #12]
 800d5ca:	1d19      	adds	r1, r3, #4
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	9103      	str	r1, [sp, #12]
 800d5d0:	2b00      	cmp	r3, #0
 800d5d2:	bfbb      	ittet	lt
 800d5d4:	425b      	neglt	r3, r3
 800d5d6:	f042 0202 	orrlt.w	r2, r2, #2
 800d5da:	9307      	strge	r3, [sp, #28]
 800d5dc:	9307      	strlt	r3, [sp, #28]
 800d5de:	bfb8      	it	lt
 800d5e0:	9204      	strlt	r2, [sp, #16]
 800d5e2:	7823      	ldrb	r3, [r4, #0]
 800d5e4:	2b2e      	cmp	r3, #46	; 0x2e
 800d5e6:	d10c      	bne.n	800d602 <_vfiprintf_r+0x15a>
 800d5e8:	7863      	ldrb	r3, [r4, #1]
 800d5ea:	2b2a      	cmp	r3, #42	; 0x2a
 800d5ec:	d134      	bne.n	800d658 <_vfiprintf_r+0x1b0>
 800d5ee:	9b03      	ldr	r3, [sp, #12]
 800d5f0:	1d1a      	adds	r2, r3, #4
 800d5f2:	681b      	ldr	r3, [r3, #0]
 800d5f4:	9203      	str	r2, [sp, #12]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	bfb8      	it	lt
 800d5fa:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800d5fe:	3402      	adds	r4, #2
 800d600:	9305      	str	r3, [sp, #20]
 800d602:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800d6d8 <_vfiprintf_r+0x230>
 800d606:	7821      	ldrb	r1, [r4, #0]
 800d608:	2203      	movs	r2, #3
 800d60a:	4650      	mov	r0, sl
 800d60c:	f7f2 fdf0 	bl	80001f0 <memchr>
 800d610:	b138      	cbz	r0, 800d622 <_vfiprintf_r+0x17a>
 800d612:	9b04      	ldr	r3, [sp, #16]
 800d614:	eba0 000a 	sub.w	r0, r0, sl
 800d618:	2240      	movs	r2, #64	; 0x40
 800d61a:	4082      	lsls	r2, r0
 800d61c:	4313      	orrs	r3, r2
 800d61e:	3401      	adds	r4, #1
 800d620:	9304      	str	r3, [sp, #16]
 800d622:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d626:	4829      	ldr	r0, [pc, #164]	; (800d6cc <_vfiprintf_r+0x224>)
 800d628:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d62c:	2206      	movs	r2, #6
 800d62e:	f7f2 fddf 	bl	80001f0 <memchr>
 800d632:	2800      	cmp	r0, #0
 800d634:	d03f      	beq.n	800d6b6 <_vfiprintf_r+0x20e>
 800d636:	4b26      	ldr	r3, [pc, #152]	; (800d6d0 <_vfiprintf_r+0x228>)
 800d638:	bb1b      	cbnz	r3, 800d682 <_vfiprintf_r+0x1da>
 800d63a:	9b03      	ldr	r3, [sp, #12]
 800d63c:	3307      	adds	r3, #7
 800d63e:	f023 0307 	bic.w	r3, r3, #7
 800d642:	3308      	adds	r3, #8
 800d644:	9303      	str	r3, [sp, #12]
 800d646:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d648:	443b      	add	r3, r7
 800d64a:	9309      	str	r3, [sp, #36]	; 0x24
 800d64c:	e768      	b.n	800d520 <_vfiprintf_r+0x78>
 800d64e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d652:	460c      	mov	r4, r1
 800d654:	2001      	movs	r0, #1
 800d656:	e7a6      	b.n	800d5a6 <_vfiprintf_r+0xfe>
 800d658:	2300      	movs	r3, #0
 800d65a:	3401      	adds	r4, #1
 800d65c:	9305      	str	r3, [sp, #20]
 800d65e:	4619      	mov	r1, r3
 800d660:	f04f 0c0a 	mov.w	ip, #10
 800d664:	4620      	mov	r0, r4
 800d666:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d66a:	3a30      	subs	r2, #48	; 0x30
 800d66c:	2a09      	cmp	r2, #9
 800d66e:	d903      	bls.n	800d678 <_vfiprintf_r+0x1d0>
 800d670:	2b00      	cmp	r3, #0
 800d672:	d0c6      	beq.n	800d602 <_vfiprintf_r+0x15a>
 800d674:	9105      	str	r1, [sp, #20]
 800d676:	e7c4      	b.n	800d602 <_vfiprintf_r+0x15a>
 800d678:	fb0c 2101 	mla	r1, ip, r1, r2
 800d67c:	4604      	mov	r4, r0
 800d67e:	2301      	movs	r3, #1
 800d680:	e7f0      	b.n	800d664 <_vfiprintf_r+0x1bc>
 800d682:	ab03      	add	r3, sp, #12
 800d684:	9300      	str	r3, [sp, #0]
 800d686:	462a      	mov	r2, r5
 800d688:	4b12      	ldr	r3, [pc, #72]	; (800d6d4 <_vfiprintf_r+0x22c>)
 800d68a:	a904      	add	r1, sp, #16
 800d68c:	4630      	mov	r0, r6
 800d68e:	f7fd fce1 	bl	800b054 <_printf_float>
 800d692:	4607      	mov	r7, r0
 800d694:	1c78      	adds	r0, r7, #1
 800d696:	d1d6      	bne.n	800d646 <_vfiprintf_r+0x19e>
 800d698:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d69a:	07d9      	lsls	r1, r3, #31
 800d69c:	d405      	bmi.n	800d6aa <_vfiprintf_r+0x202>
 800d69e:	89ab      	ldrh	r3, [r5, #12]
 800d6a0:	059a      	lsls	r2, r3, #22
 800d6a2:	d402      	bmi.n	800d6aa <_vfiprintf_r+0x202>
 800d6a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d6a6:	f7fe fbcf 	bl	800be48 <__retarget_lock_release_recursive>
 800d6aa:	89ab      	ldrh	r3, [r5, #12]
 800d6ac:	065b      	lsls	r3, r3, #25
 800d6ae:	f53f af1d 	bmi.w	800d4ec <_vfiprintf_r+0x44>
 800d6b2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d6b4:	e71c      	b.n	800d4f0 <_vfiprintf_r+0x48>
 800d6b6:	ab03      	add	r3, sp, #12
 800d6b8:	9300      	str	r3, [sp, #0]
 800d6ba:	462a      	mov	r2, r5
 800d6bc:	4b05      	ldr	r3, [pc, #20]	; (800d6d4 <_vfiprintf_r+0x22c>)
 800d6be:	a904      	add	r1, sp, #16
 800d6c0:	4630      	mov	r0, r6
 800d6c2:	f7fd ff6b 	bl	800b59c <_printf_i>
 800d6c6:	e7e4      	b.n	800d692 <_vfiprintf_r+0x1ea>
 800d6c8:	08020054 	.word	0x08020054
 800d6cc:	0802005e 	.word	0x0802005e
 800d6d0:	0800b055 	.word	0x0800b055
 800d6d4:	0800d483 	.word	0x0800d483
 800d6d8:	0802005a 	.word	0x0802005a

0800d6dc <__sflush_r>:
 800d6dc:	898a      	ldrh	r2, [r1, #12]
 800d6de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d6e2:	4605      	mov	r5, r0
 800d6e4:	0710      	lsls	r0, r2, #28
 800d6e6:	460c      	mov	r4, r1
 800d6e8:	d458      	bmi.n	800d79c <__sflush_r+0xc0>
 800d6ea:	684b      	ldr	r3, [r1, #4]
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	dc05      	bgt.n	800d6fc <__sflush_r+0x20>
 800d6f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	dc02      	bgt.n	800d6fc <__sflush_r+0x20>
 800d6f6:	2000      	movs	r0, #0
 800d6f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d6fe:	2e00      	cmp	r6, #0
 800d700:	d0f9      	beq.n	800d6f6 <__sflush_r+0x1a>
 800d702:	2300      	movs	r3, #0
 800d704:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d708:	682f      	ldr	r7, [r5, #0]
 800d70a:	6a21      	ldr	r1, [r4, #32]
 800d70c:	602b      	str	r3, [r5, #0]
 800d70e:	d032      	beq.n	800d776 <__sflush_r+0x9a>
 800d710:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d712:	89a3      	ldrh	r3, [r4, #12]
 800d714:	075a      	lsls	r2, r3, #29
 800d716:	d505      	bpl.n	800d724 <__sflush_r+0x48>
 800d718:	6863      	ldr	r3, [r4, #4]
 800d71a:	1ac0      	subs	r0, r0, r3
 800d71c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d71e:	b10b      	cbz	r3, 800d724 <__sflush_r+0x48>
 800d720:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d722:	1ac0      	subs	r0, r0, r3
 800d724:	2300      	movs	r3, #0
 800d726:	4602      	mov	r2, r0
 800d728:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d72a:	6a21      	ldr	r1, [r4, #32]
 800d72c:	4628      	mov	r0, r5
 800d72e:	47b0      	blx	r6
 800d730:	1c43      	adds	r3, r0, #1
 800d732:	89a3      	ldrh	r3, [r4, #12]
 800d734:	d106      	bne.n	800d744 <__sflush_r+0x68>
 800d736:	6829      	ldr	r1, [r5, #0]
 800d738:	291d      	cmp	r1, #29
 800d73a:	d82b      	bhi.n	800d794 <__sflush_r+0xb8>
 800d73c:	4a29      	ldr	r2, [pc, #164]	; (800d7e4 <__sflush_r+0x108>)
 800d73e:	410a      	asrs	r2, r1
 800d740:	07d6      	lsls	r6, r2, #31
 800d742:	d427      	bmi.n	800d794 <__sflush_r+0xb8>
 800d744:	2200      	movs	r2, #0
 800d746:	6062      	str	r2, [r4, #4]
 800d748:	04d9      	lsls	r1, r3, #19
 800d74a:	6922      	ldr	r2, [r4, #16]
 800d74c:	6022      	str	r2, [r4, #0]
 800d74e:	d504      	bpl.n	800d75a <__sflush_r+0x7e>
 800d750:	1c42      	adds	r2, r0, #1
 800d752:	d101      	bne.n	800d758 <__sflush_r+0x7c>
 800d754:	682b      	ldr	r3, [r5, #0]
 800d756:	b903      	cbnz	r3, 800d75a <__sflush_r+0x7e>
 800d758:	6560      	str	r0, [r4, #84]	; 0x54
 800d75a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d75c:	602f      	str	r7, [r5, #0]
 800d75e:	2900      	cmp	r1, #0
 800d760:	d0c9      	beq.n	800d6f6 <__sflush_r+0x1a>
 800d762:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d766:	4299      	cmp	r1, r3
 800d768:	d002      	beq.n	800d770 <__sflush_r+0x94>
 800d76a:	4628      	mov	r0, r5
 800d76c:	f7ff f9f6 	bl	800cb5c <_free_r>
 800d770:	2000      	movs	r0, #0
 800d772:	6360      	str	r0, [r4, #52]	; 0x34
 800d774:	e7c0      	b.n	800d6f8 <__sflush_r+0x1c>
 800d776:	2301      	movs	r3, #1
 800d778:	4628      	mov	r0, r5
 800d77a:	47b0      	blx	r6
 800d77c:	1c41      	adds	r1, r0, #1
 800d77e:	d1c8      	bne.n	800d712 <__sflush_r+0x36>
 800d780:	682b      	ldr	r3, [r5, #0]
 800d782:	2b00      	cmp	r3, #0
 800d784:	d0c5      	beq.n	800d712 <__sflush_r+0x36>
 800d786:	2b1d      	cmp	r3, #29
 800d788:	d001      	beq.n	800d78e <__sflush_r+0xb2>
 800d78a:	2b16      	cmp	r3, #22
 800d78c:	d101      	bne.n	800d792 <__sflush_r+0xb6>
 800d78e:	602f      	str	r7, [r5, #0]
 800d790:	e7b1      	b.n	800d6f6 <__sflush_r+0x1a>
 800d792:	89a3      	ldrh	r3, [r4, #12]
 800d794:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d798:	81a3      	strh	r3, [r4, #12]
 800d79a:	e7ad      	b.n	800d6f8 <__sflush_r+0x1c>
 800d79c:	690f      	ldr	r7, [r1, #16]
 800d79e:	2f00      	cmp	r7, #0
 800d7a0:	d0a9      	beq.n	800d6f6 <__sflush_r+0x1a>
 800d7a2:	0793      	lsls	r3, r2, #30
 800d7a4:	680e      	ldr	r6, [r1, #0]
 800d7a6:	bf08      	it	eq
 800d7a8:	694b      	ldreq	r3, [r1, #20]
 800d7aa:	600f      	str	r7, [r1, #0]
 800d7ac:	bf18      	it	ne
 800d7ae:	2300      	movne	r3, #0
 800d7b0:	eba6 0807 	sub.w	r8, r6, r7
 800d7b4:	608b      	str	r3, [r1, #8]
 800d7b6:	f1b8 0f00 	cmp.w	r8, #0
 800d7ba:	dd9c      	ble.n	800d6f6 <__sflush_r+0x1a>
 800d7bc:	6a21      	ldr	r1, [r4, #32]
 800d7be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d7c0:	4643      	mov	r3, r8
 800d7c2:	463a      	mov	r2, r7
 800d7c4:	4628      	mov	r0, r5
 800d7c6:	47b0      	blx	r6
 800d7c8:	2800      	cmp	r0, #0
 800d7ca:	dc06      	bgt.n	800d7da <__sflush_r+0xfe>
 800d7cc:	89a3      	ldrh	r3, [r4, #12]
 800d7ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d7d2:	81a3      	strh	r3, [r4, #12]
 800d7d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800d7d8:	e78e      	b.n	800d6f8 <__sflush_r+0x1c>
 800d7da:	4407      	add	r7, r0
 800d7dc:	eba8 0800 	sub.w	r8, r8, r0
 800d7e0:	e7e9      	b.n	800d7b6 <__sflush_r+0xda>
 800d7e2:	bf00      	nop
 800d7e4:	dfbffffe 	.word	0xdfbffffe

0800d7e8 <_fflush_r>:
 800d7e8:	b538      	push	{r3, r4, r5, lr}
 800d7ea:	690b      	ldr	r3, [r1, #16]
 800d7ec:	4605      	mov	r5, r0
 800d7ee:	460c      	mov	r4, r1
 800d7f0:	b913      	cbnz	r3, 800d7f8 <_fflush_r+0x10>
 800d7f2:	2500      	movs	r5, #0
 800d7f4:	4628      	mov	r0, r5
 800d7f6:	bd38      	pop	{r3, r4, r5, pc}
 800d7f8:	b118      	cbz	r0, 800d802 <_fflush_r+0x1a>
 800d7fa:	6a03      	ldr	r3, [r0, #32]
 800d7fc:	b90b      	cbnz	r3, 800d802 <_fflush_r+0x1a>
 800d7fe:	f7fe f87b 	bl	800b8f8 <__sinit>
 800d802:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d806:	2b00      	cmp	r3, #0
 800d808:	d0f3      	beq.n	800d7f2 <_fflush_r+0xa>
 800d80a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d80c:	07d0      	lsls	r0, r2, #31
 800d80e:	d404      	bmi.n	800d81a <_fflush_r+0x32>
 800d810:	0599      	lsls	r1, r3, #22
 800d812:	d402      	bmi.n	800d81a <_fflush_r+0x32>
 800d814:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d816:	f7fe fb16 	bl	800be46 <__retarget_lock_acquire_recursive>
 800d81a:	4628      	mov	r0, r5
 800d81c:	4621      	mov	r1, r4
 800d81e:	f7ff ff5d 	bl	800d6dc <__sflush_r>
 800d822:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d824:	07da      	lsls	r2, r3, #31
 800d826:	4605      	mov	r5, r0
 800d828:	d4e4      	bmi.n	800d7f4 <_fflush_r+0xc>
 800d82a:	89a3      	ldrh	r3, [r4, #12]
 800d82c:	059b      	lsls	r3, r3, #22
 800d82e:	d4e1      	bmi.n	800d7f4 <_fflush_r+0xc>
 800d830:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d832:	f7fe fb09 	bl	800be48 <__retarget_lock_release_recursive>
 800d836:	e7dd      	b.n	800d7f4 <_fflush_r+0xc>

0800d838 <__swhatbuf_r>:
 800d838:	b570      	push	{r4, r5, r6, lr}
 800d83a:	460c      	mov	r4, r1
 800d83c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d840:	2900      	cmp	r1, #0
 800d842:	b096      	sub	sp, #88	; 0x58
 800d844:	4615      	mov	r5, r2
 800d846:	461e      	mov	r6, r3
 800d848:	da0d      	bge.n	800d866 <__swhatbuf_r+0x2e>
 800d84a:	89a3      	ldrh	r3, [r4, #12]
 800d84c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800d850:	f04f 0100 	mov.w	r1, #0
 800d854:	bf0c      	ite	eq
 800d856:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800d85a:	2340      	movne	r3, #64	; 0x40
 800d85c:	2000      	movs	r0, #0
 800d85e:	6031      	str	r1, [r6, #0]
 800d860:	602b      	str	r3, [r5, #0]
 800d862:	b016      	add	sp, #88	; 0x58
 800d864:	bd70      	pop	{r4, r5, r6, pc}
 800d866:	466a      	mov	r2, sp
 800d868:	f000 f848 	bl	800d8fc <_fstat_r>
 800d86c:	2800      	cmp	r0, #0
 800d86e:	dbec      	blt.n	800d84a <__swhatbuf_r+0x12>
 800d870:	9901      	ldr	r1, [sp, #4]
 800d872:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800d876:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800d87a:	4259      	negs	r1, r3
 800d87c:	4159      	adcs	r1, r3
 800d87e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d882:	e7eb      	b.n	800d85c <__swhatbuf_r+0x24>

0800d884 <__smakebuf_r>:
 800d884:	898b      	ldrh	r3, [r1, #12]
 800d886:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d888:	079d      	lsls	r5, r3, #30
 800d88a:	4606      	mov	r6, r0
 800d88c:	460c      	mov	r4, r1
 800d88e:	d507      	bpl.n	800d8a0 <__smakebuf_r+0x1c>
 800d890:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d894:	6023      	str	r3, [r4, #0]
 800d896:	6123      	str	r3, [r4, #16]
 800d898:	2301      	movs	r3, #1
 800d89a:	6163      	str	r3, [r4, #20]
 800d89c:	b002      	add	sp, #8
 800d89e:	bd70      	pop	{r4, r5, r6, pc}
 800d8a0:	ab01      	add	r3, sp, #4
 800d8a2:	466a      	mov	r2, sp
 800d8a4:	f7ff ffc8 	bl	800d838 <__swhatbuf_r>
 800d8a8:	9900      	ldr	r1, [sp, #0]
 800d8aa:	4605      	mov	r5, r0
 800d8ac:	4630      	mov	r0, r6
 800d8ae:	f7ff f9c9 	bl	800cc44 <_malloc_r>
 800d8b2:	b948      	cbnz	r0, 800d8c8 <__smakebuf_r+0x44>
 800d8b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8b8:	059a      	lsls	r2, r3, #22
 800d8ba:	d4ef      	bmi.n	800d89c <__smakebuf_r+0x18>
 800d8bc:	f023 0303 	bic.w	r3, r3, #3
 800d8c0:	f043 0302 	orr.w	r3, r3, #2
 800d8c4:	81a3      	strh	r3, [r4, #12]
 800d8c6:	e7e3      	b.n	800d890 <__smakebuf_r+0xc>
 800d8c8:	89a3      	ldrh	r3, [r4, #12]
 800d8ca:	6020      	str	r0, [r4, #0]
 800d8cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d8d0:	81a3      	strh	r3, [r4, #12]
 800d8d2:	9b00      	ldr	r3, [sp, #0]
 800d8d4:	6163      	str	r3, [r4, #20]
 800d8d6:	9b01      	ldr	r3, [sp, #4]
 800d8d8:	6120      	str	r0, [r4, #16]
 800d8da:	b15b      	cbz	r3, 800d8f4 <__smakebuf_r+0x70>
 800d8dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d8e0:	4630      	mov	r0, r6
 800d8e2:	f000 f81d 	bl	800d920 <_isatty_r>
 800d8e6:	b128      	cbz	r0, 800d8f4 <__smakebuf_r+0x70>
 800d8e8:	89a3      	ldrh	r3, [r4, #12]
 800d8ea:	f023 0303 	bic.w	r3, r3, #3
 800d8ee:	f043 0301 	orr.w	r3, r3, #1
 800d8f2:	81a3      	strh	r3, [r4, #12]
 800d8f4:	89a3      	ldrh	r3, [r4, #12]
 800d8f6:	431d      	orrs	r5, r3
 800d8f8:	81a5      	strh	r5, [r4, #12]
 800d8fa:	e7cf      	b.n	800d89c <__smakebuf_r+0x18>

0800d8fc <_fstat_r>:
 800d8fc:	b538      	push	{r3, r4, r5, lr}
 800d8fe:	4d07      	ldr	r5, [pc, #28]	; (800d91c <_fstat_r+0x20>)
 800d900:	2300      	movs	r3, #0
 800d902:	4604      	mov	r4, r0
 800d904:	4608      	mov	r0, r1
 800d906:	4611      	mov	r1, r2
 800d908:	602b      	str	r3, [r5, #0]
 800d90a:	f7f4 ff9f 	bl	800284c <_fstat>
 800d90e:	1c43      	adds	r3, r0, #1
 800d910:	d102      	bne.n	800d918 <_fstat_r+0x1c>
 800d912:	682b      	ldr	r3, [r5, #0]
 800d914:	b103      	cbz	r3, 800d918 <_fstat_r+0x1c>
 800d916:	6023      	str	r3, [r4, #0]
 800d918:	bd38      	pop	{r3, r4, r5, pc}
 800d91a:	bf00      	nop
 800d91c:	20004df0 	.word	0x20004df0

0800d920 <_isatty_r>:
 800d920:	b538      	push	{r3, r4, r5, lr}
 800d922:	4d06      	ldr	r5, [pc, #24]	; (800d93c <_isatty_r+0x1c>)
 800d924:	2300      	movs	r3, #0
 800d926:	4604      	mov	r4, r0
 800d928:	4608      	mov	r0, r1
 800d92a:	602b      	str	r3, [r5, #0]
 800d92c:	f7f4 fefc 	bl	8002728 <_isatty>
 800d930:	1c43      	adds	r3, r0, #1
 800d932:	d102      	bne.n	800d93a <_isatty_r+0x1a>
 800d934:	682b      	ldr	r3, [r5, #0]
 800d936:	b103      	cbz	r3, 800d93a <_isatty_r+0x1a>
 800d938:	6023      	str	r3, [r4, #0]
 800d93a:	bd38      	pop	{r3, r4, r5, pc}
 800d93c:	20004df0 	.word	0x20004df0

0800d940 <_sbrk_r>:
 800d940:	b538      	push	{r3, r4, r5, lr}
 800d942:	4d06      	ldr	r5, [pc, #24]	; (800d95c <_sbrk_r+0x1c>)
 800d944:	2300      	movs	r3, #0
 800d946:	4604      	mov	r4, r0
 800d948:	4608      	mov	r0, r1
 800d94a:	602b      	str	r3, [r5, #0]
 800d94c:	f7f6 fa2a 	bl	8003da4 <_sbrk>
 800d950:	1c43      	adds	r3, r0, #1
 800d952:	d102      	bne.n	800d95a <_sbrk_r+0x1a>
 800d954:	682b      	ldr	r3, [r5, #0]
 800d956:	b103      	cbz	r3, 800d95a <_sbrk_r+0x1a>
 800d958:	6023      	str	r3, [r4, #0]
 800d95a:	bd38      	pop	{r3, r4, r5, pc}
 800d95c:	20004df0 	.word	0x20004df0

0800d960 <__assert_func>:
 800d960:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d962:	4614      	mov	r4, r2
 800d964:	461a      	mov	r2, r3
 800d966:	4b09      	ldr	r3, [pc, #36]	; (800d98c <__assert_func+0x2c>)
 800d968:	681b      	ldr	r3, [r3, #0]
 800d96a:	4605      	mov	r5, r0
 800d96c:	68d8      	ldr	r0, [r3, #12]
 800d96e:	b14c      	cbz	r4, 800d984 <__assert_func+0x24>
 800d970:	4b07      	ldr	r3, [pc, #28]	; (800d990 <__assert_func+0x30>)
 800d972:	9100      	str	r1, [sp, #0]
 800d974:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d978:	4906      	ldr	r1, [pc, #24]	; (800d994 <__assert_func+0x34>)
 800d97a:	462b      	mov	r3, r5
 800d97c:	f000 f844 	bl	800da08 <fiprintf>
 800d980:	f000 f854 	bl	800da2c <abort>
 800d984:	4b04      	ldr	r3, [pc, #16]	; (800d998 <__assert_func+0x38>)
 800d986:	461c      	mov	r4, r3
 800d988:	e7f3      	b.n	800d972 <__assert_func+0x12>
 800d98a:	bf00      	nop
 800d98c:	20002ff8 	.word	0x20002ff8
 800d990:	0802006f 	.word	0x0802006f
 800d994:	0802007c 	.word	0x0802007c
 800d998:	080200aa 	.word	0x080200aa

0800d99c <_calloc_r>:
 800d99c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d99e:	fba1 2402 	umull	r2, r4, r1, r2
 800d9a2:	b94c      	cbnz	r4, 800d9b8 <_calloc_r+0x1c>
 800d9a4:	4611      	mov	r1, r2
 800d9a6:	9201      	str	r2, [sp, #4]
 800d9a8:	f7ff f94c 	bl	800cc44 <_malloc_r>
 800d9ac:	9a01      	ldr	r2, [sp, #4]
 800d9ae:	4605      	mov	r5, r0
 800d9b0:	b930      	cbnz	r0, 800d9c0 <_calloc_r+0x24>
 800d9b2:	4628      	mov	r0, r5
 800d9b4:	b003      	add	sp, #12
 800d9b6:	bd30      	pop	{r4, r5, pc}
 800d9b8:	220c      	movs	r2, #12
 800d9ba:	6002      	str	r2, [r0, #0]
 800d9bc:	2500      	movs	r5, #0
 800d9be:	e7f8      	b.n	800d9b2 <_calloc_r+0x16>
 800d9c0:	4621      	mov	r1, r4
 800d9c2:	f7fe f9c3 	bl	800bd4c <memset>
 800d9c6:	e7f4      	b.n	800d9b2 <_calloc_r+0x16>

0800d9c8 <__ascii_mbtowc>:
 800d9c8:	b082      	sub	sp, #8
 800d9ca:	b901      	cbnz	r1, 800d9ce <__ascii_mbtowc+0x6>
 800d9cc:	a901      	add	r1, sp, #4
 800d9ce:	b142      	cbz	r2, 800d9e2 <__ascii_mbtowc+0x1a>
 800d9d0:	b14b      	cbz	r3, 800d9e6 <__ascii_mbtowc+0x1e>
 800d9d2:	7813      	ldrb	r3, [r2, #0]
 800d9d4:	600b      	str	r3, [r1, #0]
 800d9d6:	7812      	ldrb	r2, [r2, #0]
 800d9d8:	1e10      	subs	r0, r2, #0
 800d9da:	bf18      	it	ne
 800d9dc:	2001      	movne	r0, #1
 800d9de:	b002      	add	sp, #8
 800d9e0:	4770      	bx	lr
 800d9e2:	4610      	mov	r0, r2
 800d9e4:	e7fb      	b.n	800d9de <__ascii_mbtowc+0x16>
 800d9e6:	f06f 0001 	mvn.w	r0, #1
 800d9ea:	e7f8      	b.n	800d9de <__ascii_mbtowc+0x16>

0800d9ec <__ascii_wctomb>:
 800d9ec:	b149      	cbz	r1, 800da02 <__ascii_wctomb+0x16>
 800d9ee:	2aff      	cmp	r2, #255	; 0xff
 800d9f0:	bf85      	ittet	hi
 800d9f2:	238a      	movhi	r3, #138	; 0x8a
 800d9f4:	6003      	strhi	r3, [r0, #0]
 800d9f6:	700a      	strbls	r2, [r1, #0]
 800d9f8:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800d9fc:	bf98      	it	ls
 800d9fe:	2001      	movls	r0, #1
 800da00:	4770      	bx	lr
 800da02:	4608      	mov	r0, r1
 800da04:	4770      	bx	lr
	...

0800da08 <fiprintf>:
 800da08:	b40e      	push	{r1, r2, r3}
 800da0a:	b503      	push	{r0, r1, lr}
 800da0c:	4601      	mov	r1, r0
 800da0e:	ab03      	add	r3, sp, #12
 800da10:	4805      	ldr	r0, [pc, #20]	; (800da28 <fiprintf+0x20>)
 800da12:	f853 2b04 	ldr.w	r2, [r3], #4
 800da16:	6800      	ldr	r0, [r0, #0]
 800da18:	9301      	str	r3, [sp, #4]
 800da1a:	f7ff fd45 	bl	800d4a8 <_vfiprintf_r>
 800da1e:	b002      	add	sp, #8
 800da20:	f85d eb04 	ldr.w	lr, [sp], #4
 800da24:	b003      	add	sp, #12
 800da26:	4770      	bx	lr
 800da28:	20002ff8 	.word	0x20002ff8

0800da2c <abort>:
 800da2c:	b508      	push	{r3, lr}
 800da2e:	2006      	movs	r0, #6
 800da30:	f000 f82c 	bl	800da8c <raise>
 800da34:	2001      	movs	r0, #1
 800da36:	f000 f855 	bl	800dae4 <_exit>

0800da3a <_raise_r>:
 800da3a:	291f      	cmp	r1, #31
 800da3c:	b538      	push	{r3, r4, r5, lr}
 800da3e:	4604      	mov	r4, r0
 800da40:	460d      	mov	r5, r1
 800da42:	d904      	bls.n	800da4e <_raise_r+0x14>
 800da44:	2316      	movs	r3, #22
 800da46:	6003      	str	r3, [r0, #0]
 800da48:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800da4c:	bd38      	pop	{r3, r4, r5, pc}
 800da4e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800da50:	b112      	cbz	r2, 800da58 <_raise_r+0x1e>
 800da52:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800da56:	b94b      	cbnz	r3, 800da6c <_raise_r+0x32>
 800da58:	4620      	mov	r0, r4
 800da5a:	f000 f831 	bl	800dac0 <_getpid_r>
 800da5e:	462a      	mov	r2, r5
 800da60:	4601      	mov	r1, r0
 800da62:	4620      	mov	r0, r4
 800da64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da68:	f000 b818 	b.w	800da9c <_kill_r>
 800da6c:	2b01      	cmp	r3, #1
 800da6e:	d00a      	beq.n	800da86 <_raise_r+0x4c>
 800da70:	1c59      	adds	r1, r3, #1
 800da72:	d103      	bne.n	800da7c <_raise_r+0x42>
 800da74:	2316      	movs	r3, #22
 800da76:	6003      	str	r3, [r0, #0]
 800da78:	2001      	movs	r0, #1
 800da7a:	e7e7      	b.n	800da4c <_raise_r+0x12>
 800da7c:	2400      	movs	r4, #0
 800da7e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800da82:	4628      	mov	r0, r5
 800da84:	4798      	blx	r3
 800da86:	2000      	movs	r0, #0
 800da88:	e7e0      	b.n	800da4c <_raise_r+0x12>
	...

0800da8c <raise>:
 800da8c:	4b02      	ldr	r3, [pc, #8]	; (800da98 <raise+0xc>)
 800da8e:	4601      	mov	r1, r0
 800da90:	6818      	ldr	r0, [r3, #0]
 800da92:	f7ff bfd2 	b.w	800da3a <_raise_r>
 800da96:	bf00      	nop
 800da98:	20002ff8 	.word	0x20002ff8

0800da9c <_kill_r>:
 800da9c:	b538      	push	{r3, r4, r5, lr}
 800da9e:	4d07      	ldr	r5, [pc, #28]	; (800dabc <_kill_r+0x20>)
 800daa0:	2300      	movs	r3, #0
 800daa2:	4604      	mov	r4, r0
 800daa4:	4608      	mov	r0, r1
 800daa6:	4611      	mov	r1, r2
 800daa8:	602b      	str	r3, [r5, #0]
 800daaa:	f000 f813 	bl	800dad4 <_kill>
 800daae:	1c43      	adds	r3, r0, #1
 800dab0:	d102      	bne.n	800dab8 <_kill_r+0x1c>
 800dab2:	682b      	ldr	r3, [r5, #0]
 800dab4:	b103      	cbz	r3, 800dab8 <_kill_r+0x1c>
 800dab6:	6023      	str	r3, [r4, #0]
 800dab8:	bd38      	pop	{r3, r4, r5, pc}
 800daba:	bf00      	nop
 800dabc:	20004df0 	.word	0x20004df0

0800dac0 <_getpid_r>:
 800dac0:	f000 b800 	b.w	800dac4 <_getpid>

0800dac4 <_getpid>:
 800dac4:	4b02      	ldr	r3, [pc, #8]	; (800dad0 <_getpid+0xc>)
 800dac6:	2258      	movs	r2, #88	; 0x58
 800dac8:	601a      	str	r2, [r3, #0]
 800daca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dace:	4770      	bx	lr
 800dad0:	20004df0 	.word	0x20004df0

0800dad4 <_kill>:
 800dad4:	4b02      	ldr	r3, [pc, #8]	; (800dae0 <_kill+0xc>)
 800dad6:	2258      	movs	r2, #88	; 0x58
 800dad8:	601a      	str	r2, [r3, #0]
 800dada:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dade:	4770      	bx	lr
 800dae0:	20004df0 	.word	0x20004df0

0800dae4 <_exit>:
 800dae4:	e7fe      	b.n	800dae4 <_exit>
	...

0800dae8 <_init>:
 800dae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800daea:	bf00      	nop
 800daec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800daee:	bc08      	pop	{r3}
 800daf0:	469e      	mov	lr, r3
 800daf2:	4770      	bx	lr

0800daf4 <_fini>:
 800daf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800daf6:	bf00      	nop
 800daf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dafa:	bc08      	pop	{r3}
 800dafc:	469e      	mov	lr, r3
 800dafe:	4770      	bx	lr
