// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module relu_conv_2d_conv_2d_Pipeline_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        phi_mul10683,
        weight_buffer_8_address0,
        weight_buffer_8_ce0,
        weight_buffer_8_we0,
        weight_buffer_8_d0,
        weight_buffer_7_address0,
        weight_buffer_7_ce0,
        weight_buffer_7_we0,
        weight_buffer_7_d0,
        weight_buffer_6_address0,
        weight_buffer_6_ce0,
        weight_buffer_6_we0,
        weight_buffer_6_d0,
        weight_buffer_5_address0,
        weight_buffer_5_ce0,
        weight_buffer_5_we0,
        weight_buffer_5_d0,
        weight_buffer_4_address0,
        weight_buffer_4_ce0,
        weight_buffer_4_we0,
        weight_buffer_4_d0,
        weight_buffer_3_address0,
        weight_buffer_3_ce0,
        weight_buffer_3_we0,
        weight_buffer_3_d0,
        weight_buffer_2_address0,
        weight_buffer_2_ce0,
        weight_buffer_2_we0,
        weight_buffer_2_d0,
        weight_buffer_1_address0,
        weight_buffer_1_ce0,
        weight_buffer_1_we0,
        weight_buffer_1_d0,
        weight_buffer_address0,
        weight_buffer_ce0,
        weight_buffer_we0,
        weight_buffer_d0,
        weights
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [511:0] m_axi_gmem_WDATA;
output  [63:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [511:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [14:0] phi_mul10683;
output  [3:0] weight_buffer_8_address0;
output   weight_buffer_8_ce0;
output   weight_buffer_8_we0;
output  [31:0] weight_buffer_8_d0;
output  [3:0] weight_buffer_7_address0;
output   weight_buffer_7_ce0;
output   weight_buffer_7_we0;
output  [31:0] weight_buffer_7_d0;
output  [3:0] weight_buffer_6_address0;
output   weight_buffer_6_ce0;
output   weight_buffer_6_we0;
output  [31:0] weight_buffer_6_d0;
output  [3:0] weight_buffer_5_address0;
output   weight_buffer_5_ce0;
output   weight_buffer_5_we0;
output  [31:0] weight_buffer_5_d0;
output  [3:0] weight_buffer_4_address0;
output   weight_buffer_4_ce0;
output   weight_buffer_4_we0;
output  [31:0] weight_buffer_4_d0;
output  [3:0] weight_buffer_3_address0;
output   weight_buffer_3_ce0;
output   weight_buffer_3_we0;
output  [31:0] weight_buffer_3_d0;
output  [3:0] weight_buffer_2_address0;
output   weight_buffer_2_ce0;
output   weight_buffer_2_we0;
output  [31:0] weight_buffer_2_d0;
output  [3:0] weight_buffer_1_address0;
output   weight_buffer_1_ce0;
output   weight_buffer_1_we0;
output  [31:0] weight_buffer_1_d0;
output  [3:0] weight_buffer_address0;
output   weight_buffer_ce0;
output   weight_buffer_we0;
output  [31:0] weight_buffer_d0;
input  [63:0] weights;

reg ap_idle;
reg m_axi_gmem_ARVALID;
reg m_axi_gmem_RREADY;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter34;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
reg    ap_enable_reg_pp0_iter39;
reg    ap_enable_reg_pp0_iter40;
reg    ap_enable_reg_pp0_iter41;
reg    ap_enable_reg_pp0_iter42;
reg    ap_enable_reg_pp0_iter43;
reg    ap_enable_reg_pp0_iter44;
reg    ap_enable_reg_pp0_iter45;
reg    ap_enable_reg_pp0_iter46;
reg    ap_enable_reg_pp0_iter47;
reg    ap_enable_reg_pp0_iter48;
reg    ap_enable_reg_pp0_iter49;
reg    ap_enable_reg_pp0_iter50;
reg    ap_enable_reg_pp0_iter51;
reg    ap_enable_reg_pp0_iter52;
reg    ap_enable_reg_pp0_iter53;
reg    ap_enable_reg_pp0_iter54;
reg    ap_enable_reg_pp0_iter55;
reg    ap_enable_reg_pp0_iter56;
reg    ap_enable_reg_pp0_iter57;
reg    ap_enable_reg_pp0_iter58;
reg    ap_enable_reg_pp0_iter59;
reg    ap_enable_reg_pp0_iter60;
reg    ap_enable_reg_pp0_iter61;
reg    ap_enable_reg_pp0_iter62;
reg    ap_enable_reg_pp0_iter63;
reg    ap_enable_reg_pp0_iter64;
reg    ap_enable_reg_pp0_iter65;
reg    ap_enable_reg_pp0_iter66;
reg    ap_enable_reg_pp0_iter67;
reg    ap_enable_reg_pp0_iter68;
reg    ap_enable_reg_pp0_iter69;
reg    ap_enable_reg_pp0_iter70;
reg    ap_enable_reg_pp0_iter71;
reg    ap_enable_reg_pp0_iter72;
reg    ap_enable_reg_pp0_iter73;
reg    ap_idle_pp0;
reg    ap_block_state73_pp0_stage0_iter72;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] exitcond184_fu_292_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    gmem_blk_n_AR;
wire    ap_block_pp0_stage0;
reg    gmem_blk_n_R;
reg    ap_block_pp0_stage0_11001;
wire   [3:0] empty_53_fu_314_p1;
reg   [3:0] empty_53_reg_481;
reg   [3:0] empty_53_reg_481_pp0_iter1_reg;
reg   [3:0] empty_53_reg_481_pp0_iter2_reg;
reg   [3:0] empty_53_reg_481_pp0_iter3_reg;
reg   [3:0] empty_53_reg_481_pp0_iter4_reg;
reg   [3:0] empty_53_reg_481_pp0_iter5_reg;
reg   [3:0] empty_53_reg_481_pp0_iter6_reg;
reg   [3:0] empty_53_reg_481_pp0_iter7_reg;
reg   [3:0] empty_53_reg_481_pp0_iter8_reg;
reg   [3:0] empty_53_reg_481_pp0_iter9_reg;
reg   [3:0] empty_53_reg_481_pp0_iter10_reg;
reg   [3:0] empty_53_reg_481_pp0_iter11_reg;
reg   [3:0] empty_53_reg_481_pp0_iter12_reg;
reg   [3:0] empty_53_reg_481_pp0_iter13_reg;
reg   [3:0] empty_53_reg_481_pp0_iter14_reg;
reg   [3:0] empty_53_reg_481_pp0_iter15_reg;
reg   [3:0] empty_53_reg_481_pp0_iter16_reg;
reg   [3:0] empty_53_reg_481_pp0_iter17_reg;
reg   [3:0] empty_53_reg_481_pp0_iter18_reg;
reg   [3:0] empty_53_reg_481_pp0_iter19_reg;
reg   [3:0] empty_53_reg_481_pp0_iter20_reg;
reg   [3:0] empty_53_reg_481_pp0_iter21_reg;
reg   [3:0] empty_53_reg_481_pp0_iter22_reg;
reg   [3:0] empty_53_reg_481_pp0_iter23_reg;
reg   [3:0] empty_53_reg_481_pp0_iter24_reg;
reg   [3:0] empty_53_reg_481_pp0_iter25_reg;
reg   [3:0] empty_53_reg_481_pp0_iter26_reg;
reg   [3:0] empty_53_reg_481_pp0_iter27_reg;
reg   [3:0] empty_53_reg_481_pp0_iter28_reg;
reg   [3:0] empty_53_reg_481_pp0_iter29_reg;
reg   [3:0] empty_53_reg_481_pp0_iter30_reg;
reg   [3:0] empty_53_reg_481_pp0_iter31_reg;
reg   [3:0] empty_53_reg_481_pp0_iter32_reg;
reg   [3:0] empty_53_reg_481_pp0_iter33_reg;
reg   [3:0] empty_53_reg_481_pp0_iter34_reg;
reg   [3:0] empty_53_reg_481_pp0_iter35_reg;
reg   [3:0] empty_53_reg_481_pp0_iter36_reg;
reg   [3:0] empty_53_reg_481_pp0_iter37_reg;
reg   [3:0] empty_53_reg_481_pp0_iter38_reg;
reg   [3:0] empty_53_reg_481_pp0_iter39_reg;
reg   [3:0] empty_53_reg_481_pp0_iter40_reg;
reg   [3:0] empty_53_reg_481_pp0_iter41_reg;
reg   [3:0] empty_53_reg_481_pp0_iter42_reg;
reg   [3:0] empty_53_reg_481_pp0_iter43_reg;
reg   [3:0] empty_53_reg_481_pp0_iter44_reg;
reg   [3:0] empty_53_reg_481_pp0_iter45_reg;
reg   [3:0] empty_53_reg_481_pp0_iter46_reg;
reg   [3:0] empty_53_reg_481_pp0_iter47_reg;
reg   [3:0] empty_53_reg_481_pp0_iter48_reg;
reg   [3:0] empty_53_reg_481_pp0_iter49_reg;
reg   [3:0] empty_53_reg_481_pp0_iter50_reg;
reg   [3:0] empty_53_reg_481_pp0_iter51_reg;
reg   [3:0] empty_53_reg_481_pp0_iter52_reg;
reg   [3:0] empty_53_reg_481_pp0_iter53_reg;
reg   [3:0] empty_53_reg_481_pp0_iter54_reg;
reg   [3:0] empty_53_reg_481_pp0_iter55_reg;
reg   [3:0] empty_53_reg_481_pp0_iter56_reg;
reg   [3:0] empty_53_reg_481_pp0_iter57_reg;
reg   [3:0] empty_53_reg_481_pp0_iter58_reg;
reg   [3:0] empty_53_reg_481_pp0_iter59_reg;
reg   [3:0] empty_53_reg_481_pp0_iter60_reg;
reg   [3:0] empty_53_reg_481_pp0_iter61_reg;
reg   [3:0] empty_53_reg_481_pp0_iter62_reg;
reg   [3:0] empty_53_reg_481_pp0_iter63_reg;
reg   [3:0] empty_53_reg_481_pp0_iter64_reg;
reg   [3:0] empty_53_reg_481_pp0_iter65_reg;
reg   [3:0] empty_53_reg_481_pp0_iter66_reg;
reg   [3:0] empty_53_reg_481_pp0_iter67_reg;
reg   [3:0] empty_53_reg_481_pp0_iter68_reg;
reg   [3:0] empty_53_reg_481_pp0_iter69_reg;
reg   [3:0] empty_53_reg_481_pp0_iter70_reg;
reg   [3:0] empty_53_reg_481_pp0_iter71_reg;
reg   [3:0] empty_53_reg_481_pp0_iter72_reg;
reg   [57:0] p_cast6_reg_485;
wire   [5:0] empty_55_fu_346_p1;
reg   [5:0] empty_55_reg_490;
reg   [5:0] empty_55_reg_490_pp0_iter1_reg;
reg   [5:0] empty_55_reg_490_pp0_iter2_reg;
reg   [5:0] empty_55_reg_490_pp0_iter3_reg;
reg   [5:0] empty_55_reg_490_pp0_iter4_reg;
reg   [5:0] empty_55_reg_490_pp0_iter5_reg;
reg   [5:0] empty_55_reg_490_pp0_iter6_reg;
reg   [5:0] empty_55_reg_490_pp0_iter7_reg;
reg   [5:0] empty_55_reg_490_pp0_iter8_reg;
reg   [5:0] empty_55_reg_490_pp0_iter9_reg;
reg   [5:0] empty_55_reg_490_pp0_iter10_reg;
reg   [5:0] empty_55_reg_490_pp0_iter11_reg;
reg   [5:0] empty_55_reg_490_pp0_iter12_reg;
reg   [5:0] empty_55_reg_490_pp0_iter13_reg;
reg   [5:0] empty_55_reg_490_pp0_iter14_reg;
reg   [5:0] empty_55_reg_490_pp0_iter15_reg;
reg   [5:0] empty_55_reg_490_pp0_iter16_reg;
reg   [5:0] empty_55_reg_490_pp0_iter17_reg;
reg   [5:0] empty_55_reg_490_pp0_iter18_reg;
reg   [5:0] empty_55_reg_490_pp0_iter19_reg;
reg   [5:0] empty_55_reg_490_pp0_iter20_reg;
reg   [5:0] empty_55_reg_490_pp0_iter21_reg;
reg   [5:0] empty_55_reg_490_pp0_iter22_reg;
reg   [5:0] empty_55_reg_490_pp0_iter23_reg;
reg   [5:0] empty_55_reg_490_pp0_iter24_reg;
reg   [5:0] empty_55_reg_490_pp0_iter25_reg;
reg   [5:0] empty_55_reg_490_pp0_iter26_reg;
reg   [5:0] empty_55_reg_490_pp0_iter27_reg;
reg   [5:0] empty_55_reg_490_pp0_iter28_reg;
reg   [5:0] empty_55_reg_490_pp0_iter29_reg;
reg   [5:0] empty_55_reg_490_pp0_iter30_reg;
reg   [5:0] empty_55_reg_490_pp0_iter31_reg;
reg   [5:0] empty_55_reg_490_pp0_iter32_reg;
reg   [5:0] empty_55_reg_490_pp0_iter33_reg;
reg   [5:0] empty_55_reg_490_pp0_iter34_reg;
reg   [5:0] empty_55_reg_490_pp0_iter35_reg;
reg   [5:0] empty_55_reg_490_pp0_iter36_reg;
reg   [5:0] empty_55_reg_490_pp0_iter37_reg;
reg   [5:0] empty_55_reg_490_pp0_iter38_reg;
reg   [5:0] empty_55_reg_490_pp0_iter39_reg;
reg   [5:0] empty_55_reg_490_pp0_iter40_reg;
reg   [5:0] empty_55_reg_490_pp0_iter41_reg;
reg   [5:0] empty_55_reg_490_pp0_iter42_reg;
reg   [5:0] empty_55_reg_490_pp0_iter43_reg;
reg   [5:0] empty_55_reg_490_pp0_iter44_reg;
reg   [5:0] empty_55_reg_490_pp0_iter45_reg;
reg   [5:0] empty_55_reg_490_pp0_iter46_reg;
reg   [5:0] empty_55_reg_490_pp0_iter47_reg;
reg   [5:0] empty_55_reg_490_pp0_iter48_reg;
reg   [5:0] empty_55_reg_490_pp0_iter49_reg;
reg   [5:0] empty_55_reg_490_pp0_iter50_reg;
reg   [5:0] empty_55_reg_490_pp0_iter51_reg;
reg   [5:0] empty_55_reg_490_pp0_iter52_reg;
reg   [5:0] empty_55_reg_490_pp0_iter53_reg;
reg   [5:0] empty_55_reg_490_pp0_iter54_reg;
reg   [5:0] empty_55_reg_490_pp0_iter55_reg;
reg   [5:0] empty_55_reg_490_pp0_iter56_reg;
reg   [5:0] empty_55_reg_490_pp0_iter57_reg;
reg   [5:0] empty_55_reg_490_pp0_iter58_reg;
reg   [5:0] empty_55_reg_490_pp0_iter59_reg;
reg   [5:0] empty_55_reg_490_pp0_iter60_reg;
reg   [5:0] empty_55_reg_490_pp0_iter61_reg;
reg   [5:0] empty_55_reg_490_pp0_iter62_reg;
reg   [5:0] empty_55_reg_490_pp0_iter63_reg;
reg   [5:0] empty_55_reg_490_pp0_iter64_reg;
reg   [5:0] empty_55_reg_490_pp0_iter65_reg;
reg   [5:0] empty_55_reg_490_pp0_iter66_reg;
reg   [5:0] empty_55_reg_490_pp0_iter67_reg;
reg   [5:0] empty_55_reg_490_pp0_iter68_reg;
reg   [5:0] empty_55_reg_490_pp0_iter69_reg;
reg   [5:0] empty_55_reg_490_pp0_iter70_reg;
reg   [5:0] empty_55_reg_490_pp0_iter71_reg;
reg   [5:0] empty_55_reg_490_pp0_iter72_reg;
reg   [511:0] gmem_addr_read_reg_501;
wire   [63:0] p_cast29_fu_409_p1;
wire  signed [63:0] p_cast14_cast_fu_380_p1;
reg   [6:0] phi_urem10680_fu_118;
wire   [6:0] idx_urem10682_fu_362_p3;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_phi_urem10680_load;
reg   [14:0] phi_mul10678_fu_122;
wire   [14:0] next_mul10679_fu_393_p2;
reg   [6:0] loop_index35_fu_126;
wire   [6:0] empty_fu_298_p2;
reg   [6:0] ap_sig_allocacmp_loop_index35_load;
reg    weight_buffer_7_we0_local;
wire   [31:0] empty_57_fu_438_p1;
reg    weight_buffer_7_ce0_local;
reg    weight_buffer_6_we0_local;
reg    weight_buffer_6_ce0_local;
reg    weight_buffer_5_we0_local;
reg    weight_buffer_5_ce0_local;
reg    weight_buffer_4_we0_local;
reg    weight_buffer_4_ce0_local;
reg    weight_buffer_3_we0_local;
reg    weight_buffer_3_ce0_local;
reg    weight_buffer_2_we0_local;
reg    weight_buffer_2_ce0_local;
reg    weight_buffer_1_we0_local;
reg    weight_buffer_1_ce0_local;
reg    weight_buffer_we0_local;
reg    weight_buffer_ce0_local;
reg    weight_buffer_8_we0_local;
reg    weight_buffer_8_ce0_local;
wire   [14:0] loop_index35_cast_fu_304_p1;
wire   [14:0] empty_52_fu_308_p2;
wire   [16:0] tmp_11_fu_318_p3;
wire   [63:0] p_cast30_fu_326_p1;
wire   [63:0] empty_54_fu_330_p2;
wire   [6:0] next_urem10681_fu_350_p2;
wire   [0:0] empty_51_fu_356_p2;
wire   [3:0] tmp_fu_399_p4;
wire   [8:0] tmp_13_fu_422_p3;
wire   [511:0] p_cast31_fu_429_p1;
wire   [511:0] empty_56_fu_433_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg    ap_loop_exit_ready_pp0_iter25_reg;
reg    ap_loop_exit_ready_pp0_iter26_reg;
reg    ap_loop_exit_ready_pp0_iter27_reg;
reg    ap_loop_exit_ready_pp0_iter28_reg;
reg    ap_loop_exit_ready_pp0_iter29_reg;
reg    ap_loop_exit_ready_pp0_iter30_reg;
reg    ap_loop_exit_ready_pp0_iter31_reg;
reg    ap_loop_exit_ready_pp0_iter32_reg;
reg    ap_loop_exit_ready_pp0_iter33_reg;
reg    ap_loop_exit_ready_pp0_iter34_reg;
reg    ap_loop_exit_ready_pp0_iter35_reg;
reg    ap_loop_exit_ready_pp0_iter36_reg;
reg    ap_loop_exit_ready_pp0_iter37_reg;
reg    ap_loop_exit_ready_pp0_iter38_reg;
reg    ap_loop_exit_ready_pp0_iter39_reg;
reg    ap_loop_exit_ready_pp0_iter40_reg;
reg    ap_loop_exit_ready_pp0_iter41_reg;
reg    ap_loop_exit_ready_pp0_iter42_reg;
reg    ap_loop_exit_ready_pp0_iter43_reg;
reg    ap_loop_exit_ready_pp0_iter44_reg;
reg    ap_loop_exit_ready_pp0_iter45_reg;
reg    ap_loop_exit_ready_pp0_iter46_reg;
reg    ap_loop_exit_ready_pp0_iter47_reg;
reg    ap_loop_exit_ready_pp0_iter48_reg;
reg    ap_loop_exit_ready_pp0_iter49_reg;
reg    ap_loop_exit_ready_pp0_iter50_reg;
reg    ap_loop_exit_ready_pp0_iter51_reg;
reg    ap_loop_exit_ready_pp0_iter52_reg;
reg    ap_loop_exit_ready_pp0_iter53_reg;
reg    ap_loop_exit_ready_pp0_iter54_reg;
reg    ap_loop_exit_ready_pp0_iter55_reg;
reg    ap_loop_exit_ready_pp0_iter56_reg;
reg    ap_loop_exit_ready_pp0_iter57_reg;
reg    ap_loop_exit_ready_pp0_iter58_reg;
reg    ap_loop_exit_ready_pp0_iter59_reg;
reg    ap_loop_exit_ready_pp0_iter60_reg;
reg    ap_loop_exit_ready_pp0_iter61_reg;
reg    ap_loop_exit_ready_pp0_iter62_reg;
reg    ap_loop_exit_ready_pp0_iter63_reg;
reg    ap_loop_exit_ready_pp0_iter64_reg;
reg    ap_loop_exit_ready_pp0_iter65_reg;
reg    ap_loop_exit_ready_pp0_iter66_reg;
reg    ap_loop_exit_ready_pp0_iter67_reg;
reg    ap_loop_exit_ready_pp0_iter68_reg;
reg    ap_loop_exit_ready_pp0_iter69_reg;
reg    ap_loop_exit_ready_pp0_iter70_reg;
reg    ap_loop_exit_ready_pp0_iter71_reg;
reg    ap_loop_exit_ready_pp0_iter72_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter40 = 1'b0;
#0 ap_enable_reg_pp0_iter41 = 1'b0;
#0 ap_enable_reg_pp0_iter42 = 1'b0;
#0 ap_enable_reg_pp0_iter43 = 1'b0;
#0 ap_enable_reg_pp0_iter44 = 1'b0;
#0 ap_enable_reg_pp0_iter45 = 1'b0;
#0 ap_enable_reg_pp0_iter46 = 1'b0;
#0 ap_enable_reg_pp0_iter47 = 1'b0;
#0 ap_enable_reg_pp0_iter48 = 1'b0;
#0 ap_enable_reg_pp0_iter49 = 1'b0;
#0 ap_enable_reg_pp0_iter50 = 1'b0;
#0 ap_enable_reg_pp0_iter51 = 1'b0;
#0 ap_enable_reg_pp0_iter52 = 1'b0;
#0 ap_enable_reg_pp0_iter53 = 1'b0;
#0 ap_enable_reg_pp0_iter54 = 1'b0;
#0 ap_enable_reg_pp0_iter55 = 1'b0;
#0 ap_enable_reg_pp0_iter56 = 1'b0;
#0 ap_enable_reg_pp0_iter57 = 1'b0;
#0 ap_enable_reg_pp0_iter58 = 1'b0;
#0 ap_enable_reg_pp0_iter59 = 1'b0;
#0 ap_enable_reg_pp0_iter60 = 1'b0;
#0 ap_enable_reg_pp0_iter61 = 1'b0;
#0 ap_enable_reg_pp0_iter62 = 1'b0;
#0 ap_enable_reg_pp0_iter63 = 1'b0;
#0 ap_enable_reg_pp0_iter64 = 1'b0;
#0 ap_enable_reg_pp0_iter65 = 1'b0;
#0 ap_enable_reg_pp0_iter66 = 1'b0;
#0 ap_enable_reg_pp0_iter67 = 1'b0;
#0 ap_enable_reg_pp0_iter68 = 1'b0;
#0 ap_enable_reg_pp0_iter69 = 1'b0;
#0 ap_enable_reg_pp0_iter70 = 1'b0;
#0 ap_enable_reg_pp0_iter71 = 1'b0;
#0 ap_enable_reg_pp0_iter72 = 1'b0;
#0 ap_enable_reg_pp0_iter73 = 1'b0;
#0 phi_urem10680_fu_118 = 7'd0;
#0 phi_mul10678_fu_122 = 15'd0;
#0 loop_index35_fu_126 = 7'd0;
#0 ap_done_reg = 1'b0;
end

relu_conv_2d_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter72_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter40 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter41 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter42 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter43 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter44 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter45 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter46 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter47 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter48 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter49 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter50 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter51 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter52 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter53 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter54 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter55 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter56 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter57 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter58 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter59 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter60 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter61 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter62 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter63 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter64 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter65 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter66 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter67 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter68 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter69 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter70 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter71 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter72 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter73 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((exitcond184_fu_292_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            loop_index35_fu_126 <= empty_fu_298_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            loop_index35_fu_126 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phi_mul10678_fu_122 <= 15'd0;
        end else if ((ap_enable_reg_pp0_iter73 == 1'b1)) begin
            phi_mul10678_fu_122 <= next_mul10679_fu_393_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((exitcond184_fu_292_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            phi_urem10680_fu_118 <= idx_urem10682_fu_362_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            phi_urem10680_fu_118 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter25_reg <= ap_loop_exit_ready_pp0_iter24_reg;
        ap_loop_exit_ready_pp0_iter26_reg <= ap_loop_exit_ready_pp0_iter25_reg;
        ap_loop_exit_ready_pp0_iter27_reg <= ap_loop_exit_ready_pp0_iter26_reg;
        ap_loop_exit_ready_pp0_iter28_reg <= ap_loop_exit_ready_pp0_iter27_reg;
        ap_loop_exit_ready_pp0_iter29_reg <= ap_loop_exit_ready_pp0_iter28_reg;
        ap_loop_exit_ready_pp0_iter30_reg <= ap_loop_exit_ready_pp0_iter29_reg;
        ap_loop_exit_ready_pp0_iter31_reg <= ap_loop_exit_ready_pp0_iter30_reg;
        ap_loop_exit_ready_pp0_iter32_reg <= ap_loop_exit_ready_pp0_iter31_reg;
        ap_loop_exit_ready_pp0_iter33_reg <= ap_loop_exit_ready_pp0_iter32_reg;
        ap_loop_exit_ready_pp0_iter34_reg <= ap_loop_exit_ready_pp0_iter33_reg;
        ap_loop_exit_ready_pp0_iter35_reg <= ap_loop_exit_ready_pp0_iter34_reg;
        ap_loop_exit_ready_pp0_iter36_reg <= ap_loop_exit_ready_pp0_iter35_reg;
        ap_loop_exit_ready_pp0_iter37_reg <= ap_loop_exit_ready_pp0_iter36_reg;
        ap_loop_exit_ready_pp0_iter38_reg <= ap_loop_exit_ready_pp0_iter37_reg;
        ap_loop_exit_ready_pp0_iter39_reg <= ap_loop_exit_ready_pp0_iter38_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter40_reg <= ap_loop_exit_ready_pp0_iter39_reg;
        ap_loop_exit_ready_pp0_iter41_reg <= ap_loop_exit_ready_pp0_iter40_reg;
        ap_loop_exit_ready_pp0_iter42_reg <= ap_loop_exit_ready_pp0_iter41_reg;
        ap_loop_exit_ready_pp0_iter43_reg <= ap_loop_exit_ready_pp0_iter42_reg;
        ap_loop_exit_ready_pp0_iter44_reg <= ap_loop_exit_ready_pp0_iter43_reg;
        ap_loop_exit_ready_pp0_iter45_reg <= ap_loop_exit_ready_pp0_iter44_reg;
        ap_loop_exit_ready_pp0_iter46_reg <= ap_loop_exit_ready_pp0_iter45_reg;
        ap_loop_exit_ready_pp0_iter47_reg <= ap_loop_exit_ready_pp0_iter46_reg;
        ap_loop_exit_ready_pp0_iter48_reg <= ap_loop_exit_ready_pp0_iter47_reg;
        ap_loop_exit_ready_pp0_iter49_reg <= ap_loop_exit_ready_pp0_iter48_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter50_reg <= ap_loop_exit_ready_pp0_iter49_reg;
        ap_loop_exit_ready_pp0_iter51_reg <= ap_loop_exit_ready_pp0_iter50_reg;
        ap_loop_exit_ready_pp0_iter52_reg <= ap_loop_exit_ready_pp0_iter51_reg;
        ap_loop_exit_ready_pp0_iter53_reg <= ap_loop_exit_ready_pp0_iter52_reg;
        ap_loop_exit_ready_pp0_iter54_reg <= ap_loop_exit_ready_pp0_iter53_reg;
        ap_loop_exit_ready_pp0_iter55_reg <= ap_loop_exit_ready_pp0_iter54_reg;
        ap_loop_exit_ready_pp0_iter56_reg <= ap_loop_exit_ready_pp0_iter55_reg;
        ap_loop_exit_ready_pp0_iter57_reg <= ap_loop_exit_ready_pp0_iter56_reg;
        ap_loop_exit_ready_pp0_iter58_reg <= ap_loop_exit_ready_pp0_iter57_reg;
        ap_loop_exit_ready_pp0_iter59_reg <= ap_loop_exit_ready_pp0_iter58_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter60_reg <= ap_loop_exit_ready_pp0_iter59_reg;
        ap_loop_exit_ready_pp0_iter61_reg <= ap_loop_exit_ready_pp0_iter60_reg;
        ap_loop_exit_ready_pp0_iter62_reg <= ap_loop_exit_ready_pp0_iter61_reg;
        ap_loop_exit_ready_pp0_iter63_reg <= ap_loop_exit_ready_pp0_iter62_reg;
        ap_loop_exit_ready_pp0_iter64_reg <= ap_loop_exit_ready_pp0_iter63_reg;
        ap_loop_exit_ready_pp0_iter65_reg <= ap_loop_exit_ready_pp0_iter64_reg;
        ap_loop_exit_ready_pp0_iter66_reg <= ap_loop_exit_ready_pp0_iter65_reg;
        ap_loop_exit_ready_pp0_iter67_reg <= ap_loop_exit_ready_pp0_iter66_reg;
        ap_loop_exit_ready_pp0_iter68_reg <= ap_loop_exit_ready_pp0_iter67_reg;
        ap_loop_exit_ready_pp0_iter69_reg <= ap_loop_exit_ready_pp0_iter68_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter70_reg <= ap_loop_exit_ready_pp0_iter69_reg;
        ap_loop_exit_ready_pp0_iter71_reg <= ap_loop_exit_ready_pp0_iter70_reg;
        ap_loop_exit_ready_pp0_iter72_reg <= ap_loop_exit_ready_pp0_iter71_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        empty_53_reg_481_pp0_iter10_reg <= empty_53_reg_481_pp0_iter9_reg;
        empty_53_reg_481_pp0_iter11_reg <= empty_53_reg_481_pp0_iter10_reg;
        empty_53_reg_481_pp0_iter12_reg <= empty_53_reg_481_pp0_iter11_reg;
        empty_53_reg_481_pp0_iter13_reg <= empty_53_reg_481_pp0_iter12_reg;
        empty_53_reg_481_pp0_iter14_reg <= empty_53_reg_481_pp0_iter13_reg;
        empty_53_reg_481_pp0_iter15_reg <= empty_53_reg_481_pp0_iter14_reg;
        empty_53_reg_481_pp0_iter16_reg <= empty_53_reg_481_pp0_iter15_reg;
        empty_53_reg_481_pp0_iter17_reg <= empty_53_reg_481_pp0_iter16_reg;
        empty_53_reg_481_pp0_iter18_reg <= empty_53_reg_481_pp0_iter17_reg;
        empty_53_reg_481_pp0_iter19_reg <= empty_53_reg_481_pp0_iter18_reg;
        empty_53_reg_481_pp0_iter20_reg <= empty_53_reg_481_pp0_iter19_reg;
        empty_53_reg_481_pp0_iter21_reg <= empty_53_reg_481_pp0_iter20_reg;
        empty_53_reg_481_pp0_iter22_reg <= empty_53_reg_481_pp0_iter21_reg;
        empty_53_reg_481_pp0_iter23_reg <= empty_53_reg_481_pp0_iter22_reg;
        empty_53_reg_481_pp0_iter24_reg <= empty_53_reg_481_pp0_iter23_reg;
        empty_53_reg_481_pp0_iter25_reg <= empty_53_reg_481_pp0_iter24_reg;
        empty_53_reg_481_pp0_iter26_reg <= empty_53_reg_481_pp0_iter25_reg;
        empty_53_reg_481_pp0_iter27_reg <= empty_53_reg_481_pp0_iter26_reg;
        empty_53_reg_481_pp0_iter28_reg <= empty_53_reg_481_pp0_iter27_reg;
        empty_53_reg_481_pp0_iter29_reg <= empty_53_reg_481_pp0_iter28_reg;
        empty_53_reg_481_pp0_iter2_reg <= empty_53_reg_481_pp0_iter1_reg;
        empty_53_reg_481_pp0_iter30_reg <= empty_53_reg_481_pp0_iter29_reg;
        empty_53_reg_481_pp0_iter31_reg <= empty_53_reg_481_pp0_iter30_reg;
        empty_53_reg_481_pp0_iter32_reg <= empty_53_reg_481_pp0_iter31_reg;
        empty_53_reg_481_pp0_iter33_reg <= empty_53_reg_481_pp0_iter32_reg;
        empty_53_reg_481_pp0_iter34_reg <= empty_53_reg_481_pp0_iter33_reg;
        empty_53_reg_481_pp0_iter35_reg <= empty_53_reg_481_pp0_iter34_reg;
        empty_53_reg_481_pp0_iter36_reg <= empty_53_reg_481_pp0_iter35_reg;
        empty_53_reg_481_pp0_iter37_reg <= empty_53_reg_481_pp0_iter36_reg;
        empty_53_reg_481_pp0_iter38_reg <= empty_53_reg_481_pp0_iter37_reg;
        empty_53_reg_481_pp0_iter39_reg <= empty_53_reg_481_pp0_iter38_reg;
        empty_53_reg_481_pp0_iter3_reg <= empty_53_reg_481_pp0_iter2_reg;
        empty_53_reg_481_pp0_iter40_reg <= empty_53_reg_481_pp0_iter39_reg;
        empty_53_reg_481_pp0_iter41_reg <= empty_53_reg_481_pp0_iter40_reg;
        empty_53_reg_481_pp0_iter42_reg <= empty_53_reg_481_pp0_iter41_reg;
        empty_53_reg_481_pp0_iter43_reg <= empty_53_reg_481_pp0_iter42_reg;
        empty_53_reg_481_pp0_iter44_reg <= empty_53_reg_481_pp0_iter43_reg;
        empty_53_reg_481_pp0_iter45_reg <= empty_53_reg_481_pp0_iter44_reg;
        empty_53_reg_481_pp0_iter46_reg <= empty_53_reg_481_pp0_iter45_reg;
        empty_53_reg_481_pp0_iter47_reg <= empty_53_reg_481_pp0_iter46_reg;
        empty_53_reg_481_pp0_iter48_reg <= empty_53_reg_481_pp0_iter47_reg;
        empty_53_reg_481_pp0_iter49_reg <= empty_53_reg_481_pp0_iter48_reg;
        empty_53_reg_481_pp0_iter4_reg <= empty_53_reg_481_pp0_iter3_reg;
        empty_53_reg_481_pp0_iter50_reg <= empty_53_reg_481_pp0_iter49_reg;
        empty_53_reg_481_pp0_iter51_reg <= empty_53_reg_481_pp0_iter50_reg;
        empty_53_reg_481_pp0_iter52_reg <= empty_53_reg_481_pp0_iter51_reg;
        empty_53_reg_481_pp0_iter53_reg <= empty_53_reg_481_pp0_iter52_reg;
        empty_53_reg_481_pp0_iter54_reg <= empty_53_reg_481_pp0_iter53_reg;
        empty_53_reg_481_pp0_iter55_reg <= empty_53_reg_481_pp0_iter54_reg;
        empty_53_reg_481_pp0_iter56_reg <= empty_53_reg_481_pp0_iter55_reg;
        empty_53_reg_481_pp0_iter57_reg <= empty_53_reg_481_pp0_iter56_reg;
        empty_53_reg_481_pp0_iter58_reg <= empty_53_reg_481_pp0_iter57_reg;
        empty_53_reg_481_pp0_iter59_reg <= empty_53_reg_481_pp0_iter58_reg;
        empty_53_reg_481_pp0_iter5_reg <= empty_53_reg_481_pp0_iter4_reg;
        empty_53_reg_481_pp0_iter60_reg <= empty_53_reg_481_pp0_iter59_reg;
        empty_53_reg_481_pp0_iter61_reg <= empty_53_reg_481_pp0_iter60_reg;
        empty_53_reg_481_pp0_iter62_reg <= empty_53_reg_481_pp0_iter61_reg;
        empty_53_reg_481_pp0_iter63_reg <= empty_53_reg_481_pp0_iter62_reg;
        empty_53_reg_481_pp0_iter64_reg <= empty_53_reg_481_pp0_iter63_reg;
        empty_53_reg_481_pp0_iter65_reg <= empty_53_reg_481_pp0_iter64_reg;
        empty_53_reg_481_pp0_iter66_reg <= empty_53_reg_481_pp0_iter65_reg;
        empty_53_reg_481_pp0_iter67_reg <= empty_53_reg_481_pp0_iter66_reg;
        empty_53_reg_481_pp0_iter68_reg <= empty_53_reg_481_pp0_iter67_reg;
        empty_53_reg_481_pp0_iter69_reg <= empty_53_reg_481_pp0_iter68_reg;
        empty_53_reg_481_pp0_iter6_reg <= empty_53_reg_481_pp0_iter5_reg;
        empty_53_reg_481_pp0_iter70_reg <= empty_53_reg_481_pp0_iter69_reg;
        empty_53_reg_481_pp0_iter71_reg <= empty_53_reg_481_pp0_iter70_reg;
        empty_53_reg_481_pp0_iter72_reg <= empty_53_reg_481_pp0_iter71_reg;
        empty_53_reg_481_pp0_iter7_reg <= empty_53_reg_481_pp0_iter6_reg;
        empty_53_reg_481_pp0_iter8_reg <= empty_53_reg_481_pp0_iter7_reg;
        empty_53_reg_481_pp0_iter9_reg <= empty_53_reg_481_pp0_iter8_reg;
        empty_55_reg_490_pp0_iter10_reg <= empty_55_reg_490_pp0_iter9_reg;
        empty_55_reg_490_pp0_iter11_reg <= empty_55_reg_490_pp0_iter10_reg;
        empty_55_reg_490_pp0_iter12_reg <= empty_55_reg_490_pp0_iter11_reg;
        empty_55_reg_490_pp0_iter13_reg <= empty_55_reg_490_pp0_iter12_reg;
        empty_55_reg_490_pp0_iter14_reg <= empty_55_reg_490_pp0_iter13_reg;
        empty_55_reg_490_pp0_iter15_reg <= empty_55_reg_490_pp0_iter14_reg;
        empty_55_reg_490_pp0_iter16_reg <= empty_55_reg_490_pp0_iter15_reg;
        empty_55_reg_490_pp0_iter17_reg <= empty_55_reg_490_pp0_iter16_reg;
        empty_55_reg_490_pp0_iter18_reg <= empty_55_reg_490_pp0_iter17_reg;
        empty_55_reg_490_pp0_iter19_reg <= empty_55_reg_490_pp0_iter18_reg;
        empty_55_reg_490_pp0_iter20_reg <= empty_55_reg_490_pp0_iter19_reg;
        empty_55_reg_490_pp0_iter21_reg <= empty_55_reg_490_pp0_iter20_reg;
        empty_55_reg_490_pp0_iter22_reg <= empty_55_reg_490_pp0_iter21_reg;
        empty_55_reg_490_pp0_iter23_reg <= empty_55_reg_490_pp0_iter22_reg;
        empty_55_reg_490_pp0_iter24_reg <= empty_55_reg_490_pp0_iter23_reg;
        empty_55_reg_490_pp0_iter25_reg <= empty_55_reg_490_pp0_iter24_reg;
        empty_55_reg_490_pp0_iter26_reg <= empty_55_reg_490_pp0_iter25_reg;
        empty_55_reg_490_pp0_iter27_reg <= empty_55_reg_490_pp0_iter26_reg;
        empty_55_reg_490_pp0_iter28_reg <= empty_55_reg_490_pp0_iter27_reg;
        empty_55_reg_490_pp0_iter29_reg <= empty_55_reg_490_pp0_iter28_reg;
        empty_55_reg_490_pp0_iter2_reg <= empty_55_reg_490_pp0_iter1_reg;
        empty_55_reg_490_pp0_iter30_reg <= empty_55_reg_490_pp0_iter29_reg;
        empty_55_reg_490_pp0_iter31_reg <= empty_55_reg_490_pp0_iter30_reg;
        empty_55_reg_490_pp0_iter32_reg <= empty_55_reg_490_pp0_iter31_reg;
        empty_55_reg_490_pp0_iter33_reg <= empty_55_reg_490_pp0_iter32_reg;
        empty_55_reg_490_pp0_iter34_reg <= empty_55_reg_490_pp0_iter33_reg;
        empty_55_reg_490_pp0_iter35_reg <= empty_55_reg_490_pp0_iter34_reg;
        empty_55_reg_490_pp0_iter36_reg <= empty_55_reg_490_pp0_iter35_reg;
        empty_55_reg_490_pp0_iter37_reg <= empty_55_reg_490_pp0_iter36_reg;
        empty_55_reg_490_pp0_iter38_reg <= empty_55_reg_490_pp0_iter37_reg;
        empty_55_reg_490_pp0_iter39_reg <= empty_55_reg_490_pp0_iter38_reg;
        empty_55_reg_490_pp0_iter3_reg <= empty_55_reg_490_pp0_iter2_reg;
        empty_55_reg_490_pp0_iter40_reg <= empty_55_reg_490_pp0_iter39_reg;
        empty_55_reg_490_pp0_iter41_reg <= empty_55_reg_490_pp0_iter40_reg;
        empty_55_reg_490_pp0_iter42_reg <= empty_55_reg_490_pp0_iter41_reg;
        empty_55_reg_490_pp0_iter43_reg <= empty_55_reg_490_pp0_iter42_reg;
        empty_55_reg_490_pp0_iter44_reg <= empty_55_reg_490_pp0_iter43_reg;
        empty_55_reg_490_pp0_iter45_reg <= empty_55_reg_490_pp0_iter44_reg;
        empty_55_reg_490_pp0_iter46_reg <= empty_55_reg_490_pp0_iter45_reg;
        empty_55_reg_490_pp0_iter47_reg <= empty_55_reg_490_pp0_iter46_reg;
        empty_55_reg_490_pp0_iter48_reg <= empty_55_reg_490_pp0_iter47_reg;
        empty_55_reg_490_pp0_iter49_reg <= empty_55_reg_490_pp0_iter48_reg;
        empty_55_reg_490_pp0_iter4_reg <= empty_55_reg_490_pp0_iter3_reg;
        empty_55_reg_490_pp0_iter50_reg <= empty_55_reg_490_pp0_iter49_reg;
        empty_55_reg_490_pp0_iter51_reg <= empty_55_reg_490_pp0_iter50_reg;
        empty_55_reg_490_pp0_iter52_reg <= empty_55_reg_490_pp0_iter51_reg;
        empty_55_reg_490_pp0_iter53_reg <= empty_55_reg_490_pp0_iter52_reg;
        empty_55_reg_490_pp0_iter54_reg <= empty_55_reg_490_pp0_iter53_reg;
        empty_55_reg_490_pp0_iter55_reg <= empty_55_reg_490_pp0_iter54_reg;
        empty_55_reg_490_pp0_iter56_reg <= empty_55_reg_490_pp0_iter55_reg;
        empty_55_reg_490_pp0_iter57_reg <= empty_55_reg_490_pp0_iter56_reg;
        empty_55_reg_490_pp0_iter58_reg <= empty_55_reg_490_pp0_iter57_reg;
        empty_55_reg_490_pp0_iter59_reg <= empty_55_reg_490_pp0_iter58_reg;
        empty_55_reg_490_pp0_iter5_reg <= empty_55_reg_490_pp0_iter4_reg;
        empty_55_reg_490_pp0_iter60_reg <= empty_55_reg_490_pp0_iter59_reg;
        empty_55_reg_490_pp0_iter61_reg <= empty_55_reg_490_pp0_iter60_reg;
        empty_55_reg_490_pp0_iter62_reg <= empty_55_reg_490_pp0_iter61_reg;
        empty_55_reg_490_pp0_iter63_reg <= empty_55_reg_490_pp0_iter62_reg;
        empty_55_reg_490_pp0_iter64_reg <= empty_55_reg_490_pp0_iter63_reg;
        empty_55_reg_490_pp0_iter65_reg <= empty_55_reg_490_pp0_iter64_reg;
        empty_55_reg_490_pp0_iter66_reg <= empty_55_reg_490_pp0_iter65_reg;
        empty_55_reg_490_pp0_iter67_reg <= empty_55_reg_490_pp0_iter66_reg;
        empty_55_reg_490_pp0_iter68_reg <= empty_55_reg_490_pp0_iter67_reg;
        empty_55_reg_490_pp0_iter69_reg <= empty_55_reg_490_pp0_iter68_reg;
        empty_55_reg_490_pp0_iter6_reg <= empty_55_reg_490_pp0_iter5_reg;
        empty_55_reg_490_pp0_iter70_reg <= empty_55_reg_490_pp0_iter69_reg;
        empty_55_reg_490_pp0_iter71_reg <= empty_55_reg_490_pp0_iter70_reg;
        empty_55_reg_490_pp0_iter72_reg <= empty_55_reg_490_pp0_iter71_reg;
        empty_55_reg_490_pp0_iter7_reg <= empty_55_reg_490_pp0_iter6_reg;
        empty_55_reg_490_pp0_iter8_reg <= empty_55_reg_490_pp0_iter7_reg;
        empty_55_reg_490_pp0_iter9_reg <= empty_55_reg_490_pp0_iter8_reg;
        gmem_addr_read_reg_501 <= m_axi_gmem_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        empty_53_reg_481 <= empty_53_fu_314_p1;
        empty_53_reg_481_pp0_iter1_reg <= empty_53_reg_481;
        empty_55_reg_490 <= empty_55_fu_346_p1;
        empty_55_reg_490_pp0_iter1_reg <= empty_55_reg_490;
        p_cast6_reg_485 <= {{empty_54_fu_330_p2[63:6]}};
    end
end

always @ (*) begin
    if (((exitcond184_fu_292_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter72_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter73 == 1'b0) & (ap_enable_reg_pp0_iter72 == 1'b0) & (ap_enable_reg_pp0_iter71 == 1'b0) 
    & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter70 == 1'b0) & (ap_enable_reg_pp0_iter69 == 1'b0) & (ap_enable_reg_pp0_iter68 == 1'b0) & (ap_enable_reg_pp0_iter67 == 1'b0) & (ap_enable_reg_pp0_iter66 == 1'b0) & (ap_enable_reg_pp0_iter65 == 1'b0) & (ap_enable_reg_pp0_iter64 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter63 == 1'b0) & (ap_enable_reg_pp0_iter62 == 1'b0) & (ap_enable_reg_pp0_iter61 == 1'b0) & (ap_enable_reg_pp0_iter60 == 1'b0) & (ap_enable_reg_pp0_iter59 == 1'b0) & (ap_enable_reg_pp0_iter58 == 1'b0) & (ap_enable_reg_pp0_iter57 == 1'b0) & (ap_enable_reg_pp0_iter56 == 1'b0) & (ap_enable_reg_pp0_iter55 == 1'b0) & (ap_enable_reg_pp0_iter54 == 1'b0) & (ap_enable_reg_pp0_iter53 == 1'b0) & (ap_enable_reg_pp0_iter52 == 1'b0) & (ap_enable_reg_pp0_iter51 == 1'b0) & (ap_enable_reg_pp0_iter50 == 1'b0) & (ap_enable_reg_pp0_iter49 == 1'b0) & (ap_enable_reg_pp0_iter48 == 1'b0) & (ap_enable_reg_pp0_iter47 == 1'b0) & (ap_enable_reg_pp0_iter46 == 1'b0) & (ap_enable_reg_pp0_iter45 
    == 1'b0) & (ap_enable_reg_pp0_iter44 == 1'b0) & (ap_enable_reg_pp0_iter43 == 1'b0) & (ap_enable_reg_pp0_iter42 == 1'b0) & (ap_enable_reg_pp0_iter41 == 1'b0) & (ap_enable_reg_pp0_iter40 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_loop_index35_load = 7'd0;
    end else begin
        ap_sig_allocacmp_loop_index35_load = loop_index35_fu_126;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_phi_urem10680_load = 7'd0;
    end else begin
        ap_sig_allocacmp_phi_urem10680_load = phi_urem10680_fu_118;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        gmem_blk_n_AR = m_axi_gmem_ARREADY;
    end else begin
        gmem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter72 == 1'b1))) begin
        gmem_blk_n_R = m_axi_gmem_RVALID;
    end else begin
        gmem_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        m_axi_gmem_ARVALID = 1'b1;
    end else begin
        m_axi_gmem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter72 == 1'b1))) begin
        m_axi_gmem_RREADY = 1'b1;
    end else begin
        m_axi_gmem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_1_ce0_local = 1'b1;
    end else begin
        weight_buffer_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((empty_53_reg_481_pp0_iter72_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_1_we0_local = 1'b1;
    end else begin
        weight_buffer_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_2_ce0_local = 1'b1;
    end else begin
        weight_buffer_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((empty_53_reg_481_pp0_iter72_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_2_we0_local = 1'b1;
    end else begin
        weight_buffer_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_3_ce0_local = 1'b1;
    end else begin
        weight_buffer_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((empty_53_reg_481_pp0_iter72_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_3_we0_local = 1'b1;
    end else begin
        weight_buffer_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_4_ce0_local = 1'b1;
    end else begin
        weight_buffer_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((empty_53_reg_481_pp0_iter72_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_4_we0_local = 1'b1;
    end else begin
        weight_buffer_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_5_ce0_local = 1'b1;
    end else begin
        weight_buffer_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((empty_53_reg_481_pp0_iter72_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_5_we0_local = 1'b1;
    end else begin
        weight_buffer_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_6_ce0_local = 1'b1;
    end else begin
        weight_buffer_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((empty_53_reg_481_pp0_iter72_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_6_we0_local = 1'b1;
    end else begin
        weight_buffer_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_7_ce0_local = 1'b1;
    end else begin
        weight_buffer_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((empty_53_reg_481_pp0_iter72_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_7_we0_local = 1'b1;
    end else begin
        weight_buffer_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_8_ce0_local = 1'b1;
    end else begin
        weight_buffer_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(empty_53_reg_481_pp0_iter72_reg == 4'd2) & ~(empty_53_reg_481_pp0_iter72_reg == 4'd3) & ~(empty_53_reg_481_pp0_iter72_reg == 4'd4) & ~(empty_53_reg_481_pp0_iter72_reg == 4'd5) & ~(empty_53_reg_481_pp0_iter72_reg == 4'd6) & ~(empty_53_reg_481_pp0_iter72_reg == 4'd7) & ~(empty_53_reg_481_pp0_iter72_reg == 4'd0) & ~(empty_53_reg_481_pp0_iter72_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_8_we0_local = 1'b1;
    end else begin
        weight_buffer_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_ce0_local = 1'b1;
    end else begin
        weight_buffer_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((empty_53_reg_481_pp0_iter72_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter73 == 1'b1))) begin
        weight_buffer_we0_local = 1'b1;
    end else begin
        weight_buffer_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter72 == 1'b1) & (1'b1 == ap_block_state73_pp0_stage0_iter72)) | ((m_axi_gmem_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter72 == 1'b1) & (1'b1 == ap_block_state73_pp0_stage0_iter72)) | ((m_axi_gmem_ARREADY == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_state73_pp0_stage0_iter72 = (m_axi_gmem_RVALID == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign empty_51_fu_356_p2 = ((next_urem10681_fu_350_p2 < 7'd9) ? 1'b1 : 1'b0);

assign empty_52_fu_308_p2 = (loop_index35_cast_fu_304_p1 + phi_mul10683);

assign empty_53_fu_314_p1 = ap_sig_allocacmp_phi_urem10680_load[3:0];

assign empty_54_fu_330_p2 = (p_cast30_fu_326_p1 + weights);

assign empty_55_fu_346_p1 = empty_54_fu_330_p2[5:0];

assign empty_56_fu_433_p2 = gmem_addr_read_reg_501 >> p_cast31_fu_429_p1;

assign empty_57_fu_438_p1 = empty_56_fu_433_p2[31:0];

assign empty_fu_298_p2 = (ap_sig_allocacmp_loop_index35_load + 7'd1);

assign exitcond184_fu_292_p2 = ((ap_sig_allocacmp_loop_index35_load == 7'd81) ? 1'b1 : 1'b0);

assign idx_urem10682_fu_362_p3 = ((empty_51_fu_356_p2[0:0] == 1'b1) ? next_urem10681_fu_350_p2 : 7'd0);

assign loop_index35_cast_fu_304_p1 = ap_sig_allocacmp_loop_index35_load;

assign m_axi_gmem_ARADDR = p_cast14_cast_fu_380_p1;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 64'd1;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_AWADDR = 64'd0;

assign m_axi_gmem_AWBURST = 2'd0;

assign m_axi_gmem_AWCACHE = 4'd0;

assign m_axi_gmem_AWID = 1'd0;

assign m_axi_gmem_AWLEN = 32'd0;

assign m_axi_gmem_AWLOCK = 2'd0;

assign m_axi_gmem_AWPROT = 3'd0;

assign m_axi_gmem_AWQOS = 4'd0;

assign m_axi_gmem_AWREGION = 4'd0;

assign m_axi_gmem_AWSIZE = 3'd0;

assign m_axi_gmem_AWUSER = 1'd0;

assign m_axi_gmem_AWVALID = 1'b0;

assign m_axi_gmem_BREADY = 1'b0;

assign m_axi_gmem_WDATA = 512'd0;

assign m_axi_gmem_WID = 1'd0;

assign m_axi_gmem_WLAST = 1'b0;

assign m_axi_gmem_WSTRB = 64'd0;

assign m_axi_gmem_WUSER = 1'd0;

assign m_axi_gmem_WVALID = 1'b0;

assign next_mul10679_fu_393_p2 = (phi_mul10678_fu_122 + 15'd228);

assign next_urem10681_fu_350_p2 = (ap_sig_allocacmp_phi_urem10680_load + 7'd1);

assign p_cast14_cast_fu_380_p1 = $signed(p_cast6_reg_485);

assign p_cast29_fu_409_p1 = tmp_fu_399_p4;

assign p_cast30_fu_326_p1 = tmp_11_fu_318_p3;

assign p_cast31_fu_429_p1 = tmp_13_fu_422_p3;

assign tmp_11_fu_318_p3 = {{empty_52_fu_308_p2}, {2'd0}};

assign tmp_13_fu_422_p3 = {{empty_55_reg_490_pp0_iter72_reg}, {3'd0}};

assign tmp_fu_399_p4 = {{phi_mul10678_fu_122[14:11]}};

assign weight_buffer_1_address0 = p_cast29_fu_409_p1;

assign weight_buffer_1_ce0 = weight_buffer_1_ce0_local;

assign weight_buffer_1_d0 = empty_57_fu_438_p1;

assign weight_buffer_1_we0 = weight_buffer_1_we0_local;

assign weight_buffer_2_address0 = p_cast29_fu_409_p1;

assign weight_buffer_2_ce0 = weight_buffer_2_ce0_local;

assign weight_buffer_2_d0 = empty_57_fu_438_p1;

assign weight_buffer_2_we0 = weight_buffer_2_we0_local;

assign weight_buffer_3_address0 = p_cast29_fu_409_p1;

assign weight_buffer_3_ce0 = weight_buffer_3_ce0_local;

assign weight_buffer_3_d0 = empty_57_fu_438_p1;

assign weight_buffer_3_we0 = weight_buffer_3_we0_local;

assign weight_buffer_4_address0 = p_cast29_fu_409_p1;

assign weight_buffer_4_ce0 = weight_buffer_4_ce0_local;

assign weight_buffer_4_d0 = empty_57_fu_438_p1;

assign weight_buffer_4_we0 = weight_buffer_4_we0_local;

assign weight_buffer_5_address0 = p_cast29_fu_409_p1;

assign weight_buffer_5_ce0 = weight_buffer_5_ce0_local;

assign weight_buffer_5_d0 = empty_57_fu_438_p1;

assign weight_buffer_5_we0 = weight_buffer_5_we0_local;

assign weight_buffer_6_address0 = p_cast29_fu_409_p1;

assign weight_buffer_6_ce0 = weight_buffer_6_ce0_local;

assign weight_buffer_6_d0 = empty_57_fu_438_p1;

assign weight_buffer_6_we0 = weight_buffer_6_we0_local;

assign weight_buffer_7_address0 = p_cast29_fu_409_p1;

assign weight_buffer_7_ce0 = weight_buffer_7_ce0_local;

assign weight_buffer_7_d0 = empty_57_fu_438_p1;

assign weight_buffer_7_we0 = weight_buffer_7_we0_local;

assign weight_buffer_8_address0 = p_cast29_fu_409_p1;

assign weight_buffer_8_ce0 = weight_buffer_8_ce0_local;

assign weight_buffer_8_d0 = empty_57_fu_438_p1;

assign weight_buffer_8_we0 = weight_buffer_8_we0_local;

assign weight_buffer_address0 = p_cast29_fu_409_p1;

assign weight_buffer_ce0 = weight_buffer_ce0_local;

assign weight_buffer_d0 = empty_57_fu_438_p1;

assign weight_buffer_we0 = weight_buffer_we0_local;

endmodule //relu_conv_2d_conv_2d_Pipeline_3
