[{"DBLP title": "Biomedical electronics serving as physical environmental and emotional watchdogs.", "DBLP authors": ["Rudy Lauwereins"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228362", "OA papers": [{"PaperId": "https://openalex.org/W2144174800", "PaperTitle": "Biomedical electronics serving as physical environmental and emotional watchdogs", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Imec": 0.5, "KU Leuven": 0.5}, "Authors": ["Rudy Lauwereins"]}]}, {"DBLP title": "Integrated biosensors for personalized medicine.", "DBLP authors": ["Giovanni De Micheli", "Cristina Boero", "Camilla Baj-Rossi", "Irene Taurino", "Sandro Carrara"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228363", "OA papers": [{"PaperId": "https://openalex.org/W2172067944", "PaperTitle": "Integrated biosensors for personalized medicine", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 5.0}, "Authors": ["Giovanni De Micheli", "Cristina Boero", "Camilla Baj-Rossi", "Irene Taurino", "Sandro Carrara"]}]}, {"DBLP title": "Design challenges for secure implantable medical devices.", "DBLP authors": ["Wayne P. Burleson", "Shane S. Clark", "Benjamin Ransford", "Kevin Fu"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228364", "OA papers": [{"PaperId": "https://openalex.org/W2109673240", "PaperTitle": "Design challenges for secure implantable medical devices", "Year": 2012, "CitationCount": 93, "EstimatedCitation": 93, "Affiliations": {"University of Massachusetts Amherst": 4.0}, "Authors": ["Wayne Burleson", "Shane S. Clark", "Benjamin Ransford", "Kevin Fu"]}]}, {"DBLP title": "Design of pin-constrained general-purpose digital microfluidic biochips.", "DBLP authors": ["Yan Luo", "Krishnendu Chakrabarty"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228366", "OA papers": [{"PaperId": "https://openalex.org/W2066772290", "PaperTitle": "Design of pin-constrained general-purpose digital microfluidic biochips", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Duke University": 2.0}, "Authors": ["Yan Luo", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Path scheduling on digital microfluidic biochips.", "DBLP authors": ["Daniel T. Grissom", "Philip Brisk"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228367", "OA papers": [{"PaperId": "https://openalex.org/W2130933259", "PaperTitle": "Path scheduling on digital microfluidic biochips", "Year": 2012, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"University of California, Riverside": 2.0}, "Authors": ["Daniel Grissom", "Philip Brisk"]}]}, {"DBLP title": "Realizing reversible circuits using a new class of quantum gates.", "DBLP authors": ["Zahra Sasanian", "Robert Wille", "D. Michael Miller"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228368", "OA papers": [{"PaperId": "https://openalex.org/W2008313400", "PaperTitle": "Realizing reversible circuits using a new class of quantum gates", "Year": 2012, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"University of Victoria": 2.0, "University of Bremen": 1.0}, "Authors": ["Zahra Sasanian", "Robert Wille", "David Miller"]}]}, {"DBLP title": "Physical synthesis onto a Sea-of-Tiles with double-gate silicon nanowire transistors.", "DBLP authors": ["Shashikanth Bobba", "Michele De Marchi", "Yusuf Leblebici", "Giovanni De Micheli"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228369", "OA papers": [{"PaperId": "https://openalex.org/W2117181658", "PaperTitle": "Physical synthesis onto a Sea-of-Tiles with double-gate silicon nanowire transistors", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0}, "Authors": ["Shashikanth Bobba", "Michele De Marchi", "Yusuf Leblebici", "Giovanni De Micheli"]}]}, {"DBLP title": "A semiempirical model for wakeup time estimation in power-gated logic clusters.", "DBLP authors": ["Vivek D. Tovinakere", "Olivier Sentieys", "Steven Derrien"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228371", "OA papers": [{"PaperId": "https://openalex.org/W2054702236", "PaperTitle": "A semiempirical model for wakeup time estimation in power-gated logic clusters", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Institut de Recherche en Informatique et Syst\u00e8mes Al\u00e9atoires": 1.0, "University of Rennes": 1.0, "French Institute for Research in Computer Science and Automation": 1.0}, "Authors": ["Vivek D. Tovinakere", "Olivier Sentieys", "Steven Derrien"]}]}, {"DBLP title": "Cost-effective power delivery to support per-core voltage domains for power-constrained processors.", "DBLP authors": ["Hamid Reza Ghasemi", "Abhishek A. Sinkar", "Michael J. Schulte", "Nam Sung Kim"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228372", "OA papers": [{"PaperId": "https://openalex.org/W2107598857", "PaperTitle": "Cost-effective power delivery to support per-core voltage domains for power-constrained processors", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0, "Advanced Micro Devices (United States)": 1.0}, "Authors": ["Hamid Ghasemi", "Abhishek A. Sinkar", "Michael J. Schulte", "Nam Kim"]}]}, {"DBLP title": "A hybrid and adaptive model for predicting register file and SRAM power using a reference design.", "DBLP authors": ["Eric Donkoh", "Alicia Lowery", "Emily Shriver"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228373", "OA papers": [{"PaperId": "https://openalex.org/W2073878337", "PaperTitle": "A hybrid and adaptive model for predicting register file and SRAM power using a reference design", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Intel (United States)": 3.0}, "Authors": ["Eric Kwesi Donkoh", "Alicia Lowery", "Emily Shriver"]}]}, {"DBLP title": "Coding-based energy minimization for phase change memory.", "DBLP authors": ["Azalia Mirhoseini", "Miodrag Potkonjak", "Farinaz Koushanfar"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228374", "OA papers": [{"PaperId": "https://openalex.org/W2132792130", "PaperTitle": "Coding-based energy minimization for phase change memory", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Rice University": 2.0, "Computer Science Department, University of California Los Angeles.": 1.0}, "Authors": ["Azalia Mirhoseini", "Miodrag Potkonjak", "Farinaz Koushanfar"]}]}, {"DBLP title": "A code morphing methodology to automate power analysis countermeasures.", "DBLP authors": ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228376", "OA papers": [{"PaperId": "https://openalex.org/W2116207513", "PaperTitle": "A code morphing methodology to automate power analysis countermeasures", "Year": 2012, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"Politecnico di Milano": 3.0}, "Authors": ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi"]}]}, {"DBLP title": "Security analysis of logic obfuscation.", "DBLP authors": ["Jeyavijayan Rajendran", "Youngok K. Pino", "Ozgur Sinanoglu", "Ramesh Karri"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228377", "OA papers": [{"PaperId": "https://openalex.org/W2067276029", "PaperTitle": "Security analysis of logic obfuscation", "Year": 2012, "CitationCount": 352, "EstimatedCitation": 352, "Affiliations": {"SUNY Polytechnic Institute": 1.0, "New York University": 2.0, "United States Air Force Research Laboratory": 1.0}, "Authors": ["Jeyavijayan Rajendran", "Youngok Pino", "Ozgur Sinanoglu", "Ramesh Karri"]}]}, {"DBLP title": "Hardware Trojan horse benchmark via optimal creation and placement of malicious circuitry.", "DBLP authors": ["Sheng Wei", "Kai Li", "Farinaz Koushanfar", "Miodrag Potkonjak"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228378", "OA papers": [{"PaperId": "https://openalex.org/W2171985529", "PaperTitle": "Hardware Trojan horse benchmark via optimal creation and placement of malicious circuitry", "Year": 2012, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"University of California, Los Angeles": 2.0, "Rice University": 2.0}, "Authors": ["Qingyi Wei", "Kai Li", "Farinaz Koushanfar", "Miodrag Potkonjak"]}]}, {"DBLP title": "On improving the uniqueness of silicon-based physically unclonable functions via optical proximity correction.", "DBLP authors": ["Domenic Forte", "Ankur Srivastava"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228379", "OA papers": [{"PaperId": "https://openalex.org/W2011978521", "PaperTitle": "On improving the uniqueness of silicon-based physically unclonable functions via optical proximity correction", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Domenic Forte", "Ankur Srivastava"]}]}, {"DBLP title": "Transformer: a functional-driven cycle-accurate multicore simulator.", "DBLP authors": ["Zhenman Fang", "Qinghao Min", "Keyong Zhou", "Yi Lu", "Yibin Hu", "Weihua Zhang", "Haibo Chen", "Jian Li", "Binyu Zang"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228381", "OA papers": [{"PaperId": "https://openalex.org/W2127364658", "PaperTitle": "Transformer", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Fudan University": 4.0, "Institute for Parallel Processing": 3.0, "Shanghai Jiao Tong University": 1.0, "IBM Research - Austin": 1.0}, "Authors": ["Zhenman Fang", "Qinghao Min", "Keyong Zhou", "Yi Lu", "Yibin Hu", "Weihua Zhang", "Haibo Chen", "Jian Li", "Binyu Zang"]}]}, {"DBLP title": "SAGA: SystemC acceleration on GPU architectures.", "DBLP authors": ["Sara Vinco", "Debapriya Chatterjee", "Valeria Bertacco", "Franco Fummi"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228382", "OA papers": [{"PaperId": "https://openalex.org/W2122740326", "PaperTitle": "SAGA", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of Verona": 2.0, "University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Sara Vinco", "Debapriya Chatterjee", "Valeria Bertacco", "Franco Fummi"]}]}, {"DBLP title": "Synchronization for hybrid MPSoC full-system simulation.", "DBLP authors": ["Luis Gabriel Murillo", "Juan Fernando Eusse", "Jovana Jovic", "Sergey Yakoushkin", "Rainer Leupers", "Gerd Ascheid"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228383", "OA papers": [{"PaperId": "https://openalex.org/W1995379724", "PaperTitle": "Synchronization for hybrid MPSoC full-system simulation", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"RWTH Aachen University": 6.0}, "Authors": ["Luis Jim\u00e9nez Murillo", "Juan Fernando Eusse", "Jovana Jovic", "Sergey Yakoushkin", "Rainer Leupers", "Gerd Ascheid"]}]}, {"DBLP title": "A non-intrusive timing synchronization interface for hardware-assisted HW/SW co-simulation.", "DBLP authors": ["Yu-Hung Huang", "Yi-Shan Lu", "Hsin-I Wu", "Ren-Song Tsay"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228384", "OA papers": [{"PaperId": "https://openalex.org/W2097202366", "PaperTitle": "A non-intrusive timing synchronization interface for hardware-assisted HW/SW co-simulation", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Tsing Hua University": 4.0}, "Authors": ["Yu-Hung Huang", "Yishan Lu", "Hsin-I Wu", "Ren-Song Tsay"]}]}, {"DBLP title": "Can EDA combat the rise of electronic counterfeiting?", "DBLP authors": ["Farinaz Koushanfar", "Saverio Fazzari", "Carl McCants", "William Bryson", "Matthew Sale", "Peilin Song", "Miodrag Potkonjak"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228386", "OA papers": [{"PaperId": "https://openalex.org/W1967726944", "PaperTitle": "Can EDA combat the rise of electronic counterfeiting?", "Year": 2012, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"Rice University": 1.0, "Booz Allen Hamilton (United States)": 1.0, "Defense Advanced Research Projects Agency": 1.0, "Analytical Solutions, Inc., Albuquerque, NM": 1.0, "Naval Surface Warfare Center": 1.0, "IBM (United States)": 1.0, "University of California, Los Angeles": 1.0}, "Authors": ["Farinaz Koushanfar", "Saverio Fazzari", "Carl McCants", "William Bryson", "Matthew Sale", "Peilin Song", "Miodrag Potkonjak"]}]}, {"DBLP title": "Physics matters: statistical aging prediction under trapping/detrapping.", "DBLP authors": ["Jyothi Bhaskarr Velamala", "Ketul Sutaria", "Takashi Sato", "Yu Cao"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228388", "OA papers": [{"PaperId": "https://openalex.org/W2111642414", "PaperTitle": "Physics matters", "Year": 2012, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"Arizona State University": 3.0, "Kyoto University": 1.0}, "Authors": ["Jyothi Velamala", "Ketul B. Sutaria", "Takashi Sato", "Yu Cao"]}]}, {"DBLP title": "Library-aware resonant clock synthesis (LARCS).", "DBLP authors": ["Xuchu Hu", "Walter James Condley", "Matthew R. Guthaus"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228389", "OA papers": [{"PaperId": "https://openalex.org/W2019298840", "PaperTitle": "Library-aware resonant clock synthesis (LARCS)", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Cadence Design Systems (United States)": 0.5, "University of California, Santa Cruz": 2.5}, "Authors": ["Xuchu Hu", "Walter Condley", "Matthew R. Guthaus"]}]}, {"DBLP title": "Incremental power grid verification.", "DBLP authors": ["Abhishek", "Farid N. Najm"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228390", "OA papers": [{"PaperId": "https://openalex.org/W2127599966", "PaperTitle": "Incremental power grid verification", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Abhishek", "Farid N. Najm"]}]}, {"DBLP title": "Analysis of DC current crowding in through-silicon-vias and its impact on power integrity in 3D ICs.", "DBLP authors": ["Xin Zhao", "Michael Scheuermann", "Sung Kyu Lim"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228391", "OA papers": [{"PaperId": "https://openalex.org/W1978112218", "PaperTitle": "Analysis of DC current crowding in through-silicon-vias and its impact on power integrity in 3D ICs", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Georgia Institute of Technology": 2.0, "IBM Research - Thomas J. Watson Research Center": 1.0}, "Authors": ["Xin Zhao", "Michael R. Scheuermann", "Sung Kyu Lim"]}]}, {"DBLP title": "Tracking appliance usage information in residential settings using off-the-shelf low-frequency meters.", "DBLP authors": ["Deokwoo Jung", "Andreas Savvides", "Athanasios Bamis"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228393", "OA papers": [{"PaperId": "https://openalex.org/W2012637380", "PaperTitle": "Tracking appliance usage information in residential settings using off-the-shelf low-frequency meters", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Advanced Digital Sciences Center": 1.0, "Yale University": 1.0, "University of Connecticut": 1.0}, "Authors": ["Deokwoo Jung", "Andreas Savvides", "Athanasios Bamis"]}]}, {"DBLP title": "Implementing an FPGA system for real-time intent recognition for prosthetic legs.", "DBLP authors": ["Xiaorong Zhang", "He Huang", "Qing Yang"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228394", "OA papers": [{"PaperId": "https://openalex.org/W2079998853", "PaperTitle": "Implementing an FPGA system for real-time intent recognition for prosthetic legs", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Rhode Island": 3.0}, "Authors": ["Xiaorong Zhang", "He Huang", "Qing Yang"]}]}, {"DBLP title": "Statistical design and optimization for adaptive post-silicon tuning of MEMS filters.", "DBLP authors": ["Fa Wang", "Gokce Keskin", "Andrew Phelps", "Jonathan Rotner", "Xin Li", "Gary K. Fedder", "Tamal Mukherjee", "Lawrence T. Pileggi"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228395", "OA papers": [{"PaperId": "https://openalex.org/W2088276251", "PaperTitle": "Statistical design and optimization for adaptive post-silicon tuning of MEMS filters", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Carnegie Mellon University": 8.0}, "Authors": ["Fa Wang", "Gokce Keskin", "Andrew Phelps", "Jonathan Rotner", "Xin Li", "Gary K. Fedder", "Tamal Mukherjee", "Larry Pileggi"]}]}, {"DBLP title": "Generic low-cost characterization of Vth and mobility variations in LTPS TFTs for non-uniformity calibration of active-matrix OLED displays.", "DBLP authors": ["G. Reza Chaji", "Javid Jaffari"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228396", "OA papers": [{"PaperId": "https://openalex.org/W1971702506", "PaperTitle": "Generic low-cost characterization of V <sub>th</sub> and mobility variations in LTPS TFTs for non-uniformity calibration of active-matrix OLED displays", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"IGNIS Innovation (Canada)": 2.0}, "Authors": ["Gholamreza Chaji", "Javid Jaffari"]}]}, {"DBLP title": "Software controlled cell bit-density to improve NAND flash lifetime.", "DBLP authors": ["Xavier Jimenez", "David Novo", "Paolo Ienne"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228404", "OA papers": [{"PaperId": "https://openalex.org/W2129083811", "PaperTitle": "Software controlled cell bit-density to improve NAND flash lifetime", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 3.0}, "Authors": ["Xavier F. Jimenez", "David Novo", "Paolo Ienne"]}]}, {"DBLP title": "Observational wear leveling: an efficient algorithm for flash memory management.", "DBLP authors": ["Chundong Wang", "Weng-Fai Wong"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228405", "OA papers": [{"PaperId": "https://openalex.org/W2065405058", "PaperTitle": "Observational wear leveling", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"National University of Singapore": 2.0}, "Authors": ["Chundong Wang", "Weng-Fai Wong"]}]}, {"DBLP title": "Cache revive: architecting volatile STT-RAM caches for enhanced performance in CMPs.", "DBLP authors": ["Adwait Jog", "Asit K. Mishra", "Cong Xu", "Yuan Xie", "Vijaykrishnan Narayanan", "Ravishankar R. Iyer", "Chita R. Das"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228406", "OA papers": [{"PaperId": "https://openalex.org/W2047379549", "PaperTitle": "Cache revive", "Year": 2012, "CitationCount": 225, "EstimatedCitation": 225, "Affiliations": {"Pennsylvania State University": 5.0, "Intel (United States)": 2.0}, "Authors": ["Adwait Jog", "Asit K. Mishra", "Cong Xu", "Yuan Xie", "Vijaykrishnan Narayanan", "Ravishankar K. Iyer", "Chita R. Das"]}]}, {"DBLP title": "Point and discard: a hard-error-tolerant architecture for non-volatile last level caches.", "DBLP authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228407", "OA papers": [{"PaperId": "https://openalex.org/W2063878151", "PaperTitle": "Point and discard", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie"]}]}, {"DBLP title": "Self-aware computing in the Angstrom processor.", "DBLP authors": ["Henry Hoffmann", "Jim Holt", "George Kurian", "Eric Lau", "Martina Maggio", "Jason E. Miller", "Sabrina M. Neuman", "Mahmut E. Sinangil", "Yildiz Sinangil", "Anant Agarwal", "Anantha P. Chandrakasan", "Srinivas Devadas"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228409", "OA papers": [{"PaperId": "https://openalex.org/W2166359847", "PaperTitle": "Self-aware computing in the Angstrom processor", "Year": 2012, "CitationCount": 70, "EstimatedCitation": 70, "Affiliations": {"MIT Computer Science and Artificial Intelligence Laboratory,": 7.0, "MIT Computer Science and Artificial Intelligence Laboratory, and Freescale Semiconductor": 1.0, "Lund University": 1.0, "MIT Microsystems Technology Laboratories#TAB#": 3.0}, "Authors": ["Henry Hoffmann", "Jim Holt", "George Kurian", "Eric H. Y. Lau", "Martina Maggio", "Jason Miller", "Sabrina M. Neuman", "Mahmut E. Sinangil", "Yildiz Sinangil", "Anant K. Agarwal", "Anantha P. Chandrakasan", "Srinivas Devadas"]}]}, {"DBLP title": "The case for elastic operating system services in fos.", "DBLP authors": ["Lamia Youseff", "Nathan Beckmann", "Harshad Kasture", "Charles Gruenwald III", "David Wentzlaff", "Anant Agarwal"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228410", "OA papers": [{"PaperId": "https://openalex.org/W2134860325", "PaperTitle": "The case for elastic operating system services in fos", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Google (United States)": 1.0, "Vassar College": 4.0, "Princeton University": 1.0}, "Authors": ["Lamia Youseff", "Charles Gruenwald", "Nathan Beckmann", "David Wentzlaff", "Harshad Kasture", "Anant K. Agarwal"]}]}, {"DBLP title": "A compiler and runtime for heterogeneous computing.", "DBLP authors": ["Joshua S. Auerbach", "David F. Bacon", "Ioana Burcea", "Perry Cheng", "Stephen J. Fink", "Rodric M. Rabbah", "Sunil Shukla"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228411", "OA papers": [{"PaperId": "https://openalex.org/W2165673828", "PaperTitle": "A compiler and runtime for heterogeneous computing", "Year": 2012, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 7.0}, "Authors": ["Joshua D. Auerbach", "David Bacon", "Ioana Monica Burcea", "Perry Cheng", "Stephen J. Fink", "Rodric Rabbah", "Sunil Kumar Shukla"]}]}, {"DBLP title": "The HELIX project: overview and directions.", "DBLP authors": ["Simone Campanoni", "Timothy M. Jones", "Glenn H. Holloway", "Gu-Yeon Wei", "David M. Brooks"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228412", "OA papers": [{"PaperId": "https://openalex.org/W1982851095", "PaperTitle": "The HELIX project", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Harvard University, Cambridge": 4.0, "University of Cambridge": 1.0}, "Authors": ["Simone Campanoni", "Timothy W. Jones", "Glenn Holloway", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "Exploring sub-20nm FinFET design with predictive technology models.", "DBLP authors": ["Saurabh Sinha", "Greg Yeric", "Vikas Chandra", "Brian Cline", "Yu Cao"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228414", "OA papers": [{"PaperId": "https://openalex.org/W2135407913", "PaperTitle": "Exploring sub-20nm FinFET design with predictive technology models", "Year": 2012, "CitationCount": 218, "EstimatedCitation": 218, "Affiliations": {"ARM Inc.": 4.0, "Arizona State University": 1.0}, "Authors": ["Saurabh Sinha", "Greg Yeric", "Vikas Chandra", "Brian Cline", "Yu Cao"]}]}, {"DBLP title": "Fast nonlinear model order reduction via associated transforms of high-order volterra transfer functions.", "DBLP authors": ["Yang Zhang", "Haotian Liu", "Qing Wang", "Neric Fong", "Ngai Wong"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228415", "OA papers": [{"PaperId": "https://openalex.org/W2050845549", "PaperTitle": "Fast nonlinear model order reduction via associated transforms of high-order volterra transfer functions", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"[Department of Electrical and Electronic Engineering The University of Hong Kong, Pokfulam Road, Hong Kong]": 5.0}, "Authors": ["Yang Zhang", "Haotian Liu", "Qing Wang", "N. Fong", "Ngai Wong"]}]}, {"DBLP title": "AMOR: an efficient aggregating based model order reduction method for many-terminal interconnect circuits.", "DBLP authors": ["Yangfeng Su", "Fan Yang", "Xuan Zeng"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228416", "OA papers": [{"PaperId": "https://openalex.org/W1976432889", "PaperTitle": "AMOR", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Fudan University": 3.0}, "Authors": ["Yangfeng Su", "Fan Yang", "Xuan Zeng"]}]}, {"DBLP title": "BLAST: efficient computation of nonlinear delay sensitivities in electronic and biological networks using barycentric Lagrange enabled transient adjoint analysis.", "DBLP authors": ["Arie Meir", "Jaijeet S. Roychowdhury"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228417", "OA papers": [{"PaperId": "https://openalex.org/W2118214249", "PaperTitle": "BLAST", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Berkeley": 2.0}, "Authors": ["Arie Meir", "Jaijeet Roychowdhury"]}]}, {"DBLP title": "DAE2FSM: automatic generation of accurate discrete-time logical abstractions for continuous-time circuit dynamics.", "DBLP authors": ["Aadithya V. Karthik", "Jaijeet S. Roychowdhury"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228418", "OA papers": [{"PaperId": "https://openalex.org/W2089494228", "PaperTitle": "DAE2FSM", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of California, Berkeley": 2.0}, "Authors": ["Karthik V. Aadithya", "Jaijeet Roychowdhury"]}]}, {"DBLP title": "Chip/package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs.", "DBLP authors": ["Moongon Jung", "David Z. Pan", "Sung Kyu Lim"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228419", "OA papers": [{"PaperId": "https://openalex.org/W1966275349", "PaperTitle": "Chip/package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Georgia Institute of Technology": 2.0, "The University of Texas at Austin": 1.0}, "Authors": ["Moongon Jung", "David Z. Pan", "Sung Kyu Lim"]}]}, {"DBLP title": "Symbolic model checking on SystemC designs.", "DBLP authors": ["Chun-Nan Chou", "Yen-Sheng Ho", "Chiao Hsieh", "Chung-Yang (Ric) Huang"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228421", "OA papers": [{"PaperId": "https://openalex.org/W1989210785", "PaperTitle": "Symbolic model checking on SystemC designs", "Year": 2012, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"National Taiwan University": 4.0}, "Authors": ["Chun-Nan Chou", "Yen-Sheng Ho", "Chiao Hsieh", "Chung-Yang (Ric) Huang"]}]}, {"DBLP title": "System verification of concurrent RTL modules by compositional path predicate abstraction.", "DBLP authors": ["Joakim Urdahl", "Dominik Stoffel", "Markus Wedler", "Wolfgang Kunz"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228422", "OA papers": [{"PaperId": "https://openalex.org/W1968029379", "PaperTitle": "System verification of concurrent RTL modules by compositional path predicate abstraction", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Kaiserslautern": 4.0}, "Authors": ["Joakim Urdahl", "Dominik Stoffel", "Markus Wedler", "Wolfgang G. Kunz"]}]}, {"DBLP title": "Equivalence checking for behaviorally synthesized pipelines.", "DBLP authors": ["Kecheng Hao", "Sandip Ray", "Fei Xie"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228423", "OA papers": [{"PaperId": "https://openalex.org/W2108124319", "PaperTitle": "Equivalence checking for behaviorally synthesized pipelines", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Portland State University": 2.0, "The University of Texas at Austin": 1.0}, "Authors": ["Kecheng Hao", "Sandip Ray", "Fei Xie"]}]}, {"DBLP title": "Proving correctness of regular expression accelerators.", "DBLP authors": ["Mitra Purandare", "Kubilay Atasu", "Christoph Hagleitner"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228424", "OA papers": [{"PaperId": "https://openalex.org/W2054545183", "PaperTitle": "Proving correctness of regular expression accelerators", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"IBM Research - Zurich": 3.0}, "Authors": ["Mitra Purandare", "Kubilay Atasu", "Christoph Hagleitner"]}]}, {"DBLP title": "Sciduction: combining induction, deduction, and structure for verification and synthesis.", "DBLP authors": ["Sanjit A. Seshia"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228425", "OA papers": [{"PaperId": "https://openalex.org/W1971824836", "PaperTitle": "Sciduction", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"Berkeley College": 0.5, "University of California, Berkeley": 0.5}, "Authors": ["Sanjit A. Seshia"]}]}, {"DBLP title": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces.", "DBLP authors": ["Sahar Foroutan", "Abbas Sheibanyrad", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228427", "OA papers": [{"PaperId": "https://openalex.org/W1981494373", "PaperTitle": "Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Techniques of Informatics and Microelectronics for Integrated Systems Architecture": 3.0}, "Authors": ["Sahar Foroutan", "Abbas Sheibanyrad", "Fr\u00e9d\u00e9ric P\u00e9trot"]}]}, {"DBLP title": "Attackboard: a novel dependency-aware traffic generator for exploring NoC design space.", "DBLP authors": ["Yoshi Shih-Chieh Huang", "Yu-Chi Chang", "Tsung-Chan Tsai", "Yuan-Ying Chang", "Chung-Ta King"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228428", "OA papers": [{"PaperId": "https://openalex.org/W2070046826", "PaperTitle": "Attackboard", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Tsing Hua University": 5.0}, "Authors": ["Yoshi Shih-Chieh Huang", "Yu-Chi Chang", "Tsung-Chan Tsai", "Yuan-Ying Chang", "Chung-Ta King"]}]}, {"DBLP title": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm.", "DBLP authors": ["Kshitij Bhardwaj", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228429", "OA papers": [{"PaperId": "https://openalex.org/W2050316739", "PaperTitle": "Towards graceful aging degradation in NoCs through an adaptive routing algorithm", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Utah State University": 3.0}, "Authors": ["Kshitij Bhardwaj", "Koushik Chakraborty", "Sanghamitra Roy"]}]}, {"DBLP title": "Explicit modeling of control and data for improved NoC router estimation.", "DBLP authors": ["Andrew B. Kahng", "Bill Lin", "Siddhartha Nath"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228430", "OA papers": [{"PaperId": "https://openalex.org/W2144658863", "PaperTitle": "Explicit modeling of control and data for improved NoC router estimation", "Year": 2012, "CitationCount": 48, "EstimatedCitation": 48, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Andrew B. Kahng", "Bill Lin", "Siddhartha Sankar Nath"]}]}, {"DBLP title": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI.", "DBLP authors": ["Sunghyun Park", "Tushar Krishna", "Chia-Hsin Owen Chen", "Bhavya K. Daya", "Anantha P. Chandrakasan", "Li-Shiuan Peh"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228431", "OA papers": [{"PaperId": "https://openalex.org/W2132231716", "PaperTitle": "Approaching the theoretical limits of a mesh NoC with a 16-node chip prototype in 45nm SOI", "Year": 2012, "CitationCount": 84, "EstimatedCitation": 84, "Affiliations": {"Massachusetts Institute of Technology": 6.0}, "Authors": ["Sung Hyun Park", "Tushar Krishna", "Chung-Hwan Chen", "Bhavya K. Daya", "Anantha P. Chandrakasan", "Li-Shiuan Peh"]}]}, {"DBLP title": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service.", "DBLP authors": ["Sudhir Satpathy", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228432", "OA papers": [{"PaperId": "https://openalex.org/W1976692696", "PaperTitle": "High radix self-arbitrating switch fabric with multiple arbitration schemes and quality of service", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Michigan\u2013Ann Arbor": 6.0}, "Authors": ["Sudhir K. Satpathy", "Reetuparna Das", "Ronald G. Dreslinski", "Trevor Mudge", "Dennis Sylvester", "David Blaauw"]}]}, {"DBLP title": "WCET-centric partial instruction cache locking.", "DBLP authors": ["Huping Ding", "Yun Liang", "Tulika Mitra"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228434", "OA papers": [{"PaperId": "https://openalex.org/W2009640059", "PaperTitle": "WCET-centric partial instruction cache locking", "Year": 2012, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"National University of Singapore": 2.0, "Digital Science (United States)": 0.5, "Advanced Digital Sciences Center": 0.5}, "Authors": ["H. Ding", "Yun Liang", "Tulika Mitra"]}]}, {"DBLP title": "Worst-case execution time analysis for parallel run-time monitoring.", "DBLP authors": ["Daniel Lo", "G. Edward Suh"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228435", "OA papers": [{"PaperId": "https://openalex.org/W2034774575", "PaperTitle": "Worst-case execution time analysis for parallel run-time monitoring", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Cornell University": 2.0}, "Authors": ["Daniel Lo", "G. Edward Suh"]}]}, {"DBLP title": "Conforming the runtime inputs for hard real-time embedded systems.", "DBLP authors": ["Kai Huang", "Gang Chen", "Christian Buckl", "Alois C. Knoll"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228436", "OA papers": [{"PaperId": "https://openalex.org/W1980446852", "PaperTitle": "Conforming the runtime inputs for hard real-time embedded systems", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Fortiss": 2.0, "Technical University of Munich": 2.0}, "Authors": ["Kai Huang", "Christian Buckl", "Gang Chen", "Alois Knoll"]}]}, {"DBLP title": "STM concurrency control for embedded real-time software with tighter time bounds.", "DBLP authors": ["Mohammed El-Shambakey", "Binoy Ravindran"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228437", "OA papers": [{"PaperId": "https://openalex.org/W2072259977", "PaperTitle": "STM concurrency control for embedded real-time software with tighter time bounds", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Virginia Tech": 2.0}, "Authors": ["Mohammed Elshambakey", "Binoy Ravindran"]}]}, {"DBLP title": "HaVOC: a hybrid memory-aware virtualization layer for on-chip distributed ScratchPad and non-volatile memories.", "DBLP authors": ["Luis Angel D. Bathen", "Nikil D. Dutt"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228438", "OA papers": [{"PaperId": "https://openalex.org/W1994207346", "PaperTitle": "<i>HaVOC</i>", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"University of California, Irvine": 2.0}, "Authors": ["Luis Angel D. Bathen", "Nikil Dutt"]}]}, {"DBLP title": "Age-based PCM wear leveling with nearly zero search cost.", "DBLP authors": ["Chi-Hao Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo", "Chia-Lin Yang", "Cheng-Yuan Michael Wang"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228439", "OA papers": [{"PaperId": "https://openalex.org/W2062604069", "PaperTitle": "Age-based PCM wear leveling with nearly zero search cost", "Year": 2012, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"National Taiwan University": 2.333333333333333, "Research Center for Information Technology Innovation, Academia Sinica": 0.8333333333333333, "Institute of Information Science, Academia Sinica": 0.8333333333333333, "Macronix International (Taiwan)": 1.0}, "Authors": ["Chihao Chen", "Pi-Cheng Hsiu", "Tei-Wei Kuo", "Chia-Lin Yang", "Chengyuan Wang"]}]}, {"DBLP title": "Algorithms and data structures for fast and good VLSI routing.", "DBLP authors": ["Michael Gester", "Dirk M\u00fcller", "Tim Nieberg", "Christian Panten", "Christian Schulte", "Jens Vygen"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228441", "OA papers": [{"PaperId": "https://openalex.org/W2013557211", "PaperTitle": "Algorithms and data structures for fast and good VLSI routing", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Bonn": 6.0}, "Authors": ["Michael Gester", "Dirk M\u00fcller", "Tim Nieberg", "Christian Panten", "Christian Schulte", "Jens Vygen"]}]}, {"DBLP title": "Guiding a physical design closure system to produce easier-to-route designs with more predictable timing.", "DBLP authors": ["Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Cliff C. N. Sze", "Natarajan Viswanathan", "Nancy Y. Zhou"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228442", "OA papers": [{"PaperId": "https://openalex.org/W2157541699", "PaperTitle": "Guiding a physical design closure system to produce easier-to-route designs with more predictable timing", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"IBM Research - Austin": 4.0, "IBM Systems & Technology Group, 11400 Burnet Road, Austin, TX 78758#TAB#": 2.0}, "Authors": ["Zhuo Li", "Charles J. Alpert", "Gi-Joon Nam", "Cliff Sze", "Natarajan Viswanathan", "Nancy Zhou"]}]}, {"DBLP title": "Rule agnostic routing by using design fabrics.", "DBLP authors": ["Gyuszi Suto"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228443", "OA papers": [{"PaperId": "https://openalex.org/W2085968419", "PaperTitle": "Rule agnostic routing by using design fabrics", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Intel (United States)": 1.0}, "Authors": ["Gyuszi Suto"]}]}, {"DBLP title": "Making non-volatile nanomagnet logic non-volatile.", "DBLP authors": ["Aaron Dingler", "Steve Kurtz", "Michael T. Niemier", "Xiaobo Sharon Hu", "Gy\u00f6rgy Csaba", "Joseph Nahas", "Wolfgang Porod", "Gary H. Bernstein", "Peng Li", "Vjiay Karthik Sankar"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228445", "OA papers": [{"PaperId": "https://openalex.org/W2001320471", "PaperTitle": "Making non-volatile nanomagnet logic non-volatile", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Notre Dame": 10.0}, "Authors": ["Aaron Dingler", "S. M. Kurtz", "Michael Niemier", "Xiaobo Sharon Hu", "Gy\u00f6rgy Csaba", "Joseph J. Nahas", "Wolfgang Porod", "Gary H. Bernstein", "Peng Li", "Vjiay Karthik Sankar"]}]}, {"DBLP title": "mLogic: ultra-low voltage non-volatile logic circuits using STT-MTJ devices.", "DBLP authors": ["Daniel Morris", "David M. Bromberg", "Jian-Gang Jimmy Zhu", "Larry T. Pileggi"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228446", "OA papers": [{"PaperId": "https://openalex.org/W2077116387", "PaperTitle": "mLogic", "Year": 2012, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Daniel H. Morris", "David M. Bromberg", "Jian-Gang Zhu", "Larry Pileggi"]}]}, {"DBLP title": "Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architecture.", "DBLP authors": ["Sang Phill Park", "Sumeet Kumar Gupta", "Niladri Narayan Mojumder", "Anand Raghunathan", "Kaushik Roy"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228447", "OA papers": [{"PaperId": "https://openalex.org/W2034097727", "PaperTitle": "Future cache design using STT MRAMs for improved energy efficiency", "Year": 2012, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {"Purdue University West Lafayette": 5.0}, "Authors": ["Sang Min Park", "Sumeet Gupta", "Niladri Narayan Mojumder", "Anand Raghunathan", "Kaushik Roy"]}]}, {"DBLP title": "Hardware realization of BSB recall function using memristor crossbar arrays.", "DBLP authors": ["Miao Hu", "Hai Li", "Qing Wu", "Garrett S. Rose"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228448", "OA papers": [{"PaperId": "https://openalex.org/W1976075132", "PaperTitle": "Hardware realization of BSB recall function using memristor crossbar arrays", "Year": 2012, "CitationCount": 157, "EstimatedCitation": 157, "Affiliations": {"Polytechnic Institute of New York University, 6 MetroTech Center, Brooklyn, NY, USA": 2.0, "United States Air Force Research Laboratory": 2.0}, "Authors": ["Miao Hu", "Hai Li", "Qing Wu", "Garrett S. Rose"]}]}, {"DBLP title": "A methodology for energy-quality tradeoff using imprecise hardware.", "DBLP authors": ["Jiawei Huang", "John C. Lach", "Gabriel Robins"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228450", "OA papers": [{"PaperId": "https://openalex.org/W1965672260", "PaperTitle": "A methodology for energy-quality tradeoff using imprecise hardware", "Year": 2012, "CitationCount": 62, "EstimatedCitation": 62, "Affiliations": {"University of Virginia": 3.0}, "Authors": ["Jiawei Huang", "John Lach", "Gabriel Robins"]}]}, {"DBLP title": "On the exploitation of the inherent error resilience of wireless systems under unreliable silicon.", "DBLP authors": ["Georgios Karakonstantis", "Christoph Roth", "Christian Benkeser", "Andreas Burg"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228451", "OA papers": [{"PaperId": "https://openalex.org/W2058109136", "PaperTitle": "On the exploitation of the inherent error resilience of wireless systems under unreliable silicon", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0, "ETH Zurich": 2.0}, "Authors": ["Georgios Karakonstantis", "Christoph Roth", "Christian Benkeser", "Andreas Burg"]}]}, {"DBLP title": "Near-optimal, dynamic module reconfiguration in a photovoltaic system to combat partial shading effects.", "DBLP authors": ["Xue Lin", "Yanzhi Wang", "Siyu Yue", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228452", "OA papers": [{"PaperId": "https://openalex.org/W1987931358", "PaperTitle": "Near-optimal, dynamic module reconfiguration in a photovoltaic system to combat partial shading effects", "Year": 2012, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"University of Southern California": 4.0, "Seoul National University": 2.0}, "Authors": ["Xue Lin", "Yanzhi Wang", "Siyu Yue", "Donghwa Shin", "Naehyuck Chang", "Massoud Pedram"]}]}, {"DBLP title": "Networked architecture for hybrid electrical energy storage systems.", "DBLP authors": ["Younghyun Kim", "Sangyoung Park", "Naehyuck Chang", "Qing Xie", "Yanzhi Wang", "Massoud Pedram"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228453", "OA papers": [{"PaperId": "https://openalex.org/W2153072886", "PaperTitle": "Networked architecture for hybrid electrical energy storage systems", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Seoul National University": 3.0, "University of Southern California": 3.0}, "Authors": ["Younghyun Kim", "Sang Young Park", "Naehyuck Chang", "Qing Xie", "Yanzhi Wang", "Massoud Pedram"]}]}, {"DBLP title": "A new uncertainty budgeting based method for robust analog/mixed-signal design.", "DBLP authors": ["Jin Sun", "Priyank Gupta", "Janet Meiling Wang Roveda"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228455", "OA papers": [{"PaperId": "https://openalex.org/W2111727208", "PaperTitle": "A new uncertainty budgeting based method for robust analog/mixed-signal design", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Orora Design Technologies (United States)": 1.0, "Cirrus Logic (United States)": 1.0, "University of Arizona": 1.0}, "Authors": ["Jin Sun", "Priyank Gupta", "Janet Roveda"]}]}, {"DBLP title": "Variability-aware, discrete optimization for analog circuits.", "DBLP authors": ["Seobin Jung", "Yunju Choi", "Jaeha Kim"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228456", "OA papers": [{"PaperId": "https://openalex.org/W2029021634", "PaperTitle": "Variability-aware, discrete optimization for analog circuits", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Seoul National University": 3.0}, "Authors": ["Seobin Jung", "Yun Ju Choi", "Jaeha Kim"]}]}, {"DBLP title": "Efficient multi-objective synthesis for microwave components based on computational intelligence techniques.", "DBLP authors": ["Bo Liu", "Hadi Aliakbarian", "Soheil Radiom", "Guy A. E. Vandenbosch", "Georges G. E. Gielen"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228457", "OA papers": [{"PaperId": "https://openalex.org/W1966328696", "PaperTitle": "Efficient multi-objective synthesis for microwave components based on computational intelligence techniques", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"ESAT MICAS, KU Leuven, Belgium": 3.0, "ESAT-TELEMIC, KU Leuven, Belgium#TAB#": 2.0}, "Authors": ["Bo Liu", "Hadi Aliakbarian", "Soheil Radiom", "Guy A. E. Vandenbosch", "Georges Gielen"]}]}, {"DBLP title": "Non-uniform multilevel analog routing with matching constraints.", "DBLP authors": ["Hung-Chih Ou", "Hsing-Chih Chang Chien", "Yao-Wen Chang"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228458", "OA papers": [{"PaperId": "https://openalex.org/W2067870394", "PaperTitle": "Non-uniform multilevel analog routing with matching constraints", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Hung-Chih Ou", "Hsing-Chih Chang Chien", "Yao-Wen Chang"]}]}, {"DBLP title": "X-tracer: a reconfigurable X-tolerant trace compressor for silicon debug.", "DBLP authors": ["Feng Yuan", "Xiao Liu", "Qiang Xu"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228460", "OA papers": [{"PaperId": "https://openalex.org/W2052719012", "PaperTitle": "X-tracer", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Chinese University of Hong Kong": 3.0}, "Authors": ["Feng Yuan", "Xiao Liu", "Qiang Xu"]}]}, {"DBLP title": "Quick detection of difficult bugs for effective post-silicon validation.", "DBLP authors": ["David Lin", "Ted Hong", "Farzan Fallah", "Nagib Hakim", "Subhasish Mitra"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228461", "OA papers": [{"PaperId": "https://openalex.org/W2134643952", "PaperTitle": "Quick detection of difficult bugs for effective post-silicon validation", "Year": 2012, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Stanford University": 4.0, "Intel (United States)": 1.0}, "Authors": ["David Lin", "Ted Hong", "Farzan Fallah", "Nagib Hakim", "Subhasish Mitra"]}]}, {"DBLP title": "Test-data volume optimization for diagnosis.", "DBLP authors": ["Hongfei Wang", "Osei Poku", "Xiaochun Yu", "Sizhe Liu", "Ibrahima Komara", "Ronald D. Blanton"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228462", "OA papers": [{"PaperId": "https://openalex.org/W2031335280", "PaperTitle": "Test-data volume optimization for diagnosis", "Year": 2012, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Carnegie Mellon University": 6.0}, "Authors": ["Howard Wang", "Osei Poku", "Xiaochun Yu", "Sizhe Liu", "Ibrahima Komara", "Ronald E. Blanton"]}]}, {"DBLP title": "Invariance-based concurrent error detection for advanced encryption standard.", "DBLP authors": ["Xiaofei Guo", "Ramesh Karri"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228463", "OA papers": [{"PaperId": "https://openalex.org/W2135669462", "PaperTitle": "Invariance-based concurrent error detection for advanced encryption standard", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"SUNY Polytechnic Institute": 1.0, "New York University": 1.0}, "Authors": ["Xiaofei Guo", "Ramesh Karri"]}]}, {"DBLP title": "Accelerating neuromorphic vision algorithms for recognition.", "DBLP authors": ["Ahmed Al-Maashri", "Michael DeBole", "Matthew Cotter", "Nandhini Chandramoorthy", "Yang Xiao", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228465", "OA papers": [{"PaperId": "https://openalex.org/W2070192690", "PaperTitle": "Accelerating neuromorphic vision algorithms for recognition", "Year": 2012, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Pennsylvania State University": 5.0, "IBM System and Technology Group": 1.0, "Arizona State University": 1.0}, "Authors": ["Ahmed Al Maashri", "Michael DeBole", "Matthew J. Cotter", "Nandhini Chandramoorthy", "Yang Xiao", "Vijaykrishnan Narayanan", "Chaitali Chakrabarti"]}]}, {"DBLP title": "Statistical memristor modeling and case study in neuromorphic computing.", "DBLP authors": ["Robinson E. Pino", "Hai (Helen) Li", "Yiran Chen", "Miao Hu", "Beiye Liu"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228466", "OA papers": [{"PaperId": "https://openalex.org/W2086672837", "PaperTitle": "Statistical memristor modeling and case study in neuromorphic computing", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"United States Air Force Research Laboratory": 1.0, "SUNY Polytechnic Institute": 1.0, "New York University": 1.0, "University of Pittsburgh": 2.0}, "Authors": ["Robinson E. Pino", "Hai Li", "Yi Chen", "Miao Hu", "Beiye Liu"]}]}, {"DBLP title": "Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology.", "DBLP authors": ["Qiang Ma", "Hongbo Zhang", "Martin D. F. Wong"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228468", "OA papers": [{"PaperId": "https://openalex.org/W2052163612", "PaperTitle": "Triple patterning aware routing and its comparison with double patterning aware routing in 14nm technology", "Year": 2012, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Qiang Ma", "Hongbo Zhang", "Martin C.S. Wong"]}]}, {"DBLP title": "GDRouter: interleaved global routing and detailed routing for ultimate routability.", "DBLP authors": ["Yanheng Zhang", "Chris Chu"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228469", "OA papers": [{"PaperId": "https://openalex.org/W2155039589", "PaperTitle": "GDRouter", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Cadence Design Systems (United States)": 1.0, "Iowa State University": 1.0}, "Authors": ["Yanheng Zhang", "Chris Chu"]}]}, {"DBLP title": "Standard cell routing via boolean satisfiability.", "DBLP authors": ["Nikolai Ryzhenko", "Steven M. Burns"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228470", "OA papers": [{"PaperId": "https://openalex.org/W2009815534", "PaperTitle": "Standard cell routing via boolean satisfiability", "Year": 2012, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"[Strategic CAD Laboratories, Intel Corporation, Moscow, Russia]": 1.0, "Intel (United States)": 1.0}, "Authors": ["Nikolai Ryzhenko", "Steven M. Burns"]}]}, {"DBLP title": "An efficient algorithm for multi-layer obstacle-avoiding rectilinear Steiner tree construction.", "DBLP authors": ["Chih-Hung Liu", "I-Che Chen", "D. T. Lee"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228471", "OA papers": [{"PaperId": "https://openalex.org/W2048690547", "PaperTitle": "An efficient algorithm for multi-layer obstacle-avoiding rectilinear Steiner tree construction", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Center for Information Technology": 3.0}, "Authors": ["Chih-Hung Liu", "I-Che Chen", "D. M. Lee"]}]}, {"DBLP title": "Avoiding game over: bringing design to the next level.", "DBLP authors": ["Ofer Shacham", "Sameh Galal", "Sabarish Sankaranarayanan", "Megan Wachs", "John Brunhaver", "Artem Vassiliev", "Mark Horowitz", "Andrew Danowitz", "Wajahat Qadeer", "Stephen Richardson"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228472", "OA papers": [{"PaperId": "https://openalex.org/W2035501710", "PaperTitle": "Avoiding game over", "Year": 2012, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"Stanford University": 10.0}, "Authors": ["Ofer Shacham", "Megan Wachs", "Andrew Danowitz", "Sameh Galal", "John Brunhaver", "Wajahat Qadeer", "Sabarish Sankaranarayanan", "A. Vassiliev", "Stephen M. Richardson", "Mark Horowitz"]}]}, {"DBLP title": "PowerField: a transient temperature-to-power technique based on Markov random field theory.", "DBLP authors": ["Seungwook Paek", "Seok-Hwan Moon", "Wongyu Shin", "Jaehyeong Sim", "Lee-Sup Kim"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228474", "OA papers": [{"PaperId": "https://openalex.org/W2071439051", "PaperTitle": "PowerField", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Korea Advanced Institute of Science and Technology": 4.0, "Electronics and Telecommunications Research Institute": 1.0}, "Authors": ["Seungwook Paek", "Seok-Hwan Moon", "Wongyu Shin", "Jaehyeong Sim", "Lee-Sup Kim"]}]}, {"DBLP title": "EigenMaps: algorithms for optimal thermal maps extraction and sensor placement on multicore processors.", "DBLP authors": ["Juri Ranieri", "Alessandro Vincenzi", "Amina Chebira", "David Atienza", "Martin Vetterli"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228475", "OA papers": [{"PaperId": "https://openalex.org/W2162404471", "PaperTitle": "EigenMaps", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 5.0}, "Authors": ["Juri Ranieri", "Alessandro Vincenzi", "Amina Chebira", "David Atienza", "Martin Vetterli"]}]}, {"DBLP title": "An information-theoretic framework for optimal temperature sensor allocation and full-chip thermal monitoring.", "DBLP authors": ["Huapeng Zhou", "Xin Li", "Chen-Yong Cher", "Eren Kursun", "Haifeng Qian", "Shi-Chune Yao"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228476", "OA papers": [{"PaperId": "https://openalex.org/W2033500158", "PaperTitle": "An information-theoretic framework for optimal temperature sensor allocation and full-chip thermal monitoring", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Carnegie Mellon University": 3.0, "IBM (United States)": 3.0}, "Authors": ["Huapeng Zhou", "Xin Li", "Chen-Yong Cher", "Eren Kursun", "Haifeng Qian", "Shi-Chune Yao"]}]}, {"DBLP title": "Optimizing energy efficiency of 3-D multicore systems with stacked DRAM under power and thermal constraints.", "DBLP authors": ["Jie Meng", "Katsutoshi Kawakami", "Ayse K. Coskun"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228477", "OA papers": [{"PaperId": "https://openalex.org/W2126339718", "PaperTitle": "Optimizing energy efficiency of 3-D multicore systems with stacked DRAM under power and thermal constraints", "Year": 2012, "CitationCount": 102, "EstimatedCitation": 102, "Affiliations": {"Boston University": 3.0}, "Authors": ["Jie Meng", "Katsutoshi Kawakami", "Ayse K. Coskun"]}]}, {"DBLP title": "Static dataflow with access patterns: semantics and analysis.", "DBLP authors": ["Arkadeb Ghosal", "Rhishikesh Limaye", "Kaushik Ravindran", "Stavros Tripakis", "Ankita Prasad", "Guoqiang Wang", "Trung N. Tran", "Hugo A. Andrade"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228479", "OA papers": [{"PaperId": "https://openalex.org/W2123407602", "PaperTitle": "Static dataflow with access patterns", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Instruments (United States)": 7.0, "University of California, Berkeley": 1.0}, "Authors": ["Arkadeb Ghosal", "Rhishikesh Limaye", "Kaushik Ravindran", "Stavros Tripakis", "Ankita Prasad", "Guoqiang Wang", "Toan Trong Tran", "Hugo A. Andrade"]}]}, {"DBLP title": "Executing synchronous dataflow graphs on a SPM-based multicore architecture.", "DBLP authors": ["Junchul Choi", "Hyunok Oh", "Sungchan Kim", "Soonhoi Ha"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228480", "OA papers": [{"PaperId": "https://openalex.org/W2031745718", "PaperTitle": "Executing synchronous dataflow graphs on a SPM-based multicore architecture", "Year": 2012, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Seoul National University": 2.0, "Hanyang University": 1.0, "Jeonbuk National University": 1.0}, "Authors": ["Jun-Chul Choi", "Hyunok Oh", "Sungchan Kim", "Soonhoi Ha"]}]}, {"DBLP title": "System-level synthesis of memory architecture for stream processing sub-systems of a MPSoC.", "DBLP authors": ["Glenn Leary", "Weijia Che", "Karam S. Chatha"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228481", "OA papers": [{"PaperId": "https://openalex.org/W2046358077", "PaperTitle": "System-level synthesis of memory architecture for stream processing sub-systems of a MPSoC", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Glenn Leary", "Weijia Che", "Karam S. Chatha"]}]}, {"DBLP title": "Courteous cache sharing: being nice to others in capacity management.", "DBLP authors": ["Akbar Sharifi", "Shekhar Srikantaiah", "Mahmut T. Kandemir", "Mary Jane Irwin"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228482", "OA papers": [{"PaperId": "https://openalex.org/W2062265336", "PaperTitle": "Courteous cache sharing", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Pennsylvania State University": 4.0}, "Authors": ["Akbar Sharifi", "Shekhar Srikantaiah", "Mahmut Kandemir", "Mary Jane Irwin"]}]}, {"DBLP title": "A hybrid approach to cyber-physical systems verification.", "DBLP authors": ["Pratyush Kumar", "Dip Goswami", "Samarjit Chakraborty", "Anuradha Annaswamy", "Kai Lampka", "Lothar Thiele"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228484", "OA papers": [{"PaperId": "https://openalex.org/W2103671225", "PaperTitle": "A hybrid approach to cyber-physical systems verification", "Year": 2012, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"ETH Zurich": 2.0, "Real-Time Innovations (United States)": 2.0, "Moscow Institute of Thermal Technology": 1.0, "Uppsala University": 1.0}, "Authors": ["Pratyush Kumar", "Dip Goswami", "Samarjit Chakraborty", "Anuradha M. Annaswamy", "Kai Lampka", "Lothar Thiele"]}]}, {"DBLP title": "Reliable computing with ultra-reduced instruction set co-processors.", "DBLP authors": ["Aravindkumar Rajendiran", "Sundaram Ananthanarayanan", "Hiren D. Patel", "Mahesh V. Tripunitara", "Siddharth Garg"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228485", "OA papers": [{"PaperId": "https://openalex.org/W2003740940", "PaperTitle": "Reliable computing with ultra-reduced instruction set co-processors", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Waterloo": 5.0}, "Authors": ["Aravindkumar Rajendiran", "Sundaram Ananthanarayanan", "Hiren D. Patel", "Mahesh V. Tripunitara", "Siddharth Garg"]}]}, {"DBLP title": "Identification of recovered ICs using fingerprints from a light-weight on-chip sensor.", "DBLP authors": ["Xuehui Zhang", "Nicholas Tuzzio", "Mohammad Tehranipoor"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228486", "OA papers": [{"PaperId": "https://openalex.org/W2124458446", "PaperTitle": "Identification of recovered ICs using fingerprints from a light-weight on-chip sensor", "Year": 2012, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"University of Connecticut": 3.0}, "Authors": ["Xuehui Zhang", "Nicholas Tuzzio", "Mohammad Tehranipoor"]}]}, {"DBLP title": "Confidentiality preserving integer programming for global routing.", "DBLP authors": ["Hamid Shojaei", "Azadeh Davoodi", "Parmeswaran Ramanathan"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228487", "OA papers": [{"PaperId": "https://openalex.org/W1971524902", "PaperTitle": "Confidentiality preserving integer programming for global routing", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Hamid Shojaei", "Azadeh Davoodi", "Parmeswaran Ramanathan"]}]}, {"DBLP title": "Design tools for artificial nervous systems.", "DBLP authors": ["Louis Scheffer"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228490", "OA papers": [{"PaperId": "https://openalex.org/W2151521527", "PaperTitle": "Design tools for artificial nervous systems", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Janelia Research Campus": 0.5, "Howard Hughes Medical Institute": 0.5}, "Authors": ["Louis K. Scheffer"]}]}, {"DBLP title": "Dynamic river network simulation at large scale.", "DBLP authors": ["Frank Liu", "Ben R. Hodges"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228491", "OA papers": [{"PaperId": "https://openalex.org/W2065954922", "PaperTitle": "Dynamic river network simulation at large scale", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"IBM Research - Austin": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Frank Liu", "Ben R. Hodges"]}]}, {"DBLP title": "Humans for EDA and EDA for humans.", "DBLP authors": ["Valeria Bertacco"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228492", "OA papers": [{"PaperId": "https://openalex.org/W1994633263", "PaperTitle": "Humans for EDA and EDA for humans", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Valeria Bertacco"]}]}, {"DBLP title": "Application of logic synthesis to the understanding and cure of genetic diseases.", "DBLP authors": ["Pey-Chang Kent Lin", "Sunil P. Khatri"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228493", "OA papers": [{"PaperId": "https://openalex.org/W2009295991", "PaperTitle": "Application of logic synthesis to the understanding and cure of genetic diseases", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Pey-Chang Kent Lin", "Sunil P. Khatri"]}]}, {"DBLP title": "Exploiting die-to-die thermal coupling in 3D IC placement.", "DBLP authors": ["Krit Athikulwongse", "Mohit Pathak", "Sung Kyu Lim"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228495", "OA papers": [{"PaperId": "https://openalex.org/W2036396224", "PaperTitle": "Exploiting die-to-die thermal coupling in 3D IC placement", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Georgia Institute of Technology": 3.0}, "Authors": ["Krit Athikulwongse", "Mohit Pathak", "Sung Kyu Lim"]}]}, {"DBLP title": "ComPLx: A Competitive Primal-dual Lagrange Optimization for Global Placement.", "DBLP authors": ["Myung-Chul Kim", "Igor L. Markov"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228496", "OA papers": [{"PaperId": "https://openalex.org/W2043679008", "PaperTitle": "Dynamic river network simulation at large scale", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0}, "Authors": ["Myungchul Kim", "Igor L. Markov"]}]}, {"DBLP title": "PADE: a high-performance placer with automatic datapath extraction and evaluation through high dimensional data learning.", "DBLP authors": ["Samuel I. Ward", "Duo Ding", "David Z. Pan"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228497", "OA papers": [{"PaperId": "https://openalex.org/W2074520226", "PaperTitle": "PADE", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"The University of Texas at Austin": 3.0}, "Authors": ["Samuel R. Ward", "Duo Ding", "David Z. Pan"]}]}, {"DBLP title": "Structure-aware placement for datapath-intensive circuit designs.", "DBLP authors": ["Sheng Chou", "Meng-Kai Hsu", "Yao-Wen Chang"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228498", "OA papers": [{"PaperId": "https://openalex.org/W2018351041", "PaperTitle": "Structure-aware placement for datapath-intensive circuit designs", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Sheng Hua Chou", "Meng-Kai Hsu", "Yao-Wen Chang"]}]}, {"DBLP title": "GLARE: global and local wiring aware routability evaluation.", "DBLP authors": ["Yaoguang Wei", "Cliff C. N. Sze", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert", "Lakshmi N. Reddy", "Andrew D. Huber", "Gustavo E. T\u00e9llez", "Douglas Keller", "Sachin S. Sapatnekar"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228499", "OA papers": [{"PaperId": "https://openalex.org/W1999116995", "PaperTitle": "GLARE", "Year": 2012, "CitationCount": 69, "EstimatedCitation": 69, "Affiliations": {"University of Minnesota": 2.0, "IBM Research - Austin": 3.0, "IBM Systems and Technology Group, Austin TX, USA": 1.0, "IBM (United States)": 3.0, "IBM Systems and Technology Group, Burlington, VT, USA#TAB#": 1.0}, "Authors": ["Yaoguang Wei", "Cliff Sze", "Natarajan Viswanathan", "Zhuo Li", "Charles J. Alpert", "Lakshmi Reddy", "Andrew D. Huber", "Gustavo E. Tellez", "Douglas Keller", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "The DAC 2012 routability-driven placement contest and benchmark suite.", "DBLP authors": ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff C. N. Sze", "Zhuo Li", "Yaoguang Wei"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228500", "OA papers": [{"PaperId": "https://openalex.org/W1978226299", "PaperTitle": "The DAC 2012 routability-driven placement contest and benchmark suite", "Year": 2012, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {"IBM Corporation, 11501 Burnet Road, Austin, TX 78758": 5.0}, "Authors": ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff Sze", "Zhuo Li", "Yaoguang Wei"]}]}, {"DBLP title": "Removing overhead from high-level interfaces.", "DBLP authors": ["Kyle Kelley", "Megan Wachs", "John P. Stevenson", "Stephen Richardson", "Mark Horowitz"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228502", "OA papers": [{"PaperId": "https://openalex.org/W2169800386", "PaperTitle": "Removing overhead from high-level interfaces", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Kyle P. Kelley", "Megan Wachs", "John C. Stevenson", "Stephen M. Richardson", "Mark Horowitz"]}]}, {"DBLP title": "On the asymptotic costs of multiplexer-based reconfigurability.", "DBLP authors": ["Johnathan York", "Derek Chiou"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228503", "OA papers": [{"PaperId": "https://openalex.org/W2152513544", "PaperTitle": "On the asymptotic costs of multiplexer-based reconfigurability", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"The University of Texas at Austin": 2.0}, "Authors": ["Johnathan York", "Derek Chiou"]}]}, {"DBLP title": "SALSA: systematic logic synthesis of approximate circuits.", "DBLP authors": ["Swagath Venkataramani", "Amit Sabne", "Vivek Joy Kozhikkottu", "Kaushik Roy", "Anand Raghunathan"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228504", "OA papers": [{"PaperId": "https://openalex.org/W1996431812", "PaperTitle": "SALSA", "Year": 2012, "CitationCount": 276, "EstimatedCitation": 276, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 5.0}, "Authors": ["Swagath Venkataramani", "Amit Sabne", "Vivek Kozhikkottu", "Kaushik Roy", "Anand Raghunathan"]}]}, {"DBLP title": "Timing ECO optimization using metal-configurable gate-array spare cells.", "DBLP authors": ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228505", "OA papers": [{"PaperId": "https://openalex.org/W2056592439", "PaperTitle": "Timing ECO optimization using metal-configurable gate-array spare cells", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Taiwan University": 2.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Hua-Yu Chang", "Iris Hui-Ru Jiang", "Yao-Wen Chang"]}]}, {"DBLP title": "Early prediction of NBTI effects using RTL source code analysis.", "DBLP authors": ["Jayanand Asok Kumar", "Kenneth M. Butler", "Heesoo Kim", "Shobha Vasudevan"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228506", "OA papers": [{"PaperId": "https://openalex.org/W2032036590", "PaperTitle": "Early prediction of NBTI effects using RTL source code analysis", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0, "TEXAS INSTRUMENTS, INC.": 1.0}, "Authors": ["Jayanand Asok Kumar", "Kenneth R. Butler", "Hee Chan Kim", "Shobha Vasudevan"]}]}, {"DBLP title": "Generalized SAT-sweeping for post-mapping optimization.", "DBLP authors": ["Tobias Welp", "Smita Krishnaswamy", "Andreas Kuehlmann"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228507", "OA papers": [{"PaperId": "https://openalex.org/W2086940066", "PaperTitle": "Generalized SAT-sweeping for post-mapping optimization", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Berkeley": 1.0, "Columbia University": 1.0, "University of California at Berkeley, CA and Coverity, Inc., San Francisco, CA": 1.0}, "Authors": ["Tobias Welp", "Smita Krishnaswamy", "Andreas Kuehlmann"]}]}, {"DBLP title": "Accuracy-configurable adder for approximate arithmetic designs.", "DBLP authors": ["Andrew B. Kahng", "Seokhyeong Kang"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228509", "OA papers": [{"PaperId": "https://openalex.org/W2045294186", "PaperTitle": "Accuracy-configurable adder for approximate arithmetic designs", "Year": 2012, "CitationCount": 291, "EstimatedCitation": 291, "Affiliations": {"University of California, San Diego": 2.0}, "Authors": ["Andrew B. Kahng", "Seokhyeong Kang"]}]}, {"DBLP title": "Recovery-based design for variation-tolerant SoCs.", "DBLP authors": ["Vivek Joy Kozhikkottu", "Sujit Dey", "Anand Raghunathan"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228510", "OA papers": [{"PaperId": "https://openalex.org/W2059802459", "PaperTitle": "Recovery-based design for variation-tolerant SoCs", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 2.0, "University of California, San Diego": 1.0}, "Authors": ["Vivek Kozhikkottu", "Sujit Dey", "Anand Raghunathan"]}]}, {"DBLP title": "A hybrid NoC design for cache coherence optimization for chip multiprocessors.", "DBLP authors": ["Hui Zhao", "Ohyoung Jang", "Wei Ding", "Yuanrui Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228511", "OA papers": [{"PaperId": "https://openalex.org/W2110820058", "PaperTitle": "A hybrid NoC design for cache coherence optimization for chip multiprocessors", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Pennsylvania State University": 6.0}, "Authors": ["Hui Zhao", "Ohyoung Jang", "Wei Ding", "Yuanrui Zhang", "Mahmut Kandemir", "Mary Jane Irwin"]}]}, {"DBLP title": "Architecture support for accelerator-rich CMPs.", "DBLP authors": ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Glenn Reinman"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228512", "OA papers": [{"PaperId": "https://openalex.org/W2089162427", "PaperTitle": "Architecture support for accelerator-rich CMPs", "Year": 2012, "CitationCount": 87, "EstimatedCitation": 87, "Affiliations": {"Specific Technologies (United States)": 5.0}, "Authors": ["Jason Cong", "Mohammad Ali Ghodrat", "Michael Gill", "Beayna Grigorian", "Glenn Reinman"]}]}, {"DBLP title": "A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC.", "DBLP authors": ["Min Kyu Jeong", "Mattan Erez", "Chander Sudanthi", "Nigel C. Paver"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228513", "OA papers": [{"PaperId": "https://openalex.org/W2153882937", "PaperTitle": "A QoS-aware memory controller for dynamically balancing GPU and CPU bandwidth use in an MPSoC", "Year": 2012, "CitationCount": 93, "EstimatedCitation": 93, "Affiliations": {"The University of Texas at Austin": 2.0, "American Rock Mechanics Association": 2.0}, "Authors": ["Min-Kyu Jeong", "Mattan Erez", "Chander Sudanthi", "N.C. Paver"]}]}, {"DBLP title": "Metronome: operating system level performance management via self-adaptive computing.", "DBLP authors": ["Filippo Sironi", "Davide B. Bartolini", "Simone Campanoni", "Fabio Cancare", "Henry Hoffmann", "Donatella Sciuto", "Marco D. Santambrogio"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228514", "OA papers": [{"PaperId": "https://openalex.org/W2044014395", "PaperTitle": "Metronome", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Massachusetts Institute of Technology": 3.0, "Politecnico di Milano": 3.0, "Harvard University Press": 1.0}, "Authors": ["Filippo Sironi", "Davide B. Bartolini", "Simone Campanoni", "Fabio Cancare", "Henry Hoffmann", "Donatella Sciuto", "Marco D. Santambrogio"]}]}, {"DBLP title": "Adaptive power management of on-chip video memory for multiview video coding.", "DBLP authors": ["Muhammad Shafique", "Bruno Zatt", "Fabio Leandro Walter", "Sergio Bampi", "J\u00f6rg Henkel"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228516", "OA papers": [{"PaperId": "https://openalex.org/W3141677765", "PaperTitle": "Adaptive power management of on-chip video memory for Multiview Video Coding", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Shafique", "Zatt", "Walter", "Bampi"]}]}, {"DBLP title": "Heterogeneous multi-channel: fine-grained DRAM control for both system performance and power efficiency.", "DBLP authors": ["Guangfei Zhang", "Huandong Wang", "Xinke Chen", "Shuai Huang", "Peng Li"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228517", "OA papers": [{"PaperId": "https://openalex.org/W2012623042", "PaperTitle": "Heterogeneous multi-channel", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Chinese Academy of Sciences": 5.0}, "Authors": ["Guangfei Zhang", "Gang Wang", "Xinke Chen", "Shuai Huang", "Peng Li"]}]}, {"DBLP title": "Joint management of RAM and flash memory with access pattern considerations.", "DBLP authors": ["Po-Chun Huang", "Yuan-Hao Chang", "Tei-Wei Kuo"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228518", "OA papers": [{"PaperId": "https://openalex.org/W2077410202", "PaperTitle": "Joint management of RAM and flash memory with access pattern considerations", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Taiwan University": 1.5, "Research Center for Information Technology Innovation, Academia Sinica": 1.0, "Institute of Information Science, Academia Sinica": 0.5}, "Authors": ["Po-Chun Huang", "Yuan-Hao Chang", "Tei-Wei Kuo"]}]}, {"DBLP title": "Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU.", "DBLP authors": ["Dongki Kim", "Sungkwang Lee", "Jaewoong Chung", "Daehyun Kim", "Dong Hyuk Woo", "Sungjoo Yoo", "Sunggu Lee"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228519", "OA papers": [{"PaperId": "https://openalex.org/W2076217257", "PaperTitle": "Hybrid DRAM/PRAM-based main memory for single-chip CPU/GPU", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Korea Post": 2.0, "Pohang University of Science and Technology": 2.0, "Intel (United States)": 3.0}, "Authors": ["Dong Ki Kim", "Sungkwang Lee", "JaeWoong Chung", "Dae Won Kim", "Dong Ho Woo", "Sungjoo Yoo", "Sunggu Lee"]}]}, {"DBLP title": "Write performance improvement by hiding R drift latency in phase-change RAM.", "DBLP authors": ["Youngsik Kim", "Sungjoo Yoo", "Sunggu Lee"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228520", "OA papers": [{"PaperId": "https://openalex.org/W1984381469", "PaperTitle": "Write performance improvement by hiding R drift latency in phase-change RAM", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Department of Electronic and Electrical Engineering, POSTECH": 3.0}, "Authors": ["Young-Sik Kim", "Sungjoo Yoo", "Sunggu Lee"]}]}, {"DBLP title": "Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors.", "DBLP authors": ["Lei Jiang", "Bo Zhao", "Youtao Zhang", "Jun Yang"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228521", "OA papers": [{"PaperId": "https://openalex.org/W2043465878", "PaperTitle": "Constructing large and fast multi-level cell STT-MRAM based cache for embedded processors", "Year": 2012, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"University of Pittsburgh": 4.0}, "Authors": ["Lei Jiang", "Bo Zhao", "Youtao Zhang", "Jun Yang"]}]}, {"DBLP title": "Incorrect systems: it's not the problem, it's the solution.", "DBLP authors": ["Christoph M. Kirsch", "Hannes Payer"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228523", "OA papers": [{"PaperId": "https://openalex.org/W2160059864", "PaperTitle": "Incorrect systems", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"University of Salzburg": 2.0}, "Authors": ["Christoph M. Kirsch", "Hannes Payer"]}]}, {"DBLP title": "On software design for stochastic processors.", "DBLP authors": ["Joseph Sloan", "John Sartori", "Rakesh Kumar"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228524", "OA papers": [{"PaperId": "https://openalex.org/W2129079372", "PaperTitle": "On software design for stochastic processors", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Joseph Sloan", "John Sartori", "Rakesh Kumar"]}]}, {"DBLP title": "What to do about the end of Moore's law, probably!", "DBLP authors": ["Krishna V. Palem", "Lingamneni Avinash"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228525", "OA papers": [{"PaperId": "https://openalex.org/W2072343993", "PaperTitle": "What to do about the end of Moore's law, probably!", "Year": 2012, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Nanyang Technological University": 1.0, "Rice University": 1.0}, "Authors": ["Krishna V. Palem", "Avinash Lingamneni"]}]}, {"DBLP title": "Obtaining and reasoning about good enough software.", "DBLP authors": ["Martin C. Rinard"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228526", "OA papers": [{"PaperId": "https://openalex.org/W2131861073", "PaperTitle": "Obtaining and reasoning about good enough software", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"MIT EECS, MIT CSAIL": 1.0}, "Authors": ["Martin Rinard"]}]}, {"DBLP title": "Improving gate-level simulation accuracy when unknowns exist.", "DBLP authors": ["Kai-Hui Chang", "Chris Browy"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228528", "OA papers": [{"PaperId": "https://openalex.org/W1971807768", "PaperTitle": "Improving gate-level simulation accuracy when unknowns exist", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Avery Design Systems (United States)": 2.0}, "Authors": ["Kai-Hui Chang", "Chris Browy"]}]}, {"DBLP title": "Automated feature localization for hardware designs using coverage metrics.", "DBLP authors": ["Jan Malburg", "Alexander Finder", "G\u00f6rschwin Fey"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228529", "OA papers": [{"PaperId": "https://openalex.org/W1964621223", "PaperTitle": "Automated feature localization for hardware designs using coverage metrics", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Bremen": 2.5, "German Aerospace Center": 0.5}, "Authors": ["Jan Malburg", "Alexander Finder", "G\u00f6rschwin Fey"]}]}, {"DBLP title": "Path directed abstraction and refinement in SAT-based design debugging.", "DBLP authors": ["Brian Keng", "Andreas G. Veneris"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228530", "OA papers": [{"PaperId": "https://openalex.org/W2026007917", "PaperTitle": "Path directed abstraction and refinement in SAT-based design debugging", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Brian Keng", "Andreas Veneris"]}]}, {"DBLP title": "Checking architectural outputs instruction-by-instruction on acceleration platforms.", "DBLP authors": ["Debapriya Chatterjee", "Anatoly Koyfman", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228531", "OA papers": [{"PaperId": "https://openalex.org/W2125840012", "PaperTitle": "Checking architectural outputs instruction-by-instruction on acceleration platforms", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of Michigan\u2013Ann Arbor": 2.0, "IBM Research - Haifa": 3.0}, "Authors": ["Debapriya Chatterjee", "Anatoly Koyfman", "Ronny Morad", "Avi Ziv", "Valeria Bertacco"]}]}, {"DBLP title": "Standard cell sizing for subthreshold operation.", "DBLP authors": ["Bo Liu", "Maryam Ashouei", "Jos Huisken", "Jos\u00e9 Pineda de Gyvez"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228533", "OA papers": [{"PaperId": "https://openalex.org/W2004113442", "PaperTitle": "Standard cell sizing for subthreshold operation", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"Holst Centre (Netherlands)": 3.0, "Eindhoven University of Technology": 1.0}, "Authors": ["Bo Liu", "Maryam Ashouei", "Jos Huisken", "Jose Pineda de Gyvez"]}]}, {"DBLP title": "Decoupling capacitor design strategy for minimizing supply noise of ultra low voltage circuits.", "DBLP authors": ["Mingoo Seok"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228534", "OA papers": [{"PaperId": "https://openalex.org/W1992373463", "PaperTitle": "Decoupling capacitor design strategy for minimizing supply noise of ultra low voltage circuits", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Department of Electrical Engineering Columbia University": 1.0}, "Authors": ["Mingoo Seok"]}]}, {"DBLP title": "Regaining throughput using completion detection for error-resilient, near-threshold logic.", "DBLP authors": ["Joseph Crop", "Robert Pawlowski", "Patrick Chiang"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228535", "OA papers": [{"PaperId": "https://openalex.org/W2104776782", "PaperTitle": "Regaining throughput using completion detection for error-resilient, near-threshold logic", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Oregon State University": 3.0}, "Authors": ["Joseph Crop", "Robert Pawlowski", "Patrick Chiang"]}]}, {"DBLP title": "Process variation in near-threshold wide SIMD architectures.", "DBLP authors": ["Sangwon Seo", "Ronald G. Dreslinski", "Mark Woh", "Yongjun Park", "Chaitali Chakrabarti", "Scott A. Mahlke", "David T. Blaauw", "Trevor N. Mudge"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228536", "OA papers": [{"PaperId": "https://openalex.org/W2024702153", "PaperTitle": "Process variation in near-threshold wide SIMD architectures", "Year": 2012, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of Michigan\u2013Ann Arbor": 7.0, "Arizona State University": 1.0}, "Authors": ["Sangwon Seo", "Ronald G. Dreslinski", "Mark Woh", "Yongjun Park", "Chaitali Charkrabari", "Scott Mahlke", "David Blaauw", "Trevor Mudge"]}]}, {"DBLP title": "Run-time power-down strategies for real-time SDRAM memory controllers.", "DBLP authors": ["Karthik Chandrasekar", "Benny Akesson", "Kees Goossens"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228538", "OA papers": [{"PaperId": "https://openalex.org/W1978052494", "PaperTitle": "Run-time power-down strategies for real-time SDRAM memory controllers", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Delft University of Technology": 1.0, "Eindhoven University of Technology": 2.0}, "Authors": ["Karthik Chandrasekar", "Benny Akesson", "Kees Goossens"]}]}, {"DBLP title": "Embedding statistical tests for on-chip dynamic voltage and temperature monitoring.", "DBLP authors": ["Lionel Vincent", "Philippe Maurine", "Suzanne Lesecq", "Edith Beign\u00e9"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228539", "OA papers": [{"PaperId": "https://openalex.org/W1997298515", "PaperTitle": "Embedding statistical tests for on-chip dynamic voltage and temperature monitoring", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"CEA LETI": 3.0, "University of Montpellier": 0.5, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 0.5}, "Authors": ["Lionel Vincent", "Philippe Maurine", "Suzanne Lesecq", "Edith Beigne"]}]}, {"DBLP title": "Quality-retaining OLED dynamic voltage scaling for video streaming applications on mobile devices.", "DBLP authors": ["Xiang Chen", "Jian Zheng", "Yiran Chen", "Mengying Zhao", "Chun Jason Xue"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228540", "OA papers": [{"PaperId": "https://openalex.org/W2063599058", "PaperTitle": "Quality-retaining OLED dynamic voltage scaling for video streaming applications on mobile devices", "Year": 2012, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"University of Pittsburgh": 3.0, "City University of Hong Kong": 2.0}, "Authors": ["Xiang Chen", "Jian Zheng", "Yi Chen", "Mengying Zhao", "Chun Jason Xue"]}]}, {"DBLP title": "Traffic-aware power optimization for network applications on multicore servers.", "DBLP authors": ["Jilong Kuang", "Laxmi N. Bhuyan", "Raymond Klefstad"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228541", "OA papers": [{"PaperId": "https://openalex.org/W2148365656", "PaperTitle": "Traffic-aware power optimization for network applications on multicore servers", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of California, Riverside": 3.0}, "Authors": ["Jilong Kuang", "Laxmi N. Bhuyan", "R. Klefstad"]}]}, {"DBLP title": "Alternate hammering test for application-specific DRAMs and an industrial case study.", "DBLP authors": ["Rei-Fu Huang", "Hao-Yu Yang", "Mango Chia-Tso Chao", "Shih-Chin Lin"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228543", "OA papers": [{"PaperId": "https://openalex.org/W2008861475", "PaperTitle": "Alternate hammering test for application-specific DRAMs and an industrial case study", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"MediaTek (Taiwan)": 1.0, "National Yang Ming Chiao Tung University": 2.0, "[United Microelectronics Corporation, Hsinchu, Taiwan]": 1.0}, "Authors": ["Rei-Fu Huang", "Haoyu Yang", "Mango C.-T. Chao", "Shih-Chin Lin"]}]}, {"DBLP title": "Goal-oriented stimulus generation for analog circuits.", "DBLP authors": ["Seyed Nematollah Ahmadyan", "Jayanand Asok Kumar", "Shobha Vasudevan"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228544", "OA papers": [{"PaperId": "https://openalex.org/W1992306745", "PaperTitle": "Goal-oriented stimulus generation for analog circuits", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Seyed Nematollah Ahmadyan", "Jayanand Asok Kumar", "Shobha Vasudevan"]}]}, {"DBLP title": "TSV open defects in 3D integrated circuits: characterization, test, and optimal spare allocation.", "DBLP authors": ["Fangming Ye", "Krishnendu Chakrabarty"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228545", "OA papers": [{"PaperId": "https://openalex.org/W1987638749", "PaperTitle": "TSV open defects in 3D integrated circuits", "Year": 2012, "CitationCount": 99, "EstimatedCitation": 99, "Affiliations": {"Duke University": 2.0}, "Authors": ["Fangming Ye", "Krishnendu Chakrabarty"]}]}, {"DBLP title": "Small delay testing for TSVs in 3-D ICs.", "DBLP authors": ["Shi-Yu Huang", "Yu-Hsiang Lin", "Kun-Han Tsai", "Wu-Tung Cheng", "Stephen K. Sunter", "Yung-Fa Chou", "Ding-Ming Kwai"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228546", "OA papers": [{"PaperId": "https://openalex.org/W1985664729", "PaperTitle": "Small delay testing for TSVs in 3-D ICs", "Year": 2012, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"National Tsing Hua University": 2.0, "Siemens (Hungary)": 1.5, "Mentor": 1.5, "Industrial Technology Research Institute": 2.0}, "Authors": ["Shi-Yu Huang", "Yu-Sheng Lin", "Kun-Han Tsai", "Wu-Tung Cheng", "Stephen Sunter", "Yung-Fa Chou", "Ding-Ming Kwai"]}]}, {"DBLP title": "Yield estimation via multi-cones.", "DBLP authors": ["Rouwaida Kanj", "Rajiv V. Joshi", "Zhuo Li", "Jerry Hayes", "Sani R. Nassif"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228562", "OA papers": [{"PaperId": "https://openalex.org/W2067378304", "PaperTitle": "Yield estimation via multi-cones", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"American University of Beirut": 1.0, "IBM (United States)": 1.0, "IBM Research - Austin": 3.0}, "Authors": ["Rouwaida Kanj", "Rajiv V. Joshi", "Zhuo Li", "Jerry Hayes", "Sani R. Nassif"]}]}, {"DBLP title": "Efficient trimmed-sample Monte Carlo methodology and yield-aware design flow for analog circuits.", "DBLP authors": ["Chin-Cheng Kuo", "Wei-Yi Hu", "Yi-Hung Chen", "Jui-Feng Kuan", "Yi-Kan Cheng"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228563", "OA papers": [{"PaperId": "https://openalex.org/W2163637641", "PaperTitle": "Efficient trimmed-sample Monte Carlo methodology and yield-aware design flow for analog circuits", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Taiwan University": 2.5, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 2.5}, "Authors": ["Chin-Cheng Kuo", "Wei-Yi Hu", "Yi-Hung Chen", "Jui-Feng Kuan", "Yi-Kan Cheng"]}]}, {"DBLP title": "Towards efficient SPICE-accurate nonlinear circuit simulation with on-the-fly support-circuit preconditioners.", "DBLP authors": ["Xueqian Zhao", "Zhuo Feng"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228564", "OA papers": [{"PaperId": "https://openalex.org/W2142227654", "PaperTitle": "Towards efficient SPICE-accurate nonlinear circuit simulation with on-the-fly support-circuit preconditioners", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Michigan Technological University": 2.0}, "Authors": ["Xueqian Zhao", "Zhuo Feng"]}]}, {"DBLP title": "Sparse LU factorization for parallel circuit simulation on GPU.", "DBLP authors": ["Ling Ren", "Xiaoming Chen", "Yu Wang", "Chenxi Zhang", "Huazhong Yang"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228565", "OA papers": [{"PaperId": "https://openalex.org/W2130886743", "PaperTitle": "Sparse LU factorization for parallel circuit simulation on GPU", "Year": 2012, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Tsinghua University": 5.0}, "Authors": ["Ling Ren", "Xiao-Ming Chen", "Yu Wang", "Chen-Xi Zhang", "Huazhong Yang"]}]}, {"DBLP title": "Assessing the performance limits of parallelized near-threshold computing.", "DBLP authors": ["Nathaniel Ross Pinckney", "Korey Sewell", "Ronald G. Dreslinski", "David Fick", "Trevor N. Mudge", "Dennis Sylvester", "David T. Blaauw"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228571", "OA papers": [{"PaperId": "https://openalex.org/W2085503707", "PaperTitle": "Assessing the performance limits of parallelized near-threshold computing", "Year": 2012, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {"University of Michigan\u2013Ann Arbor": 7.0}, "Authors": ["Nathaniel Pinckney", "Korey Sewell", "Ronald G. Dreslinski", "David Fick", "Trevor Mudge", "Dennis Sylvester", "David Blaauw"]}]}, {"DBLP title": "Near-threshold voltage (NTV) design: opportunities and challenges.", "DBLP authors": ["Himanshu Kaul", "Mark A. Anders", "Steven Hsu", "Amit Agarwal", "Ram Krishnamurthy", "Shekhar Borkar"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228572", "OA papers": [{"PaperId": "https://openalex.org/W2168159483", "PaperTitle": "Near-threshold voltage (NTV) design", "Year": 2012, "CitationCount": 185, "EstimatedCitation": 185, "Affiliations": {"Intel (United States)": 6.0}, "Authors": ["Himanshu Kaul", "Mark A. Anders", "Steven Hsu", "Amit Agarwal", "Ram Krishnamurthy", "Shekhar Borkar"]}]}, {"DBLP title": "Near-threshold operation for power-efficient computing?: it depends...", "DBLP authors": ["Leland Chang", "Wilfried Haensch"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228573", "OA papers": [{"PaperId": "https://openalex.org/W1966483730", "PaperTitle": "Near-threshold operation for power-efficient computing?", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"IBM (United States)": 2.0}, "Authors": ["Leland Chang", "Wilfried Haensch"]}]}, {"DBLP title": "Accurate process-hotspot detection using critical design rule extraction.", "DBLP authors": ["Yen-Ting Yu", "Ya-Chung Chan", "Subarna Sinha", "Iris Hui-Ru Jiang", "Charles C. Chiang"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228576", "OA papers": [{"PaperId": "https://openalex.org/W2068961782", "PaperTitle": "Accurate process-hotspot detection using critical design rule extraction", "Year": 2012, "CitationCount": 59, "EstimatedCitation": 59, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0, "MStar Semiconductor, Inc., Chupei, Taiwan": 1.0, "Stanford University": 1.0, "Synopsys (United States)": 1.0}, "Authors": ["Yen-Ting Yu", "Ya-Chung Chan", "Subarna Sinha", "Iris Hui-Ru Jiang", "Charles C. Chiang"]}]}, {"DBLP title": "Improved tangent space based distance metric for accurate lithographic hotspot classification.", "DBLP authors": ["Jing Guo", "Fan Yang", "Subarna Sinha", "Charles C. Chiang", "Xuan Zeng"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228577", "OA papers": [{"PaperId": "https://openalex.org/W2052332151", "PaperTitle": "Improved tangent space based distance metric for accurate lithographic hotspot classification", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Shanghai Fudan Microelectronics (China)": 1.5, "Fudan University": 1.5, "Stanford University": 1.0, "Synopsys (United States)": 1.0}, "Authors": ["Jing Guo", "Fan Yang", "Subarna Sinha", "Charles C. Chiang", "Xuan Zeng"]}]}, {"DBLP title": "Simultaneous flare level and flare variation minimization with dummification in EUVL.", "DBLP authors": ["Shao-Yun Fang", "Yao-Wen Chang"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228578", "OA papers": [{"PaperId": "https://openalex.org/W2031031170", "PaperTitle": "Simultaneous flare level and flare variation minimization with dummification in EUVL", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Shao-Yun Fang", "Yao-Wen Chang"]}]}, {"DBLP title": "A novel layout decomposition algorithm for triple patterning lithography.", "DBLP authors": ["Shao-Yun Fang", "Yao-Wen Chang", "Wei-Yu Chen"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228579", "OA papers": [{"PaperId": "https://openalex.org/W2172169799", "PaperTitle": "A novel layout decomposition algorithm for triple patterning lithography", "Year": 2012, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"National Taiwan University": 3.0}, "Authors": ["Shao-Yun Fang", "Yao-Wen Chang", "Wei-Yu Chen"]}]}, {"DBLP title": "PS3-RAM: a fast portable and scalable statistical STT-RAM reliability analysis method.", "DBLP authors": ["Wujie Wen", "Yaojun Zhang", "Yiran Chen", "Yu Wang", "Yuan Xie"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228580", "OA papers": [{"PaperId": "https://openalex.org/W2058578697", "PaperTitle": "PS3-RAM", "Year": 2012, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of Pittsburgh": 3.0, "Tsinghua University": 1.0, "Pennsylvania State University": 1.0}, "Authors": ["Wujie Wen", "Shao-Liang Chen", "Yi Chen", "Yu Wang", "Yuan Xie"]}]}, {"DBLP title": "Exploiting narrow-width values for process variation-tolerant 3-D microprocessors.", "DBLP authors": ["Joonho Kong", "Sung Woo Chung"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228581", "OA papers": [{"PaperId": "https://openalex.org/W2017346811", "PaperTitle": "Exploiting narrow-width values for process variation-tolerant 3-D microprocessors", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Korea University": 2.0}, "Authors": ["Joonho Kong", "Sung Phil Chung"]}]}, {"DBLP title": "Hardware synthesis of recursive functions through partial stream rewriting.", "DBLP authors": ["Lars Middendorf", "Christophe Bobda", "Christian Haubelt"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228583", "OA papers": [{"PaperId": "https://openalex.org/W1969407187", "PaperTitle": "Hardware synthesis of recursive functions through partial stream rewriting", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Rostock": 2.0, "University of Arkansas at Fayetteville": 1.0}, "Authors": ["Lars Middendorf", "Christophe Bobda", "Christian Haubelt"]}]}, {"DBLP title": "Chisel: constructing hardware in a Scala embedded language.", "DBLP authors": ["Jonathan Bachrach", "Huy Vo", "Brian C. Richards", "Yunsup Lee", "Andrew Waterman", "Rimas Avizienis", "John Wawrzynek", "Krste Asanovic"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228584", "OA papers": [{"PaperId": "https://openalex.org/W1983394510", "PaperTitle": "Chisel", "Year": 2012, "CitationCount": 519, "EstimatedCitation": 519, "Affiliations": {"Berkeley College": 4.0, "University of California, Berkeley": 4.0}, "Authors": ["Jonathan Bachrach", "Huy T. Vo", "Brian K. Richards", "Yunsup Lee", "Andrew Waterman", "Rimas Avizienis", "John Wawrzynek", "Krste Asanovic"]}]}, {"DBLP title": "Specification and synthesis of hardware checkpointing and rollback mechanisms.", "DBLP authors": ["Carven Chan", "Daniel Schwartz-Narbonne", "Divjyot Sethi", "Sharad Malik"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228585", "OA papers": [{"PaperId": "https://openalex.org/W2039024767", "PaperTitle": "Specification and synthesis of hardware checkpointing and rollback mechanisms", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Princeton University": 4.0}, "Authors": ["Carven Chan", "Daniel Schwartz-Narbonne", "Divjyot Sethi", "Sharad Malik"]}]}, {"DBLP title": "Optimizing memory hierarchy allocation with loop transformations for high-level synthesis.", "DBLP authors": ["Jason Cong", "Peng Zhang", "Yi Zou"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228586", "OA papers": [{"PaperId": "https://openalex.org/W1977813547", "PaperTitle": "Optimizing memory hierarchy allocation with loop transformations for high-level synthesis", "Year": 2012, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"University of California, Los Angeles": 3.0}, "Authors": ["Jason Cong", "Peng Zhang", "Yi Zou"]}]}, {"DBLP title": "A metric for layout-friendly microarchitecture optimization in high-level synthesis.", "DBLP authors": ["Jason Cong", "Bin Liu"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228587", "OA papers": [{"PaperId": "https://openalex.org/W2146241631", "PaperTitle": "A metric for layout-friendly microarchitecture optimization in high-level synthesis", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of California, Los Angeles": 2.0}, "Authors": ["Jason Cong", "Bin Liu"]}]}, {"DBLP title": "Computer generation of streaming sorting networks.", "DBLP authors": ["Marcela Zuluaga", "Peter A. Milder", "Markus P\u00fcschel"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228588", "OA papers": [{"PaperId": "https://openalex.org/W2037524288", "PaperTitle": "Computer generation of streaming sorting networks", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"ETH Z\u00fcrich": 2.0, "Carnegie Mellon University": 1.0}, "Authors": ["Marcela Zuluaga", "Peter Milder", "Markus P\u00fcschel"]}]}, {"DBLP title": "Communication-aware mapping of KPN applications onto heterogeneous MPSoCs.", "DBLP authors": ["Jer\u00f3nimo Castrill\u00f3n", "Andreas Tretter", "Rainer Leupers", "Gerd Ascheid"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228597", "OA papers": [{"PaperId": "https://openalex.org/W2052559368", "PaperTitle": "Communication-aware mapping of KPN applications onto heterogeneous MPSoCs", "Year": 2012, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"RWTH Aachen University": 4.0}, "Authors": ["Jeronimo Castrillon", "Andreas Tretter", "Rainer Leupers", "Gerd Ascheid"]}]}, {"DBLP title": "Unrolling and retiming of stream applications onto embedded multicore processors.", "DBLP authors": ["Weijia Che", "Karam S. Chatha"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228598", "OA papers": [{"PaperId": "https://openalex.org/W1995225987", "PaperTitle": "Unrolling and retiming of stream applications onto embedded multicore processors", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Arizona State University": 2.0}, "Authors": ["Weijia Che", "Karam S. Chatha"]}]}, {"DBLP title": "Exploiting spatiotemporal and device contexts for energy-efficient mobile embedded systems.", "DBLP authors": ["Brad K. Donohoo", "Chris Ohlsen", "Sudeep Pasricha", "Charles Anderson"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228599", "OA papers": [{"PaperId": "https://openalex.org/W2029951793", "PaperTitle": "Exploiting spatiotemporal and device contexts for energy-efficient mobile embedded systems", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Department of Electrical and Computer Engineering": 3.0, "Colorado State University": 1.0}, "Authors": ["Brad K. Donohoo", "Chris Ohlsen", "Sudeep Pasricha", "Charles E. Anderson"]}]}, {"DBLP title": "EPIMap: using epimorphism to map applications on CGRAs.", "DBLP authors": ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma B. K. Vrudhula"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228600", "OA papers": [{"PaperId": "https://openalex.org/W2023027709", "PaperTitle": "EPIMap", "Year": 2012, "CitationCount": 103, "EstimatedCitation": 103, "Affiliations": {"Arizona State University": 3.0}, "Authors": ["Mahdi Hamzeh", "Aviral Shrivastava", "Sarma Vrudhula"]}]}, {"DBLP title": "Instruction scheduling for reliability-aware compilation.", "DBLP authors": ["Semeen Rehman", "Muhammad Shafique", "J\u00f6rg Henkel"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228601", "OA papers": [{"PaperId": "https://openalex.org/W2033908103", "PaperTitle": "Instruction scheduling for reliability-aware compilation", "Year": 2012, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"Karlsruhe Institute of Technology": 3.0}, "Authors": ["Semeen Rehman", "Muhammad Shafique", "Jorg Henkel"]}]}, {"DBLP title": "Compiling for energy efficiency on timing speculative processors.", "DBLP authors": ["John Sartori", "Rakesh Kumar"], "year": 2012, "doi": "https://doi.org/10.1145/2228360.2228602", "OA papers": [{"PaperId": "https://openalex.org/W2098339342", "PaperTitle": "Compiling for energy efficiency on timing speculative processors", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["John Sartori", "Rakesh Kumar"]}]}]