{:input (genetic.crossover/dumb-crossover 1882184733 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")) (genetic.mutation/change-names-remove-clause 953128598 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire1_:missing_10 , wire2_7, wire3_7, \\wire20_:missing_31 , \\wire21_:missing , wire22_7, wire23_7, wire24_40);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire11_12_13;\n  wire wire11_12_13_14;\n  wire \\wire11_:missing ;\n  wire wire15;\n  wire wire16;\n  wire wire17;\n  input \\wire1_:missing_10 ;\n  wire \\wire1_:missing_10 ;\n  input \\wire20_:missing_31 ;\n  wire \\wire20_:missing_31 ;\n  input \\wire21_:missing ;\n  wire \\wire21_:missing ;\n  output wire22_7;\n  wire wire22_7;\n  output wire23_7;\n  wire wire23_7;\n  output wire24_40;\n  wire wire24_40;\n  wire wire25_38_41_43;\n  wire \\wire26_39_:missing_44 ;\n  wire wire27;\n  wire wire28_42;\n  wire \\wire28_:missing ;\n  wire wire29_7;\n  output wire2_7;\n  wire wire2_7;\n  wire wire30_37;\n  wire wire32_33;\n  wire \\wire34_35_:missing_12 ;\n  wire \\wire34_35_:missing_37 ;\n  wire wire34_40;\n  wire wire38;\n  wire wire39;\n  output wire3_7;\n  wire wire3_7;\n  wire wire41_14;\n  wire wire41_15;\n  wire wire41_30;\n  wire \\wire41_30_31_:missing ;\n  wire wire41_32;\n  wire wire41_36;\n  wire wire41_9;\n  wire \\wire41_:missing_10 ;\n  wire \\wire41_:missing_16 ;\n  wire wire42_45;\n  wire \\wire4_:missing_17 ;\n  wire wire5_7;\n  wire wire5_9;\n  wire wire6_7;\n  wire \\wire6_:missing ;\n  wire wire7_12;\n  wire wire8_7;\n  wire \\wire8_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_33_45 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_36 ;\n  wire \\wire:missing_36_33 ;\n  wire \\wire:missing_7 ;\n  wire \\wire:missing_7_18 ;\n  wire \\wire:missing_7_19 ;\n  wire \\wire:missing_edge ;\n  assign wire5_9 = 2'h1 >> wire5_7;\n  assign wire15 = 2'hx >> wire41_15;\n  assign \\wire28_:missing  = 2'h1 >> wire28_42;\n  assign \\wire:missing_edge  = 2'h1 >> wire29_7;\n  assign wire30_37 = 4'h6 >> { \\wire41_30_31_:missing , wire41_30 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire41_30_31_:missing , \\wire20_:missing_31  };\n  assign \\wire6_:missing  = 2'h1 >> wire6_7;\n  assign wire32_33 = 4'h8 >> { wire41_32, wire41_32 };\n  assign \\wire:missing_33  = 4'h8 >> { \\wire:missing_edge , wire32_33 };\n  assign wire34_40 = 4'h6 >> { \\wire34_35_:missing_12 , \\wire34_35_:missing_37  };\n  assign \\wire:missing_35  = 4'h8 >> { \\wire34_35_:missing_12 , \\wire34_35_:missing_37  };\n  assign \\wire:missing_36  = 4'h8 >> { \\wire:missing_36_33 , wire41_36 };\n  assign wire39 = 2'hx >> \\wire26_39_:missing_44 ;\n  assign \\wire:missing_7  = 2'h1 >> wire7_12;\n  assign \\wire8_:missing  = 2'h1 >> wire8_7;\n  assign \\wire9_:missing  = 4'h8 >> { wire5_9, wire41_9 };\n  assign \\wire:missing_10  = 4'h8 >> { \\wire41_:missing_10 , \\wire1_:missing_10  };\n  assign \\wire11_:missing  = 4'h6 >> { wire11_12_13, wire11_12_13_14 };\n  assign wire11_12_13 = 4'h8 >> { \\wire:missing_edge , wire11_12_13_14 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire11_12_13, wire11_12_13_14 };\n  assign \\wire4_:missing_17  = 1'h1;\n  assign wire25_38_41_43 = 1'h0;\n  assign \\wire26_39_:missing_44  = 1'h1;\n  assign wire27 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire42_45 = \\wire:missing_33_45 ;\n  assign \\wire:missing_edge  = \\wire26_39_:missing_44 ;\n  assign \\wire:missing_edge  = wire25_38_41_43;\n  assign wire28_42 = wire42_45;\n  assign \\wire41_:missing_10  = wire25_38_41_43;\n  assign wire24_40 = wire34_40;\n  assign wire38 = wire25_38_41_43;\n  assign \\wire34_35_:missing_37  = wire30_37;\n  assign \\wire:missing_19  = \\wire:missing_7_19 ;\n  assign \\wire:missing_18  = \\wire:missing_7_18 ;\n  assign wire17 = \\wire4_:missing_17 ;\n  assign wire16 = \\wire41_:missing_16 ;\n  assign wire11_12_13_14 = wire41_14;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:3.1-111.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire1_:missing_10 , wire2_7, wire3_7, \\wire20_:missing_31 , \\wire21_:missing , wire22_7, wire23_7, wire24_40);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:12.8-12.14\" *)\n  wire wire17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:13.9-13.27\" *)\n  input \\wire1_:missing_10 ;\n  wire \\wire1_:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:15.9-15.28\" *)\n  input \\wire20_:missing_31 ;\n  wire \\wire20_:missing_31 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:17.9-17.25\" *)\n  input \\wire21_:missing ;\n  wire \\wire21_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:19.10-19.18\" *)\n  output wire22_7;\n  wire wire22_7;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:21.10-21.18\" *)\n  output wire23_7;\n  wire wire23_7;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:23.10-23.19\" *)\n  output wire24_40;\n  wire wire24_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:25.8-25.23\" *)\n  wire wire25_38_41_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:26.8-26.30\" *)\n  wire \\wire26_39_:missing_44 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:27.8-27.14\" *)\n  wire wire27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:31.10-31.17\" *)\n  output wire2_7;\n  wire wire2_7;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:33.8-33.17\" *)\n  wire wire30_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:35.8-35.30\" *)\n  wire \\wire34_35_:missing_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:36.8-36.30\" *)\n  wire \\wire34_35_:missing_37 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:37.8-37.17\" *)\n  wire wire34_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:38.8-38.14\" *)\n  wire wire38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:39.8-39.14\" *)\n  wire wire39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:40.10-40.17\" *)\n  output wire3_7;\n  wire wire3_7;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:44.8-44.17\" *)\n  wire wire41_30;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:45.8-45.30\" *)\n  wire \\wire41_30_31_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:49.8-49.27\" *)\n  wire \\wire41_:missing_10 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:52.8-52.26\" *)\n  wire \\wire4_:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/B9E3071A.v:72.8-72.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire17 = 1'h1;\n  assign wire22_7 = 1'hx;\n  assign wire23_7 = 1'hx;\n  assign wire24_40 = 1'hx;\n  assign wire25_38_41_43 = 1'h0;\n  assign \\wire26_39_:missing_44  = 1'h1;\n  assign wire27 = 1'h0;\n  assign wire2_7 = 1'hx;\n  assign wire30_37 = 1'hx;\n  assign \\wire34_35_:missing_12  = 1'hx;\n  assign \\wire34_35_:missing_37  = 1'hx;\n  assign wire34_40 = 1'hx;\n  assign wire38 = 1'h0;\n  assign wire39 = 1'hx;\n  assign wire3_7 = 1'hx;\n  assign wire41_30 = 1'hx;\n  assign \\wire41_30_31_:missing  = 1'hx;\n  assign \\wire41_:missing_10  = 1'h0;\n  assign \\wire4_:missing_17  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  1:49:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr/src/top.v'.\nSBY  1:49:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] Copy '/tmp/fuzzmount2DDF5D8C/B9E3071A.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr/src/B9E3071A.v'.\nSBY  1:49:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] Copy '/tmp/fuzzmount2DDF5D8C/B9E3071A.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr/src/B9E3071A.post.v'.\nSBY  1:49:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] engine_0: abc pdr\nSBY  1:49:10 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:49:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] base: Warning: Wire presynth.\\wire3_7 is used but has no driver.\nSBY  1:49:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] base: Warning: Wire presynth.\\wire2_7 is used but has no driver.\nSBY  1:49:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] base: Warning: Wire presynth.\\wire23_7 is used but has no driver.\nSBY  1:49:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] base: Warning: Wire presynth.\\wire22_7 is used but has no driver.\nSBY  1:49:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] base: Warning: Wire presynth.\\wire34_35_:missing_12 is used but has no driver.\nSBY  1:49:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] base: Warning: Wire presynth.\\wire41_30_31_:missing is used but has no driver.\nSBY  1:49:14 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] base: Warning: Wire presynth.\\wire41_30 is used but has no driver.\nSBY  1:49:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] base: finished (returncode=0)\nSBY  1:49:15 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:49:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] aig: Warning: Wire presynth.\\wire3_7 is used but has no driver.\nSBY  1:49:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] aig: Warning: Wire presynth.\\wire2_7 is used but has no driver.\nSBY  1:49:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] aig: Warning: Wire presynth.\\wire23_7 is used but has no driver.\nSBY  1:49:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] aig: Warning: Wire presynth.\\wire22_7 is used but has no driver.\nSBY  1:49:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] aig: Warning: Wire presynth.\\wire34_35_:missing_12 is used but has no driver.\nSBY  1:49:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] aig: Warning: Wire presynth.\\wire41_30_31_:missing is used but has no driver.\nSBY  1:49:18 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] aig: Warning: Wire presynth.\\wire41_30 is used but has no driver.\nSBY  1:49:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] aig: finished (returncode=0)\nSBY  1:49:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:49:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:49:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] engine_0: Warning: The network has no constraints.\nSBY  1:49:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  1:49:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] engine_0: finished (returncode=0)\nSBY  1:49:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] engine_0: Status returned by engine: FAIL\nSBY  1:49:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:09 (9)\nSBY  1:49:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:49:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:49:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr'.\nSBY  1:49:20 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpg4qtbuvr] DONE (FAIL, rc=2)\n", :err ""}}}