{  "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition " "Info: Version 3.0 Build 223 08/14/2003 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 22:57:07 2004 " "Info: Processing started: Wed Feb 25 22:57:07 2004" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off cpu4bit -c cpu4bit " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off cpu4bit -c cpu4bit" {  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_utils.vhd 2 0 " "Info: Found 2 design units and 0 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_utils " "Info: Found design unit 1: cpu_utils" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_utils.vhd" "cpu_utils" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_utils.vhd" 160 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_utils-body " "Info: Found design unit 2: cpu_utils-body" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_utils.vhd" "cpu_utils-body" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_utils.vhd" 160 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_cu-cu_struct " "Info: Found design unit 1: cpu_cu-cu_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "cpu_cu-cu_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 29 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_cu " "Info: Found entity 1: cpu_cu" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "cpu_cu" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 11 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_du-du_struct " "Info: Found design unit 1: cpu_du-du_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "cpu_du-du_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 25 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_du " "Info: Found entity 1: cpu_du" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "cpu_du" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 11 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_iu.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_iu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_iu-iu_struct " "Info: Found design unit 1: cpu_iu-iu_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_iu.vhd" "cpu_iu-iu_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_iu.vhd" 24 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_iu " "Info: Found entity 1: cpu_iu" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_iu.vhd" "cpu_iu" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_iu.vhd" 12 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_wd.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_wd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_wd-wd_struct " "Info: Found design unit 1: cpu_wd-wd_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_wd.vhd" "cpu_wd-wd_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_wd.vhd" 24 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_wd " "Info: Found entity 1: cpu_wd" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_wd.vhd" "cpu_wd" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_wd.vhd" 11 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_oa-oa_struct " "Info: Found design unit 1: cpu_oa-oa_struct" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd" "cpu_oa-oa_struct" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd" 33 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_oa " "Info: Found entity 1: cpu_oa" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd" "cpu_oa" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_oa.vhd" 12 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_arch " "Info: Found design unit 1: cpu-cpu_arch" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu.vhd" "cpu-cpu_arch" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu.vhd" 29 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu.vhd" "cpu" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu.vhd" 12 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Components\\pwm.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Components\\pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-pwm_struct " "Info: Found design unit 1: pwm-pwm_struct" {  } { { "C:\\CpuGen1\\Applications\\Components\\pwm.vhd" "pwm-pwm_struct" "" { Text "C:\\CpuGen1\\Applications\\Components\\pwm.vhd" 27 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Info: Found entity 1: pwm" {  } { { "C:\\CpuGen1\\Applications\\Components\\pwm.vhd" "pwm" "" { Text "C:\\CpuGen1\\Applications\\Components\\pwm.vhd" 13 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl4cpu-ctrl4cpu_struct " "Info: Found design unit 1: ctrl4cpu-ctrl4cpu_struct" {  } { { "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" "ctrl4cpu-ctrl4cpu_struct" "" { Text "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" 31 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 ctrl4cpu " "Info: Found entity 1: ctrl4cpu" {  } { { "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" "ctrl4cpu" "" { Text "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" 8 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf 1 1 " "Info: Found 1 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu4bit " "Info: Found entity 1: cpu4bit" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "cpu4bit" "" { Schematic "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { } } } }  } 0}  } {  } 0 }
{  "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "cpu_du.vhd(215) " "Info: VHDL Case Statement information at cpu_du.vhd(215): OTHERS choice is never selected" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 215 0 0 } }  } 0 }
{  "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "ctrl4cpu.vhd(87) " "Info: VHDL Case Statement information at ctrl4cpu.vhd(87): OTHERS choice is never selected" {  } { { "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Components\\ctrl4cpu.vhd" 87 0 0 } }  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-syn " "Info: Found design unit 1: lpm_ram_dq0-syn" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd" "lpm_ram_dq0-syn" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd" 55 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd" "lpm_ram_dq0" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd" 43 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\lpm_ram_dq.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\lpm_ram_dq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq " "Info: Found entity 1: lpm_ram_dq" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_ram_dq.tdf" "lpm_ram_dq" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_ram_dq.tdf" 55 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\altram.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\altram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altram " "Info: Found entity 1: altram" {  } { { "c:\\quartus\\libraries\\megafunctions\\altram.tdf" "altram" "" { Text "c:\\quartus\\libraries\\megafunctions\\altram.tdf" 92 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-syn " "Info: Found design unit 1: lpm_rom0-syn" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd" "lpm_rom0-syn" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd" 53 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd" "lpm_rom0" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd" 43 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom " "Info: Found entity 1: lpm_rom" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "lpm_rom" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 46 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\altrom.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\altrom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altrom " "Info: Found entity 1: altrom" {  } { { "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" "altrom" "" { Text "c:\\quartus\\libraries\\megafunctions\\altrom.tdf" 77 1 0 } }  } 0}  } {  } 0 }
{  "Info" "IRTL_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "IRTL_LPM_COUNTER_INFERRED" "cpu:inst\|cpu_oa:I4\|nreset_v_rtl_0 2 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: cpu:inst\|cpu_oa:I4\|nreset_v_rtl_0" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "cpu:inst\|cpu_du:I3\|nreset_v_rtl_1 2 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: cpu:inst\|cpu_du:I3\|nreset_v_rtl_1" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "cpu:inst\|cpu_cu:I2\|nreset_v_rtl_2 2 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: cpu:inst\|cpu_cu:I2\|nreset_v_rtl_2" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "cpu:inst\|cpu_iu:I1\|nreset_v_rtl_3 2 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=2) from the following logic: cpu:inst\|cpu_iu:I1\|nreset_v_rtl_3" {  } {  } 0} { "Info" "IRTL_LPM_COUNTER_INFERRED" "pwm:inst5\|pwm_count_rtl_4 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: pwm:inst5\|pwm_count_rtl_4" {  } {  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\lpm_counter.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_counter.tdf" "lpm_counter" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_counter.tdf" 214 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\alt_counter_f10ke.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\alt_counter_f10ke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_counter_f10ke " "Info: Found entity 1: alt_counter_f10ke" {  } { { "c:\\quartus\\libraries\\megafunctions\\alt_counter_f10ke.tdf" "alt_counter_f10ke" "" { Text "c:\\quartus\\libraries\\megafunctions\\alt_counter_f10ke.tdf" 256 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\lpm_add_sub.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_add_sub.tdf" "lpm_add_sub" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_add_sub.tdf" 97 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\addcore.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Info: Found entity 1: addcore" {  } { { "c:\\quartus\\libraries\\megafunctions\\addcore.tdf" "addcore" "" { Text "c:\\quartus\\libraries\\megafunctions\\addcore.tdf" 73 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Info: Found entity 1: a_csnbuffer" {  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "a_csnbuffer" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 10 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:\\quartus\\libraries\\megafunctions\\altshift.tdf 1 1 " "Info: Found 1 design units and 1 entities in source file c:\\quartus\\libraries\\megafunctions\\altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" {  } { { "c:\\quartus\\libraries\\megafunctions\\altshift.tdf" "altshift" "" { Text "c:\\quartus\\libraries\\megafunctions\\altshift.tdf" 34 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c 28 0 " "Info: State machine \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c contains 28 states and 0 state bits" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c 3 0 " "Info: State machine \|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c contains 3 states and 0 state bits" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c 4 0 " "Info: State machine \|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c contains 4 states and 0 state bits" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c " "Info: Selected Auto state machine encoding method for state machine \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c " "Info: Encoding result for state machine \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "28 " "Info: Completed encoding using 28 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~35 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~35" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~34 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~34" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~33 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~33" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~32 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~32" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~31 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~31" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~30 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~30" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~29 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~29" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~28 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~28" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~27 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~27" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~26 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~26" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~25 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~25" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~24 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~24" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~23 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~23" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~22 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~22" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~21 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~21" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~20 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~20" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~19 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~19" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~18 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~18" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~17 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~17" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~16 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~16" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~15 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~15" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~14 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~14" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~13 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~13" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~12 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~12" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~11 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~11" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~10 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~10" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~9 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~9" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~8 " "Info: Encoded state bit cpu:inst\|cpu_du:I3\|code_c~8" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.nop_i 0000000000000000000000000000 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.nop_i uses code string 0000000000000000000000000000" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.rol_i 0000000000000000000000000011 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.rol_i uses code string 0000000000000000000000000011" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.ror_i 0000000000000000000000000101 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.ror_i uses code string 0000000000000000000000000101" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.shl_i 0000000000000000000000001001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.shl_i uses code string 0000000000000000000000001001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.shr_i 0000000000000000000000010001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.shr_i uses code string 0000000000000000000000010001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.not_i 0000000000000000000000100001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.not_i uses code string 0000000000000000000000100001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.cla_i 0000000000000000000001000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.cla_i uses code string 0000000000000000000001000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.skz_i 0000000000000000000010000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.skz_i uses code string 0000000000000000000010000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.skc_i 0000000000000000000100000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.skc_i uses code string 0000000000000000000100000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.sknz_i 0000000000000000001000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.sknz_i uses code string 0000000000000000001000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.sknc_i 0000000000000000010000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.sknc_i uses code string 0000000000000000010000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.rts_i 0000000000000000100000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.rts_i uses code string 0000000000000000100000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.rti_i 0000000000000001000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.rti_i uses code string 0000000000000001000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.jmp_i 0000000000000010000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.jmp_i uses code string 0000000000000010000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.jms_i 0000000000000100000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.jms_i uses code string 0000000000000100000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.sta_i 0000000000001000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.sta_i uses code string 0000000000001000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.lda_i 0000000000010000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.lda_i uses code string 0000000000010000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.xor_i 0000000000100000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.xor_i uses code string 0000000000100000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.add_i 0000000001000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.add_i uses code string 0000000001000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.and_i 0000000010000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.and_i uses code string 0000000010000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.sub_i 0000000100000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.sub_i uses code string 0000000100000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.or_i 0000001000000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.or_i uses code string 0000001000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.ldai_i 0000010000000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.ldai_i uses code string 0000010000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.xori_i 0000100000000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.xori_i uses code string 0000100000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.addi_i 0001000000000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.addi_i uses code string 0001000000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.andi_i 0010000000000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.andi_i uses code string 0010000000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.subi_i 0100000000000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.subi_i uses code string 0100000000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.ori_i 1000000000000000000000000001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c.ori_i uses code string 1000000000000000000000000001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_du.vhd" 33 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c " "Info: Selected Auto state machine encoding method for state machine \|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c " "Info: Encoding result for state machine \|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|S_c~10 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|S_c~10" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|S_c~9 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|S_c~9" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|S_c~8 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|S_c~8" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c.reset 000 " "Info: State \|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c.reset uses code string 000" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 47 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c.normal 011 " "Info: State \|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c.normal uses code string 011" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 47 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c.interrupt 101 " "Info: State \|cpu4bit\|cpu:inst\|cpu_cu:I2\|S_c.interrupt uses code string 101" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 47 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c " "Info: Selected Auto state machine encoding method for state machine \|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c " "Info: Encoding result for state machine \|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "4 " "Info: Completed encoding using 4 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|E_c~11 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|E_c~11" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|E_c~10 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|E_c~10" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|E_c~9 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|E_c~9" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_cu:I2\|E_c~8 " "Info: Encoded state bit cpu:inst\|cpu_cu:I2\|E_c~8" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c.none_e 0000 " "Info: State \|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c.none_e uses code string 0000" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 49 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c.dwait_e 0011 " "Info: State \|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c.dwait_e uses code string 0011" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 49 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c.iwait_e 0101 " "Info: State \|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c.iwait_e uses code string 0101" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 49 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c.int_e 1001 " "Info: State \|cpu4bit\|cpu:inst\|cpu_cu:I2\|E_c.int_e uses code string 1001" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_cu.vhd" 49 -1 0 } }  } 0}  } {  } 0 }
{  "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Converted TRI buffer to OR gate or removed OPNDRN" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[9\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[9\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[2\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[2\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[1\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[1\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[3\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[3\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[0\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[0\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[6\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[6\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[5\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[5\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[7\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[7\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[4\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[4\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[8\] " "Warning: Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[8\] that feeds logic to an OR gate" {  } { { "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0}  } {  } 0 }
{  "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_wd.vhd" "" "" { Text "C:\\CpuGen1\\Applications\\Cpu4Bit\\cpu_wd.vhd" 45 -1 0 } }  } 0 }
{  "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "3 " "Warning: Ignored 3 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "3 " "Warning: Ignored 3 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~17 " "Warning: Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~17 of type LUT" {  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~13 " "Warning: Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~13 of type LUT" {  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0}  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~25 " "Warning: Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~25 of type LUT" {  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~21 " "Warning: Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~21 of type LUT" {  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0}  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~33 " "Warning: Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~33 of type LUT" {  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~29 " "Warning: Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_105\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~29 of type LUT" {  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0}  } { { "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "c:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "ISCL_SCL_TM_SUMMARY" "429 " "Info: Implemented 429 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "25 " "Info: Implemented 25 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "384 " "Info: Implemented 384 logic cells" {  } {  } 0} { "Info" "ISCL_SCL_TM_RAMS" "14 " "Info: Implemented 14 RAM segments" {  } {  } 0}  } {  } 0 }
{  "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 22:57:16 2004 " "Info: Processing ended: Wed Feb 25 22:57:16 2004" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0}  } {  } 0 }
{  "Info" "IQCU_REPORT_WRITTEN_TO" "cpu4bit.map.rpt " "Info: Writing report file cpu4bit.map.rpt" {  } {  } 0 }
