<?xml version="1.0" encoding="UTF-8"?>

<deviceconf name="AVR64DU32">
    <register name="DEVICE_CONFIG_MAJOR" value="1"/>
    <register name="DEVICE_CONFIG_MINOR" value="9"/>
    <register name="DEVICE_CONFIG_BUILD" value="3"/>
    <register name="CONTENT_LENGTH" value="0"/>
    <register name="CONTENT_CHECKSUM" value="0"/>
    <register name="INSTANCE" value="1"/>
    <register name="INTERFACE_TYPE" value="0x01"/>
    <register name="DEVICE_VARIANT" value="0x00"/>
    <register name="BLOB" value="">
        <blob>
            <token>LIST</token>
            <entry>
                <type>D_TINYX</type>
                <!-- Flash information -->
                <data type="PROG_BASE">0x0000</data> <!-- MSB is in additional parameters section -->
                <data type="FLASH_BYTES">0x10000</data>
                <data type="FLASH_PAGE_BYTES">0x00</data> <!-- MSB is in additional parameters section -->
                <!-- EEPROM information -->
                <data type="EEPROM_BASE">0x1400</data>
                <data type="EEPROM_BYTES">0x100</data>
                <data type="EEPROM_PAGE_BYTES">1</data>
                <!-- User row information -->
                <data type="USER_ROW_BASE">0x1200</data>
                <data type="USER_SIG_BYTES">0x200</data>
                <!-- Signature row information -->
                <data type="SIGROW_BASE">0x1080</data>
                <data type="DEVICE_ID">0x9621</data>
                <!-- FUSE/LOCK information -->
                <data type="FUSE_BASE">0x1050</data>
                <data type="FUSE_BYTES">0x0C</data>
                <data type="LOCK_BASE">0x1040</data>
                <!-- BOOT ROW -->
                <data type="BOOT_ROW_BASE">0x1100</data>
                <data type="BOOT_ROW_BYTES">0x100</data>

                <!-- additional UPDI parameters -->
                <data type="PROG_BASE_MSB">0x80</data>
                <data type="FLASH_PAGE_BYTES_MSB">0x02</data>
                <data type="ADDRESS_SIZE">0x01</data> <!-- This is a 24-bit UPDI variant -->

                <!-- PROG/DEBUG information -->
                <data type="NVMCTRL_MODULE">0x1000</data>
                <data type="OCD_MODULE">0x0F80</data>
                <!-- 0: HV on the same pin as UPDI; 1: No HV; 2: HV on separate (/RESET) pin to UPDI -->
                <data type="HV_IMPLEMENTATION">2</data> <!-- HV on separate RESET pin -->

                <!-- UPDI speed limits -->
                <data type="PDICLK_DIV1_VMIN">4500</data> <!-- mV-->
                <data type="PDICLK_DIV2_VMIN">2700</data> <!-- mV-->
                <data type="PDICLK_DIV4_VMIN">2200</data> <!-- mV-->
                <data type="PDICLK_DIV8_VMIN">1500</data> <!-- mV-->
                <data type="PDI_PAD_FMAX">1500</data> <!-- kB -->

                <!-- Fuse protection parameters (force certain fuses high or low) -->
                <!-- Bit 2 and bit 1 are RFU in this device, and should always be written to 0 -->
                <data type="PINPROT_OFFSET">5</data> <!-- SYSCFG0 is at offset 5 -->

                <!-- This part has a UPDI/GPIO pin, and RESET/INPUT pin (no RSTPINCFG protection is required -->
                <data type="PINPROT_WRITE_MASK_AND">0xFB</data> <!-- Force only reserved bits low -->
                <data type="PINPROT_WRITE_MASK_OR">0x10</data> <!-- Force bit 4 high to enable UPDI-->
                <!-- To disable CRC: ensure CRCSRC bits are b11, ie: SYSCFG0 is b11XXXXXX -->
                <data type="PINPROT_ERASE_MASK_AND">0xFB</data> <!-- Force only reserved bits low -->
                <data type="PINPROT_ERASE_MASK_OR">0xD0</data> <!-- Force bits 7:6 and 4 high -->
                <!-- To protect ANY fuse, set a '1' in the corresponding location here -->
                <data type="FUSE_PROTECTION_MASK">0x0C00</data> <!-- Prevent writing PDICFG (2 bytes, 0x0A-0x0B) only -->
            </entry>
        </blob>
    </register>
</deviceconf>