// Seed: 2167021911
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_5;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri id_4,
    input wand id_5,
    input tri id_6,
    output supply1 id_7,
    output supply1 id_8,
    output wor id_9,
    input supply1 id_10,
    output uwire id_11,
    output tri0 id_12,
    output tri id_13,
    input tri1 id_14,
    output tri1 id_15,
    output uwire id_16,
    input supply1 id_17,
    input wire id_18,
    input tri0 id_19,
    input tri1 id_20,
    input wire id_21,
    output supply0 id_22,
    output tri id_23,
    output tri0 id_24
);
  wand id_26 = id_0 < -1;
  id_27 :
  assert property (@(posedge 1) id_27)
  else $unsigned(79);
  ;
  wire [-1 : 1] id_28 = id_28;
  wire id_29 = id_21;
  wire id_30 = -1'b0, id_31 = 1'b0;
  module_0 modCall_1 (
      id_26,
      id_27,
      id_29,
      id_28
  );
endmodule
