Protel Design System Design Rule Check
PCB File : D:\MSabouri\GitHub\Mobile_Robot_Campact_Motor_Driver\Circuit_Motor_Design_Altium_V1\PCB1.PcbDoc
Date     : 3/3/2022
Time     : 8:54:50 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.15mm) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.2mm) (Max=1mm) (Preferred=0.8mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-(5.005mm,5mm) on Multi-Layer And Pad Free-(5.005mm,5mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-2(95mm,95mm) on Multi-Layer And Pad Free-2(95mm,95mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-26(4.953mm,92.71mm) on Multi-Layer And Pad Free-34(4.953mm,92.71mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-26(4.958mm,2.71mm) on Multi-Layer And Pad Free-34(4.958mm,2.71mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-26(94.953mm,2.71mm) on Multi-Layer And Pad Free-34(94.953mm,2.71mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-26(94.953mm,92.71mm) on Multi-Layer And Pad Free-34(94.953mm,92.71mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-27(6.586mm,93.347mm) on Multi-Layer And Pad Free-35(6.586mm,93.347mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-27(6.591mm,3.347mm) on Multi-Layer And Pad Free-35(6.591mm,3.347mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-27(96.586mm,3.347mm) on Multi-Layer And Pad Free-35(96.586mm,3.347mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-27(96.586mm,93.347mm) on Multi-Layer And Pad Free-35(96.586mm,93.347mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-3(97.721mm,58.547mm) on Multi-Layer And Pad J5-2(97.79mm,57.912mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-5(91.821mm,58.801mm) on Multi-Layer And Pad J5-1(91.79mm,57.912mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-6(91.821mm,57.023mm) on Multi-Layer And Pad J5-1(91.79mm,57.912mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-7(95.377mm,62.611mm) on Multi-Layer And Pad Free-8(94.107mm,62.611mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-7(95.377mm,62.611mm) on Multi-Layer And Pad J5-3(94.79mm,62.612mm) on Multi-Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 0.254mm) Between Pad Free-8(94.107mm,62.611mm) on Multi-Layer And Pad J5-3(94.79mm,62.612mm) on Multi-Layer Pad/Via Touching Holes
Rule Violations :16

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.075mm < 0.254mm) Between Pad C10-2(23.495mm,67.996mm) on Top Layer And Via (25.272mm,67.819mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.075mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.032mm < 0.254mm) Between Pad C11-2(29.337mm,67.996mm) on Top Layer And Via (31.07mm,68.327mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.032mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.203mm < 0.254mm) Between Pad C14-1(51.308mm,24.714mm) on Top Layer And Via (53.213mm,24.448mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.203mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.239mm < 0.254mm) Between Pad C2-1(51.689mm,38.76mm) on Top Layer And Pad R10-2(51.562mm,37.16mm) on Top Layer [Top Solder] Mask Sliver [0.239mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.108mm < 0.254mm) Between Pad D10-C(74.398mm,35.918mm) on Top Layer And Via (75.311mm,37.904mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.108mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mm < 0.254mm) Between Pad J1-1(90.252mm,17.76mm) on Multi-Layer And Pad J1-4(92.252mm,17.76mm) on Multi-Layer [Top Solder] Mask Sliver [0.171mm] / [Bottom Solder] Mask Sliver [0.171mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.171mm < 0.254mm) Between Pad J1-2(90.252mm,15.26mm) on Multi-Layer And Pad J1-3(92.252mm,15.26mm) on Multi-Layer [Top Solder] Mask Sliver [0.171mm] / [Bottom Solder] Mask Sliver [0.171mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.131mm < 0.254mm) Between Pad LED1-K(76.915mm,27.75mm) on Top Layer And Via (78.359mm,26.416mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.131mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad P1-1(55.214mm,41.656mm) on Multi-Layer And Pad P1-2(55.214mm,43.656mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad P1-10(63.214mm,43.656mm) on Multi-Layer And Pad P1-9(63.214mm,41.656mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad P1-3(57.214mm,41.656mm) on Multi-Layer And Pad P1-4(57.214mm,43.656mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad P1-5(59.214mm,41.656mm) on Multi-Layer And Pad P1-6(59.214mm,43.656mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad P1-7(61.214mm,41.656mm) on Multi-Layer And Pad P1-8(61.214mm,43.656mm) on Multi-Layer [Top Solder] Mask Sliver [0.197mm] / [Bottom Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.037mm < 0.254mm) Between Pad R13-1(19.05mm,18.669mm) on Top Layer And Via (18.796mm,17.154mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.037mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.136mm < 0.254mm) Between Pad R6-2(19.177mm,12.192mm) on Top Layer And Via (17.907mm,13.716mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.136mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.174mm < 0.254mm) Between Pad R8-1(12.826mm,15.367mm) on Top Layer And Via (14.478mm,14.859mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.174mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.173mm < 0.254mm) Between Pad R9-1(21.209mm,15.494mm) on Top Layer And Via (22.86mm,16.129mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.173mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.026mm < 0.254mm) Between Pad R9-2(19.559mm,15.494mm) on Top Layer And Via (18.796mm,17.154mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.026mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mm < 0.254mm) Between Pad U3-4(74.93mm,14.252mm) on Top Layer And Via (73.66mm,15.875mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.071mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.071mm < 0.254mm) Between Pad U3-6(72.39mm,14.252mm) on Top Layer And Via (73.66mm,15.875mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.071mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-1(38.842mm,29.371mm) on Top Layer And Pad U4-2(38.842mm,28.571mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-10(41.542mm,21.971mm) on Top Layer And Pad U4-11(42.342mm,21.971mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-10(41.542mm,21.971mm) on Top Layer And Pad U4-9(40.742mm,21.971mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-11(42.342mm,21.971mm) on Top Layer And Pad U4-12(43.142mm,21.971mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-12(43.142mm,21.971mm) on Top Layer And Pad U4-13(43.942mm,21.971mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-13(43.942mm,21.971mm) on Top Layer And Pad U4-14(44.742mm,21.971mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-14(44.742mm,21.971mm) on Top Layer And Pad U4-15(45.542mm,21.971mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-15(45.542mm,21.971mm) on Top Layer And Pad U4-16(46.342mm,21.971mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-17(48.142mm,23.771mm) on Top Layer And Pad U4-18(48.142mm,24.571mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-18(48.142mm,24.571mm) on Top Layer And Pad U4-19(48.142mm,25.371mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-19(48.142mm,25.371mm) on Top Layer And Pad U4-20(48.142mm,26.171mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-2(38.842mm,28.571mm) on Top Layer And Pad U4-3(38.842mm,27.771mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-20(48.142mm,26.171mm) on Top Layer And Pad U4-21(48.142mm,26.971mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-21(48.142mm,26.971mm) on Top Layer And Pad U4-22(48.142mm,27.771mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-22(48.142mm,27.771mm) on Top Layer And Pad U4-23(48.142mm,28.571mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-23(48.142mm,28.571mm) on Top Layer And Pad U4-24(48.142mm,29.371mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-25(46.342mm,31.371mm) on Top Layer And Pad U4-26(45.542mm,31.371mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-26(45.542mm,31.371mm) on Top Layer And Pad U4-27(44.742mm,31.371mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.11mm < 0.254mm) Between Pad U4-26(45.542mm,31.371mm) on Top Layer And Via (44.704mm,29.21mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.11mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-27(44.742mm,31.371mm) on Top Layer And Pad U4-28(43.942mm,31.371mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-28(43.942mm,31.371mm) on Top Layer And Pad U4-29(43.142mm,31.371mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.063mm < 0.254mm) Between Pad U4-28(43.942mm,31.371mm) on Top Layer And Via (44.704mm,29.21mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.063mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-29(43.142mm,31.371mm) on Top Layer And Pad U4-30(42.342mm,31.371mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.083mm < 0.254mm) Between Pad U4-29(43.142mm,31.371mm) on Top Layer And Via (42.894mm,28.958mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.083mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-3(38.842mm,27.771mm) on Top Layer And Pad U4-4(38.842mm,26.971mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-30(42.342mm,31.371mm) on Top Layer And Pad U4-31(41.542mm,31.371mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.175mm < 0.254mm) Between Pad U4-30(42.342mm,31.371mm) on Top Layer And Via (42.894mm,28.958mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.175mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-31(41.542mm,31.371mm) on Top Layer And Pad U4-32(40.742mm,31.371mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-4(38.842mm,26.971mm) on Top Layer And Pad U4-5(38.842mm,26.171mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-5(38.842mm,26.171mm) on Top Layer And Pad U4-6(38.842mm,25.371mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-6(38.842mm,25.371mm) on Top Layer And Pad U4-7(38.842mm,24.571mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad U4-7(38.842mm,24.571mm) on Top Layer And Pad U4-8(38.842mm,23.771mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.084mm < 0.254mm) Between Pad U5-2(49.149mm,66.853mm) on Top Layer And Via (49.403mm,64.516mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.084mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.216mm < 0.254mm) Between Pad U8-2(68.453mm,44.602mm) on Bottom Layer And Via (69.723mm,42.591mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.216mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.216mm < 0.254mm) Between Pad U8-4(70.993mm,44.602mm) on Bottom Layer And Via (69.723mm,42.591mm) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.216mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.201mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.201mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.2mm < 0.254mm) Between Region (0 hole(s)) Top Solder And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.2mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.106mm < 0.254mm) Between Via (26.543mm,63.754mm) from Top Layer to Bottom Layer And Via (28.448mm,63.881mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.106mm] / [Bottom Solder] Mask Sliver [0.106mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Via (34.29mm,61.595mm) from Top Layer to Bottom Layer And Via (36.322mm,61.595mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.229mm] / [Bottom Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.224mm < 0.254mm) Between Via (36.322mm,61.595mm) from Top Layer to Bottom Layer And Via (38.303mm,61.163mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.224mm] / [Bottom Solder] Mask Sliver [0.224mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.024mm < 0.254mm) Between Via (42.894mm,28.958mm) from Top Layer to Bottom Layer And Via (44.704mm,29.21mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.024mm] / [Bottom Solder] Mask Sliver [0.024mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Via (71.866mm,16.748mm) from Top Layer to Bottom Layer And Via (73.66mm,15.875mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.192mm] / [Bottom Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.229mm < 0.254mm) Between Via (98.171mm,68.326mm) from Top Layer to Bottom Layer And Via (98.171mm,70.358mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.229mm] / [Bottom Solder] Mask Sliver [0.229mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.233mm < 0.254mm) Between Via (98.171mm,70.358mm) from Top Layer to Bottom Layer And Via (98.298mm,72.39mm) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.233mm] / [Bottom Solder] Mask Sliver [0.233mm]
Rule Violations :66

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.24mm < 0.254mm) Between Arc (22.705mm,72.956mm) on Top Overlay And Pad U2-1(23.495mm,72.911mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.24mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Arc (26.416mm,19.355mm) on Top Overlay And Pad X2-1(26.416mm,17.653mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Arc (26.416mm,19.355mm) on Top Overlay And Pad X2-1(26.416mm,17.653mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Arc (26.416mm,25.781mm) on Top Overlay And Pad X2-2(26.416mm,27.559mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Arc (26.416mm,25.781mm) on Top Overlay And Pad X2-2(26.416mm,27.559mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Arc (64.262mm,18.923mm) on Top Overlay And Pad X1-2(62.484mm,18.923mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Arc (64.262mm,18.923mm) on Top Overlay And Pad X1-2(62.484mm,18.923mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Arc (70.688mm,18.923mm) on Top Overlay And Pad X1-1(72.39mm,18.923mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Arc (70.688mm,18.923mm) on Top Overlay And Pad X1-1(72.39mm,18.923mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (89.551mm,95.123mm) on Top Overlay And Pad Free-2(95mm,95mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (19.309mm,55.758mm) (21.849mm,58.288mm) on Top Overlay And Pad K1-1(20.574mm,57.023mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C26-1(56.007mm,77.967mm) on Top Layer And Track (55.356mm,78.717mm)(56.658mm,78.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C26-1(56.007mm,77.967mm) on Top Layer And Track (55.356mm,79.017mm)(56.658mm,79.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C26-2(56.007mm,79.767mm) on Top Layer And Track (55.356mm,78.717mm)(56.658mm,78.717mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C26-2(56.007mm,79.767mm) on Top Layer And Track (55.356mm,79.017mm)(56.658mm,79.017mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C29-1(53.732mm,79.375mm) on Top Layer And Track (52.682mm,78.724mm)(52.682mm,80.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C29-1(53.732mm,79.375mm) on Top Layer And Track (52.982mm,78.724mm)(52.982mm,80.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C29-2(51.932mm,79.375mm) on Top Layer And Track (52.682mm,78.724mm)(52.682mm,80.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C29-2(51.932mm,79.375mm) on Top Layer And Track (52.982mm,78.724mm)(52.982mm,80.026mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad C30-1(85.725mm,70.942mm) on Multi-Layer And Track (85.375mm,71.662mm)(86.075mm,71.662mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C30-1(85.725mm,70.942mm) on Multi-Layer And Track (85.725mm,71.312mm)(85.725mm,72.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C30-2(85.725mm,69.342mm) on Multi-Layer And Track (84.175mm,68.752mm)(87.265mm,68.752mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C30-2(85.725mm,69.342mm) on Multi-Layer And Track (84.365mm,68.572mm)(87.055mm,68.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C31-1(68.221mm,53.34mm) on Top Layer And Track (67.171mm,52.689mm)(67.171mm,53.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C31-1(68.221mm,53.34mm) on Top Layer And Track (67.471mm,52.689mm)(67.471mm,53.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C31-2(66.421mm,53.34mm) on Top Layer And Track (67.171mm,52.689mm)(67.171mm,53.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad C31-2(66.421mm,53.34mm) on Top Layer And Track (67.471mm,52.689mm)(67.471mm,53.991mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C32-1(67.945mm,57.658mm) on Multi-Layer And Track (68.315mm,57.658mm)(69.015mm,57.658mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.12mm < 0.254mm) Between Pad C32-1(67.945mm,57.658mm) on Multi-Layer And Track (68.665mm,57.308mm)(68.665mm,58.008mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.12mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad C32-2(66.345mm,57.658mm) on Multi-Layer And Track (65.575mm,56.328mm)(65.575mm,59.018mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C32-2(66.345mm,57.658mm) on Multi-Layer And Track (65.755mm,56.118mm)(65.755mm,59.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D10-A(70.098mm,35.918mm) on Top Layer And Track (69.548mm,34.668mm)(69.548mm,37.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D10-C(74.398mm,35.918mm) on Top Layer And Track (74.948mm,34.668mm)(74.948mm,37.168mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D1-1(9.398mm,40.005mm) on Top Layer And Track (10.028mm,39.805mm)(10.028mm,41.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D11-4(72.248mm,38.928mm) on Top Layer And Text "D10" (70.254mm,37.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad D11-5(72.898mm,38.928mm) on Top Layer And Text "D10" (70.254mm,37.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad D11-6(73.548mm,38.928mm) on Top Layer And Text "D10" (70.254mm,37.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D1-2(7.498mm,40.005mm) on Top Layer And Track (6.868mm,40.505mm)(6.868mm,41.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D1-3(8.448mm,42.405mm) on Top Layer And Track (6.868mm,41.965mm)(7.798mm,41.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D1-3(8.448mm,42.405mm) on Top Layer And Track (9.098mm,41.965mm)(10.028mm,41.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D2-1(47.244mm,43.307mm) on Top Layer And Track (47.044mm,43.937mm)(49.204mm,43.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D2-2(47.244mm,41.407mm) on Top Layer And Track (47.744mm,40.777mm)(49.204mm,40.777mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D2-3(49.644mm,42.357mm) on Top Layer And Track (49.204mm,40.777mm)(49.204mm,41.707mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D2-3(49.644mm,42.357mm) on Top Layer And Track (49.204mm,43.007mm)(49.204mm,43.937mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D3-1(15.047mm,40.018mm) on Top Layer And Track (15.677mm,39.818mm)(15.677mm,41.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D3-2(13.147mm,40.018mm) on Top Layer And Track (12.517mm,40.518mm)(12.517mm,41.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D3-3(14.097mm,42.418mm) on Top Layer And Track (12.517mm,41.978mm)(13.447mm,41.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D3-3(14.097mm,42.418mm) on Top Layer And Track (14.747mm,41.978mm)(15.677mm,41.978mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Pad D4-2(90.673mm,11.811mm) on Bottom Layer And Track (91.303mm,9.851mm)(91.303mm,11.311mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D4-3(89.723mm,9.411mm) on Bottom Layer And Track (88.143mm,9.851mm)(89.073mm,9.851mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad D4-3(89.723mm,9.411mm) on Bottom Layer And Track (90.373mm,9.851mm)(91.303mm,9.851mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad F1-1(84.201mm,20.5mm) on Top Layer And Track (83.312mm,18.542mm)(83.312mm,19.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad F1-2(84.201mm,17.6mm) on Top Layer And Track (83.312mm,18.542mm)(83.312mm,19.558mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad F2-1(72.337mm,50.419mm) on Top Layer And Track (73.279mm,49.53mm)(74.295mm,49.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad F2-2(75.237mm,50.419mm) on Top Layer And Track (73.279mm,49.53mm)(74.295mm,49.53mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad Free-15(70.993mm,60.198mm) on Multi-Layer And Track (69.985mm,61.216mm)(71.128mm,61.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad Free-15(70.993mm,60.198mm) on Multi-Layer And Track (70.157mm,61.216mm)(80.653mm,61.216mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad Free-2(95mm,95mm) on Multi-Layer And Text "C20" (91.052mm,97.825mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad J1-1(90.252mm,17.76mm) on Multi-Layer And Track (89.341mm,9.31mm)(89.341mm,23.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.033mm < 0.254mm) Between Pad J1-2(90.252mm,15.26mm) on Multi-Layer And Track (89.341mm,9.31mm)(89.341mm,23.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.033mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J3-13(110.541mm,45.104mm) on Multi-Layer And Track (103.008mm,45.359mm)(124.591mm,45.359mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-0(114.351mm,77.112mm) on Multi-Layer And Track (106.721mm,76.807mm)(128.321mm,76.807mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-0(114.351mm,92.602mm) on Multi-Layer And Track (106.721mm,92.907mm)(128.321mm,92.907mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J5-3(94.79mm,62.612mm) on Multi-Layer And Track (90.265mm,62.812mm)(93.09mm,62.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J5-3(94.79mm,62.612mm) on Multi-Layer And Track (96.49mm,62.812mm)(104.79mm,62.812mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED1-A(76.915mm,29.654mm) on Top Layer And Track (76.026mm,29.527mm)(76.026mm,30.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED1-A(76.915mm,29.654mm) on Top Layer And Track (76.026mm,30.544mm)(77.804mm,30.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED1-A(76.915mm,29.654mm) on Top Layer And Track (77.804mm,29.527mm)(77.804mm,30.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED1-K(76.915mm,27.75mm) on Top Layer And Track (76.026mm,27.127mm)(76.026mm,27.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad LED1-K(76.915mm,27.75mm) on Top Layer And Track (76.026mm,27.127mm)(76.407mm,26.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad LED1-K(76.915mm,27.75mm) on Top Layer And Track (76.305mm,26.848mm)(77.524mm,26.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad LED1-K(76.915mm,27.75mm) on Top Layer And Track (77.423mm,26.746mm)(77.804mm,27.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED1-K(76.915mm,27.75mm) on Top Layer And Track (77.804mm,27.127mm)(77.804mm,27.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED2-A(72.936mm,29.654mm) on Top Layer And Track (72.047mm,29.527mm)(72.047mm,30.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED2-A(72.936mm,29.654mm) on Top Layer And Track (72.047mm,30.544mm)(73.825mm,30.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED2-A(72.936mm,29.654mm) on Top Layer And Track (73.825mm,29.527mm)(73.825mm,30.544mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED2-K(72.936mm,27.75mm) on Top Layer And Track (72.047mm,27.127mm)(72.047mm,27.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad LED2-K(72.936mm,27.75mm) on Top Layer And Track (72.047mm,27.127mm)(72.428mm,26.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad LED2-K(72.936mm,27.75mm) on Top Layer And Track (72.326mm,26.848mm)(73.545mm,26.848mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad LED2-K(72.936mm,27.75mm) on Top Layer And Track (73.444mm,26.746mm)(73.825mm,27.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED2-K(72.936mm,27.75mm) on Top Layer And Track (73.825mm,27.127mm)(73.825mm,27.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED3-A(66.167mm,64.008mm) on Top Layer And Track (66.04mm,63.119mm)(67.056mm,63.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED3-A(66.167mm,64.008mm) on Top Layer And Track (66.04mm,64.897mm)(67.056mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED3-A(66.167mm,64.008mm) on Top Layer And Track (67.056mm,63.119mm)(67.056mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad LED3-K(64.262mm,64.008mm) on Top Layer And Track (63.259mm,63.5mm)(63.64mm,63.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad LED3-K(64.262mm,64.008mm) on Top Layer And Track (63.259mm,64.516mm)(63.64mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad LED3-K(64.262mm,64.008mm) on Top Layer And Track (63.36mm,63.398mm)(63.36mm,64.618mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED3-K(64.262mm,64.008mm) on Top Layer And Track (63.64mm,63.119mm)(64.262mm,63.119mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED3-K(64.262mm,64.008mm) on Top Layer And Track (63.64mm,64.897mm)(64.262mm,64.897mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED4-A(66.167mm,67.183mm) on Top Layer And Track (66.04mm,66.294mm)(67.056mm,66.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED4-A(66.167mm,67.183mm) on Top Layer And Track (66.04mm,68.072mm)(67.056mm,68.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED4-A(66.167mm,67.183mm) on Top Layer And Track (67.056mm,66.294mm)(67.056mm,68.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad LED4-K(64.262mm,67.183mm) on Top Layer And Track (63.259mm,66.675mm)(63.64mm,66.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad LED4-K(64.262mm,67.183mm) on Top Layer And Track (63.259mm,67.691mm)(63.64mm,68.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad LED4-K(64.262mm,67.183mm) on Top Layer And Track (63.36mm,66.573mm)(63.36mm,67.793mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED4-K(64.262mm,67.183mm) on Top Layer And Track (63.64mm,66.294mm)(64.262mm,66.294mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED4-K(64.262mm,67.183mm) on Top Layer And Track (63.64mm,68.072mm)(64.262mm,68.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED5-A(86.487mm,52.451mm) on Top Layer And Track (85.598mm,52.324mm)(85.598mm,53.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED5-A(86.487mm,52.451mm) on Top Layer And Track (85.598mm,53.34mm)(87.376mm,53.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED5-A(86.487mm,52.451mm) on Top Layer And Track (87.376mm,52.324mm)(87.376mm,53.34mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED5-K(86.487mm,50.546mm) on Top Layer And Track (85.598mm,49.924mm)(85.598mm,50.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad LED5-K(86.487mm,50.546mm) on Top Layer And Track (85.598mm,49.924mm)(85.979mm,49.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad LED5-K(86.487mm,50.546mm) on Top Layer And Track (85.877mm,49.644mm)(87.097mm,49.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad LED5-K(86.487mm,50.546mm) on Top Layer And Track (86.995mm,49.543mm)(87.376mm,49.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED5-K(86.487mm,50.546mm) on Top Layer And Track (87.376mm,49.924mm)(87.376mm,50.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED6-A(86.487mm,59.944mm) on Top Layer And Track (85.598mm,59.817mm)(85.598mm,60.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED6-A(86.487mm,59.944mm) on Top Layer And Track (85.598mm,60.833mm)(87.376mm,60.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED6-A(86.487mm,59.944mm) on Top Layer And Track (87.376mm,59.817mm)(87.376mm,60.833mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED6-K(86.487mm,58.039mm) on Top Layer And Track (85.598mm,57.417mm)(85.598mm,58.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad LED6-K(86.487mm,58.039mm) on Top Layer And Track (85.598mm,57.417mm)(85.979mm,57.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad LED6-K(86.487mm,58.039mm) on Top Layer And Track (85.877mm,57.137mm)(87.097mm,57.137mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad LED6-K(86.487mm,58.039mm) on Top Layer And Track (86.995mm,57.036mm)(87.376mm,57.417mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED6-K(86.487mm,58.039mm) on Top Layer And Track (87.376mm,57.417mm)(87.376mm,58.039mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED7-A(40.577mm,13.97mm) on Top Layer And Track (39.688mm,13.081mm)(39.688mm,14.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED7-A(40.577mm,13.97mm) on Top Layer And Track (39.688mm,13.081mm)(40.703mm,13.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED7-A(40.577mm,13.97mm) on Top Layer And Track (39.688mm,14.859mm)(40.703mm,14.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED7-K(42.481mm,13.97mm) on Top Layer And Track (42.481mm,13.081mm)(43.104mm,13.081mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.19mm < 0.254mm) Between Pad LED7-K(42.481mm,13.97mm) on Top Layer And Track (42.481mm,14.859mm)(43.104mm,14.859mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.19mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad LED7-K(42.481mm,13.97mm) on Top Layer And Track (43.104mm,13.081mm)(43.485mm,13.462mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Pad LED7-K(42.481mm,13.97mm) on Top Layer And Track (43.104mm,14.859mm)(43.485mm,14.478mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad LED7-K(42.481mm,13.97mm) on Top Layer And Track (43.383mm,13.36mm)(43.383mm,14.58mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad P1-1(55.214mm,41.656mm) on Multi-Layer And Track (54.214mm,40.656mm)(54.214mm,44.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad P1-1(55.214mm,41.656mm) on Multi-Layer And Track (54.214mm,40.656mm)(64.214mm,40.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad P1-1(55.214mm,41.656mm) on Multi-Layer And Track (54.214mm,42.656mm)(56.214mm,42.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad P1-1(55.214mm,41.656mm) on Multi-Layer And Track (56.214mm,40.656mm)(56.214mm,42.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad P1-10(63.214mm,43.656mm) on Multi-Layer And Track (54.214mm,44.656mm)(64.214mm,44.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad P1-10(63.214mm,43.656mm) on Multi-Layer And Track (64.214mm,40.656mm)(64.214mm,44.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad P1-2(55.214mm,43.656mm) on Multi-Layer And Track (54.214mm,40.656mm)(54.214mm,44.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad P1-2(55.214mm,43.656mm) on Multi-Layer And Track (54.214mm,42.656mm)(56.214mm,42.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad P1-2(55.214mm,43.656mm) on Multi-Layer And Track (54.214mm,44.656mm)(64.214mm,44.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad P1-3(57.214mm,41.656mm) on Multi-Layer And Text "+5V" (57.739mm,37.638mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad P1-3(57.214mm,41.656mm) on Multi-Layer And Track (54.214mm,40.656mm)(64.214mm,40.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad P1-3(57.214mm,41.656mm) on Multi-Layer And Track (56.214mm,40.656mm)(56.214mm,42.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad P1-6(59.214mm,43.656mm) on Multi-Layer And Track (54.214mm,44.656mm)(64.214mm,44.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad P1-7(61.214mm,41.656mm) on Multi-Layer And Track (54.214mm,40.656mm)(64.214mm,40.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad P1-8(61.214mm,43.656mm) on Multi-Layer And Track (54.214mm,44.656mm)(64.214mm,44.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.125mm < 0.254mm) Between Pad P1-9(63.214mm,41.656mm) on Multi-Layer And Track (54.214mm,40.656mm)(64.214mm,40.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.125mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad P1-9(63.214mm,41.656mm) on Multi-Layer And Track (64.214mm,40.656mm)(64.214mm,44.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(53.212mm,37.16mm) on Top Layer And Track (52.237mm,36.61mm)(52.537mm,36.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-1(53.212mm,37.16mm) on Top Layer And Track (52.237mm,37.71mm)(52.537mm,37.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(51.562mm,37.16mm) on Top Layer And Track (52.237mm,36.61mm)(52.537mm,36.61mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R10-2(51.562mm,37.16mm) on Top Layer And Track (52.237mm,37.71mm)(52.537mm,37.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(53.212mm,47.497mm) on Top Layer And Track (52.237mm,46.947mm)(52.537mm,46.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-1(53.212mm,47.497mm) on Top Layer And Track (52.237mm,48.047mm)(52.537mm,48.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(20.32mm,80.136mm) on Top Layer And Track (19.77mm,79.161mm)(19.77mm,79.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-1(20.32mm,80.136mm) on Top Layer And Track (20.87mm,79.161mm)(20.87mm,79.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(20.32mm,78.486mm) on Top Layer And Track (19.77mm,79.161mm)(19.77mm,79.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R11-2(20.32mm,78.486mm) on Top Layer And Track (20.87mm,79.161mm)(20.87mm,79.461mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(51.562mm,47.497mm) on Top Layer And Track (52.237mm,46.947mm)(52.537mm,46.947mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R1-2(51.562mm,47.497mm) on Top Layer And Track (52.237mm,48.047mm)(52.537mm,48.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(4.19mm,25.781mm) on Top Layer And Track (3.215mm,25.231mm)(3.515mm,25.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-1(4.19mm,25.781mm) on Top Layer And Track (3.215mm,26.331mm)(3.515mm,26.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(2.54mm,25.781mm) on Top Layer And Track (3.215mm,25.231mm)(3.515mm,25.231mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R12-2(2.54mm,25.781mm) on Top Layer And Track (3.215mm,26.331mm)(3.515mm,26.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(19.05mm,18.669mm) on Top Layer And Track (18.5mm,19.344mm)(18.5mm,19.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-1(19.05mm,18.669mm) on Top Layer And Track (19.6mm,19.344mm)(19.6mm,19.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(19.05mm,20.319mm) on Top Layer And Track (18.5mm,19.344mm)(18.5mm,19.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R13-2(19.05mm,20.319mm) on Top Layer And Track (19.6mm,19.344mm)(19.6mm,19.644mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(77.47mm,23.241mm) on Top Layer And Track (76.92mm,22.266mm)(76.92mm,22.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-1(77.47mm,23.241mm) on Top Layer And Track (78.02mm,22.266mm)(78.02mm,22.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(77.47mm,21.591mm) on Top Layer And Track (76.92mm,22.266mm)(76.92mm,22.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R14-2(77.47mm,21.591mm) on Top Layer And Track (78.02mm,22.266mm)(78.02mm,22.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(16.256mm,76.708mm) on Top Layer And Track (15.706mm,77.383mm)(15.706mm,77.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-1(16.256mm,76.708mm) on Top Layer And Track (16.806mm,77.383mm)(16.806mm,77.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(16.256mm,78.358mm) on Top Layer And Track (15.706mm,77.383mm)(15.706mm,77.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R15-2(16.256mm,78.358mm) on Top Layer And Track (16.806mm,77.383mm)(16.806mm,77.683mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(80.899mm,23.241mm) on Top Layer And Track (80.349mm,22.266mm)(80.349mm,22.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-1(80.899mm,23.241mm) on Top Layer And Track (81.449mm,22.266mm)(81.449mm,22.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(80.899mm,21.591mm) on Top Layer And Track (80.349mm,22.266mm)(80.349mm,22.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R16-2(80.899mm,21.591mm) on Top Layer And Track (81.449mm,22.266mm)(81.449mm,22.566mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(55.753mm,17.272mm) on Top Layer And Track (56.428mm,16.722mm)(56.728mm,16.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-1(55.753mm,17.272mm) on Top Layer And Track (56.428mm,17.822mm)(56.728mm,17.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(57.403mm,17.272mm) on Top Layer And Track (56.428mm,16.722mm)(56.728mm,16.722mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R17-2(57.403mm,17.272mm) on Top Layer And Track (56.428mm,17.822mm)(56.728mm,17.822mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(39.243mm,18.415mm) on Top Layer And Track (39.918mm,17.865mm)(40.218mm,17.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-1(39.243mm,18.415mm) on Top Layer And Track (39.918mm,18.965mm)(40.218mm,18.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(40.893mm,18.415mm) on Top Layer And Track (39.918mm,17.865mm)(40.218mm,17.865mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R18-2(40.893mm,18.415mm) on Top Layer And Track (39.918mm,18.965mm)(40.218mm,18.965mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-1(23.622mm,69.977mm) on Top Layer And Track (24.297mm,69.427mm)(24.597mm,69.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-1(23.622mm,69.977mm) on Top Layer And Track (24.297mm,70.527mm)(24.597mm,70.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-2(25.272mm,69.977mm) on Top Layer And Track (24.297mm,69.427mm)(24.597mm,69.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R19-2(25.272mm,69.977mm) on Top Layer And Track (24.297mm,70.527mm)(24.597mm,70.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-1(29.083mm,69.977mm) on Top Layer And Track (29.758mm,69.427mm)(30.058mm,69.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-1(29.083mm,69.977mm) on Top Layer And Track (29.758mm,70.527mm)(30.058mm,70.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-2(30.733mm,69.977mm) on Top Layer And Track (29.758mm,69.427mm)(30.058mm,69.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R20-2(30.733mm,69.977mm) on Top Layer And Track (29.758mm,70.527mm)(30.058mm,70.527mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(81.914mm,29.845mm) on Top Layer And Track (80.939mm,29.295mm)(81.239mm,29.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-1(81.914mm,29.845mm) on Top Layer And Track (80.939mm,30.395mm)(81.239mm,30.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-1(49.275mm,13.843mm) on Top Layer And Track (48.3mm,13.293mm)(48.6mm,13.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-1(49.275mm,13.843mm) on Top Layer And Track (48.3mm,14.393mm)(48.6mm,14.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-2(47.625mm,13.843mm) on Top Layer And Track (48.3mm,13.293mm)(48.6mm,13.293mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R21-2(47.625mm,13.843mm) on Top Layer And Track (48.3mm,14.393mm)(48.6mm,14.393mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(80.264mm,29.845mm) on Top Layer And Track (80.939mm,29.295mm)(81.239mm,29.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R2-2(80.264mm,29.845mm) on Top Layer And Track (80.939mm,30.395mm)(81.239mm,30.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-1(35.306mm,23.875mm) on Top Layer And Track (34.756mm,22.9mm)(34.756mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-1(35.306mm,23.875mm) on Top Layer And Track (35.856mm,22.9mm)(35.856mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-2(35.306mm,22.225mm) on Top Layer And Track (34.756mm,22.9mm)(34.756mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R22-2(35.306mm,22.225mm) on Top Layer And Track (35.856mm,22.9mm)(35.856mm,23.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-1(52.96mm,67.945mm) on Top Layer And Track (53.635mm,67.395mm)(53.935mm,67.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-1(52.96mm,67.945mm) on Top Layer And Track (53.635mm,68.495mm)(53.935mm,68.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-2(54.61mm,67.945mm) on Top Layer And Track (53.635mm,67.395mm)(53.935mm,67.395mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R23-2(54.61mm,67.945mm) on Top Layer And Track (53.635mm,68.495mm)(53.935mm,68.495mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-1(52.959mm,65.786mm) on Top Layer And Track (53.634mm,65.236mm)(53.934mm,65.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-1(52.959mm,65.786mm) on Top Layer And Track (53.634mm,66.336mm)(53.934mm,66.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-2(54.609mm,65.786mm) on Top Layer And Track (53.634mm,65.236mm)(53.934mm,65.236mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R24-2(54.609mm,65.786mm) on Top Layer And Track (53.634mm,66.336mm)(53.934mm,66.336mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-1(54.609mm,60.325mm) on Top Layer And Track (53.634mm,59.775mm)(53.934mm,59.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-1(54.609mm,60.325mm) on Top Layer And Track (53.634mm,60.875mm)(53.934mm,60.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-2(52.959mm,60.325mm) on Top Layer And Track (53.634mm,59.775mm)(53.934mm,59.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R25-2(52.959mm,60.325mm) on Top Layer And Track (53.634mm,60.875mm)(53.934mm,60.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-1(54.609mm,62.865mm) on Top Layer And Track (53.634mm,62.315mm)(53.934mm,62.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-1(54.609mm,62.865mm) on Top Layer And Track (53.634mm,63.415mm)(53.934mm,63.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-2(52.959mm,62.865mm) on Top Layer And Track (53.634mm,62.315mm)(53.934mm,62.315mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R26-2(52.959mm,62.865mm) on Top Layer And Track (53.634mm,63.415mm)(53.934mm,63.415mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-1(80.138mm,50.419mm) on Top Layer And Track (80.813mm,49.869mm)(81.113mm,49.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-1(80.138mm,50.419mm) on Top Layer And Track (80.813mm,50.969mm)(81.113mm,50.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-2(81.788mm,50.419mm) on Top Layer And Track (80.813mm,49.869mm)(81.113mm,49.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R29-2(81.788mm,50.419mm) on Top Layer And Track (80.813mm,50.969mm)(81.113mm,50.969mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad R30-1(89.334mm,48.387mm) on Top Layer And Track (87.376mm,49.276mm)(88.392mm,49.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R30-2(86.434mm,48.387mm) on Top Layer And Track (85.598mm,49.924mm)(85.979mm,49.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.192mm < 0.254mm) Between Pad R30-2(86.434mm,48.387mm) on Top Layer And Track (85.979mm,49.543mm)(86.995mm,49.543mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.192mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad R30-2(86.434mm,48.387mm) on Top Layer And Track (86.995mm,49.543mm)(87.376mm,49.924mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.253mm < 0.254mm) Between Pad R30-2(86.434mm,48.387mm) on Top Layer And Track (87.376mm,49.276mm)(88.392mm,49.276mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(68.199mm,29.855mm) on Top Layer And Track (68.874mm,29.305mm)(69.174mm,29.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-1(68.199mm,29.855mm) on Top Layer And Track (68.874mm,30.405mm)(69.174mm,30.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-1(36.577mm,13.97mm) on Top Layer And Track (37.252mm,13.42mm)(37.552mm,13.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-1(36.577mm,13.97mm) on Top Layer And Track (37.252mm,14.52mm)(37.552mm,14.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-2(38.227mm,13.97mm) on Top Layer And Track (37.252mm,13.42mm)(37.552mm,13.42mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R31-2(38.227mm,13.97mm) on Top Layer And Track (37.252mm,14.52mm)(37.552mm,14.52mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(69.849mm,29.855mm) on Top Layer And Track (68.874mm,29.305mm)(69.174mm,29.305mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R3-2(69.849mm,29.855mm) on Top Layer And Track (68.874mm,30.405mm)(69.174mm,30.405mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(9.017mm,12.192mm) on Top Layer And Track (9.692mm,11.642mm)(9.992mm,11.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-1(9.017mm,12.192mm) on Top Layer And Track (9.692mm,12.742mm)(9.992mm,12.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(10.667mm,12.192mm) on Top Layer And Track (9.692mm,11.642mm)(9.992mm,11.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R4-2(10.667mm,12.192mm) on Top Layer And Track (9.692mm,12.742mm)(9.992mm,12.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(14.859mm,12.192mm) on Top Layer And Track (13.884mm,11.642mm)(14.184mm,11.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-1(14.859mm,12.192mm) on Top Layer And Track (13.884mm,12.742mm)(14.184mm,12.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(13.209mm,12.192mm) on Top Layer And Track (13.884mm,11.642mm)(14.184mm,11.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R5-2(13.209mm,12.192mm) on Top Layer And Track (13.884mm,12.742mm)(14.184mm,12.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(17.527mm,12.192mm) on Top Layer And Track (18.202mm,11.642mm)(18.502mm,11.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-1(17.527mm,12.192mm) on Top Layer And Track (18.202mm,12.742mm)(18.502mm,12.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(19.177mm,12.192mm) on Top Layer And Track (18.202mm,11.642mm)(18.502mm,11.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R6-2(19.177mm,12.192mm) on Top Layer And Track (18.202mm,12.742mm)(18.502mm,12.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(21.845mm,12.192mm) on Top Layer And Track (22.52mm,11.642mm)(22.82mm,11.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-1(21.845mm,12.192mm) on Top Layer And Track (22.52mm,12.742mm)(22.82mm,12.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(23.495mm,12.192mm) on Top Layer And Track (22.52mm,11.642mm)(22.82mm,11.642mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R7-2(23.495mm,12.192mm) on Top Layer And Track (22.52mm,12.742mm)(22.82mm,12.742mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(12.826mm,15.367mm) on Top Layer And Track (11.851mm,14.817mm)(12.151mm,14.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-1(12.826mm,15.367mm) on Top Layer And Track (11.851mm,15.917mm)(12.151mm,15.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(11.176mm,15.367mm) on Top Layer And Track (11.851mm,14.817mm)(12.151mm,14.817mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R8-2(11.176mm,15.367mm) on Top Layer And Track (11.851mm,15.917mm)(12.151mm,15.917mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(21.209mm,15.494mm) on Top Layer And Track (20.234mm,14.944mm)(20.534mm,14.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-1(21.209mm,15.494mm) on Top Layer And Track (20.234mm,16.044mm)(20.534mm,16.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(19.559mm,15.494mm) on Top Layer And Track (20.234mm,14.944mm)(20.534mm,14.944mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad R9-2(19.559mm,15.494mm) on Top Layer And Track (20.234mm,16.044mm)(20.534mm,16.044mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S1-1(58.372mm,4.469mm) on Multi-Layer And Track (52.872mm,3.669mm)(57.472mm,3.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-1(58.372mm,4.469mm) on Multi-Layer And Track (53.172mm,4.469mm)(57.172mm,4.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S1-2(58.372mm,9.069mm) on Multi-Layer And Track (52.872mm,9.869mm)(57.472mm,9.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-2(58.372mm,9.069mm) on Multi-Layer And Track (53.172mm,9.069mm)(57.172mm,9.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S1-3(51.972mm,9.069mm) on Multi-Layer And Track (52.872mm,9.869mm)(57.472mm,9.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-3(51.972mm,9.069mm) on Multi-Layer And Track (53.172mm,9.069mm)(57.172mm,9.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S1-4(51.972mm,4.469mm) on Multi-Layer And Track (52.872mm,3.669mm)(57.472mm,3.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S1-4(51.972mm,4.469mm) on Multi-Layer And Track (53.172mm,4.469mm)(57.172mm,4.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S2-1(35.131mm,4.469mm) on Multi-Layer And Track (29.631mm,3.669mm)(34.231mm,3.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-1(35.131mm,4.469mm) on Multi-Layer And Track (29.931mm,4.469mm)(33.931mm,4.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S2-2(35.131mm,9.069mm) on Multi-Layer And Track (29.631mm,9.869mm)(34.231mm,9.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-2(35.131mm,9.069mm) on Multi-Layer And Track (29.931mm,9.069mm)(33.931mm,9.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S2-3(28.731mm,9.069mm) on Multi-Layer And Track (29.631mm,9.869mm)(34.231mm,9.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-3(28.731mm,9.069mm) on Multi-Layer And Track (29.931mm,9.069mm)(33.931mm,9.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S2-4(28.731mm,4.469mm) on Multi-Layer And Track (29.631mm,3.669mm)(34.231mm,3.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S2-4(28.731mm,4.469mm) on Multi-Layer And Track (29.931mm,4.469mm)(33.931mm,4.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S3-1(46.752mm,4.469mm) on Multi-Layer And Track (41.251mm,3.669mm)(45.852mm,3.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S3-1(46.752mm,4.469mm) on Multi-Layer And Track (41.551mm,4.469mm)(45.552mm,4.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S3-2(46.752mm,9.069mm) on Multi-Layer And Track (41.251mm,9.869mm)(45.852mm,9.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S3-2(46.752mm,9.069mm) on Multi-Layer And Track (41.551mm,9.069mm)(45.552mm,9.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S3-3(40.351mm,9.069mm) on Multi-Layer And Track (41.251mm,9.869mm)(45.852mm,9.869mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S3-3(40.351mm,9.069mm) on Multi-Layer And Track (41.551mm,9.069mm)(45.552mm,9.069mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.043mm < 0.254mm) Between Pad S3-4(40.351mm,4.469mm) on Multi-Layer And Track (41.251mm,3.669mm)(45.852mm,3.669mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.043mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S3-4(40.351mm,4.469mm) on Multi-Layer And Track (41.551mm,4.469mm)(45.552mm,4.469mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-1(24.13mm,42.799mm) on Multi-Layer And Text "1" (24.029mm,44.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-1(24.13mm,42.799mm) on Multi-Layer And Track (22.149mm,41.656mm)(43.891mm,41.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-12(34.29mm,50.419mm) on Multi-Layer And Text "ON" (32.36mm,48.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-12(34.29mm,50.419mm) on Multi-Layer And Track (22.149mm,51.562mm)(43.891mm,51.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-13(31.75mm,50.419mm) on Multi-Layer And Text "ON" (32.36mm,48.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-13(31.75mm,50.419mm) on Multi-Layer And Track (22.149mm,51.562mm)(43.891mm,51.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-14(29.21mm,50.419mm) on Multi-Layer And Track (22.149mm,51.562mm)(43.891mm,51.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-15(26.67mm,50.419mm) on Multi-Layer And Track (22.149mm,51.562mm)(43.891mm,51.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-16(24.13mm,50.419mm) on Multi-Layer And Track (22.149mm,51.562mm)(43.891mm,51.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-2(26.67mm,42.789mm) on Multi-Layer And Text "2" (26.293mm,44.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-2(26.67mm,42.789mm) on Multi-Layer And Track (22.149mm,41.656mm)(43.891mm,41.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-3(29.21mm,42.799mm) on Multi-Layer And Text "3" (28.853mm,44.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-3(29.21mm,42.799mm) on Multi-Layer And Track (22.149mm,41.656mm)(43.891mm,41.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-4(31.75mm,42.799mm) on Multi-Layer And Text "4" (31.414mm,44.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-4(31.75mm,42.799mm) on Multi-Layer And Track (22.149mm,41.656mm)(43.891mm,41.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-5(34.29mm,42.799mm) on Multi-Layer And Text "5" (33.974mm,44.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-5(34.29mm,42.799mm) on Multi-Layer And Track (22.149mm,41.656mm)(43.891mm,41.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-8(41.91mm,42.799mm) on Multi-Layer And Text "8" (41.656mm,44.094mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-8(41.91mm,42.799mm) on Multi-Layer And Track (22.149mm,41.656mm)(43.891mm,41.656mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad S4-9(41.91mm,50.419mm) on Multi-Layer And Track (22.149mm,51.562mm)(43.891mm,51.562mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U2-1(23.495mm,72.911mm) on Top Layer And Track (22.479mm,74.295mm)(32.131mm,74.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.208mm < 0.254mm) Between Pad U2-10(28.575mm,80.251mm) on Top Layer And Text "U2" (26.339mm,81.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.208mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U2-10(28.575mm,80.251mm) on Top Layer And Track (22.479mm,78.867mm)(32.131mm,78.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Pad U2-11(27.305mm,80.251mm) on Top Layer And Text "U2" (26.339mm,81.634mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U2-11(27.305mm,80.251mm) on Top Layer And Track (22.479mm,78.867mm)(32.131mm,78.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U2-12(26.035mm,80.251mm) on Top Layer And Track (22.479mm,78.867mm)(32.131mm,78.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U2-13(24.765mm,80.251mm) on Top Layer And Track (22.479mm,78.867mm)(32.131mm,78.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U2-14(23.495mm,80.251mm) on Top Layer And Track (22.479mm,78.867mm)(32.131mm,78.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U2-2(24.765mm,72.911mm) on Top Layer And Track (22.479mm,74.295mm)(32.131mm,74.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U2-3(26.035mm,72.911mm) on Top Layer And Track (22.479mm,74.295mm)(32.131mm,74.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U2-4(27.305mm,72.911mm) on Top Layer And Track (22.479mm,74.295mm)(32.131mm,74.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U2-5(28.575mm,72.911mm) on Top Layer And Track (22.479mm,74.295mm)(32.131mm,74.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U2-6(29.845mm,72.911mm) on Top Layer And Track (22.479mm,74.295mm)(32.131mm,74.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U2-7(31.115mm,72.911mm) on Top Layer And Track (22.479mm,74.295mm)(32.131mm,74.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U2-8(31.115mm,80.251mm) on Top Layer And Track (22.479mm,78.867mm)(32.131mm,78.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad U2-9(29.845mm,80.251mm) on Top Layer And Track (22.479mm,78.867mm)(32.131mm,78.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.111mm < 0.254mm) Between Pad U4-1(38.842mm,29.371mm) on Top Layer And Track (37.318mm,20.481mm)(37.318mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.111mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad U4-10(41.542mm,21.971mm) on Top Layer And Track (37.318mm,20.481mm)(49.637mm,20.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad U4-11(42.342mm,21.971mm) on Top Layer And Track (37.318mm,20.481mm)(49.637mm,20.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad U4-12(43.142mm,21.971mm) on Top Layer And Track (37.318mm,20.481mm)(49.637mm,20.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad U4-13(43.942mm,21.971mm) on Top Layer And Track (37.318mm,20.481mm)(49.637mm,20.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad U4-14(44.742mm,21.971mm) on Top Layer And Track (37.318mm,20.481mm)(49.637mm,20.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad U4-15(45.542mm,21.971mm) on Top Layer And Track (37.318mm,20.481mm)(49.637mm,20.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad U4-16(46.342mm,21.971mm) on Top Layer And Track (37.318mm,20.481mm)(49.637mm,20.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad U4-17(48.142mm,23.771mm) on Top Layer And Track (49.637mm,20.481mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad U4-18(48.142mm,24.571mm) on Top Layer And Track (49.637mm,20.481mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad U4-19(48.142mm,25.371mm) on Top Layer And Track (49.637mm,20.481mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad U4-2(38.842mm,28.571mm) on Top Layer And Track (37.318mm,20.481mm)(37.318mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad U4-20(48.142mm,26.171mm) on Top Layer And Track (49.637mm,20.481mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad U4-21(48.142mm,26.971mm) on Top Layer And Track (49.637mm,20.481mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad U4-22(48.142mm,27.771mm) on Top Layer And Track (49.637mm,20.481mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad U4-23(48.142mm,28.571mm) on Top Layer And Track (49.637mm,20.481mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.081mm < 0.254mm) Between Pad U4-24(48.142mm,29.371mm) on Top Layer And Track (49.637mm,20.481mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.081mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U4-25(46.342mm,31.371mm) on Top Layer And Track (37.318mm,32.927mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U4-26(45.542mm,31.371mm) on Top Layer And Track (37.318mm,32.927mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U4-27(44.742mm,31.371mm) on Top Layer And Track (37.318mm,32.927mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U4-28(43.942mm,31.371mm) on Top Layer And Track (37.318mm,32.927mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U4-29(43.142mm,31.371mm) on Top Layer And Track (37.318mm,32.927mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad U4-3(38.842mm,27.771mm) on Top Layer And Track (37.318mm,20.481mm)(37.318mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U4-30(42.342mm,31.371mm) on Top Layer And Track (37.318mm,32.927mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U4-31(41.542mm,31.371mm) on Top Layer And Track (37.318mm,32.927mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad U4-32(40.742mm,31.371mm) on Top Layer And Track (37.318mm,32.927mm)(49.637mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad U4-4(38.842mm,26.971mm) on Top Layer And Track (37.318mm,20.481mm)(37.318mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad U4-5(38.842mm,26.171mm) on Top Layer And Track (37.318mm,20.481mm)(37.318mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad U4-6(38.842mm,25.371mm) on Top Layer And Track (37.318mm,20.481mm)(37.318mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad U4-7(38.842mm,24.571mm) on Top Layer And Track (37.318mm,20.481mm)(37.318mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad U4-8(38.842mm,23.771mm) on Top Layer And Track (37.318mm,20.481mm)(37.318mm,32.927mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad U4-9(40.742mm,21.971mm) on Top Layer And Track (37.318mm,20.481mm)(49.637mm,20.481mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad U5-1(50.419mm,66.853mm) on Top Layer And Track (50.978mm,64.567mm)(50.978mm,65.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad U5-10(45.339mm,61.671mm) on Top Layer And Track (0.762mm,60.071mm)(51.308mm,60.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad U5-11(46.609mm,61.671mm) on Top Layer And Track (0.762mm,60.071mm)(51.308mm,60.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad U5-12(47.879mm,61.671mm) on Top Layer And Track (0.762mm,60.071mm)(51.308mm,60.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad U5-13(49.149mm,61.671mm) on Top Layer And Track (0.762mm,60.071mm)(51.308mm,60.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad U5-14(50.419mm,61.671mm) on Top Layer And Track (0.762mm,60.071mm)(51.308mm,60.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad U5-14(50.419mm,61.671mm) on Top Layer And Track (50.978mm,62.662mm)(50.978mm,63.957mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad U5-7(42.799mm,66.853mm) on Top Layer And Track (42.24mm,62.662mm)(42.24mm,65.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad U5-8(42.799mm,61.671mm) on Top Layer And Track (0.762mm,60.071mm)(51.308mm,60.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Pad U5-8(42.799mm,61.671mm) on Top Layer And Track (42.24mm,62.662mm)(42.24mm,65.862mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad U5-9(44.069mm,61.671mm) on Top Layer And Track (0.762mm,60.071mm)(51.308mm,60.071mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.051mm < 0.254mm) Between Pad U7-1(64.389mm,72.39mm) on Multi-Layer And Track (63.424mm,73.711mm)(63.424mm,75.895mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.051mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad U7-16(64.389mm,80.01mm) on Multi-Layer And Track (63.424mm,76.505mm)(63.424mm,79.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad U7-8(82.169mm,72.39mm) on Multi-Layer And Track (83.134mm,73.279mm)(83.134mm,79.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad U7-9(82.169mm,80.01mm) on Multi-Layer And Track (83.134mm,73.279mm)(83.134mm,79.121mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad U8-10(78.613mm,44.602mm) on Bottom Layer And Track (79.197mm,43.637mm)(79.4mm,43.637mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad U8-11(78.613mm,35.052mm) on Bottom Layer And Track (79.197mm,36.017mm)(79.4mm,36.017mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad U8-20(67.183mm,35.052mm) on Bottom Layer And Track (66.396mm,36.017mm)(66.599mm,36.017mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X1-1(72.39mm,18.923mm) on Top Layer And Track (73.279mm,21.209mm)(73.279mm,16.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X1-2(62.484mm,18.923mm) on Top Layer And Track (61.595mm,16.51mm)(61.595mm,21.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X2-1(26.416mm,17.653mm) on Top Layer And Track (24.003mm,16.764mm)(28.702mm,16.764mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad X2-2(26.416mm,27.559mm) on Top Layer And Track (24.003mm,28.448mm)(28.702mm,28.448mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
Rule Violations :369

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Arc (95mm,95mm) on Top Overlay And Text "C20" (91.052mm,97.825mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Area Fill (28.455mm,45.08mm) (29.98mm,46.636mm) on Top Overlay And Text "3" (28.853mm,44.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Area Fill (31.009mm,45.08mm) (32.534mm,46.636mm) on Top Overlay And Text "4" (31.414mm,44.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Area Fill (33.559mm,45.08mm) (35.084mm,46.636mm) on Top Overlay And Text "5" (33.974mm,44.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Area Fill (36.109mm,45.08mm) (37.634mm,46.636mm) on Top Overlay And Text "6" (36.535mm,44.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Area Fill (41.219mm,45.08mm) (42.744mm,46.636mm) on Top Overlay And Text "8" (41.656mm,44.094mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+5V" (12.908mm,52.497mm) on Top Overlay And Track (11.684mm,55.753mm)(11.684mm,58.293mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+5V" (12.908mm,52.497mm) on Top Overlay And Track (11.684mm,55.753mm)(11.684mm,58.293mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+5V" (12.908mm,52.497mm) on Top Overlay And Track (11.684mm,55.753mm)(21.844mm,55.753mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+5V" (12.908mm,52.497mm) on Top Overlay And Track (11.684mm,55.778mm)(11.684mm,58.318mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+5V" (57.739mm,37.638mm) on Top Overlay And Text "R10" (54.887mm,36.433mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "+5V" (57.739mm,37.638mm) on Top Overlay And Track (54.214mm,40.656mm)(64.214mm,40.656mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.1mm < 0.254mm) Between Text "+5V" (57.739mm,37.638mm) on Top Overlay And Track (56.214mm,40.656mm)(56.214mm,42.656mm) on Top Overlay Silk Text to Silk Clearance [0.1mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "1" (59.436mm,23.622mm) on Top Overlay And Track (55.118mm,24.384mm)(60.198mm,24.384mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "2" (26.293mm,44.094mm) on Top Overlay And Track (23.333mm,45.096mm)(42.783mm,45.096mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.192mm < 0.254mm) Between Text "2" (26.293mm,44.094mm) on Top Overlay And Track (27.423mm,45.126mm)(27.423mm,48.146mm) on Top Overlay Silk Text to Silk Clearance [0.192mm]
   Violation between Silk To Silk Clearance Constraint: (0.22mm < 0.254mm) Between Text "2" (56.896mm,23.114mm) on Top Overlay And Track (55.118mm,24.384mm)(60.198mm,24.384mm) on Top Overlay Silk Text to Silk Clearance [0.22mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "3" (28.853mm,44.094mm) on Top Overlay And Track (23.333mm,45.096mm)(42.783mm,45.096mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.187mm < 0.254mm) Between Text "3" (28.853mm,44.094mm) on Top Overlay And Track (29.983mm,45.126mm)(29.983mm,48.146mm) on Top Overlay Silk Text to Silk Clearance [0.187mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "4" (31.414mm,44.094mm) on Top Overlay And Track (23.333mm,45.096mm)(42.783mm,45.096mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "5" (33.974mm,44.094mm) on Top Overlay And Track (23.333mm,45.096mm)(42.783mm,45.096mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "5" (33.974mm,44.094mm) on Top Overlay And Track (35.093mm,45.126mm)(35.093mm,48.146mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.004mm < 0.254mm) Between Text "5" (59.436mm,32.258mm) on Top Overlay And Track (55.118mm,32.004mm)(60.198mm,32.004mm) on Top Overlay Silk Text to Silk Clearance [0.004mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "6" (36.535mm,44.094mm) on Top Overlay And Track (23.333mm,45.096mm)(42.783mm,45.096mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.213mm < 0.254mm) Between Text "6" (36.535mm,44.094mm) on Top Overlay And Track (37.633mm,45.126mm)(37.633mm,48.146mm) on Top Overlay Silk Text to Silk Clearance [0.213mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "8" (41.656mm,44.094mm) on Top Overlay And Track (23.333mm,45.096mm)(42.783mm,45.096mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.254mm) Between Text "8" (41.656mm,44.094mm) on Top Overlay And Track (42.783mm,45.096mm)(42.783mm,48.146mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.247mm < 0.254mm) Between Text "D8" (63.582mm,85.76mm) on Top Overlay And Track (61.089mm,87.408mm)(67.689mm,87.408mm) on Top Overlay Silk Text to Silk Clearance [0.247mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Designer:" (10.333mm,90.743mm) on Top Overlay And Track (10.287mm,92.202mm)(32.893mm,92.202mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Designer:" (32.847mm,90.743mm) on Bottom Overlay And Track (10.287mm,92.202mm)(32.893mm,92.202mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.254mm) Between Text "Dr.Asemani" (10.46mm,94.788mm) on Top Overlay And Text "Shiraz University" (10.46mm,93.156mm) on Top Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Dr.Asemani" (10.46mm,94.788mm) on Top Overlay And Track (10.287mm,96.266mm)(32.893mm,96.266mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.113mm < 0.254mm) Between Text "Dr.Asemani" (32.72mm,94.788mm) on Bottom Overlay And Text "Shiraz University" (32.72mm,93.156mm) on Bottom Overlay Silk Text to Silk Clearance [0.113mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Dr.Asemani" (32.72mm,94.788mm) on Bottom Overlay And Track (10.287mm,96.266mm)(32.893mm,96.266mm) on Bottom Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "Gnd" (21.036mm,52.751mm) on Top Overlay And Track (11.684mm,55.753mm)(21.844mm,55.753mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "LED5" (85.182mm,49.685mm) on Top Overlay And Track (85.598mm,49.924mm)(85.598mm,50.546mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "LED5" (85.182mm,49.685mm) on Top Overlay And Track (85.598mm,49.924mm)(85.979mm,49.543mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "LED5" (85.182mm,49.685mm) on Top Overlay And Track (85.598mm,52.324mm)(85.598mm,53.34mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.026mm < 0.254mm) Between Text "ON" (32.36mm,48.449mm) on Top Overlay And Track (23.333mm,48.146mm)(42.783mm,48.146mm) on Top Overlay Silk Text to Silk Clearance [0.026mm]
   Violation between Silk To Silk Clearance Constraint: (0.143mm < 0.254mm) Between Text "ON" (32.36mm,48.449mm) on Top Overlay And Track (32.543mm,45.126mm)(32.543mm,48.146mm) on Top Overlay Silk Text to Silk Clearance [0.143mm]
   Violation between Silk To Silk Clearance Constraint: (0.103mm < 0.254mm) Between Text "ON" (32.36mm,48.449mm) on Top Overlay And Track (33.553mm,45.126mm)(33.553mm,48.146mm) on Top Overlay Silk Text to Silk Clearance [0.103mm]
   Violation between Silk To Silk Clearance Constraint: (0.214mm < 0.254mm) Between Text "R31" (37.778mm,11.465mm) on Top Overlay And Track (39.688mm,13.081mm)(39.688mm,14.859mm) on Top Overlay Silk Text to Silk Clearance [0.214mm]
   Violation between Silk To Silk Clearance Constraint: (0.203mm < 0.254mm) Between Text "R31" (37.778mm,11.465mm) on Top Overlay And Track (39.688mm,13.081mm)(40.703mm,13.081mm) on Top Overlay Silk Text to Silk Clearance [0.203mm]
   Violation between Silk To Silk Clearance Constraint: (0.09mm < 0.254mm) Between Text "U6" (80.597mm,59.725mm) on Top Overlay And Track (70.157mm,61.216mm)(80.653mm,61.216mm) on Top Overlay Silk Text to Silk Clearance [0.09mm]
   Violation between Silk To Silk Clearance Constraint: (0.096mm < 0.254mm) Between Text "U6" (80.597mm,59.725mm) on Top Overlay And Track (80.653mm,61.216mm)(80.653mm,67.816mm) on Top Overlay Silk Text to Silk Clearance [0.096mm]
Rule Violations :45

Processing Rule : Net Antennae (Tolerance=0mm) (All)
   Violation between Net Antennae: Track (60.579mm,3.937mm)(60.579mm,5.842mm) on Top Layer 
   Violation between Net Antennae: Track (61.595mm,3.048mm)(73.33mm,3.048mm) on Top Layer 
   Violation between Net Antennae: Track (61.595mm,3.048mm)(73.33mm,3.048mm) on Top Layer 
   Violation between Net Antennae: Via (57.404mm,67.056mm) from Top Layer to Bottom Layer 
Rule Violations :4

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:02