/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Jan  4 10:49:53 2017
 *                 Full Compile MD5 Checksum  7d7ecd2f231e57c2cad54acc68aba7d0
 *                     (minus title and desc)
 *                 MD5 Checksum               abfa74885d525b3b66c0de72b0e964ec
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_DS_0_H__
#define BCHP_DS_0_H__

/***************************************************************************
 *DS_0 - Downstream Receiver 0 Registers
 ***************************************************************************/
#define BCHP_DS_0_GBL                            0x04204000 /* [RW][32] Global Core Control Register */
#define BCHP_DS_0_PD                             0x04204010 /* [RW][32] Global Power Down Register */
#define BCHP_DS_0_IRQSTS1                        0x04204040 /* [RO][32] Interrupt Status Register 1 */
#define BCHP_DS_0_IRQSET1                        0x04204044 /* [WO][32] Set Interrupt Status Register 1 */
#define BCHP_DS_0_IRQCLR1                        0x04204048 /* [WO][32] Clear Interrupt Status Register 1 */
#define BCHP_DS_0_IRQMSK1                        0x0420404c /* [RW][32] Interrupt Mask Register 1 */
#define BCHP_DS_0_IRQMSET1                       0x04204050 /* [WO][32] Set Interrupt Mask Register 1 */
#define BCHP_DS_0_IRQMCLR1                       0x04204054 /* [WO][32] Clear Interrupt Mask Register 1 */
#define BCHP_DS_0_IRQSTS2                        0x04204058 /* [RO][32] Interrupt Status Register 2 */
#define BCHP_DS_0_IRQSET2                        0x0420405c /* [WO][32] Set Interrupt Status Register 2 */
#define BCHP_DS_0_IRQCLR2                        0x04204060 /* [WO][32] Clear Interrupt Status Register 2 */
#define BCHP_DS_0_IRQMSK2                        0x04204064 /* [RW][32] Interrupt Mask Register 2 */
#define BCHP_DS_0_IRQMSET2                       0x04204068 /* [WO][32] Set Interrupt Mask Register 2 */
#define BCHP_DS_0_IRQMCLR2                       0x0420406c /* [WO][32] Clear Interrupt Mask Register 2 */
#define BCHP_DS_0_STAT                           0x042040fc /* [RO][32] Receiver Status Register */
#define BCHP_DS_0_RST                            0x04204100 /* [RW][32] Global Reset Register */
#define BCHP_DS_0_FRZ                            0x04204104 /* [RW][32] Global Freeze Register */
#define BCHP_DS_0_CLK                            0x04204184 /* [RW][32] Clock Generation Control Register */
#define BCHP_DS_0_NCOU                           0x04204190 /* [RO][32] NCO Instantaneous Value (Upper) */
#define BCHP_DS_0_NCOL                           0x04204194 /* [RO][32] NCO Instantaneous Value (Lower) */
#define BCHP_DS_0_FECIN_NCON                     0x04204198 /* [RO][32] FEC Clock Counter Numerator Value */
#define BCHP_DS_0_FECIN_NCODL                    0x0420419c /* [RO][32] FEC Clock Counter Delta Value */
#define BCHP_DS_0_FECOUT_NCON                    0x042041a0 /* [RW][32] OI Clock Rate Numerator */
#define BCHP_DS_0_FECOUT_NCODL                   0x042041a4 /* [RW][32] OI Clock Rate Delta */
#define BCHP_DS_0_US_FCW_DWELL                   0x042041a8 /* [RW][32] Upstream Frequency Control Word Dwell-count register */
#define BCHP_DS_0_ICB_CTL                        0x04204200 /* [RW][32] Internal Configuration Bus Control and Status */
#define BCHP_DS_0_AGCB                           0x0420434c /* [RW][32] Digital AGCB Control Register */
#define BCHP_DS_0_AGCBI                          0x04204350 /* [RW][32] Digital AGCB Gain Integrator Value */
#define BCHP_DS_0_AGCBLI                         0x04204354 /* [RO][32] Digital AGCB Power Leaky Integrator Value */
#define BCHP_DS_0_AGCB_IR                        0x04204368 /* [RW][32] Digital AGCB Control Register for IMC path */
#define BCHP_DS_0_AGCBI_IR                       0x0420436c /* [RW][32] Digital AGCB GAIN Integrator Value for IMC path */
#define BCHP_DS_0_AGCBLI_IR                      0x04204370 /* [RO][32] Digital AGCB Power Leaky Integrator Value for IMC path */
#define BCHP_DS_0_CFL                            0x04204410 /* [RW][32] Carrier Frequency Loop Control Register */
#define BCHP_DS_0_CFLC                           0x04204414 /* [RW][32] Carrier Frequency Loop Coefficient Control Register */
#define BCHP_DS_0_CFLI                           0x04204418 /* [RW][32] Carrier Frequency Loop Integrator Value */
#define BCHP_DS_0_CFLFOS                         0x04204480 /* [RW][32] Carrier Frequency Loop Frequency Offset Control Register */
#define BCHP_DS_0_TL                             0x04204494 /* [RW][32] Timing Loop Control Register */
#define BCHP_DS_0_TLC                            0x04204498 /* [RW][32] Timing Loop Coefficient Control Register */
#define BCHP_DS_0_TLI                            0x0420449c /* [RW][32] Timing Loop Integrator Value */
#define BCHP_DS_0_TLFOS                          0x042044a8 /* [RW][32] Timing Loop Phase Offset Control Register */
#define BCHP_DS_0_PERF                           0x04204510 /* [RW][32] Performance Monitoring Control/Status Register */
#define BCHP_DS_0_US_IFC                         0x04204530 /* [RW][32] Upstream/Downstream interface control register */
#define BCHP_DS_0_US_FCW_HI                      0x04204534 /* [RW][32] Upper-part of the Upstream Frequency Control Word register */
#define BCHP_DS_0_US_FCW_LO                      0x04204538 /* [RW][32] Lower-part of the Upstream Frequency Control Word register */
#define BCHP_DS_0_US_TL_OFFSET                   0x0420453c /* [RW][32] Upstream Timing Offset register */
#define BCHP_DS_0_US_DSBCLK                      0x04204540 /* [RW][32] Upstream baud clock register */
#define BCHP_DS_0_FEC                            0x04204600 /* [RW][32] FEC Control / Status Register */
#define BCHP_DS_0_FECU                           0x04204610 /* [RW][32] FEC Initialization Register (Upper) */
#define BCHP_DS_0_FECM                           0x04204614 /* [RW][32] FEC Initialization Register (Middle) */
#define BCHP_DS_0_FECL                           0x04204618 /* [RW][32] FEC Initialization Register (Lower) */
#define BCHP_DS_0_SGFEC                          0x04204620 /* [RO][32] FEC Signature Analyzer */
#define BCHP_DS_0_OI_VCO                         0x04204640 /* [RW][32] OI VCO Control */
#define BCHP_DS_0_OI_CTL                         0x04204680 /* [RW][32] OI Control */
#define BCHP_DS_0_OI_OUT                         0x04204684 /* [RW][32] OI PS Output Control */
#define BCHP_DS_0_OI_ERR                         0x0420469c /* [RW][32] OI Frame Error Count */
#define BCHP_DS_0_OI_BER_CTL                     0x042046a4 /* [RW][32] OI BER Estimation Control Register */
#define BCHP_DS_0_OI_BER                         0x042046a8 /* [RW][32] OI BER Estimation Error Counter Value */
#define BCHP_DS_0_BER                            0x04204700 /* [RW][32] Pre-FEC BER Estimation Control Register */
#define BCHP_DS_0_BERI                           0x04204704 /* [RW][32] Pre-FEC BER Estimation Error Counter Value */
#define BCHP_DS_0_CERC1                          0x04204710 /* [RW][32] FEC RS Corrected Bit Counter */
#define BCHP_DS_0_UERC1                          0x04204714 /* [RW][32] FEC Uncorrectable RS-Block Counter */
#define BCHP_DS_0_NBERC1                         0x04204718 /* [RW][32] FEC Clean RS-Block Counter */
#define BCHP_DS_0_CBERC1                         0x0420471c /* [RW][32] FEC Corrected RS-Block Counter */
#define BCHP_DS_0_BMPG1                          0x04204720 /* [RW][32] FEC Bad MPEG-Packet Counter */
#define BCHP_DS_0_CERC2                          0x04204724 /* [RW][32] FEC RS Corrected Bit Counter */
#define BCHP_DS_0_UERC2                          0x04204728 /* [RW][32] FEC Uncorrectable RS-Block Counter */
#define BCHP_DS_0_NBERC2                         0x0420472c /* [RW][32] FEC Clean RS-Block Counter */
#define BCHP_DS_0_CBERC2                         0x04204730 /* [RW][32] FEC Corrected RS-Block Counter */
#define BCHP_DS_0_BMPG2                          0x04204734 /* [RW][32] FEC Bad MPEG-Packet Counter */
#define BCHP_DS_0_TPFEC                          0x04204738 /* [RW][32] Testport Control Register for FEC */
#define BCHP_DS_0_EUSEDC1                        0x0420473c /* [RW][32] FEC Erasure used RS-Block Counter */
#define BCHP_DS_0_EDISCARDC1                     0x04204740 /* [RW][32] FEC Erasure discarded RS-Block Counter */
#define BCHP_DS_0_EUSEDC2                        0x04204744 /* [RW][32] FEC Erasure used RS-Block Counter */
#define BCHP_DS_0_EDISCARDC2                     0x04204748 /* [RW][32] FEC Erasure discarded RS-Block Counter */
#define BCHP_DS_0_FECMON_CTL                     0x0420474c /* [RW][32] FEC Monitor Control */
#define BCHP_DS_0_FECMON_LOCK_LIMITS             0x04204750 /* [RW][32] FEC Monitor Lock Limits */
#define BCHP_DS_0_FECMON_UNLOCK_LIMITS           0x04204754 /* [RW][32] FEC Monitor BUnlock Limits */
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL1  0x04204758 /* [RW][32] FEC Monitor False MPEG Detect Control Parameters 1 */
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL2  0x0420475c /* [RW][32] FEC Monitor False MPEG Detect Control Parameters 2 */
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_STATUS 0x04204760 /* [RW][32] FEC Monitor False MPEG Detect Status */
#define BCHP_DS_0_FECMON_INTERVAL_ALERT_THRESHOLD 0x04204764 /* [RW][32] FEC Monitor Error Count Alert Thresholds */
#define BCHP_DS_0_FECMON_INTERVAL_ERROR_VALUES   0x04204768 /* [RO][32] FEC Monitor Error Counts within the last trigger interval */
#define BCHP_DS_0_FSCNT1                         0x04204790 /* [RW][32] Sample Rate Counter 1 */
#define BCHP_DS_0_FSCNT2                         0x04204794 /* [RW][32] Sample Rate Counter 2 */
#define BCHP_DS_0_FBCNT1                         0x042047c0 /* [RW][32] Baud Rate Counter 1 */
#define BCHP_DS_0_FBCNT2                         0x042047c4 /* [RW][32] Baud Rate Counter 2 */
#define BCHP_DS_0_SPARE                          0x042047fc /* [RW][32] Reserved for Future Expansion */
#define BCHP_DS_0_BND                            0x04204b00 /* [RW][32] BND Control Register */
#define BCHP_DS_0_BND_THR                        0x04204b04 /* [RW][32] BND threshold value Register */
#define BCHP_DS_0_EQ_CTL                         0x04204c00 /* [RW][32] Equalizer Control Register */
#define BCHP_DS_0_EQ_CWC                         0x04204c04 /* [RW][32] CWC Control Register */
#define BCHP_DS_0_EQ_FFE                         0x04204c10 /* [RW][32] FFE Control Register */
#define BCHP_DS_0_EQ_DFE                         0x04204c14 /* [RW][32] DFE Control Register */
#define BCHP_DS_0_EQ_CMA                         0x04204c18 /* [RW][32] Equalizer CMA Modulus Control Register */
#define BCHP_DS_0_EQ_RCA                         0x04204c1c /* [RW][32] Equalizer RCA threshold (modulus) Register */
#define BCHP_DS_0_EQ_LEAK                        0x04204c24 /* [RW][32] Equalizer Leakage Control Register */
#define BCHP_DS_0_EQ_SOFT                        0x04204c28 /* [RO][32] Equalizer Soft Decision Value */
#define BCHP_DS_0_EQ_SGEQ                        0x04204c2c /* [RO][32] Equalizer Signature Analyzer */
#define BCHP_DS_0_EQ_CPL                         0x04204c30 /* [RW][32] Carrier Phase Loop Control */
#define BCHP_DS_0_EQ_CPLC                        0x04204c34 /* [RW][32] Carrier Phase Loop Coefficients */
#define BCHP_DS_0_EQ_CPLSWP                      0x04204c38 /* [RW][32] Carrier Phase Loop Sweep */
#define BCHP_DS_0_EQ_CPLI                        0x04204c3c /* [RW][32] Carrier Phase Loop Integrator */
#define BCHP_DS_0_EQ_SNR                         0x04204c48 /* [RW][32] Slicer SNR */
#define BCHP_DS_0_EQ_SNRHT                       0x04204c4c /* [RW][32] Slicer SNR High Threshold */
#define BCHP_DS_0_EQ_SNRLT                       0x04204c50 /* [RW][32] Slicer SNR Low Threshold */
#define BCHP_DS_0_EQ_CWC_LEAK                    0x04204c6c /* [RW][32] CWC LEAK Control Register */
#define BCHP_DS_0_EQ_CWC_FOFS1                   0x04204c80 /* [RW][32] CWC 1st tap baud-related frequency offset control word */
#define BCHP_DS_0_EQ_CWC_FOFS2                   0x04204c84 /* [RW][32] CWC 2nd tap baud-related frequency offset control word */
#define BCHP_DS_0_EQ_CWC_FOFS3                   0x04204c88 /* [RW][32] CWC 3rd tap baud-related frequency offset control word */
#define BCHP_DS_0_EQ_CWC_FOFS4                   0x04204c8c /* [RW][32] CWC 4th tap baud-related frequency offset control word */
#define BCHP_DS_0_EQ_CWC_LFC1                    0x04204c90 /* [RW][32] CWC 1st tap phase/freq loop filter control */
#define BCHP_DS_0_EQ_CWC_LFC2                    0x04204c94 /* [RW][32] CWC 2nd tap phase/freq loop filter control */
#define BCHP_DS_0_EQ_CWC_LFC3                    0x04204c98 /* [RW][32] CWC 3rd tap phase/freq loop filter control */
#define BCHP_DS_0_EQ_CWC_LFC4                    0x04204c9c /* [RW][32] CWC 4th tap phase/freq loop filter control */
#define BCHP_DS_0_EQ_IMC                         0x04204ca0 /* [RW][32] Image Canceller Control Register */
#define BCHP_DS_0_EQ_AGC                         0x04204ca4 /* [RW][32] Equalizer Hum-AGC Loop Control */
#define BCHP_DS_0_EQ_AGCC                        0x04204ca8 /* [RW][32] Equalizer Hum-AGC Loop Coefficients */
#define BCHP_DS_0_EQ_AGCPA                       0x04204cb0 /* [RW][32] Equalizer Hum-AGC Loop Gain Accumulator */
#define BCHP_DS_0_EQ_FN                          0x04204cb8 /* [RW][32] Equalizer Hum-AGC FN Modulus Control Register */
#define BCHP_DS_0_EQ_FFEU0                       0x04204d00 /* [RW][32] FFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU1                       0x04204d08 /* [RW][32] FFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU2                       0x04204d10 /* [RW][32] FFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU3                       0x04204d18 /* [RW][32] FFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU4                       0x04204d20 /* [RW][32] FFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU5                       0x04204d28 /* [RW][32] FFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU6                       0x04204d30 /* [RW][32] FFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU7                       0x04204d38 /* [RW][32] FFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU8                       0x04204d40 /* [RW][32] FFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU9                       0x04204d48 /* [RW][32] FFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU10                      0x04204d50 /* [RW][32] FFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU11                      0x04204d58 /* [RW][32] FFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU12                      0x04204d60 /* [RW][32] FFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU13                      0x04204d68 /* [RW][32] FFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU14                      0x04204d70 /* [RW][32] FFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU15                      0x04204d78 /* [RW][32] FFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU16                      0x04204d80 /* [RW][32] FFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU17                      0x04204d88 /* [RW][32] FFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU18                      0x04204d90 /* [RW][32] FFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU19                      0x04204d98 /* [RW][32] FFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU20                      0x04204da0 /* [RW][32] FFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU21                      0x04204da8 /* [RW][32] FFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU22                      0x04204db0 /* [RW][32] FFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU23                      0x04204db8 /* [RW][32] FFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU24                      0x04204dc0 /* [RW][32] FFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU25                      0x04204dc8 /* [RW][32] FFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU26                      0x04204dd0 /* [RW][32] FFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU27                      0x04204dd8 /* [RW][32] FFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU28                      0x04204de0 /* [RW][32] FFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU29                      0x04204de8 /* [RW][32] FFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU30                      0x04204df0 /* [RW][32] FFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU31                      0x04204df8 /* [RW][32] FFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU32                      0x04204e00 /* [RW][32] FFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU33                      0x04204e08 /* [RW][32] FFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU34                      0x04204e10 /* [RW][32] FFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_FFEU35                      0x04204e18 /* [RW][32] FFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU0                       0x04204e20 /* [RW][32] DFE Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU1                       0x04204e28 /* [RW][32] DFE Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU2                       0x04204e30 /* [RW][32] DFE Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU3                       0x04204e38 /* [RW][32] DFE Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU4                       0x04204e40 /* [RW][32] DFE Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU5                       0x04204e48 /* [RW][32] DFE Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU6                       0x04204e50 /* [RW][32] DFE Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU7                       0x04204e58 /* [RW][32] DFE Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU8                       0x04204e60 /* [RW][32] DFE Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU9                       0x04204e68 /* [RW][32] DFE Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU10                      0x04204e70 /* [RW][32] DFE Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU11                      0x04204e78 /* [RW][32] DFE Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU12                      0x04204e80 /* [RW][32] DFE Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU13                      0x04204e88 /* [RW][32] DFE Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU14                      0x04204e90 /* [RW][32] DFE Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU15                      0x04204e98 /* [RW][32] DFE Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU16                      0x04204ea0 /* [RW][32] DFE Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU17                      0x04204ea8 /* [RW][32] DFE Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU18                      0x04204eb0 /* [RW][32] DFE Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU19                      0x04204eb8 /* [RW][32] DFE Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU20                      0x04204ec0 /* [RW][32] DFE Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU21                      0x04204ec8 /* [RW][32] DFE Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU22                      0x04204ed0 /* [RW][32] DFE Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU23                      0x04204ed8 /* [RW][32] DFE Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU24                      0x04204ee0 /* [RW][32] DFE Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU25                      0x04204ee8 /* [RW][32] DFE Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU26                      0x04204ef0 /* [RW][32] DFE Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU27                      0x04204ef8 /* [RW][32] DFE Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU28                      0x04204f00 /* [RW][32] DFE Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU29                      0x04204f08 /* [RW][32] DFE Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU30                      0x04204f10 /* [RW][32] DFE Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU31                      0x04204f18 /* [RW][32] DFE Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU32                      0x04204f20 /* [RW][32] DFE Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU33                      0x04204f28 /* [RW][32] DFE Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU34                      0x04204f30 /* [RW][32] DFE Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_DFEU35                      0x04204f38 /* [RW][32] DFE Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU0                       0x04204f40 /* [RW][32] IMC Coefficient Register 0 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU1                       0x04204f48 /* [RW][32] IMC Coefficient Register 1 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU2                       0x04204f50 /* [RW][32] IMC Coefficient Register 2 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU3                       0x04204f58 /* [RW][32] IMC Coefficient Register 3 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU4                       0x04204f60 /* [RW][32] IMC Coefficient Register 4 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU5                       0x04204f68 /* [RW][32] IMC Coefficient Register 5 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU6                       0x04204f70 /* [RW][32] IMC Coefficient Register 6 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU7                       0x04204f78 /* [RW][32] IMC Coefficient Register 7 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU8                       0x04204f80 /* [RW][32] IMC Coefficient Register 8 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU9                       0x04204f88 /* [RW][32] IMC Coefficient Register 9 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU10                      0x04204f90 /* [RW][32] IMC Coefficient Register 10 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU11                      0x04204f98 /* [RW][32] IMC Coefficient Register 11 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU12                      0x04204fa0 /* [RW][32] IMC Coefficient Register 12 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU13                      0x04204fa8 /* [RW][32] IMC Coefficient Register 13 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU14                      0x04204fb0 /* [RW][32] IMC Coefficient Register 14 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU15                      0x04204fb8 /* [RW][32] IMC Coefficient Register 15 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU16                      0x04204fc0 /* [RW][32] IMC Coefficient Register 16 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU17                      0x04204fc8 /* [RW][32] IMC Coefficient Register 17 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU18                      0x04204fd0 /* [RW][32] IMC Coefficient Register 18 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU19                      0x04204fd8 /* [RW][32] IMC Coefficient Register 19 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU20                      0x04204fe0 /* [RW][32] IMC Coefficient Register 20 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU21                      0x04204fe8 /* [RW][32] IMC Coefficient Register 21 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU22                      0x04204ff0 /* [RW][32] IMC Coefficient Register 22 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU23                      0x04204ff8 /* [RW][32] IMC Coefficient Register 23 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU24                      0x04205000 /* [RW][32] IMC Coefficient Register 24 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU25                      0x04205008 /* [RW][32] IMC Coefficient Register 25 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU26                      0x04205010 /* [RW][32] IMC Coefficient Register 26 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU27                      0x04205018 /* [RW][32] IMC Coefficient Register 27 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU28                      0x04205020 /* [RW][32] IMC Coefficient Register 28 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU29                      0x04205028 /* [RW][32] IMC Coefficient Register 29 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU30                      0x04205030 /* [RW][32] IMC Coefficient Register 30 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU31                      0x04205038 /* [RW][32] IMC Coefficient Register 31 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU32                      0x04205040 /* [RW][32] IMC Coefficient Register 32 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU33                      0x04205048 /* [RW][32] IMC Coefficient Register 33 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU34                      0x04205050 /* [RW][32] IMC Coefficient Register 34 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_IMCU35                      0x04205058 /* [RW][32] IMC Coefficient Register 35 (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_CWC_INT1                    0x04205060 /* [RW][32] CWC Tap 1 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_0_EQ_CWC_INT2                    0x04205064 /* [RW][32] CWC Tap 2 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_0_EQ_CWC_INT3                    0x04205068 /* [RW][32] CWC Tap 3 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_0_EQ_CWC_INT4                    0x0420506c /* [RW][32] CWC Tap 4 Phase/Frequency Loop Integrator Register */
#define BCHP_DS_0_FFT_CTL                        0x04205070 /* [RW][32] FFT Control Register */
#define BCHP_DS_0_FFT_PDETW                      0x04205074 /* [RW][32] FFT Peak Detection Window register */
#define BCHP_DS_0_FFT_VAL                        0x04205078 /* [RO][32] FFT Max Peak Value Register */
#define BCHP_DS_0_FFT_BIN                        0x0420507c /* [RO][32] FFT BIN Register */
#define BCHP_DS_0_FFT_GAIN_STS                   0x04205080 /* [RO][32] FFT GAIN Register */
#define BCHP_DS_0_FM_START_ADD                   0x04205084 /* [RW][32] FFT Memory Start Address Register */
#define BCHP_DS_0_FM_CURR_ADD                    0x04205088 /* [RO][32] FFT Memory current Address Register */
#define BCHP_DS_0_FM_RW_DATA                     0x0420508c /* [RW][32] FFT Memory Read/Write Register */
#define BCHP_DS_0_EQ_MAIN                        0x04205090 /* [RW][32] FFE MAIN Coefficient Register (Upper 16 bits I/Q) */
#define BCHP_DS_0_EQ_CRTHR                       0x04205094 /* [RW][32] Error Threshold for carrier loop error switch (carrier burst noise switch) */
#define BCHP_DS_0_EQ_EQTHR                       0x04205098 /* [RW][32] Error Threshold for equalizer error switch (eq burst noise switch) */
#define BCHP_DS_0_EQ_LOCKTHR                     0x0420509c /* [RW][32] Threshold for lock indicator for controlling burst noise switches */

/***************************************************************************
 *GBL - Global Core Control Register
 ***************************************************************************/
/* DS_0 :: GBL :: reserved0 [31:18] */
#define BCHP_DS_0_GBL_reserved0_MASK                               0xfffc0000
#define BCHP_DS_0_GBL_reserved0_SHIFT                              18

/* DS_0 :: GBL :: SEL_RAM_EXT_FECB [17:17] */
#define BCHP_DS_0_GBL_SEL_RAM_EXT_FECB_MASK                        0x00020000
#define BCHP_DS_0_GBL_SEL_RAM_EXT_FECB_SHIFT                       17
#define BCHP_DS_0_GBL_SEL_RAM_EXT_FECB_DEFAULT                     0x00000000

/* DS_0 :: GBL :: reserved_for_eco1 [16:00] */
#define BCHP_DS_0_GBL_reserved_for_eco1_MASK                       0x0001ffff
#define BCHP_DS_0_GBL_reserved_for_eco1_SHIFT                      0
#define BCHP_DS_0_GBL_reserved_for_eco1_DEFAULT                    0x00000000

/***************************************************************************
 *PD - Global Power Down Register
 ***************************************************************************/
/* DS_0 :: PD :: reserved0 [31:06] */
#define BCHP_DS_0_PD_reserved0_MASK                                0xffffffc0
#define BCHP_DS_0_PD_reserved0_SHIFT                               6

/* DS_0 :: PD :: PD_FEC [05:05] */
#define BCHP_DS_0_PD_PD_FEC_MASK                                   0x00000020
#define BCHP_DS_0_PD_PD_FEC_SHIFT                                  5
#define BCHP_DS_0_PD_PD_FEC_DEFAULT                                0x00000000

/* DS_0 :: PD :: reserved1 [04:02] */
#define BCHP_DS_0_PD_reserved1_MASK                                0x0000001c
#define BCHP_DS_0_PD_reserved1_SHIFT                               2

/* DS_0 :: PD :: PD_BCLK [01:01] */
#define BCHP_DS_0_PD_PD_BCLK_MASK                                  0x00000002
#define BCHP_DS_0_PD_PD_BCLK_SHIFT                                 1
#define BCHP_DS_0_PD_PD_BCLK_DEFAULT                               0x00000000

/* DS_0 :: PD :: PD_SCLK [00:00] */
#define BCHP_DS_0_PD_PD_SCLK_MASK                                  0x00000001
#define BCHP_DS_0_PD_PD_SCLK_SHIFT                                 0
#define BCHP_DS_0_PD_PD_SCLK_DEFAULT                               0x00000000

/***************************************************************************
 *IRQSTS1 - Interrupt Status Register 1
 ***************************************************************************/
/* DS_0 :: IRQSTS1 :: reserved_for_eco0 [31:30] */
#define BCHP_DS_0_IRQSTS1_reserved_for_eco0_MASK                   0xc0000000
#define BCHP_DS_0_IRQSTS1_reserved_for_eco0_SHIFT                  30
#define BCHP_DS_0_IRQSTS1_reserved_for_eco0_DEFAULT                0x00000000

/* DS_0 :: IRQSTS1 :: XFR_ABORT_IS [29:29] */
#define BCHP_DS_0_IRQSTS1_XFR_ABORT_IS_MASK                        0x20000000
#define BCHP_DS_0_IRQSTS1_XFR_ABORT_IS_SHIFT                       29
#define BCHP_DS_0_IRQSTS1_XFR_ABORT_IS_DEFAULT                     0x00000000

/* DS_0 :: IRQSTS1 :: XFR_ERR_IS [28:28] */
#define BCHP_DS_0_IRQSTS1_XFR_ERR_IS_MASK                          0x10000000
#define BCHP_DS_0_IRQSTS1_XFR_ERR_IS_SHIFT                         28
#define BCHP_DS_0_IRQSTS1_XFR_ERR_IS_DEFAULT                       0x00000000

/* DS_0 :: IRQSTS1 :: XFR_TO_IS [27:27] */
#define BCHP_DS_0_IRQSTS1_XFR_TO_IS_MASK                           0x08000000
#define BCHP_DS_0_IRQSTS1_XFR_TO_IS_SHIFT                          27
#define BCHP_DS_0_IRQSTS1_XFR_TO_IS_DEFAULT                        0x00000000

/* DS_0 :: IRQSTS1 :: EUSED_IS [26:26] */
#define BCHP_DS_0_IRQSTS1_EUSED_IS_MASK                            0x04000000
#define BCHP_DS_0_IRQSTS1_EUSED_IS_SHIFT                           26
#define BCHP_DS_0_IRQSTS1_EUSED_IS_DEFAULT                         0x00000000

/* DS_0 :: IRQSTS1 :: BMPG_IS [25:25] */
#define BCHP_DS_0_IRQSTS1_BMPG_IS_MASK                             0x02000000
#define BCHP_DS_0_IRQSTS1_BMPG_IS_SHIFT                            25
#define BCHP_DS_0_IRQSTS1_BMPG_IS_DEFAULT                          0x00000000

/* DS_0 :: IRQSTS1 :: ERC_IS [24:24] */
#define BCHP_DS_0_IRQSTS1_ERC_IS_MASK                              0x01000000
#define BCHP_DS_0_IRQSTS1_ERC_IS_SHIFT                             24
#define BCHP_DS_0_IRQSTS1_ERC_IS_DEFAULT                           0x00000000

/* DS_0 :: IRQSTS1 :: ERN_IS [23:23] */
#define BCHP_DS_0_IRQSTS1_ERN_IS_MASK                              0x00800000
#define BCHP_DS_0_IRQSTS1_ERN_IS_SHIFT                             23
#define BCHP_DS_0_IRQSTS1_ERN_IS_DEFAULT                           0x00000000

/* DS_0 :: IRQSTS1 :: UOV_IS [22:22] */
#define BCHP_DS_0_IRQSTS1_UOV_IS_MASK                              0x00400000
#define BCHP_DS_0_IRQSTS1_UOV_IS_SHIFT                             22
#define BCHP_DS_0_IRQSTS1_UOV_IS_DEFAULT                           0x00000000

/* DS_0 :: IRQSTS1 :: COV_IS [21:21] */
#define BCHP_DS_0_IRQSTS1_COV_IS_MASK                              0x00200000
#define BCHP_DS_0_IRQSTS1_COV_IS_SHIFT                             21
#define BCHP_DS_0_IRQSTS1_COV_IS_DEFAULT                           0x00000000

/* DS_0 :: IRQSTS1 :: FFOV_IS [20:20] */
#define BCHP_DS_0_IRQSTS1_FFOV_IS_MASK                             0x00100000
#define BCHP_DS_0_IRQSTS1_FFOV_IS_SHIFT                            20
#define BCHP_DS_0_IRQSTS1_FFOV_IS_DEFAULT                          0x00000000

/* DS_0 :: IRQSTS1 :: FFE_IS [19:19] */
#define BCHP_DS_0_IRQSTS1_FFE_IS_MASK                              0x00080000
#define BCHP_DS_0_IRQSTS1_FFE_IS_SHIFT                             19
#define BCHP_DS_0_IRQSTS1_FFE_IS_DEFAULT                           0x00000000

/* DS_0 :: IRQSTS1 :: AGCB_IS_IR [18:18] */
#define BCHP_DS_0_IRQSTS1_AGCB_IS_IR_MASK                          0x00040000
#define BCHP_DS_0_IRQSTS1_AGCB_IS_IR_SHIFT                         18
#define BCHP_DS_0_IRQSTS1_AGCB_IS_IR_DEFAULT                       0x00000000

/* DS_0 :: IRQSTS1 :: AGCB_IS [17:17] */
#define BCHP_DS_0_IRQSTS1_AGCB_IS_MASK                             0x00020000
#define BCHP_DS_0_IRQSTS1_AGCB_IS_SHIFT                            17
#define BCHP_DS_0_IRQSTS1_AGCB_IS_DEFAULT                          0x00000000

/* DS_0 :: IRQSTS1 :: EDISCARD_IS [16:16] */
#define BCHP_DS_0_IRQSTS1_EDISCARD_IS_MASK                         0x00010000
#define BCHP_DS_0_IRQSTS1_EDISCARD_IS_SHIFT                        16
#define BCHP_DS_0_IRQSTS1_EDISCARD_IS_DEFAULT                      0x00000000

/* DS_0 :: IRQSTS1 :: reserved1 [15:09] */
#define BCHP_DS_0_IRQSTS1_reserved1_MASK                           0x0000fe00
#define BCHP_DS_0_IRQSTS1_reserved1_SHIFT                          9

/* DS_0 :: IRQSTS1 :: FECMON_ALERT_IS [08:08] */
#define BCHP_DS_0_IRQSTS1_FECMON_ALERT_IS_MASK                     0x00000100
#define BCHP_DS_0_IRQSTS1_FECMON_ALERT_IS_SHIFT                    8
#define BCHP_DS_0_IRQSTS1_FECMON_ALERT_IS_DEFAULT                  0x00000000

/* DS_0 :: IRQSTS1 :: FECMON_FECRST_IS [07:07] */
#define BCHP_DS_0_IRQSTS1_FECMON_FECRST_IS_MASK                    0x00000080
#define BCHP_DS_0_IRQSTS1_FECMON_FECRST_IS_SHIFT                   7
#define BCHP_DS_0_IRQSTS1_FECMON_FECRST_IS_DEFAULT                 0x00000000

/* DS_0 :: IRQSTS1 :: FECMON_UNLOCK_IS [06:06] */
#define BCHP_DS_0_IRQSTS1_FECMON_UNLOCK_IS_MASK                    0x00000040
#define BCHP_DS_0_IRQSTS1_FECMON_UNLOCK_IS_SHIFT                   6
#define BCHP_DS_0_IRQSTS1_FECMON_UNLOCK_IS_DEFAULT                 0x00000000

/* DS_0 :: IRQSTS1 :: FECMON_LOCK_IS [05:05] */
#define BCHP_DS_0_IRQSTS1_FECMON_LOCK_IS_MASK                      0x00000020
#define BCHP_DS_0_IRQSTS1_FECMON_LOCK_IS_SHIFT                     5
#define BCHP_DS_0_IRQSTS1_FECMON_LOCK_IS_DEFAULT                   0x00000000

/* DS_0 :: IRQSTS1 :: FEC_LOCK_LOS_IS [04:04] */
#define BCHP_DS_0_IRQSTS1_FEC_LOCK_LOS_IS_MASK                     0x00000010
#define BCHP_DS_0_IRQSTS1_FEC_LOCK_LOS_IS_SHIFT                    4
#define BCHP_DS_0_IRQSTS1_FEC_LOCK_LOS_IS_DEFAULT                  0x00000001

/* DS_0 :: IRQSTS1 :: FEC_LOCK_DET_IS [03:03] */
#define BCHP_DS_0_IRQSTS1_FEC_LOCK_DET_IS_MASK                     0x00000008
#define BCHP_DS_0_IRQSTS1_FEC_LOCK_DET_IS_SHIFT                    3
#define BCHP_DS_0_IRQSTS1_FEC_LOCK_DET_IS_DEFAULT                  0x00000000

/* DS_0 :: IRQSTS1 :: SNR_LOCK_LOS_IS [02:02] */
#define BCHP_DS_0_IRQSTS1_SNR_LOCK_LOS_IS_MASK                     0x00000004
#define BCHP_DS_0_IRQSTS1_SNR_LOCK_LOS_IS_SHIFT                    2
#define BCHP_DS_0_IRQSTS1_SNR_LOCK_LOS_IS_DEFAULT                  0x00000001

/* DS_0 :: IRQSTS1 :: SNR_LOCK_DET_IS [01:01] */
#define BCHP_DS_0_IRQSTS1_SNR_LOCK_DET_IS_MASK                     0x00000002
#define BCHP_DS_0_IRQSTS1_SNR_LOCK_DET_IS_SHIFT                    1
#define BCHP_DS_0_IRQSTS1_SNR_LOCK_DET_IS_DEFAULT                  0x00000000

/* DS_0 :: IRQSTS1 :: FFT_IRQ [00:00] */
#define BCHP_DS_0_IRQSTS1_FFT_IRQ_MASK                             0x00000001
#define BCHP_DS_0_IRQSTS1_FFT_IRQ_SHIFT                            0
#define BCHP_DS_0_IRQSTS1_FFT_IRQ_DEFAULT                          0x00000000

/***************************************************************************
 *IRQSET1 - Set Interrupt Status Register 1
 ***************************************************************************/
/* DS_0 :: IRQSET1 :: reserved_for_eco0 [31:30] */
#define BCHP_DS_0_IRQSET1_reserved_for_eco0_MASK                   0xc0000000
#define BCHP_DS_0_IRQSET1_reserved_for_eco0_SHIFT                  30
#define BCHP_DS_0_IRQSET1_reserved_for_eco0_DEFAULT                0x00000000

/* DS_0 :: IRQSET1 :: XFR_ABORT_ISET [29:29] */
#define BCHP_DS_0_IRQSET1_XFR_ABORT_ISET_MASK                      0x20000000
#define BCHP_DS_0_IRQSET1_XFR_ABORT_ISET_SHIFT                     29
#define BCHP_DS_0_IRQSET1_XFR_ABORT_ISET_DEFAULT                   0x00000000

/* DS_0 :: IRQSET1 :: XFR_ERR_ISET [28:28] */
#define BCHP_DS_0_IRQSET1_XFR_ERR_ISET_MASK                        0x10000000
#define BCHP_DS_0_IRQSET1_XFR_ERR_ISET_SHIFT                       28
#define BCHP_DS_0_IRQSET1_XFR_ERR_ISET_DEFAULT                     0x00000000

/* DS_0 :: IRQSET1 :: XFR_TO_ISET [27:27] */
#define BCHP_DS_0_IRQSET1_XFR_TO_ISET_MASK                         0x08000000
#define BCHP_DS_0_IRQSET1_XFR_TO_ISET_SHIFT                        27
#define BCHP_DS_0_IRQSET1_XFR_TO_ISET_DEFAULT                      0x00000000

/* DS_0 :: IRQSET1 :: EUSED_ISET [26:26] */
#define BCHP_DS_0_IRQSET1_EUSED_ISET_MASK                          0x04000000
#define BCHP_DS_0_IRQSET1_EUSED_ISET_SHIFT                         26
#define BCHP_DS_0_IRQSET1_EUSED_ISET_DEFAULT                       0x00000000

/* DS_0 :: IRQSET1 :: BMPG_ISET [25:25] */
#define BCHP_DS_0_IRQSET1_BMPG_ISET_MASK                           0x02000000
#define BCHP_DS_0_IRQSET1_BMPG_ISET_SHIFT                          25
#define BCHP_DS_0_IRQSET1_BMPG_ISET_DEFAULT                        0x00000000

/* DS_0 :: IRQSET1 :: ERC_ISET [24:24] */
#define BCHP_DS_0_IRQSET1_ERC_ISET_MASK                            0x01000000
#define BCHP_DS_0_IRQSET1_ERC_ISET_SHIFT                           24
#define BCHP_DS_0_IRQSET1_ERC_ISET_DEFAULT                         0x00000000

/* DS_0 :: IRQSET1 :: ERN_ISET [23:23] */
#define BCHP_DS_0_IRQSET1_ERN_ISET_MASK                            0x00800000
#define BCHP_DS_0_IRQSET1_ERN_ISET_SHIFT                           23
#define BCHP_DS_0_IRQSET1_ERN_ISET_DEFAULT                         0x00000000

/* DS_0 :: IRQSET1 :: UOV_ISET [22:22] */
#define BCHP_DS_0_IRQSET1_UOV_ISET_MASK                            0x00400000
#define BCHP_DS_0_IRQSET1_UOV_ISET_SHIFT                           22
#define BCHP_DS_0_IRQSET1_UOV_ISET_DEFAULT                         0x00000000

/* DS_0 :: IRQSET1 :: COV_ISET [21:21] */
#define BCHP_DS_0_IRQSET1_COV_ISET_MASK                            0x00200000
#define BCHP_DS_0_IRQSET1_COV_ISET_SHIFT                           21
#define BCHP_DS_0_IRQSET1_COV_ISET_DEFAULT                         0x00000000

/* DS_0 :: IRQSET1 :: FFOV_ISET [20:20] */
#define BCHP_DS_0_IRQSET1_FFOV_ISET_MASK                           0x00100000
#define BCHP_DS_0_IRQSET1_FFOV_ISET_SHIFT                          20
#define BCHP_DS_0_IRQSET1_FFOV_ISET_DEFAULT                        0x00000000

/* DS_0 :: IRQSET1 :: FFE_ISET [19:19] */
#define BCHP_DS_0_IRQSET1_FFE_ISET_MASK                            0x00080000
#define BCHP_DS_0_IRQSET1_FFE_ISET_SHIFT                           19
#define BCHP_DS_0_IRQSET1_FFE_ISET_DEFAULT                         0x00000000

/* DS_0 :: IRQSET1 :: AGCB_ISET_IR [18:18] */
#define BCHP_DS_0_IRQSET1_AGCB_ISET_IR_MASK                        0x00040000
#define BCHP_DS_0_IRQSET1_AGCB_ISET_IR_SHIFT                       18
#define BCHP_DS_0_IRQSET1_AGCB_ISET_IR_DEFAULT                     0x00000000

/* DS_0 :: IRQSET1 :: AGCB_ISET [17:17] */
#define BCHP_DS_0_IRQSET1_AGCB_ISET_MASK                           0x00020000
#define BCHP_DS_0_IRQSET1_AGCB_ISET_SHIFT                          17
#define BCHP_DS_0_IRQSET1_AGCB_ISET_DEFAULT                        0x00000000

/* DS_0 :: IRQSET1 :: EDISCARD_ISET [16:16] */
#define BCHP_DS_0_IRQSET1_EDISCARD_ISET_MASK                       0x00010000
#define BCHP_DS_0_IRQSET1_EDISCARD_ISET_SHIFT                      16
#define BCHP_DS_0_IRQSET1_EDISCARD_ISET_DEFAULT                    0x00000000

/* DS_0 :: IRQSET1 :: reserved1 [15:09] */
#define BCHP_DS_0_IRQSET1_reserved1_MASK                           0x0000fe00
#define BCHP_DS_0_IRQSET1_reserved1_SHIFT                          9

/* DS_0 :: IRQSET1 :: FECMON_ALERT_ISET [08:08] */
#define BCHP_DS_0_IRQSET1_FECMON_ALERT_ISET_MASK                   0x00000100
#define BCHP_DS_0_IRQSET1_FECMON_ALERT_ISET_SHIFT                  8
#define BCHP_DS_0_IRQSET1_FECMON_ALERT_ISET_DEFAULT                0x00000000

/* DS_0 :: IRQSET1 :: FECMON_FECRST_ISET [07:07] */
#define BCHP_DS_0_IRQSET1_FECMON_FECRST_ISET_MASK                  0x00000080
#define BCHP_DS_0_IRQSET1_FECMON_FECRST_ISET_SHIFT                 7
#define BCHP_DS_0_IRQSET1_FECMON_FECRST_ISET_DEFAULT               0x00000000

/* DS_0 :: IRQSET1 :: FECMON_UNLOCK_ISET [06:06] */
#define BCHP_DS_0_IRQSET1_FECMON_UNLOCK_ISET_MASK                  0x00000040
#define BCHP_DS_0_IRQSET1_FECMON_UNLOCK_ISET_SHIFT                 6
#define BCHP_DS_0_IRQSET1_FECMON_UNLOCK_ISET_DEFAULT               0x00000000

/* DS_0 :: IRQSET1 :: FECMON_LOCK_ISET [05:05] */
#define BCHP_DS_0_IRQSET1_FECMON_LOCK_ISET_MASK                    0x00000020
#define BCHP_DS_0_IRQSET1_FECMON_LOCK_ISET_SHIFT                   5
#define BCHP_DS_0_IRQSET1_FECMON_LOCK_ISET_DEFAULT                 0x00000000

/* DS_0 :: IRQSET1 :: FEC_LOCK_LOS_ISET [04:04] */
#define BCHP_DS_0_IRQSET1_FEC_LOCK_LOS_ISET_MASK                   0x00000010
#define BCHP_DS_0_IRQSET1_FEC_LOCK_LOS_ISET_SHIFT                  4
#define BCHP_DS_0_IRQSET1_FEC_LOCK_LOS_ISET_DEFAULT                0x00000000

/* DS_0 :: IRQSET1 :: FEC_LOCK_DET_ISET [03:03] */
#define BCHP_DS_0_IRQSET1_FEC_LOCK_DET_ISET_MASK                   0x00000008
#define BCHP_DS_0_IRQSET1_FEC_LOCK_DET_ISET_SHIFT                  3
#define BCHP_DS_0_IRQSET1_FEC_LOCK_DET_ISET_DEFAULT                0x00000000

/* DS_0 :: IRQSET1 :: SNR_LOCK_LOS_ISET [02:02] */
#define BCHP_DS_0_IRQSET1_SNR_LOCK_LOS_ISET_MASK                   0x00000004
#define BCHP_DS_0_IRQSET1_SNR_LOCK_LOS_ISET_SHIFT                  2
#define BCHP_DS_0_IRQSET1_SNR_LOCK_LOS_ISET_DEFAULT                0x00000000

/* DS_0 :: IRQSET1 :: SNR_LOCK_DET_ISET [01:01] */
#define BCHP_DS_0_IRQSET1_SNR_LOCK_DET_ISET_MASK                   0x00000002
#define BCHP_DS_0_IRQSET1_SNR_LOCK_DET_ISET_SHIFT                  1
#define BCHP_DS_0_IRQSET1_SNR_LOCK_DET_ISET_DEFAULT                0x00000000

/* DS_0 :: IRQSET1 :: FFT_ISET [00:00] */
#define BCHP_DS_0_IRQSET1_FFT_ISET_MASK                            0x00000001
#define BCHP_DS_0_IRQSET1_FFT_ISET_SHIFT                           0
#define BCHP_DS_0_IRQSET1_FFT_ISET_DEFAULT                         0x00000000

/***************************************************************************
 *IRQCLR1 - Clear Interrupt Status Register 1
 ***************************************************************************/
/* DS_0 :: IRQCLR1 :: reserved_for_eco0 [31:30] */
#define BCHP_DS_0_IRQCLR1_reserved_for_eco0_MASK                   0xc0000000
#define BCHP_DS_0_IRQCLR1_reserved_for_eco0_SHIFT                  30
#define BCHP_DS_0_IRQCLR1_reserved_for_eco0_DEFAULT                0x00000000

/* DS_0 :: IRQCLR1 :: XFR_ABORT_ICLR [29:29] */
#define BCHP_DS_0_IRQCLR1_XFR_ABORT_ICLR_MASK                      0x20000000
#define BCHP_DS_0_IRQCLR1_XFR_ABORT_ICLR_SHIFT                     29
#define BCHP_DS_0_IRQCLR1_XFR_ABORT_ICLR_DEFAULT                   0x00000000

/* DS_0 :: IRQCLR1 :: XFR_ERR_ICLR [28:28] */
#define BCHP_DS_0_IRQCLR1_XFR_ERR_ICLR_MASK                        0x10000000
#define BCHP_DS_0_IRQCLR1_XFR_ERR_ICLR_SHIFT                       28
#define BCHP_DS_0_IRQCLR1_XFR_ERR_ICLR_DEFAULT                     0x00000000

/* DS_0 :: IRQCLR1 :: XFR_TO_ICLR [27:27] */
#define BCHP_DS_0_IRQCLR1_XFR_TO_ICLR_MASK                         0x08000000
#define BCHP_DS_0_IRQCLR1_XFR_TO_ICLR_SHIFT                        27
#define BCHP_DS_0_IRQCLR1_XFR_TO_ICLR_DEFAULT                      0x00000000

/* DS_0 :: IRQCLR1 :: EUSED_ICLR [26:26] */
#define BCHP_DS_0_IRQCLR1_EUSED_ICLR_MASK                          0x04000000
#define BCHP_DS_0_IRQCLR1_EUSED_ICLR_SHIFT                         26
#define BCHP_DS_0_IRQCLR1_EUSED_ICLR_DEFAULT                       0x00000000

/* DS_0 :: IRQCLR1 :: BMPG_ICLR [25:25] */
#define BCHP_DS_0_IRQCLR1_BMPG_ICLR_MASK                           0x02000000
#define BCHP_DS_0_IRQCLR1_BMPG_ICLR_SHIFT                          25
#define BCHP_DS_0_IRQCLR1_BMPG_ICLR_DEFAULT                        0x00000000

/* DS_0 :: IRQCLR1 :: ERC_ICLR [24:24] */
#define BCHP_DS_0_IRQCLR1_ERC_ICLR_MASK                            0x01000000
#define BCHP_DS_0_IRQCLR1_ERC_ICLR_SHIFT                           24
#define BCHP_DS_0_IRQCLR1_ERC_ICLR_DEFAULT                         0x00000000

/* DS_0 :: IRQCLR1 :: ERN_ICLR [23:23] */
#define BCHP_DS_0_IRQCLR1_ERN_ICLR_MASK                            0x00800000
#define BCHP_DS_0_IRQCLR1_ERN_ICLR_SHIFT                           23
#define BCHP_DS_0_IRQCLR1_ERN_ICLR_DEFAULT                         0x00000000

/* DS_0 :: IRQCLR1 :: UOV_ICLR [22:22] */
#define BCHP_DS_0_IRQCLR1_UOV_ICLR_MASK                            0x00400000
#define BCHP_DS_0_IRQCLR1_UOV_ICLR_SHIFT                           22
#define BCHP_DS_0_IRQCLR1_UOV_ICLR_DEFAULT                         0x00000000

/* DS_0 :: IRQCLR1 :: COV_ICLR [21:21] */
#define BCHP_DS_0_IRQCLR1_COV_ICLR_MASK                            0x00200000
#define BCHP_DS_0_IRQCLR1_COV_ICLR_SHIFT                           21
#define BCHP_DS_0_IRQCLR1_COV_ICLR_DEFAULT                         0x00000000

/* DS_0 :: IRQCLR1 :: FFOV_ICLR [20:20] */
#define BCHP_DS_0_IRQCLR1_FFOV_ICLR_MASK                           0x00100000
#define BCHP_DS_0_IRQCLR1_FFOV_ICLR_SHIFT                          20
#define BCHP_DS_0_IRQCLR1_FFOV_ICLR_DEFAULT                        0x00000000

/* DS_0 :: IRQCLR1 :: FFE_ICLR [19:19] */
#define BCHP_DS_0_IRQCLR1_FFE_ICLR_MASK                            0x00080000
#define BCHP_DS_0_IRQCLR1_FFE_ICLR_SHIFT                           19
#define BCHP_DS_0_IRQCLR1_FFE_ICLR_DEFAULT                         0x00000000

/* DS_0 :: IRQCLR1 :: AGCB_ICLR_IR [18:18] */
#define BCHP_DS_0_IRQCLR1_AGCB_ICLR_IR_MASK                        0x00040000
#define BCHP_DS_0_IRQCLR1_AGCB_ICLR_IR_SHIFT                       18
#define BCHP_DS_0_IRQCLR1_AGCB_ICLR_IR_DEFAULT                     0x00000000

/* DS_0 :: IRQCLR1 :: AGCB_ICLR [17:17] */
#define BCHP_DS_0_IRQCLR1_AGCB_ICLR_MASK                           0x00020000
#define BCHP_DS_0_IRQCLR1_AGCB_ICLR_SHIFT                          17
#define BCHP_DS_0_IRQCLR1_AGCB_ICLR_DEFAULT                        0x00000000

/* DS_0 :: IRQCLR1 :: EDISCARD_ICLR [16:16] */
#define BCHP_DS_0_IRQCLR1_EDISCARD_ICLR_MASK                       0x00010000
#define BCHP_DS_0_IRQCLR1_EDISCARD_ICLR_SHIFT                      16
#define BCHP_DS_0_IRQCLR1_EDISCARD_ICLR_DEFAULT                    0x00000000

/* DS_0 :: IRQCLR1 :: reserved1 [15:09] */
#define BCHP_DS_0_IRQCLR1_reserved1_MASK                           0x0000fe00
#define BCHP_DS_0_IRQCLR1_reserved1_SHIFT                          9

/* DS_0 :: IRQCLR1 :: FECMON_ALERT_ICLR [08:08] */
#define BCHP_DS_0_IRQCLR1_FECMON_ALERT_ICLR_MASK                   0x00000100
#define BCHP_DS_0_IRQCLR1_FECMON_ALERT_ICLR_SHIFT                  8
#define BCHP_DS_0_IRQCLR1_FECMON_ALERT_ICLR_DEFAULT                0x00000000

/* DS_0 :: IRQCLR1 :: FECMON_FECRST_ICLR [07:07] */
#define BCHP_DS_0_IRQCLR1_FECMON_FECRST_ICLR_MASK                  0x00000080
#define BCHP_DS_0_IRQCLR1_FECMON_FECRST_ICLR_SHIFT                 7
#define BCHP_DS_0_IRQCLR1_FECMON_FECRST_ICLR_DEFAULT               0x00000000

/* DS_0 :: IRQCLR1 :: FECMON_UNLOCK_ICLR [06:06] */
#define BCHP_DS_0_IRQCLR1_FECMON_UNLOCK_ICLR_MASK                  0x00000040
#define BCHP_DS_0_IRQCLR1_FECMON_UNLOCK_ICLR_SHIFT                 6
#define BCHP_DS_0_IRQCLR1_FECMON_UNLOCK_ICLR_DEFAULT               0x00000000

/* DS_0 :: IRQCLR1 :: FECMON_LOCK_ICLR [05:05] */
#define BCHP_DS_0_IRQCLR1_FECMON_LOCK_ICLR_MASK                    0x00000020
#define BCHP_DS_0_IRQCLR1_FECMON_LOCK_ICLR_SHIFT                   5
#define BCHP_DS_0_IRQCLR1_FECMON_LOCK_ICLR_DEFAULT                 0x00000000

/* DS_0 :: IRQCLR1 :: FEC_LOCK_LOS_ICLR [04:04] */
#define BCHP_DS_0_IRQCLR1_FEC_LOCK_LOS_ICLR_MASK                   0x00000010
#define BCHP_DS_0_IRQCLR1_FEC_LOCK_LOS_ICLR_SHIFT                  4
#define BCHP_DS_0_IRQCLR1_FEC_LOCK_LOS_ICLR_DEFAULT                0x00000000

/* DS_0 :: IRQCLR1 :: FEC_LOCK_DET_ICLR [03:03] */
#define BCHP_DS_0_IRQCLR1_FEC_LOCK_DET_ICLR_MASK                   0x00000008
#define BCHP_DS_0_IRQCLR1_FEC_LOCK_DET_ICLR_SHIFT                  3
#define BCHP_DS_0_IRQCLR1_FEC_LOCK_DET_ICLR_DEFAULT                0x00000000

/* DS_0 :: IRQCLR1 :: SNR_LOCK_LOS_ICLR [02:02] */
#define BCHP_DS_0_IRQCLR1_SNR_LOCK_LOS_ICLR_MASK                   0x00000004
#define BCHP_DS_0_IRQCLR1_SNR_LOCK_LOS_ICLR_SHIFT                  2
#define BCHP_DS_0_IRQCLR1_SNR_LOCK_LOS_ICLR_DEFAULT                0x00000000

/* DS_0 :: IRQCLR1 :: SNR_LOCK_DET_ICLR [01:01] */
#define BCHP_DS_0_IRQCLR1_SNR_LOCK_DET_ICLR_MASK                   0x00000002
#define BCHP_DS_0_IRQCLR1_SNR_LOCK_DET_ICLR_SHIFT                  1
#define BCHP_DS_0_IRQCLR1_SNR_LOCK_DET_ICLR_DEFAULT                0x00000000

/* DS_0 :: IRQCLR1 :: FFT_ICLR [00:00] */
#define BCHP_DS_0_IRQCLR1_FFT_ICLR_MASK                            0x00000001
#define BCHP_DS_0_IRQCLR1_FFT_ICLR_SHIFT                           0
#define BCHP_DS_0_IRQCLR1_FFT_ICLR_DEFAULT                         0x00000000

/***************************************************************************
 *IRQMSK1 - Interrupt Mask Register 1
 ***************************************************************************/
/* DS_0 :: IRQMSK1 :: reserved_for_eco0 [31:30] */
#define BCHP_DS_0_IRQMSK1_reserved_for_eco0_MASK                   0xc0000000
#define BCHP_DS_0_IRQMSK1_reserved_for_eco0_SHIFT                  30
#define BCHP_DS_0_IRQMSK1_reserved_for_eco0_DEFAULT                0x00000000

/* DS_0 :: IRQMSK1 :: XFR_ABORT_IMSK [29:29] */
#define BCHP_DS_0_IRQMSK1_XFR_ABORT_IMSK_MASK                      0x20000000
#define BCHP_DS_0_IRQMSK1_XFR_ABORT_IMSK_SHIFT                     29
#define BCHP_DS_0_IRQMSK1_XFR_ABORT_IMSK_DEFAULT                   0x00000001

/* DS_0 :: IRQMSK1 :: XFR_ERR_IMSK [28:28] */
#define BCHP_DS_0_IRQMSK1_XFR_ERR_IMSK_MASK                        0x10000000
#define BCHP_DS_0_IRQMSK1_XFR_ERR_IMSK_SHIFT                       28
#define BCHP_DS_0_IRQMSK1_XFR_ERR_IMSK_DEFAULT                     0x00000001

/* DS_0 :: IRQMSK1 :: XFR_TO_IMSK [27:27] */
#define BCHP_DS_0_IRQMSK1_XFR_TO_IMSK_MASK                         0x08000000
#define BCHP_DS_0_IRQMSK1_XFR_TO_IMSK_SHIFT                        27
#define BCHP_DS_0_IRQMSK1_XFR_TO_IMSK_DEFAULT                      0x00000001

/* DS_0 :: IRQMSK1 :: EUSED_IMSK [26:26] */
#define BCHP_DS_0_IRQMSK1_EUSED_IMSK_MASK                          0x04000000
#define BCHP_DS_0_IRQMSK1_EUSED_IMSK_SHIFT                         26
#define BCHP_DS_0_IRQMSK1_EUSED_IMSK_DEFAULT                       0x00000001

/* DS_0 :: IRQMSK1 :: BMPG_IMSK [25:25] */
#define BCHP_DS_0_IRQMSK1_BMPG_IMSK_MASK                           0x02000000
#define BCHP_DS_0_IRQMSK1_BMPG_IMSK_SHIFT                          25
#define BCHP_DS_0_IRQMSK1_BMPG_IMSK_DEFAULT                        0x00000001

/* DS_0 :: IRQMSK1 :: ERC_IMSK [24:24] */
#define BCHP_DS_0_IRQMSK1_ERC_IMSK_MASK                            0x01000000
#define BCHP_DS_0_IRQMSK1_ERC_IMSK_SHIFT                           24
#define BCHP_DS_0_IRQMSK1_ERC_IMSK_DEFAULT                         0x00000001

/* DS_0 :: IRQMSK1 :: ERN_IMSK [23:23] */
#define BCHP_DS_0_IRQMSK1_ERN_IMSK_MASK                            0x00800000
#define BCHP_DS_0_IRQMSK1_ERN_IMSK_SHIFT                           23
#define BCHP_DS_0_IRQMSK1_ERN_IMSK_DEFAULT                         0x00000001

/* DS_0 :: IRQMSK1 :: UOV_IMSK [22:22] */
#define BCHP_DS_0_IRQMSK1_UOV_IMSK_MASK                            0x00400000
#define BCHP_DS_0_IRQMSK1_UOV_IMSK_SHIFT                           22
#define BCHP_DS_0_IRQMSK1_UOV_IMSK_DEFAULT                         0x00000001

/* DS_0 :: IRQMSK1 :: COV_IMSK [21:21] */
#define BCHP_DS_0_IRQMSK1_COV_IMSK_MASK                            0x00200000
#define BCHP_DS_0_IRQMSK1_COV_IMSK_SHIFT                           21
#define BCHP_DS_0_IRQMSK1_COV_IMSK_DEFAULT                         0x00000001

/* DS_0 :: IRQMSK1 :: FFOV_IMSK [20:20] */
#define BCHP_DS_0_IRQMSK1_FFOV_IMSK_MASK                           0x00100000
#define BCHP_DS_0_IRQMSK1_FFOV_IMSK_SHIFT                          20
#define BCHP_DS_0_IRQMSK1_FFOV_IMSK_DEFAULT                        0x00000001

/* DS_0 :: IRQMSK1 :: FFE_IMSK [19:19] */
#define BCHP_DS_0_IRQMSK1_FFE_IMSK_MASK                            0x00080000
#define BCHP_DS_0_IRQMSK1_FFE_IMSK_SHIFT                           19
#define BCHP_DS_0_IRQMSK1_FFE_IMSK_DEFAULT                         0x00000001

/* DS_0 :: IRQMSK1 :: AGCB_IMSK_IR [18:18] */
#define BCHP_DS_0_IRQMSK1_AGCB_IMSK_IR_MASK                        0x00040000
#define BCHP_DS_0_IRQMSK1_AGCB_IMSK_IR_SHIFT                       18
#define BCHP_DS_0_IRQMSK1_AGCB_IMSK_IR_DEFAULT                     0x00000001

/* DS_0 :: IRQMSK1 :: AGCB_IMSK [17:17] */
#define BCHP_DS_0_IRQMSK1_AGCB_IMSK_MASK                           0x00020000
#define BCHP_DS_0_IRQMSK1_AGCB_IMSK_SHIFT                          17
#define BCHP_DS_0_IRQMSK1_AGCB_IMSK_DEFAULT                        0x00000001

/* DS_0 :: IRQMSK1 :: EDISCARD_IMSK [16:16] */
#define BCHP_DS_0_IRQMSK1_EDISCARD_IMSK_MASK                       0x00010000
#define BCHP_DS_0_IRQMSK1_EDISCARD_IMSK_SHIFT                      16
#define BCHP_DS_0_IRQMSK1_EDISCARD_IMSK_DEFAULT                    0x00000001

/* DS_0 :: IRQMSK1 :: reserved1 [15:09] */
#define BCHP_DS_0_IRQMSK1_reserved1_MASK                           0x0000fe00
#define BCHP_DS_0_IRQMSK1_reserved1_SHIFT                          9

/* DS_0 :: IRQMSK1 :: FECMON_ALERT_IMSK [08:08] */
#define BCHP_DS_0_IRQMSK1_FECMON_ALERT_IMSK_MASK                   0x00000100
#define BCHP_DS_0_IRQMSK1_FECMON_ALERT_IMSK_SHIFT                  8
#define BCHP_DS_0_IRQMSK1_FECMON_ALERT_IMSK_DEFAULT                0x00000001

/* DS_0 :: IRQMSK1 :: FECMON_FECRST_IMSK [07:07] */
#define BCHP_DS_0_IRQMSK1_FECMON_FECRST_IMSK_MASK                  0x00000080
#define BCHP_DS_0_IRQMSK1_FECMON_FECRST_IMSK_SHIFT                 7
#define BCHP_DS_0_IRQMSK1_FECMON_FECRST_IMSK_DEFAULT               0x00000001

/* DS_0 :: IRQMSK1 :: FECMON_UNLOCK_IMSK [06:06] */
#define BCHP_DS_0_IRQMSK1_FECMON_UNLOCK_IMSK_MASK                  0x00000040
#define BCHP_DS_0_IRQMSK1_FECMON_UNLOCK_IMSK_SHIFT                 6
#define BCHP_DS_0_IRQMSK1_FECMON_UNLOCK_IMSK_DEFAULT               0x00000001

/* DS_0 :: IRQMSK1 :: FECMON_LOCK_IMSK [05:05] */
#define BCHP_DS_0_IRQMSK1_FECMON_LOCK_IMSK_MASK                    0x00000020
#define BCHP_DS_0_IRQMSK1_FECMON_LOCK_IMSK_SHIFT                   5
#define BCHP_DS_0_IRQMSK1_FECMON_LOCK_IMSK_DEFAULT                 0x00000001

/* DS_0 :: IRQMSK1 :: FEC_LOCK_LOS_IMSK [04:04] */
#define BCHP_DS_0_IRQMSK1_FEC_LOCK_LOS_IMSK_MASK                   0x00000010
#define BCHP_DS_0_IRQMSK1_FEC_LOCK_LOS_IMSK_SHIFT                  4
#define BCHP_DS_0_IRQMSK1_FEC_LOCK_LOS_IMSK_DEFAULT                0x00000001

/* DS_0 :: IRQMSK1 :: FEC_LOCK_DET_IMSK [03:03] */
#define BCHP_DS_0_IRQMSK1_FEC_LOCK_DET_IMSK_MASK                   0x00000008
#define BCHP_DS_0_IRQMSK1_FEC_LOCK_DET_IMSK_SHIFT                  3
#define BCHP_DS_0_IRQMSK1_FEC_LOCK_DET_IMSK_DEFAULT                0x00000001

/* DS_0 :: IRQMSK1 :: SNR_LOCK_LOS_IMSK [02:02] */
#define BCHP_DS_0_IRQMSK1_SNR_LOCK_LOS_IMSK_MASK                   0x00000004
#define BCHP_DS_0_IRQMSK1_SNR_LOCK_LOS_IMSK_SHIFT                  2
#define BCHP_DS_0_IRQMSK1_SNR_LOCK_LOS_IMSK_DEFAULT                0x00000001

/* DS_0 :: IRQMSK1 :: SNR_LOCK_DET_IMSK [01:01] */
#define BCHP_DS_0_IRQMSK1_SNR_LOCK_DET_IMSK_MASK                   0x00000002
#define BCHP_DS_0_IRQMSK1_SNR_LOCK_DET_IMSK_SHIFT                  1
#define BCHP_DS_0_IRQMSK1_SNR_LOCK_DET_IMSK_DEFAULT                0x00000001

/* DS_0 :: IRQMSK1 :: FFT_IMSK [00:00] */
#define BCHP_DS_0_IRQMSK1_FFT_IMSK_MASK                            0x00000001
#define BCHP_DS_0_IRQMSK1_FFT_IMSK_SHIFT                           0
#define BCHP_DS_0_IRQMSK1_FFT_IMSK_DEFAULT                         0x00000001

/***************************************************************************
 *IRQMSET1 - Set Interrupt Mask Register 1
 ***************************************************************************/
/* DS_0 :: IRQMSET1 :: reserved_for_eco0 [31:30] */
#define BCHP_DS_0_IRQMSET1_reserved_for_eco0_MASK                  0xc0000000
#define BCHP_DS_0_IRQMSET1_reserved_for_eco0_SHIFT                 30
#define BCHP_DS_0_IRQMSET1_reserved_for_eco0_DEFAULT               0x00000000

/* DS_0 :: IRQMSET1 :: XFR_ABORT_IMSET [29:29] */
#define BCHP_DS_0_IRQMSET1_XFR_ABORT_IMSET_MASK                    0x20000000
#define BCHP_DS_0_IRQMSET1_XFR_ABORT_IMSET_SHIFT                   29
#define BCHP_DS_0_IRQMSET1_XFR_ABORT_IMSET_DEFAULT                 0x00000000

/* DS_0 :: IRQMSET1 :: XFR_ERR_IMSET [28:28] */
#define BCHP_DS_0_IRQMSET1_XFR_ERR_IMSET_MASK                      0x10000000
#define BCHP_DS_0_IRQMSET1_XFR_ERR_IMSET_SHIFT                     28
#define BCHP_DS_0_IRQMSET1_XFR_ERR_IMSET_DEFAULT                   0x00000000

/* DS_0 :: IRQMSET1 :: XFR_TO_IMSET [27:27] */
#define BCHP_DS_0_IRQMSET1_XFR_TO_IMSET_MASK                       0x08000000
#define BCHP_DS_0_IRQMSET1_XFR_TO_IMSET_SHIFT                      27
#define BCHP_DS_0_IRQMSET1_XFR_TO_IMSET_DEFAULT                    0x00000000

/* DS_0 :: IRQMSET1 :: EUSED_IMSET [26:26] */
#define BCHP_DS_0_IRQMSET1_EUSED_IMSET_MASK                        0x04000000
#define BCHP_DS_0_IRQMSET1_EUSED_IMSET_SHIFT                       26
#define BCHP_DS_0_IRQMSET1_EUSED_IMSET_DEFAULT                     0x00000000

/* DS_0 :: IRQMSET1 :: BMPG_IMSET [25:25] */
#define BCHP_DS_0_IRQMSET1_BMPG_IMSET_MASK                         0x02000000
#define BCHP_DS_0_IRQMSET1_BMPG_IMSET_SHIFT                        25
#define BCHP_DS_0_IRQMSET1_BMPG_IMSET_DEFAULT                      0x00000000

/* DS_0 :: IRQMSET1 :: ERC_IMSET [24:24] */
#define BCHP_DS_0_IRQMSET1_ERC_IMSET_MASK                          0x01000000
#define BCHP_DS_0_IRQMSET1_ERC_IMSET_SHIFT                         24
#define BCHP_DS_0_IRQMSET1_ERC_IMSET_DEFAULT                       0x00000000

/* DS_0 :: IRQMSET1 :: ERN_IMSET [23:23] */
#define BCHP_DS_0_IRQMSET1_ERN_IMSET_MASK                          0x00800000
#define BCHP_DS_0_IRQMSET1_ERN_IMSET_SHIFT                         23
#define BCHP_DS_0_IRQMSET1_ERN_IMSET_DEFAULT                       0x00000000

/* DS_0 :: IRQMSET1 :: UOV_IMSET [22:22] */
#define BCHP_DS_0_IRQMSET1_UOV_IMSET_MASK                          0x00400000
#define BCHP_DS_0_IRQMSET1_UOV_IMSET_SHIFT                         22
#define BCHP_DS_0_IRQMSET1_UOV_IMSET_DEFAULT                       0x00000000

/* DS_0 :: IRQMSET1 :: COV_IMSET [21:21] */
#define BCHP_DS_0_IRQMSET1_COV_IMSET_MASK                          0x00200000
#define BCHP_DS_0_IRQMSET1_COV_IMSET_SHIFT                         21
#define BCHP_DS_0_IRQMSET1_COV_IMSET_DEFAULT                       0x00000000

/* DS_0 :: IRQMSET1 :: FFOV_IMSET [20:20] */
#define BCHP_DS_0_IRQMSET1_FFOV_IMSET_MASK                         0x00100000
#define BCHP_DS_0_IRQMSET1_FFOV_IMSET_SHIFT                        20
#define BCHP_DS_0_IRQMSET1_FFOV_IMSET_DEFAULT                      0x00000000

/* DS_0 :: IRQMSET1 :: FFE_IMSET [19:19] */
#define BCHP_DS_0_IRQMSET1_FFE_IMSET_MASK                          0x00080000
#define BCHP_DS_0_IRQMSET1_FFE_IMSET_SHIFT                         19
#define BCHP_DS_0_IRQMSET1_FFE_IMSET_DEFAULT                       0x00000000

/* DS_0 :: IRQMSET1 :: AGCB_IMSET_IR [18:18] */
#define BCHP_DS_0_IRQMSET1_AGCB_IMSET_IR_MASK                      0x00040000
#define BCHP_DS_0_IRQMSET1_AGCB_IMSET_IR_SHIFT                     18
#define BCHP_DS_0_IRQMSET1_AGCB_IMSET_IR_DEFAULT                   0x00000000

/* DS_0 :: IRQMSET1 :: AGCB_IMSET [17:17] */
#define BCHP_DS_0_IRQMSET1_AGCB_IMSET_MASK                         0x00020000
#define BCHP_DS_0_IRQMSET1_AGCB_IMSET_SHIFT                        17
#define BCHP_DS_0_IRQMSET1_AGCB_IMSET_DEFAULT                      0x00000000

/* DS_0 :: IRQMSET1 :: EDISCARD_IMSET [16:16] */
#define BCHP_DS_0_IRQMSET1_EDISCARD_IMSET_MASK                     0x00010000
#define BCHP_DS_0_IRQMSET1_EDISCARD_IMSET_SHIFT                    16
#define BCHP_DS_0_IRQMSET1_EDISCARD_IMSET_DEFAULT                  0x00000000

/* DS_0 :: IRQMSET1 :: reserved1 [15:09] */
#define BCHP_DS_0_IRQMSET1_reserved1_MASK                          0x0000fe00
#define BCHP_DS_0_IRQMSET1_reserved1_SHIFT                         9

/* DS_0 :: IRQMSET1 :: FECMON_ALERT_IMSET [08:08] */
#define BCHP_DS_0_IRQMSET1_FECMON_ALERT_IMSET_MASK                 0x00000100
#define BCHP_DS_0_IRQMSET1_FECMON_ALERT_IMSET_SHIFT                8
#define BCHP_DS_0_IRQMSET1_FECMON_ALERT_IMSET_DEFAULT              0x00000000

/* DS_0 :: IRQMSET1 :: FECMON_FECRST_IMSET [07:07] */
#define BCHP_DS_0_IRQMSET1_FECMON_FECRST_IMSET_MASK                0x00000080
#define BCHP_DS_0_IRQMSET1_FECMON_FECRST_IMSET_SHIFT               7
#define BCHP_DS_0_IRQMSET1_FECMON_FECRST_IMSET_DEFAULT             0x00000000

/* DS_0 :: IRQMSET1 :: FECMON_UNLOCK_IMSET [06:06] */
#define BCHP_DS_0_IRQMSET1_FECMON_UNLOCK_IMSET_MASK                0x00000040
#define BCHP_DS_0_IRQMSET1_FECMON_UNLOCK_IMSET_SHIFT               6
#define BCHP_DS_0_IRQMSET1_FECMON_UNLOCK_IMSET_DEFAULT             0x00000000

/* DS_0 :: IRQMSET1 :: FECMON_LOCK_IMSET [05:05] */
#define BCHP_DS_0_IRQMSET1_FECMON_LOCK_IMSET_MASK                  0x00000020
#define BCHP_DS_0_IRQMSET1_FECMON_LOCK_IMSET_SHIFT                 5
#define BCHP_DS_0_IRQMSET1_FECMON_LOCK_IMSET_DEFAULT               0x00000000

/* DS_0 :: IRQMSET1 :: FEC_LOCK_LOS_IMSET [04:04] */
#define BCHP_DS_0_IRQMSET1_FEC_LOCK_LOS_IMSET_MASK                 0x00000010
#define BCHP_DS_0_IRQMSET1_FEC_LOCK_LOS_IMSET_SHIFT                4
#define BCHP_DS_0_IRQMSET1_FEC_LOCK_LOS_IMSET_DEFAULT              0x00000000

/* DS_0 :: IRQMSET1 :: FEC_LOCK_DET_IMSET [03:03] */
#define BCHP_DS_0_IRQMSET1_FEC_LOCK_DET_IMSET_MASK                 0x00000008
#define BCHP_DS_0_IRQMSET1_FEC_LOCK_DET_IMSET_SHIFT                3
#define BCHP_DS_0_IRQMSET1_FEC_LOCK_DET_IMSET_DEFAULT              0x00000000

/* DS_0 :: IRQMSET1 :: SNR_LOCK_LOS_IMSET [02:02] */
#define BCHP_DS_0_IRQMSET1_SNR_LOCK_LOS_IMSET_MASK                 0x00000004
#define BCHP_DS_0_IRQMSET1_SNR_LOCK_LOS_IMSET_SHIFT                2
#define BCHP_DS_0_IRQMSET1_SNR_LOCK_LOS_IMSET_DEFAULT              0x00000000

/* DS_0 :: IRQMSET1 :: SNR_LOCK_DET_IMSET [01:01] */
#define BCHP_DS_0_IRQMSET1_SNR_LOCK_DET_IMSET_MASK                 0x00000002
#define BCHP_DS_0_IRQMSET1_SNR_LOCK_DET_IMSET_SHIFT                1
#define BCHP_DS_0_IRQMSET1_SNR_LOCK_DET_IMSET_DEFAULT              0x00000000

/* DS_0 :: IRQMSET1 :: FFT_IMSET [00:00] */
#define BCHP_DS_0_IRQMSET1_FFT_IMSET_MASK                          0x00000001
#define BCHP_DS_0_IRQMSET1_FFT_IMSET_SHIFT                         0
#define BCHP_DS_0_IRQMSET1_FFT_IMSET_DEFAULT                       0x00000000

/***************************************************************************
 *IRQMCLR1 - Clear Interrupt Mask Register 1
 ***************************************************************************/
/* DS_0 :: IRQMCLR1 :: reserved_for_eco0 [31:30] */
#define BCHP_DS_0_IRQMCLR1_reserved_for_eco0_MASK                  0xc0000000
#define BCHP_DS_0_IRQMCLR1_reserved_for_eco0_SHIFT                 30
#define BCHP_DS_0_IRQMCLR1_reserved_for_eco0_DEFAULT               0x00000000

/* DS_0 :: IRQMCLR1 :: XFR_ABORT_IMCLR [29:29] */
#define BCHP_DS_0_IRQMCLR1_XFR_ABORT_IMCLR_MASK                    0x20000000
#define BCHP_DS_0_IRQMCLR1_XFR_ABORT_IMCLR_SHIFT                   29
#define BCHP_DS_0_IRQMCLR1_XFR_ABORT_IMCLR_DEFAULT                 0x00000000

/* DS_0 :: IRQMCLR1 :: XFR_ERR_IMCLR [28:28] */
#define BCHP_DS_0_IRQMCLR1_XFR_ERR_IMCLR_MASK                      0x10000000
#define BCHP_DS_0_IRQMCLR1_XFR_ERR_IMCLR_SHIFT                     28
#define BCHP_DS_0_IRQMCLR1_XFR_ERR_IMCLR_DEFAULT                   0x00000000

/* DS_0 :: IRQMCLR1 :: XFR_TO_IMCLR [27:27] */
#define BCHP_DS_0_IRQMCLR1_XFR_TO_IMCLR_MASK                       0x08000000
#define BCHP_DS_0_IRQMCLR1_XFR_TO_IMCLR_SHIFT                      27
#define BCHP_DS_0_IRQMCLR1_XFR_TO_IMCLR_DEFAULT                    0x00000000

/* DS_0 :: IRQMCLR1 :: EUSED_IMCLR [26:26] */
#define BCHP_DS_0_IRQMCLR1_EUSED_IMCLR_MASK                        0x04000000
#define BCHP_DS_0_IRQMCLR1_EUSED_IMCLR_SHIFT                       26
#define BCHP_DS_0_IRQMCLR1_EUSED_IMCLR_DEFAULT                     0x00000000

/* DS_0 :: IRQMCLR1 :: BMPG_IMCLR [25:25] */
#define BCHP_DS_0_IRQMCLR1_BMPG_IMCLR_MASK                         0x02000000
#define BCHP_DS_0_IRQMCLR1_BMPG_IMCLR_SHIFT                        25
#define BCHP_DS_0_IRQMCLR1_BMPG_IMCLR_DEFAULT                      0x00000000

/* DS_0 :: IRQMCLR1 :: ERC_IMCLR [24:24] */
#define BCHP_DS_0_IRQMCLR1_ERC_IMCLR_MASK                          0x01000000
#define BCHP_DS_0_IRQMCLR1_ERC_IMCLR_SHIFT                         24
#define BCHP_DS_0_IRQMCLR1_ERC_IMCLR_DEFAULT                       0x00000000

/* DS_0 :: IRQMCLR1 :: ERN_IMCLR [23:23] */
#define BCHP_DS_0_IRQMCLR1_ERN_IMCLR_MASK                          0x00800000
#define BCHP_DS_0_IRQMCLR1_ERN_IMCLR_SHIFT                         23
#define BCHP_DS_0_IRQMCLR1_ERN_IMCLR_DEFAULT                       0x00000000

/* DS_0 :: IRQMCLR1 :: UOV_IMCLR [22:22] */
#define BCHP_DS_0_IRQMCLR1_UOV_IMCLR_MASK                          0x00400000
#define BCHP_DS_0_IRQMCLR1_UOV_IMCLR_SHIFT                         22
#define BCHP_DS_0_IRQMCLR1_UOV_IMCLR_DEFAULT                       0x00000000

/* DS_0 :: IRQMCLR1 :: COV_IMCLR [21:21] */
#define BCHP_DS_0_IRQMCLR1_COV_IMCLR_MASK                          0x00200000
#define BCHP_DS_0_IRQMCLR1_COV_IMCLR_SHIFT                         21
#define BCHP_DS_0_IRQMCLR1_COV_IMCLR_DEFAULT                       0x00000000

/* DS_0 :: IRQMCLR1 :: FFOV_IMCLR [20:20] */
#define BCHP_DS_0_IRQMCLR1_FFOV_IMCLR_MASK                         0x00100000
#define BCHP_DS_0_IRQMCLR1_FFOV_IMCLR_SHIFT                        20
#define BCHP_DS_0_IRQMCLR1_FFOV_IMCLR_DEFAULT                      0x00000000

/* DS_0 :: IRQMCLR1 :: FFE_IMCLR [19:19] */
#define BCHP_DS_0_IRQMCLR1_FFE_IMCLR_MASK                          0x00080000
#define BCHP_DS_0_IRQMCLR1_FFE_IMCLR_SHIFT                         19
#define BCHP_DS_0_IRQMCLR1_FFE_IMCLR_DEFAULT                       0x00000000

/* DS_0 :: IRQMCLR1 :: AGCB_IMCLR_IR [18:18] */
#define BCHP_DS_0_IRQMCLR1_AGCB_IMCLR_IR_MASK                      0x00040000
#define BCHP_DS_0_IRQMCLR1_AGCB_IMCLR_IR_SHIFT                     18
#define BCHP_DS_0_IRQMCLR1_AGCB_IMCLR_IR_DEFAULT                   0x00000000

/* DS_0 :: IRQMCLR1 :: AGCB_IMCLR [17:17] */
#define BCHP_DS_0_IRQMCLR1_AGCB_IMCLR_MASK                         0x00020000
#define BCHP_DS_0_IRQMCLR1_AGCB_IMCLR_SHIFT                        17
#define BCHP_DS_0_IRQMCLR1_AGCB_IMCLR_DEFAULT                      0x00000000

/* DS_0 :: IRQMCLR1 :: EDISCARD_IMCLR [16:16] */
#define BCHP_DS_0_IRQMCLR1_EDISCARD_IMCLR_MASK                     0x00010000
#define BCHP_DS_0_IRQMCLR1_EDISCARD_IMCLR_SHIFT                    16
#define BCHP_DS_0_IRQMCLR1_EDISCARD_IMCLR_DEFAULT                  0x00000000

/* DS_0 :: IRQMCLR1 :: reserved1 [15:09] */
#define BCHP_DS_0_IRQMCLR1_reserved1_MASK                          0x0000fe00
#define BCHP_DS_0_IRQMCLR1_reserved1_SHIFT                         9

/* DS_0 :: IRQMCLR1 :: FECMON_ALERT_IMCLR [08:08] */
#define BCHP_DS_0_IRQMCLR1_FECMON_ALERT_IMCLR_MASK                 0x00000100
#define BCHP_DS_0_IRQMCLR1_FECMON_ALERT_IMCLR_SHIFT                8
#define BCHP_DS_0_IRQMCLR1_FECMON_ALERT_IMCLR_DEFAULT              0x00000000

/* DS_0 :: IRQMCLR1 :: FECMON_FECRST_IMCLR [07:07] */
#define BCHP_DS_0_IRQMCLR1_FECMON_FECRST_IMCLR_MASK                0x00000080
#define BCHP_DS_0_IRQMCLR1_FECMON_FECRST_IMCLR_SHIFT               7
#define BCHP_DS_0_IRQMCLR1_FECMON_FECRST_IMCLR_DEFAULT             0x00000000

/* DS_0 :: IRQMCLR1 :: FECMON_UNLOCK_IMCLR [06:06] */
#define BCHP_DS_0_IRQMCLR1_FECMON_UNLOCK_IMCLR_MASK                0x00000040
#define BCHP_DS_0_IRQMCLR1_FECMON_UNLOCK_IMCLR_SHIFT               6
#define BCHP_DS_0_IRQMCLR1_FECMON_UNLOCK_IMCLR_DEFAULT             0x00000000

/* DS_0 :: IRQMCLR1 :: FECMON_LOCK_IMCLR [05:05] */
#define BCHP_DS_0_IRQMCLR1_FECMON_LOCK_IMCLR_MASK                  0x00000020
#define BCHP_DS_0_IRQMCLR1_FECMON_LOCK_IMCLR_SHIFT                 5
#define BCHP_DS_0_IRQMCLR1_FECMON_LOCK_IMCLR_DEFAULT               0x00000000

/* DS_0 :: IRQMCLR1 :: FEC_LOCK_LOS_IMCLR [04:04] */
#define BCHP_DS_0_IRQMCLR1_FEC_LOCK_LOS_IMCLR_MASK                 0x00000010
#define BCHP_DS_0_IRQMCLR1_FEC_LOCK_LOS_IMCLR_SHIFT                4
#define BCHP_DS_0_IRQMCLR1_FEC_LOCK_LOS_IMCLR_DEFAULT              0x00000000

/* DS_0 :: IRQMCLR1 :: FEC_LOCK_DET_IMCLR [03:03] */
#define BCHP_DS_0_IRQMCLR1_FEC_LOCK_DET_IMCLR_MASK                 0x00000008
#define BCHP_DS_0_IRQMCLR1_FEC_LOCK_DET_IMCLR_SHIFT                3
#define BCHP_DS_0_IRQMCLR1_FEC_LOCK_DET_IMCLR_DEFAULT              0x00000000

/* DS_0 :: IRQMCLR1 :: SNR_LOCK_LOS_IMCLR [02:02] */
#define BCHP_DS_0_IRQMCLR1_SNR_LOCK_LOS_IMCLR_MASK                 0x00000004
#define BCHP_DS_0_IRQMCLR1_SNR_LOCK_LOS_IMCLR_SHIFT                2
#define BCHP_DS_0_IRQMCLR1_SNR_LOCK_LOS_IMCLR_DEFAULT              0x00000000

/* DS_0 :: IRQMCLR1 :: SNR_LOCK_DET_IMCLR [01:01] */
#define BCHP_DS_0_IRQMCLR1_SNR_LOCK_DET_IMCLR_MASK                 0x00000002
#define BCHP_DS_0_IRQMCLR1_SNR_LOCK_DET_IMCLR_SHIFT                1
#define BCHP_DS_0_IRQMCLR1_SNR_LOCK_DET_IMCLR_DEFAULT              0x00000000

/* DS_0 :: IRQMCLR1 :: FFT_IMCLR [00:00] */
#define BCHP_DS_0_IRQMCLR1_FFT_IMCLR_MASK                          0x00000001
#define BCHP_DS_0_IRQMCLR1_FFT_IMCLR_SHIFT                         0
#define BCHP_DS_0_IRQMCLR1_FFT_IMCLR_DEFAULT                       0x00000000

/***************************************************************************
 *IRQSTS2 - Interrupt Status Register 2
 ***************************************************************************/
/* DS_0 :: IRQSTS2 :: reserved0 [31:05] */
#define BCHP_DS_0_IRQSTS2_reserved0_MASK                           0xffffffe0
#define BCHP_DS_0_IRQSTS2_reserved0_SHIFT                          5

/* DS_0 :: IRQSTS2 :: FBCNT1_IS [04:04] */
#define BCHP_DS_0_IRQSTS2_FBCNT1_IS_MASK                           0x00000010
#define BCHP_DS_0_IRQSTS2_FBCNT1_IS_SHIFT                          4
#define BCHP_DS_0_IRQSTS2_FBCNT1_IS_DEFAULT                        0x00000000

/* DS_0 :: IRQSTS2 :: FEC_NODE_LOCK_IS [03:03] */
#define BCHP_DS_0_IRQSTS2_FEC_NODE_LOCK_IS_MASK                    0x00000008
#define BCHP_DS_0_IRQSTS2_FEC_NODE_LOCK_IS_SHIFT                   3
#define BCHP_DS_0_IRQSTS2_FEC_NODE_LOCK_IS_DEFAULT                 0x00000000

/* DS_0 :: IRQSTS2 :: FEC_FRAME_LOCK_IS [02:02] */
#define BCHP_DS_0_IRQSTS2_FEC_FRAME_LOCK_IS_MASK                   0x00000004
#define BCHP_DS_0_IRQSTS2_FEC_FRAME_LOCK_IS_SHIFT                  2
#define BCHP_DS_0_IRQSTS2_FEC_FRAME_LOCK_IS_DEFAULT                0x00000000

/* DS_0 :: IRQSTS2 :: FEC_MPEG_LOCK_IS [01:01] */
#define BCHP_DS_0_IRQSTS2_FEC_MPEG_LOCK_IS_MASK                    0x00000002
#define BCHP_DS_0_IRQSTS2_FEC_MPEG_LOCK_IS_SHIFT                   1
#define BCHP_DS_0_IRQSTS2_FEC_MPEG_LOCK_IS_DEFAULT                 0x00000000

/* DS_0 :: IRQSTS2 :: reserved1 [00:00] */
#define BCHP_DS_0_IRQSTS2_reserved1_MASK                           0x00000001
#define BCHP_DS_0_IRQSTS2_reserved1_SHIFT                          0

/***************************************************************************
 *IRQSET2 - Set Interrupt Status Register 2
 ***************************************************************************/
/* DS_0 :: IRQSET2 :: reserved0 [31:05] */
#define BCHP_DS_0_IRQSET2_reserved0_MASK                           0xffffffe0
#define BCHP_DS_0_IRQSET2_reserved0_SHIFT                          5

/* DS_0 :: IRQSET2 :: FBCNT1_ISET [04:04] */
#define BCHP_DS_0_IRQSET2_FBCNT1_ISET_MASK                         0x00000010
#define BCHP_DS_0_IRQSET2_FBCNT1_ISET_SHIFT                        4
#define BCHP_DS_0_IRQSET2_FBCNT1_ISET_DEFAULT                      0x00000000

/* DS_0 :: IRQSET2 :: FEC_NODE_LOCK_ISET [03:03] */
#define BCHP_DS_0_IRQSET2_FEC_NODE_LOCK_ISET_MASK                  0x00000008
#define BCHP_DS_0_IRQSET2_FEC_NODE_LOCK_ISET_SHIFT                 3
#define BCHP_DS_0_IRQSET2_FEC_NODE_LOCK_ISET_DEFAULT               0x00000000

/* DS_0 :: IRQSET2 :: FEC_FRAME_LOCK_ISET [02:02] */
#define BCHP_DS_0_IRQSET2_FEC_FRAME_LOCK_ISET_MASK                 0x00000004
#define BCHP_DS_0_IRQSET2_FEC_FRAME_LOCK_ISET_SHIFT                2
#define BCHP_DS_0_IRQSET2_FEC_FRAME_LOCK_ISET_DEFAULT              0x00000000

/* DS_0 :: IRQSET2 :: FEC_MPEG_LOCK_ISET [01:01] */
#define BCHP_DS_0_IRQSET2_FEC_MPEG_LOCK_ISET_MASK                  0x00000002
#define BCHP_DS_0_IRQSET2_FEC_MPEG_LOCK_ISET_SHIFT                 1
#define BCHP_DS_0_IRQSET2_FEC_MPEG_LOCK_ISET_DEFAULT               0x00000000

/* DS_0 :: IRQSET2 :: reserved1 [00:00] */
#define BCHP_DS_0_IRQSET2_reserved1_MASK                           0x00000001
#define BCHP_DS_0_IRQSET2_reserved1_SHIFT                          0

/***************************************************************************
 *IRQCLR2 - Clear Interrupt Status Register 2
 ***************************************************************************/
/* DS_0 :: IRQCLR2 :: reserved0 [31:05] */
#define BCHP_DS_0_IRQCLR2_reserved0_MASK                           0xffffffe0
#define BCHP_DS_0_IRQCLR2_reserved0_SHIFT                          5

/* DS_0 :: IRQCLR2 :: FBCNT1_ICLR [04:04] */
#define BCHP_DS_0_IRQCLR2_FBCNT1_ICLR_MASK                         0x00000010
#define BCHP_DS_0_IRQCLR2_FBCNT1_ICLR_SHIFT                        4
#define BCHP_DS_0_IRQCLR2_FBCNT1_ICLR_DEFAULT                      0x00000000

/* DS_0 :: IRQCLR2 :: FEC_NODE_LOCK_ICLR [03:03] */
#define BCHP_DS_0_IRQCLR2_FEC_NODE_LOCK_ICLR_MASK                  0x00000008
#define BCHP_DS_0_IRQCLR2_FEC_NODE_LOCK_ICLR_SHIFT                 3
#define BCHP_DS_0_IRQCLR2_FEC_NODE_LOCK_ICLR_DEFAULT               0x00000000

/* DS_0 :: IRQCLR2 :: FEC_FRAME_LOCK_ICLR [02:02] */
#define BCHP_DS_0_IRQCLR2_FEC_FRAME_LOCK_ICLR_MASK                 0x00000004
#define BCHP_DS_0_IRQCLR2_FEC_FRAME_LOCK_ICLR_SHIFT                2
#define BCHP_DS_0_IRQCLR2_FEC_FRAME_LOCK_ICLR_DEFAULT              0x00000000

/* DS_0 :: IRQCLR2 :: FEC_MPEG_LOCK_ICLR [01:01] */
#define BCHP_DS_0_IRQCLR2_FEC_MPEG_LOCK_ICLR_MASK                  0x00000002
#define BCHP_DS_0_IRQCLR2_FEC_MPEG_LOCK_ICLR_SHIFT                 1
#define BCHP_DS_0_IRQCLR2_FEC_MPEG_LOCK_ICLR_DEFAULT               0x00000000

/* DS_0 :: IRQCLR2 :: reserved1 [00:00] */
#define BCHP_DS_0_IRQCLR2_reserved1_MASK                           0x00000001
#define BCHP_DS_0_IRQCLR2_reserved1_SHIFT                          0

/***************************************************************************
 *IRQMSK2 - Interrupt Mask Register 2
 ***************************************************************************/
/* DS_0 :: IRQMSK2 :: reserved0 [31:05] */
#define BCHP_DS_0_IRQMSK2_reserved0_MASK                           0xffffffe0
#define BCHP_DS_0_IRQMSK2_reserved0_SHIFT                          5

/* DS_0 :: IRQMSK2 :: FBCNT1_IMSK [04:04] */
#define BCHP_DS_0_IRQMSK2_FBCNT1_IMSK_MASK                         0x00000010
#define BCHP_DS_0_IRQMSK2_FBCNT1_IMSK_SHIFT                        4
#define BCHP_DS_0_IRQMSK2_FBCNT1_IMSK_DEFAULT                      0x00000001

/* DS_0 :: IRQMSK2 :: FEC_NODE_LOCK_IMSK [03:03] */
#define BCHP_DS_0_IRQMSK2_FEC_NODE_LOCK_IMSK_MASK                  0x00000008
#define BCHP_DS_0_IRQMSK2_FEC_NODE_LOCK_IMSK_SHIFT                 3
#define BCHP_DS_0_IRQMSK2_FEC_NODE_LOCK_IMSK_DEFAULT               0x00000001

/* DS_0 :: IRQMSK2 :: FEC_FRAME_LOCK_IMSK [02:02] */
#define BCHP_DS_0_IRQMSK2_FEC_FRAME_LOCK_IMSK_MASK                 0x00000004
#define BCHP_DS_0_IRQMSK2_FEC_FRAME_LOCK_IMSK_SHIFT                2
#define BCHP_DS_0_IRQMSK2_FEC_FRAME_LOCK_IMSK_DEFAULT              0x00000001

/* DS_0 :: IRQMSK2 :: FEC_MPEG_LOCK_IMSK [01:01] */
#define BCHP_DS_0_IRQMSK2_FEC_MPEG_LOCK_IMSK_MASK                  0x00000002
#define BCHP_DS_0_IRQMSK2_FEC_MPEG_LOCK_IMSK_SHIFT                 1
#define BCHP_DS_0_IRQMSK2_FEC_MPEG_LOCK_IMSK_DEFAULT               0x00000001

/* DS_0 :: IRQMSK2 :: reserved1 [00:00] */
#define BCHP_DS_0_IRQMSK2_reserved1_MASK                           0x00000001
#define BCHP_DS_0_IRQMSK2_reserved1_SHIFT                          0

/***************************************************************************
 *IRQMSET2 - Set Interrupt Mask Register 2
 ***************************************************************************/
/* DS_0 :: IRQMSET2 :: reserved0 [31:05] */
#define BCHP_DS_0_IRQMSET2_reserved0_MASK                          0xffffffe0
#define BCHP_DS_0_IRQMSET2_reserved0_SHIFT                         5

/* DS_0 :: IRQMSET2 :: FBCNT1_IMSET [04:04] */
#define BCHP_DS_0_IRQMSET2_FBCNT1_IMSET_MASK                       0x00000010
#define BCHP_DS_0_IRQMSET2_FBCNT1_IMSET_SHIFT                      4
#define BCHP_DS_0_IRQMSET2_FBCNT1_IMSET_DEFAULT                    0x00000000

/* DS_0 :: IRQMSET2 :: FEC_NODE_LOCK_IMSET [03:03] */
#define BCHP_DS_0_IRQMSET2_FEC_NODE_LOCK_IMSET_MASK                0x00000008
#define BCHP_DS_0_IRQMSET2_FEC_NODE_LOCK_IMSET_SHIFT               3
#define BCHP_DS_0_IRQMSET2_FEC_NODE_LOCK_IMSET_DEFAULT             0x00000000

/* DS_0 :: IRQMSET2 :: FEC_FRAME_LOCK_IMSET [02:02] */
#define BCHP_DS_0_IRQMSET2_FEC_FRAME_LOCK_IMSET_MASK               0x00000004
#define BCHP_DS_0_IRQMSET2_FEC_FRAME_LOCK_IMSET_SHIFT              2
#define BCHP_DS_0_IRQMSET2_FEC_FRAME_LOCK_IMSET_DEFAULT            0x00000000

/* DS_0 :: IRQMSET2 :: FEC_MPEG_LOCK_IMSET [01:01] */
#define BCHP_DS_0_IRQMSET2_FEC_MPEG_LOCK_IMSET_MASK                0x00000002
#define BCHP_DS_0_IRQMSET2_FEC_MPEG_LOCK_IMSET_SHIFT               1
#define BCHP_DS_0_IRQMSET2_FEC_MPEG_LOCK_IMSET_DEFAULT             0x00000000

/* DS_0 :: IRQMSET2 :: reserved1 [00:00] */
#define BCHP_DS_0_IRQMSET2_reserved1_MASK                          0x00000001
#define BCHP_DS_0_IRQMSET2_reserved1_SHIFT                         0

/***************************************************************************
 *IRQMCLR2 - Clear Interrupt Mask Register 2
 ***************************************************************************/
/* DS_0 :: IRQMCLR2 :: reserved0 [31:05] */
#define BCHP_DS_0_IRQMCLR2_reserved0_MASK                          0xffffffe0
#define BCHP_DS_0_IRQMCLR2_reserved0_SHIFT                         5

/* DS_0 :: IRQMCLR2 :: FBCNT1_IMCLR [04:04] */
#define BCHP_DS_0_IRQMCLR2_FBCNT1_IMCLR_MASK                       0x00000010
#define BCHP_DS_0_IRQMCLR2_FBCNT1_IMCLR_SHIFT                      4
#define BCHP_DS_0_IRQMCLR2_FBCNT1_IMCLR_DEFAULT                    0x00000000

/* DS_0 :: IRQMCLR2 :: FEC_NODE_LOCK_IMCLR [03:03] */
#define BCHP_DS_0_IRQMCLR2_FEC_NODE_LOCK_IMCLR_MASK                0x00000008
#define BCHP_DS_0_IRQMCLR2_FEC_NODE_LOCK_IMCLR_SHIFT               3
#define BCHP_DS_0_IRQMCLR2_FEC_NODE_LOCK_IMCLR_DEFAULT             0x00000000

/* DS_0 :: IRQMCLR2 :: FEC_FRAME_LOCK_IMCLR [02:02] */
#define BCHP_DS_0_IRQMCLR2_FEC_FRAME_LOCK_IMCLR_MASK               0x00000004
#define BCHP_DS_0_IRQMCLR2_FEC_FRAME_LOCK_IMCLR_SHIFT              2
#define BCHP_DS_0_IRQMCLR2_FEC_FRAME_LOCK_IMCLR_DEFAULT            0x00000000

/* DS_0 :: IRQMCLR2 :: FEC_MPEG_LOCK_IMCLR [01:01] */
#define BCHP_DS_0_IRQMCLR2_FEC_MPEG_LOCK_IMCLR_MASK                0x00000002
#define BCHP_DS_0_IRQMCLR2_FEC_MPEG_LOCK_IMCLR_SHIFT               1
#define BCHP_DS_0_IRQMCLR2_FEC_MPEG_LOCK_IMCLR_DEFAULT             0x00000000

/* DS_0 :: IRQMCLR2 :: reserved1 [00:00] */
#define BCHP_DS_0_IRQMCLR2_reserved1_MASK                          0x00000001
#define BCHP_DS_0_IRQMCLR2_reserved1_SHIFT                         0

/***************************************************************************
 *STAT - Receiver Status Register
 ***************************************************************************/
/* DS_0 :: STAT :: reserved0 [31:16] */
#define BCHP_DS_0_STAT_reserved0_MASK                              0xffff0000
#define BCHP_DS_0_STAT_reserved0_SHIFT                             16

/* DS_0 :: STAT :: FEC_MON_LOCK [15:15] */
#define BCHP_DS_0_STAT_FEC_MON_LOCK_MASK                           0x00008000
#define BCHP_DS_0_STAT_FEC_MON_LOCK_SHIFT                          15
#define BCHP_DS_0_STAT_FEC_MON_LOCK_DEFAULT                        0x00000000

/* DS_0 :: STAT :: FEC_Node_LOCK [14:14] */
#define BCHP_DS_0_STAT_FEC_Node_LOCK_MASK                          0x00004000
#define BCHP_DS_0_STAT_FEC_Node_LOCK_SHIFT                         14
#define BCHP_DS_0_STAT_FEC_Node_LOCK_DEFAULT                       0x00000000

/* DS_0 :: STAT :: FEC_FRAME_LOCK [13:13] */
#define BCHP_DS_0_STAT_FEC_FRAME_LOCK_MASK                         0x00002000
#define BCHP_DS_0_STAT_FEC_FRAME_LOCK_SHIFT                        13
#define BCHP_DS_0_STAT_FEC_FRAME_LOCK_DEFAULT                      0x00000000

/* DS_0 :: STAT :: FEC_MPEGLOCK [12:12] */
#define BCHP_DS_0_STAT_FEC_MPEGLOCK_MASK                           0x00001000
#define BCHP_DS_0_STAT_FEC_MPEGLOCK_SHIFT                          12
#define BCHP_DS_0_STAT_FEC_MPEGLOCK_DEFAULT                        0x00000000

/* DS_0 :: STAT :: RST_FEC_N [11:11] */
#define BCHP_DS_0_STAT_RST_FEC_N_MASK                              0x00000800
#define BCHP_DS_0_STAT_RST_FEC_N_SHIFT                             11
#define BCHP_DS_0_STAT_RST_FEC_N_DEFAULT                           0x00000000

/* DS_0 :: STAT :: RST_DATA_N [10:10] */
#define BCHP_DS_0_STAT_RST_DATA_N_MASK                             0x00000400
#define BCHP_DS_0_STAT_RST_DATA_N_SHIFT                            10
#define BCHP_DS_0_STAT_RST_DATA_N_DEFAULT                          0x00000000

/* DS_0 :: STAT :: RST_CNTL_N [09:09] */
#define BCHP_DS_0_STAT_RST_CNTL_N_MASK                             0x00000200
#define BCHP_DS_0_STAT_RST_CNTL_N_SHIFT                            9
#define BCHP_DS_0_STAT_RST_CNTL_N_DEFAULT                          0x00000000

/* DS_0 :: STAT :: PLL_LOCK [08:08] */
#define BCHP_DS_0_STAT_PLL_LOCK_MASK                               0x00000100
#define BCHP_DS_0_STAT_PLL_LOCK_SHIFT                              8
#define BCHP_DS_0_STAT_PLL_LOCK_DEFAULT                            0x00000000

/* DS_0 :: STAT :: PSVALID [07:07] */
#define BCHP_DS_0_STAT_PSVALID_MASK                                0x00000080
#define BCHP_DS_0_STAT_PSVALID_SHIFT                               7
#define BCHP_DS_0_STAT_PSVALID_DEFAULT                             0x00000000

/* DS_0 :: STAT :: PSERR [06:06] */
#define BCHP_DS_0_STAT_PSERR_MASK                                  0x00000040
#define BCHP_DS_0_STAT_PSERR_SHIFT                                 6
#define BCHP_DS_0_STAT_PSERR_DEFAULT                               0x00000000

/* DS_0 :: STAT :: reserved_for_eco1 [05:02] */
#define BCHP_DS_0_STAT_reserved_for_eco1_MASK                      0x0000003c
#define BCHP_DS_0_STAT_reserved_for_eco1_SHIFT                     2
#define BCHP_DS_0_STAT_reserved_for_eco1_DEFAULT                   0x00000000

/* DS_0 :: STAT :: FEC_LOCK [01:01] */
#define BCHP_DS_0_STAT_FEC_LOCK_MASK                               0x00000002
#define BCHP_DS_0_STAT_FEC_LOCK_SHIFT                              1
#define BCHP_DS_0_STAT_FEC_LOCK_DEFAULT                            0x00000000

/* DS_0 :: STAT :: SNR_LOCK [00:00] */
#define BCHP_DS_0_STAT_SNR_LOCK_MASK                               0x00000001
#define BCHP_DS_0_STAT_SNR_LOCK_SHIFT                              0
#define BCHP_DS_0_STAT_SNR_LOCK_DEFAULT                            0x00000000

/***************************************************************************
 *RST - Global Reset Register
 ***************************************************************************/
/* DS_0 :: RST :: CS_SRAM [31:31] */
#define BCHP_DS_0_RST_CS_SRAM_MASK                                 0x80000000
#define BCHP_DS_0_RST_CS_SRAM_SHIFT                                31
#define BCHP_DS_0_RST_CS_SRAM_DEFAULT                              0x00000001

/* DS_0 :: RST :: reserved0 [30:21] */
#define BCHP_DS_0_RST_reserved0_MASK                               0x7fe00000
#define BCHP_DS_0_RST_reserved0_SHIFT                              21

/* DS_0 :: RST :: AGBRST_IR [20:20] */
#define BCHP_DS_0_RST_AGBRST_IR_MASK                               0x00100000
#define BCHP_DS_0_RST_AGBRST_IR_SHIFT                              20
#define BCHP_DS_0_RST_AGBRST_IR_DEFAULT                            0x00000000

/* DS_0 :: RST :: reserved1 [19:19] */
#define BCHP_DS_0_RST_reserved1_MASK                               0x00080000
#define BCHP_DS_0_RST_reserved1_SHIFT                              19

/* DS_0 :: RST :: AGBRST [18:18] */
#define BCHP_DS_0_RST_AGBRST_MASK                                  0x00040000
#define BCHP_DS_0_RST_AGBRST_SHIFT                                 18
#define BCHP_DS_0_RST_AGBRST_DEFAULT                               0x00000000

/* DS_0 :: RST :: HUMAGCRST [17:17] */
#define BCHP_DS_0_RST_HUMAGCRST_MASK                               0x00020000
#define BCHP_DS_0_RST_HUMAGCRST_SHIFT                              17
#define BCHP_DS_0_RST_HUMAGCRST_DEFAULT                            0x00000000

/* DS_0 :: RST :: IMCRST [16:16] */
#define BCHP_DS_0_RST_IMCRST_MASK                                  0x00010000
#define BCHP_DS_0_RST_IMCRST_SHIFT                                 16
#define BCHP_DS_0_RST_IMCRST_DEFAULT                               0x00000000

/* DS_0 :: RST :: FECRST [15:15] */
#define BCHP_DS_0_RST_FECRST_MASK                                  0x00008000
#define BCHP_DS_0_RST_FECRST_SHIFT                                 15
#define BCHP_DS_0_RST_FECRST_DEFAULT                               0x00000000

/* DS_0 :: RST :: reserved_for_eco2 [14:14] */
#define BCHP_DS_0_RST_reserved_for_eco2_MASK                       0x00004000
#define BCHP_DS_0_RST_reserved_for_eco2_SHIFT                      14
#define BCHP_DS_0_RST_reserved_for_eco2_DEFAULT                    0x00000000

/* DS_0 :: RST :: FFERST [13:13] */
#define BCHP_DS_0_RST_FFERST_MASK                                  0x00002000
#define BCHP_DS_0_RST_FFERST_SHIFT                                 13
#define BCHP_DS_0_RST_FFERST_DEFAULT                               0x00000000

/* DS_0 :: RST :: FBERST [12:12] */
#define BCHP_DS_0_RST_FBERST_MASK                                  0x00001000
#define BCHP_DS_0_RST_FBERST_SHIFT                                 12
#define BCHP_DS_0_RST_FBERST_DEFAULT                               0x00000000

/* DS_0 :: RST :: reserved3 [11:11] */
#define BCHP_DS_0_RST_reserved3_MASK                               0x00000800
#define BCHP_DS_0_RST_reserved3_SHIFT                              11

/* DS_0 :: RST :: SNRRST [10:10] */
#define BCHP_DS_0_RST_SNRRST_MASK                                  0x00000400
#define BCHP_DS_0_RST_SNRRST_SHIFT                                 10
#define BCHP_DS_0_RST_SNRRST_DEFAULT                               0x00000000

/* DS_0 :: RST :: reserved4 [09:08] */
#define BCHP_DS_0_RST_reserved4_MASK                               0x00000300
#define BCHP_DS_0_RST_reserved4_SHIFT                              8

/* DS_0 :: RST :: IDCRST [07:07] */
#define BCHP_DS_0_RST_IDCRST_MASK                                  0x00000080
#define BCHP_DS_0_RST_IDCRST_SHIFT                                 7
#define BCHP_DS_0_RST_IDCRST_DEFAULT                               0x00000000

/* DS_0 :: RST :: CFLRST [06:06] */
#define BCHP_DS_0_RST_CFLRST_MASK                                  0x00000040
#define BCHP_DS_0_RST_CFLRST_SHIFT                                 6
#define BCHP_DS_0_RST_CFLRST_DEFAULT                               0x00000000

/* DS_0 :: RST :: CPLRST [05:05] */
#define BCHP_DS_0_RST_CPLRST_MASK                                  0x00000020
#define BCHP_DS_0_RST_CPLRST_SHIFT                                 5
#define BCHP_DS_0_RST_CPLRST_DEFAULT                               0x00000000

/* DS_0 :: RST :: TLRST [04:04] */
#define BCHP_DS_0_RST_TLRST_MASK                                   0x00000010
#define BCHP_DS_0_RST_TLRST_SHIFT                                  4
#define BCHP_DS_0_RST_TLRST_DEFAULT                                0x00000000

/* DS_0 :: RST :: reserved_for_eco5 [03:01] */
#define BCHP_DS_0_RST_reserved_for_eco5_MASK                       0x0000000e
#define BCHP_DS_0_RST_reserved_for_eco5_SHIFT                      1
#define BCHP_DS_0_RST_reserved_for_eco5_DEFAULT                    0x00000000

/* DS_0 :: RST :: AGFRST [00:00] */
#define BCHP_DS_0_RST_AGFRST_MASK                                  0x00000001
#define BCHP_DS_0_RST_AGFRST_SHIFT                                 0
#define BCHP_DS_0_RST_AGFRST_DEFAULT                               0x00000000

/***************************************************************************
 *FRZ - Global Freeze Register
 ***************************************************************************/
/* DS_0 :: FRZ :: reserved0 [31:28] */
#define BCHP_DS_0_FRZ_reserved0_MASK                               0xf0000000
#define BCHP_DS_0_FRZ_reserved0_SHIFT                              28

/* DS_0 :: FRZ :: AGCBFRZ_IR [27:27] */
#define BCHP_DS_0_FRZ_AGCBFRZ_IR_MASK                              0x08000000
#define BCHP_DS_0_FRZ_AGCBFRZ_IR_SHIFT                             27
#define BCHP_DS_0_FRZ_AGCBFRZ_IR_DEFAULT                           0x00000001

/* DS_0 :: FRZ :: reserved1 [26:26] */
#define BCHP_DS_0_FRZ_reserved1_MASK                               0x04000000
#define BCHP_DS_0_FRZ_reserved1_SHIFT                              26

/* DS_0 :: FRZ :: HUMAGCFRZ [25:25] */
#define BCHP_DS_0_FRZ_HUMAGCFRZ_MASK                               0x02000000
#define BCHP_DS_0_FRZ_HUMAGCFRZ_SHIFT                              25
#define BCHP_DS_0_FRZ_HUMAGCFRZ_DEFAULT                            0x00000001

/* DS_0 :: FRZ :: IMCFRZ [24:24] */
#define BCHP_DS_0_FRZ_IMCFRZ_MASK                                  0x01000000
#define BCHP_DS_0_FRZ_IMCFRZ_SHIFT                                 24
#define BCHP_DS_0_FRZ_IMCFRZ_DEFAULT                               0x00000001

/* DS_0 :: FRZ :: reserved2 [23:23] */
#define BCHP_DS_0_FRZ_reserved2_MASK                               0x00800000
#define BCHP_DS_0_FRZ_reserved2_SHIFT                              23

/* DS_0 :: FRZ :: AGCBFRZ [22:22] */
#define BCHP_DS_0_FRZ_AGCBFRZ_MASK                                 0x00400000
#define BCHP_DS_0_FRZ_AGCBFRZ_SHIFT                                22
#define BCHP_DS_0_FRZ_AGCBFRZ_DEFAULT                              0x00000001

/* DS_0 :: FRZ :: DFEFRZ31_36 [21:21] */
#define BCHP_DS_0_FRZ_DFEFRZ31_36_MASK                             0x00200000
#define BCHP_DS_0_FRZ_DFEFRZ31_36_SHIFT                            21
#define BCHP_DS_0_FRZ_DFEFRZ31_36_DEFAULT                          0x00000001

/* DS_0 :: FRZ :: DFEFRZ25_30 [20:20] */
#define BCHP_DS_0_FRZ_DFEFRZ25_30_MASK                             0x00100000
#define BCHP_DS_0_FRZ_DFEFRZ25_30_SHIFT                            20
#define BCHP_DS_0_FRZ_DFEFRZ25_30_DEFAULT                          0x00000001

/* DS_0 :: FRZ :: DFEFRZ19_24 [19:19] */
#define BCHP_DS_0_FRZ_DFEFRZ19_24_MASK                             0x00080000
#define BCHP_DS_0_FRZ_DFEFRZ19_24_SHIFT                            19
#define BCHP_DS_0_FRZ_DFEFRZ19_24_DEFAULT                          0x00000001

/* DS_0 :: FRZ :: DFEFRZ13_18 [18:18] */
#define BCHP_DS_0_FRZ_DFEFRZ13_18_MASK                             0x00040000
#define BCHP_DS_0_FRZ_DFEFRZ13_18_SHIFT                            18
#define BCHP_DS_0_FRZ_DFEFRZ13_18_DEFAULT                          0x00000001

/* DS_0 :: FRZ :: DFEFRZ7_12 [17:17] */
#define BCHP_DS_0_FRZ_DFEFRZ7_12_MASK                              0x00020000
#define BCHP_DS_0_FRZ_DFEFRZ7_12_SHIFT                             17
#define BCHP_DS_0_FRZ_DFEFRZ7_12_DEFAULT                           0x00000001

/* DS_0 :: FRZ :: DFEFRZ1_6 [16:16] */
#define BCHP_DS_0_FRZ_DFEFRZ1_6_MASK                               0x00010000
#define BCHP_DS_0_FRZ_DFEFRZ1_6_SHIFT                              16
#define BCHP_DS_0_FRZ_DFEFRZ1_6_DEFAULT                            0x00000001

/* DS_0 :: FRZ :: FFEFRZ [15:15] */
#define BCHP_DS_0_FRZ_FFEFRZ_MASK                                  0x00008000
#define BCHP_DS_0_FRZ_FFEFRZ_SHIFT                                 15
#define BCHP_DS_0_FRZ_FFEFRZ_DEFAULT                               0x00000001

/* DS_0 :: FRZ :: FFRZMI [14:14] */
#define BCHP_DS_0_FRZ_FFRZMI_MASK                                  0x00004000
#define BCHP_DS_0_FRZ_FFRZMI_SHIFT                                 14
#define BCHP_DS_0_FRZ_FFRZMI_DEFAULT                               0x00000001

/* DS_0 :: FRZ :: FFRZMR [13:13] */
#define BCHP_DS_0_FRZ_FFRZMR_MASK                                  0x00002000
#define BCHP_DS_0_FRZ_FFRZMR_SHIFT                                 13
#define BCHP_DS_0_FRZ_FFRZMR_DEFAULT                               0x00000001

/* DS_0 :: FRZ :: reserved3 [12:11] */
#define BCHP_DS_0_FRZ_reserved3_MASK                               0x00001800
#define BCHP_DS_0_FRZ_reserved3_SHIFT                              11

/* DS_0 :: FRZ :: CFLFRZ [10:10] */
#define BCHP_DS_0_FRZ_CFLFRZ_MASK                                  0x00000400
#define BCHP_DS_0_FRZ_CFLFRZ_SHIFT                                 10
#define BCHP_DS_0_FRZ_CFLFRZ_DEFAULT                               0x00000001

/* DS_0 :: FRZ :: CPLFRZ [09:09] */
#define BCHP_DS_0_FRZ_CPLFRZ_MASK                                  0x00000200
#define BCHP_DS_0_FRZ_CPLFRZ_SHIFT                                 9
#define BCHP_DS_0_FRZ_CPLFRZ_DEFAULT                               0x00000001

/* DS_0 :: FRZ :: TLFRZ [08:08] */
#define BCHP_DS_0_FRZ_TLFRZ_MASK                                   0x00000100
#define BCHP_DS_0_FRZ_TLFRZ_SHIFT                                  8
#define BCHP_DS_0_FRZ_TLFRZ_DEFAULT                                0x00000001

/* DS_0 :: FRZ :: reserved_for_eco4 [07:04] */
#define BCHP_DS_0_FRZ_reserved_for_eco4_MASK                       0x000000f0
#define BCHP_DS_0_FRZ_reserved_for_eco4_SHIFT                      4
#define BCHP_DS_0_FRZ_reserved_for_eco4_DEFAULT                    0x00000000

/* DS_0 :: FRZ :: DDFSFRZ [03:03] */
#define BCHP_DS_0_FRZ_DDFSFRZ_MASK                                 0x00000008
#define BCHP_DS_0_FRZ_DDFSFRZ_SHIFT                                3
#define BCHP_DS_0_FRZ_DDFSFRZ_DEFAULT                              0x00000001

/* DS_0 :: FRZ :: reserved5 [02:02] */
#define BCHP_DS_0_FRZ_reserved5_MASK                               0x00000004
#define BCHP_DS_0_FRZ_reserved5_SHIFT                              2

/* DS_0 :: FRZ :: AGFFRZ [01:01] */
#define BCHP_DS_0_FRZ_AGFFRZ_MASK                                  0x00000002
#define BCHP_DS_0_FRZ_AGFFRZ_SHIFT                                 1
#define BCHP_DS_0_FRZ_AGFFRZ_DEFAULT                               0x00000001

/* DS_0 :: FRZ :: IFDCFRZ [00:00] */
#define BCHP_DS_0_FRZ_IFDCFRZ_MASK                                 0x00000001
#define BCHP_DS_0_FRZ_IFDCFRZ_SHIFT                                0
#define BCHP_DS_0_FRZ_IFDCFRZ_DEFAULT                              0x00000001

/***************************************************************************
 *CLK - Clock Generation Control Register
 ***************************************************************************/
/* DS_0 :: CLK :: reserved0 [31:26] */
#define BCHP_DS_0_CLK_reserved0_MASK                               0xfc000000
#define BCHP_DS_0_CLK_reserved0_SHIFT                              26

/* DS_0 :: CLK :: PNRST [25:25] */
#define BCHP_DS_0_CLK_PNRST_MASK                                   0x02000000
#define BCHP_DS_0_CLK_PNRST_SHIFT                                  25
#define BCHP_DS_0_CLK_PNRST_DEFAULT                                0x00000000

/* DS_0 :: CLK :: reserved1 [24:23] */
#define BCHP_DS_0_CLK_reserved1_MASK                               0x01800000
#define BCHP_DS_0_CLK_reserved1_SHIFT                              23

/* DS_0 :: CLK :: TP_DECIM [22:21] */
#define BCHP_DS_0_CLK_TP_DECIM_MASK                                0x00600000
#define BCHP_DS_0_CLK_TP_DECIM_SHIFT                               21
#define BCHP_DS_0_CLK_TP_DECIM_DEFAULT                             0x00000000

/* DS_0 :: CLK :: reserved2 [20:20] */
#define BCHP_DS_0_CLK_reserved2_MASK                               0x00100000
#define BCHP_DS_0_CLK_reserved2_SHIFT                              20

/* DS_0 :: CLK :: TP_PHASE [19:17] */
#define BCHP_DS_0_CLK_TP_PHASE_MASK                                0x000e0000
#define BCHP_DS_0_CLK_TP_PHASE_SHIFT                               17
#define BCHP_DS_0_CLK_TP_PHASE_DEFAULT                             0x00000000

/* DS_0 :: CLK :: TP_FINE_PHASE [16:16] */
#define BCHP_DS_0_CLK_TP_FINE_PHASE_MASK                           0x00010000
#define BCHP_DS_0_CLK_TP_FINE_PHASE_SHIFT                          16
#define BCHP_DS_0_CLK_TP_FINE_PHASE_DEFAULT                        0x00000000

/* DS_0 :: CLK :: reserved_for_eco3 [15:11] */
#define BCHP_DS_0_CLK_reserved_for_eco3_MASK                       0x0000f800
#define BCHP_DS_0_CLK_reserved_for_eco3_SHIFT                      11
#define BCHP_DS_0_CLK_reserved_for_eco3_DEFAULT                    0x00000000

/* DS_0 :: CLK :: PSCKEN [10:10] */
#define BCHP_DS_0_CLK_PSCKEN_MASK                                  0x00000400
#define BCHP_DS_0_CLK_PSCKEN_SHIFT                                 10
#define BCHP_DS_0_CLK_PSCKEN_DEFAULT                               0x00000000

/* DS_0 :: CLK :: reserved4 [09:03] */
#define BCHP_DS_0_CLK_reserved4_MASK                               0x000003f8
#define BCHP_DS_0_CLK_reserved4_SHIFT                              3

/* DS_0 :: CLK :: MU_PHASE [02:00] */
#define BCHP_DS_0_CLK_MU_PHASE_MASK                                0x00000007
#define BCHP_DS_0_CLK_MU_PHASE_SHIFT                               0
#define BCHP_DS_0_CLK_MU_PHASE_DEFAULT                             0x00000000

/***************************************************************************
 *NCOU - NCO Instantaneous Value (Upper)
 ***************************************************************************/
/* DS_0 :: NCOU :: reserved0 [31:30] */
#define BCHP_DS_0_NCOU_reserved0_MASK                              0xc0000000
#define BCHP_DS_0_NCOU_reserved0_SHIFT                             30

/* DS_0 :: NCOU :: NCOVALU [29:00] */
#define BCHP_DS_0_NCOU_NCOVALU_MASK                                0x3fffffff
#define BCHP_DS_0_NCOU_NCOVALU_SHIFT                               0
#define BCHP_DS_0_NCOU_NCOVALU_DEFAULT                             0x00000000

/***************************************************************************
 *NCOL - NCO Instantaneous Value (Lower)
 ***************************************************************************/
/* DS_0 :: NCOL :: NCOVALL [31:24] */
#define BCHP_DS_0_NCOL_NCOVALL_MASK                                0xff000000
#define BCHP_DS_0_NCOL_NCOVALL_SHIFT                               24
#define BCHP_DS_0_NCOL_NCOVALL_DEFAULT                             0x00000000

/* DS_0 :: NCOL :: reserved0 [23:00] */
#define BCHP_DS_0_NCOL_reserved0_MASK                              0x00ffffff
#define BCHP_DS_0_NCOL_reserved0_SHIFT                             0

/***************************************************************************
 *FECIN_NCON - FEC Clock Counter Numerator Value
 ***************************************************************************/
/* DS_0 :: FECIN_NCON :: reserved0 [31:25] */
#define BCHP_DS_0_FECIN_NCON_reserved0_MASK                        0xfe000000
#define BCHP_DS_0_FECIN_NCON_reserved0_SHIFT                       25

/* DS_0 :: FECIN_NCON :: FECCLKCNTN [24:08] */
#define BCHP_DS_0_FECIN_NCON_FECCLKCNTN_MASK                       0x01ffff00
#define BCHP_DS_0_FECIN_NCON_FECCLKCNTN_SHIFT                      8
#define BCHP_DS_0_FECIN_NCON_FECCLKCNTN_DEFAULT                    0x00003db7

/* DS_0 :: FECIN_NCON :: reserved1 [07:00] */
#define BCHP_DS_0_FECIN_NCON_reserved1_MASK                        0x000000ff
#define BCHP_DS_0_FECIN_NCON_reserved1_SHIFT                       0

/***************************************************************************
 *FECIN_NCODL - FEC Clock Counter Delta Value
 ***************************************************************************/
/* DS_0 :: FECIN_NCODL :: reserved0 [31:25] */
#define BCHP_DS_0_FECIN_NCODL_reserved0_MASK                       0xfe000000
#define BCHP_DS_0_FECIN_NCODL_reserved0_SHIFT                      25

/* DS_0 :: FECIN_NCODL :: FECCLKCNTD [24:08] */
#define BCHP_DS_0_FECIN_NCODL_FECCLKCNTD_MASK                      0x01ffff00
#define BCHP_DS_0_FECIN_NCODL_FECCLKCNTD_SHIFT                     8
#define BCHP_DS_0_FECIN_NCODL_FECCLKCNTD_DEFAULT                   0x00001343

/* DS_0 :: FECIN_NCODL :: reserved1 [07:00] */
#define BCHP_DS_0_FECIN_NCODL_reserved1_MASK                       0x000000ff
#define BCHP_DS_0_FECIN_NCODL_reserved1_SHIFT                      0

/***************************************************************************
 *FECOUT_NCON - OI Clock Rate Numerator
 ***************************************************************************/
/* DS_0 :: FECOUT_NCON :: reserved0 [31:24] */
#define BCHP_DS_0_FECOUT_NCON_reserved0_MASK                       0xff000000
#define BCHP_DS_0_FECOUT_NCON_reserved0_SHIFT                      24

/* DS_0 :: FECOUT_NCON :: FECOUT_NCON [23:00] */
#define BCHP_DS_0_FECOUT_NCON_FECOUT_NCON_MASK                     0x00ffffff
#define BCHP_DS_0_FECOUT_NCON_FECOUT_NCON_SHIFT                    0
#define BCHP_DS_0_FECOUT_NCON_FECOUT_NCON_DEFAULT                  0x0000026d

/***************************************************************************
 *FECOUT_NCODL - OI Clock Rate Delta
 ***************************************************************************/
/* DS_0 :: FECOUT_NCODL :: reserved0 [31:24] */
#define BCHP_DS_0_FECOUT_NCODL_reserved0_MASK                      0xff000000
#define BCHP_DS_0_FECOUT_NCODL_reserved0_SHIFT                     24

/* DS_0 :: FECOUT_NCODL :: FECOUT_NCODL [23:00] */
#define BCHP_DS_0_FECOUT_NCODL_FECOUT_NCODL_MASK                   0x00ffffff
#define BCHP_DS_0_FECOUT_NCODL_FECOUT_NCODL_SHIFT                  0
#define BCHP_DS_0_FECOUT_NCODL_FECOUT_NCODL_DEFAULT                0x00000277

/***************************************************************************
 *US_FCW_DWELL - Upstream Frequency Control Word Dwell-count register
 ***************************************************************************/
/* DS_0 :: US_FCW_DWELL :: reserved0 [31:12] */
#define BCHP_DS_0_US_FCW_DWELL_reserved0_MASK                      0xfffff000
#define BCHP_DS_0_US_FCW_DWELL_reserved0_SHIFT                     12

/* DS_0 :: US_FCW_DWELL :: US_FCW_DWELL_VAL [11:00] */
#define BCHP_DS_0_US_FCW_DWELL_US_FCW_DWELL_VAL_MASK               0x00000fff
#define BCHP_DS_0_US_FCW_DWELL_US_FCW_DWELL_VAL_SHIFT              0

/***************************************************************************
 *ICB_CTL - Internal Configuration Bus Control and Status
 ***************************************************************************/
/* DS_0 :: ICB_CTL :: reserved_for_eco0 [31:04] */
#define BCHP_DS_0_ICB_CTL_reserved_for_eco0_MASK                   0xfffffff0
#define BCHP_DS_0_ICB_CTL_reserved_for_eco0_SHIFT                  4
#define BCHP_DS_0_ICB_CTL_reserved_for_eco0_DEFAULT                0x00000000

/* DS_0 :: ICB_CTL :: ICB_TIMEOUT [03:01] */
#define BCHP_DS_0_ICB_CTL_ICB_TIMEOUT_MASK                         0x0000000e
#define BCHP_DS_0_ICB_CTL_ICB_TIMEOUT_SHIFT                        1
#define BCHP_DS_0_ICB_CTL_ICB_TIMEOUT_DEFAULT                      0x00000005

/* DS_0 :: ICB_CTL :: BUS_ERR_EN [00:00] */
#define BCHP_DS_0_ICB_CTL_BUS_ERR_EN_MASK                          0x00000001
#define BCHP_DS_0_ICB_CTL_BUS_ERR_EN_SHIFT                         0
#define BCHP_DS_0_ICB_CTL_BUS_ERR_EN_DEFAULT                       0x00000001

/***************************************************************************
 *AGCB - Digital AGCB Control Register
 ***************************************************************************/
/* DS_0 :: AGCB :: AGCBTHRESH [31:16] */
#define BCHP_DS_0_AGCB_AGCBTHRESH_MASK                             0xffff0000
#define BCHP_DS_0_AGCB_AGCBTHRESH_SHIFT                            16
#define BCHP_DS_0_AGCB_AGCBTHRESH_DEFAULT                          0x00002000

/* DS_0 :: AGCB :: reserved0 [15:13] */
#define BCHP_DS_0_AGCB_reserved0_MASK                              0x0000e000
#define BCHP_DS_0_AGCB_reserved0_SHIFT                             13

/* DS_0 :: AGCB :: AGCBBW [12:08] */
#define BCHP_DS_0_AGCB_AGCBBW_MASK                                 0x00001f00
#define BCHP_DS_0_AGCB_AGCBBW_SHIFT                                8
#define BCHP_DS_0_AGCB_AGCBBW_DEFAULT                              0x0000000d

/* DS_0 :: AGCB :: reserved1 [07:01] */
#define BCHP_DS_0_AGCB_reserved1_MASK                              0x000000fe
#define BCHP_DS_0_AGCB_reserved1_SHIFT                             1

/* DS_0 :: AGCB :: AGCBRST [00:00] */
#define BCHP_DS_0_AGCB_AGCBRST_MASK                                0x00000001
#define BCHP_DS_0_AGCB_AGCBRST_SHIFT                               0
#define BCHP_DS_0_AGCB_AGCBRST_DEFAULT                             0x00000000

/***************************************************************************
 *AGCBI - Digital AGCB Gain Integrator Value
 ***************************************************************************/
/* DS_0 :: AGCBI :: AGCBVAL [31:00] */
#define BCHP_DS_0_AGCBI_AGCBVAL_MASK                               0xffffffff
#define BCHP_DS_0_AGCBI_AGCBVAL_SHIFT                              0
#define BCHP_DS_0_AGCBI_AGCBVAL_DEFAULT                            0x04000000

/***************************************************************************
 *AGCBLI - Digital AGCB Power Leaky Integrator Value
 ***************************************************************************/
/* DS_0 :: AGCBLI :: reserved0 [31:16] */
#define BCHP_DS_0_AGCBLI_reserved0_MASK                            0xffff0000
#define BCHP_DS_0_AGCBLI_reserved0_SHIFT                           16

/* DS_0 :: AGCBLI :: AGCBLVAL [15:00] */
#define BCHP_DS_0_AGCBLI_AGCBLVAL_MASK                             0x0000ffff
#define BCHP_DS_0_AGCBLI_AGCBLVAL_SHIFT                            0
#define BCHP_DS_0_AGCBLI_AGCBLVAL_DEFAULT                          0x00000000

/***************************************************************************
 *AGCB_IR - Digital AGCB Control Register for IMC path
 ***************************************************************************/
/* DS_0 :: AGCB_IR :: AGCBTHRESH [31:16] */
#define BCHP_DS_0_AGCB_IR_AGCBTHRESH_MASK                          0xffff0000
#define BCHP_DS_0_AGCB_IR_AGCBTHRESH_SHIFT                         16
#define BCHP_DS_0_AGCB_IR_AGCBTHRESH_DEFAULT                       0x00002000

/* DS_0 :: AGCB_IR :: reserved0 [15:13] */
#define BCHP_DS_0_AGCB_IR_reserved0_MASK                           0x0000e000
#define BCHP_DS_0_AGCB_IR_reserved0_SHIFT                          13

/* DS_0 :: AGCB_IR :: AGCBBW [12:08] */
#define BCHP_DS_0_AGCB_IR_AGCBBW_MASK                              0x00001f00
#define BCHP_DS_0_AGCB_IR_AGCBBW_SHIFT                             8
#define BCHP_DS_0_AGCB_IR_AGCBBW_DEFAULT                           0x0000000d

/* DS_0 :: AGCB_IR :: reserved1 [07:01] */
#define BCHP_DS_0_AGCB_IR_reserved1_MASK                           0x000000fe
#define BCHP_DS_0_AGCB_IR_reserved1_SHIFT                          1

/* DS_0 :: AGCB_IR :: AGCBRST [00:00] */
#define BCHP_DS_0_AGCB_IR_AGCBRST_MASK                             0x00000001
#define BCHP_DS_0_AGCB_IR_AGCBRST_SHIFT                            0
#define BCHP_DS_0_AGCB_IR_AGCBRST_DEFAULT                          0x00000000

/***************************************************************************
 *AGCBI_IR - Digital AGCB GAIN Integrator Value for IMC path
 ***************************************************************************/
/* DS_0 :: AGCBI_IR :: AGCBVAL [31:00] */
#define BCHP_DS_0_AGCBI_IR_AGCBVAL_MASK                            0xffffffff
#define BCHP_DS_0_AGCBI_IR_AGCBVAL_SHIFT                           0
#define BCHP_DS_0_AGCBI_IR_AGCBVAL_DEFAULT                         0x04000000

/***************************************************************************
 *AGCBLI_IR - Digital AGCB Power Leaky Integrator Value for IMC path
 ***************************************************************************/
/* DS_0 :: AGCBLI_IR :: reserved0 [31:16] */
#define BCHP_DS_0_AGCBLI_IR_reserved0_MASK                         0xffff0000
#define BCHP_DS_0_AGCBLI_IR_reserved0_SHIFT                        16

/* DS_0 :: AGCBLI_IR :: AGCBLVAL [15:00] */
#define BCHP_DS_0_AGCBLI_IR_AGCBLVAL_MASK                          0x0000ffff
#define BCHP_DS_0_AGCBLI_IR_AGCBLVAL_SHIFT                         0
#define BCHP_DS_0_AGCBLI_IR_AGCBLVAL_DEFAULT                       0x00000000

/***************************************************************************
 *CFL - Carrier Frequency Loop Control Register
 ***************************************************************************/
/* DS_0 :: CFL :: reserved0 [31:02] */
#define BCHP_DS_0_CFL_reserved0_MASK                               0xfffffffc
#define BCHP_DS_0_CFL_reserved0_SHIFT                              2

/* DS_0 :: CFL :: DDFSFRZ [01:01] */
#define BCHP_DS_0_CFL_DDFSFRZ_MASK                                 0x00000002
#define BCHP_DS_0_CFL_DDFSFRZ_SHIFT                                1
#define BCHP_DS_0_CFL_DDFSFRZ_DEFAULT                              0x00000000

/* DS_0 :: CFL :: CFLRST [00:00] */
#define BCHP_DS_0_CFL_CFLRST_MASK                                  0x00000001
#define BCHP_DS_0_CFL_CFLRST_SHIFT                                 0
#define BCHP_DS_0_CFL_CFLRST_DEFAULT                               0x00000000

/***************************************************************************
 *CFLC - Carrier Frequency Loop Coefficient Control Register
 ***************************************************************************/
/* DS_0 :: CFLC :: reserved0 [31:18] */
#define BCHP_DS_0_CFLC_reserved0_MASK                              0xfffc0000
#define BCHP_DS_0_CFLC_reserved0_SHIFT                             18

/* DS_0 :: CFLC :: CFLPDSEL [17:16] */
#define BCHP_DS_0_CFLC_CFLPDSEL_MASK                               0x00030000
#define BCHP_DS_0_CFLC_CFLPDSEL_SHIFT                              16
#define BCHP_DS_0_CFLC_CFLPDSEL_DEFAULT                            0x00000000

/* DS_0 :: CFLC :: reserved1 [15:14] */
#define BCHP_DS_0_CFLC_reserved1_MASK                              0x0000c000
#define BCHP_DS_0_CFLC_reserved1_SHIFT                             14

/* DS_0 :: CFLC :: CFLLCOEFF_SIGN [13:13] */
#define BCHP_DS_0_CFLC_CFLLCOEFF_SIGN_MASK                         0x00002000
#define BCHP_DS_0_CFLC_CFLLCOEFF_SIGN_SHIFT                        13
#define BCHP_DS_0_CFLC_CFLLCOEFF_SIGN_DEFAULT                      0x00000000

/* DS_0 :: CFLC :: CFLLCOEFF [12:08] */
#define BCHP_DS_0_CFLC_CFLLCOEFF_MASK                              0x00001f00
#define BCHP_DS_0_CFLC_CFLLCOEFF_SHIFT                             8
#define BCHP_DS_0_CFLC_CFLLCOEFF_DEFAULT                           0x00000000

/* DS_0 :: CFLC :: reserved2 [07:06] */
#define BCHP_DS_0_CFLC_reserved2_MASK                              0x000000c0
#define BCHP_DS_0_CFLC_reserved2_SHIFT                             6

/* DS_0 :: CFLC :: CFLICOEFF_SIGN [05:05] */
#define BCHP_DS_0_CFLC_CFLICOEFF_SIGN_MASK                         0x00000020
#define BCHP_DS_0_CFLC_CFLICOEFF_SIGN_SHIFT                        5
#define BCHP_DS_0_CFLC_CFLICOEFF_SIGN_DEFAULT                      0x00000000

/* DS_0 :: CFLC :: CFLICOEFF [04:00] */
#define BCHP_DS_0_CFLC_CFLICOEFF_MASK                              0x0000001f
#define BCHP_DS_0_CFLC_CFLICOEFF_SHIFT                             0
#define BCHP_DS_0_CFLC_CFLICOEFF_DEFAULT                           0x00000000

/***************************************************************************
 *CFLI - Carrier Frequency Loop Integrator Value
 ***************************************************************************/
/* DS_0 :: CFLI :: CFLVAL [31:00] */
#define BCHP_DS_0_CFLI_CFLVAL_MASK                                 0xffffffff
#define BCHP_DS_0_CFLI_CFLVAL_SHIFT                                0
#define BCHP_DS_0_CFLI_CFLVAL_DEFAULT                              0x00000000

/***************************************************************************
 *CFLFOS - Carrier Frequency Loop Frequency Offset Control Register
 ***************************************************************************/
/* DS_0 :: CFLFOS :: reserved0 [31:16] */
#define BCHP_DS_0_CFLFOS_reserved0_MASK                            0xffff0000
#define BCHP_DS_0_CFLFOS_reserved0_SHIFT                           16

/* DS_0 :: CFLFOS :: CFLOFFSET [15:00] */
#define BCHP_DS_0_CFLFOS_CFLOFFSET_MASK                            0x0000ffff
#define BCHP_DS_0_CFLFOS_CFLOFFSET_SHIFT                           0
#define BCHP_DS_0_CFLFOS_CFLOFFSET_DEFAULT                         0x00000000

/***************************************************************************
 *TL - Timing Loop Control Register
 ***************************************************************************/
/* DS_0 :: TL :: reserved0 [31:19] */
#define BCHP_DS_0_TL_reserved0_MASK                                0xfff80000
#define BCHP_DS_0_TL_reserved0_SHIFT                               19

/* DS_0 :: TL :: TLGAIN [18:16] */
#define BCHP_DS_0_TL_TLGAIN_MASK                                   0x00070000
#define BCHP_DS_0_TL_TLGAIN_SHIFT                                  16
#define BCHP_DS_0_TL_TLGAIN_DEFAULT                                0x00000002

/* DS_0 :: TL :: reserved1 [15:15] */
#define BCHP_DS_0_TL_reserved1_MASK                                0x00008000
#define BCHP_DS_0_TL_reserved1_SHIFT                               15

/* DS_0 :: TL :: TLBBPDSEL [14:12] */
#define BCHP_DS_0_TL_TLBBPDSEL_MASK                                0x00007000
#define BCHP_DS_0_TL_TLBBPDSEL_SHIFT                               12
#define BCHP_DS_0_TL_TLBBPDSEL_DEFAULT                             0x00000004

/* DS_0 :: TL :: TT_IQ_DLY [11:11] */
#define BCHP_DS_0_TL_TT_IQ_DLY_MASK                                0x00000800
#define BCHP_DS_0_TL_TT_IQ_DLY_SHIFT                               11
#define BCHP_DS_0_TL_TT_IQ_DLY_DEFAULT                             0x00000000

/* DS_0 :: TL :: TT_I_DLY [10:10] */
#define BCHP_DS_0_TL_TT_I_DLY_MASK                                 0x00000400
#define BCHP_DS_0_TL_TT_I_DLY_SHIFT                                10
#define BCHP_DS_0_TL_TT_I_DLY_DEFAULT                              0x00000000

/* DS_0 :: TL :: LFPLT [09:09] */
#define BCHP_DS_0_TL_LFPLT_MASK                                    0x00000200
#define BCHP_DS_0_TL_LFPLT_SHIFT                                   9
#define BCHP_DS_0_TL_LFPLT_DEFAULT                                 0x00000000

/* DS_0 :: TL :: CFILT_BYP [08:08] */
#define BCHP_DS_0_TL_CFILT_BYP_MASK                                0x00000100
#define BCHP_DS_0_TL_CFILT_BYP_SHIFT                               8
#define BCHP_DS_0_TL_CFILT_BYP_DEFAULT                             0x00000000

/* DS_0 :: TL :: FOI_BYP [07:07] */
#define BCHP_DS_0_TL_FOI_BYP_MASK                                  0x00000080
#define BCHP_DS_0_TL_FOI_BYP_SHIFT                                 7
#define BCHP_DS_0_TL_FOI_BYP_DEFAULT                               0x00000000

/* DS_0 :: TL :: reserved2 [06:06] */
#define BCHP_DS_0_TL_reserved2_MASK                                0x00000040
#define BCHP_DS_0_TL_reserved2_SHIFT                               6

/* DS_0 :: TL :: TLTTPDSEL [05:04] */
#define BCHP_DS_0_TL_TLTTPDSEL_MASK                                0x00000030
#define BCHP_DS_0_TL_TLTTPDSEL_SHIFT                               4
#define BCHP_DS_0_TL_TLTTPDSEL_DEFAULT                             0x00000000

/* DS_0 :: TL :: TLBAUDEN [03:03] */
#define BCHP_DS_0_TL_TLBAUDEN_MASK                                 0x00000008
#define BCHP_DS_0_TL_TLBAUDEN_SHIFT                                3
#define BCHP_DS_0_TL_TLBAUDEN_DEFAULT                              0x00000000

/* DS_0 :: TL :: reserved3 [02:02] */
#define BCHP_DS_0_TL_reserved3_MASK                                0x00000004
#define BCHP_DS_0_TL_reserved3_SHIFT                               2

/* DS_0 :: TL :: TLBYP [01:01] */
#define BCHP_DS_0_TL_TLBYP_MASK                                    0x00000002
#define BCHP_DS_0_TL_TLBYP_SHIFT                                   1
#define BCHP_DS_0_TL_TLBYP_DEFAULT                                 0x00000000

/* DS_0 :: TL :: TLRST [00:00] */
#define BCHP_DS_0_TL_TLRST_MASK                                    0x00000001
#define BCHP_DS_0_TL_TLRST_SHIFT                                   0
#define BCHP_DS_0_TL_TLRST_DEFAULT                                 0x00000000

/***************************************************************************
 *TLC - Timing Loop Coefficient Control Register
 ***************************************************************************/
/* DS_0 :: TLC :: reserved0 [31:23] */
#define BCHP_DS_0_TLC_reserved0_MASK                               0xff800000
#define BCHP_DS_0_TLC_reserved0_SHIFT                              23

/* DS_0 :: TLC :: FOI_SEL [22:22] */
#define BCHP_DS_0_TLC_FOI_SEL_MASK                                 0x00400000
#define BCHP_DS_0_TLC_FOI_SEL_SHIFT                                22
#define BCHP_DS_0_TLC_FOI_SEL_DEFAULT                              0x00000000

/* DS_0 :: TLC :: TLBBPDGAIN [21:19] */
#define BCHP_DS_0_TLC_TLBBPDGAIN_MASK                              0x00380000
#define BCHP_DS_0_TLC_TLBBPDGAIN_SHIFT                             19
#define BCHP_DS_0_TLC_TLBBPDGAIN_DEFAULT                           0x00000000

/* DS_0 :: TLC :: TLPDSEL [18:17] */
#define BCHP_DS_0_TLC_TLPDSEL_MASK                                 0x00060000
#define BCHP_DS_0_TLC_TLPDSEL_SHIFT                                17
#define BCHP_DS_0_TLC_TLPDSEL_DEFAULT                              0x00000000

/* DS_0 :: TLC :: TLLFOUTGAIN [16:16] */
#define BCHP_DS_0_TLC_TLLFOUTGAIN_MASK                             0x00010000
#define BCHP_DS_0_TLC_TLLFOUTGAIN_SHIFT                            16
#define BCHP_DS_0_TLC_TLLFOUTGAIN_DEFAULT                          0x00000000

/* DS_0 :: TLC :: reserved1 [15:14] */
#define BCHP_DS_0_TLC_reserved1_MASK                               0x0000c000
#define BCHP_DS_0_TLC_reserved1_SHIFT                              14

/* DS_0 :: TLC :: TLLCOEFF_SIGN [13:13] */
#define BCHP_DS_0_TLC_TLLCOEFF_SIGN_MASK                           0x00002000
#define BCHP_DS_0_TLC_TLLCOEFF_SIGN_SHIFT                          13
#define BCHP_DS_0_TLC_TLLCOEFF_SIGN_DEFAULT                        0x00000000

/* DS_0 :: TLC :: TLLCOEFF [12:08] */
#define BCHP_DS_0_TLC_TLLCOEFF_MASK                                0x00001f00
#define BCHP_DS_0_TLC_TLLCOEFF_SHIFT                               8
#define BCHP_DS_0_TLC_TLLCOEFF_DEFAULT                             0x00000000

/* DS_0 :: TLC :: reserved2 [07:06] */
#define BCHP_DS_0_TLC_reserved2_MASK                               0x000000c0
#define BCHP_DS_0_TLC_reserved2_SHIFT                              6

/* DS_0 :: TLC :: TLICOEFF_SIGN [05:05] */
#define BCHP_DS_0_TLC_TLICOEFF_SIGN_MASK                           0x00000020
#define BCHP_DS_0_TLC_TLICOEFF_SIGN_SHIFT                          5
#define BCHP_DS_0_TLC_TLICOEFF_SIGN_DEFAULT                        0x00000000

/* DS_0 :: TLC :: TLICOEFF [04:00] */
#define BCHP_DS_0_TLC_TLICOEFF_MASK                                0x0000001f
#define BCHP_DS_0_TLC_TLICOEFF_SHIFT                               0
#define BCHP_DS_0_TLC_TLICOEFF_DEFAULT                             0x00000000

/***************************************************************************
 *TLI - Timing Loop Integrator Value
 ***************************************************************************/
/* DS_0 :: TLI :: TLVAL [31:00] */
#define BCHP_DS_0_TLI_TLVAL_MASK                                   0xffffffff
#define BCHP_DS_0_TLI_TLVAL_SHIFT                                  0
#define BCHP_DS_0_TLI_TLVAL_DEFAULT                                0x00000000

/***************************************************************************
 *TLFOS - Timing Loop Phase Offset Control Register
 ***************************************************************************/
/* DS_0 :: TLFOS :: reserved0 [31:24] */
#define BCHP_DS_0_TLFOS_reserved0_MASK                             0xff000000
#define BCHP_DS_0_TLFOS_reserved0_SHIFT                            24

/* DS_0 :: TLFOS :: TLOFFSET [23:00] */
#define BCHP_DS_0_TLFOS_TLOFFSET_MASK                              0x00ffffff
#define BCHP_DS_0_TLFOS_TLOFFSET_SHIFT                             0
#define BCHP_DS_0_TLFOS_TLOFFSET_DEFAULT                           0x00800000

/***************************************************************************
 *PERF - Performance Monitoring Control/Status Register
 ***************************************************************************/
/* DS_0 :: PERF :: QAMSTS [31:31] */
#define BCHP_DS_0_PERF_QAMSTS_MASK                                 0x80000000
#define BCHP_DS_0_PERF_QAMSTS_SHIFT                                31
#define BCHP_DS_0_PERF_QAMSTS_DEFAULT                              0x00000000

/* DS_0 :: PERF :: FL_M [30:30] */
#define BCHP_DS_0_PERF_FL_M_MASK                                   0x40000000
#define BCHP_DS_0_PERF_FL_M_SHIFT                                  30
#define BCHP_DS_0_PERF_FL_M_DEFAULT                                0x00000000

/* DS_0 :: PERF :: SL_M [29:29] */
#define BCHP_DS_0_PERF_SL_M_MASK                                   0x20000000
#define BCHP_DS_0_PERF_SL_M_SHIFT                                  29
#define BCHP_DS_0_PERF_SL_M_DEFAULT                                0x00000000

/* DS_0 :: PERF :: reserved0 [28:00] */
#define BCHP_DS_0_PERF_reserved0_MASK                              0x1fffffff
#define BCHP_DS_0_PERF_reserved0_SHIFT                             0

/***************************************************************************
 *US_IFC - Upstream/Downstream interface control register
 ***************************************************************************/
/* DS_0 :: US_IFC :: reserved0 [31:05] */
#define BCHP_DS_0_US_IFC_reserved0_MASK                            0xffffffe0
#define BCHP_DS_0_US_IFC_reserved0_SHIFT                           5

/* DS_0 :: US_IFC :: DONT_STOP_US_DSBCLK [04:04] */
#define BCHP_DS_0_US_IFC_DONT_STOP_US_DSBCLK_MASK                  0x00000010
#define BCHP_DS_0_US_IFC_DONT_STOP_US_DSBCLK_SHIFT                 4
#define BCHP_DS_0_US_IFC_DONT_STOP_US_DSBCLK_DEFAULT               0x00000000

/* DS_0 :: US_IFC :: reserved1 [03:02] */
#define BCHP_DS_0_US_IFC_reserved1_MASK                            0x0000000c
#define BCHP_DS_0_US_IFC_reserved1_SHIFT                           2

/* DS_0 :: US_IFC :: MODE_US_IFC [01:00] */
#define BCHP_DS_0_US_IFC_MODE_US_IFC_MASK                          0x00000003
#define BCHP_DS_0_US_IFC_MODE_US_IFC_SHIFT                         0
#define BCHP_DS_0_US_IFC_MODE_US_IFC_DEFAULT                       0x00000000

/***************************************************************************
 *US_FCW_HI - Upper-part of the Upstream Frequency Control Word register
 ***************************************************************************/
/* DS_0 :: US_FCW_HI :: US_FCW_HI_VAL [31:00] */
#define BCHP_DS_0_US_FCW_HI_US_FCW_HI_VAL_MASK                     0xffffffff
#define BCHP_DS_0_US_FCW_HI_US_FCW_HI_VAL_SHIFT                    0

/***************************************************************************
 *US_FCW_LO - Lower-part of the Upstream Frequency Control Word register
 ***************************************************************************/
/* DS_0 :: US_FCW_LO :: US_FCW_LO_VAL [31:26] */
#define BCHP_DS_0_US_FCW_LO_US_FCW_LO_VAL_MASK                     0xfc000000
#define BCHP_DS_0_US_FCW_LO_US_FCW_LO_VAL_SHIFT                    26

/* DS_0 :: US_FCW_LO :: reserved0 [25:00] */
#define BCHP_DS_0_US_FCW_LO_reserved0_MASK                         0x03ffffff
#define BCHP_DS_0_US_FCW_LO_reserved0_SHIFT                        0

/***************************************************************************
 *US_TL_OFFSET - Upstream Timing Offset register
 ***************************************************************************/
/* DS_0 :: US_TL_OFFSET :: reserved0 [31:31] */
#define BCHP_DS_0_US_TL_OFFSET_reserved0_MASK                      0x80000000
#define BCHP_DS_0_US_TL_OFFSET_reserved0_SHIFT                     31

/* DS_0 :: US_TL_OFFSET :: US_TL_OFFSET_VAL [30:00] */
#define BCHP_DS_0_US_TL_OFFSET_US_TL_OFFSET_VAL_MASK               0x7fffffff
#define BCHP_DS_0_US_TL_OFFSET_US_TL_OFFSET_VAL_SHIFT              0

/***************************************************************************
 *US_DSBCLK - Upstream baud clock register
 ***************************************************************************/
/* DS_0 :: US_DSBCLK :: reserved0 [31:01] */
#define BCHP_DS_0_US_DSBCLK_reserved0_MASK                         0xfffffffe
#define BCHP_DS_0_US_DSBCLK_reserved0_SHIFT                        1

/* DS_0 :: US_DSBCLK :: US_DSBCLK_VAL [00:00] */
#define BCHP_DS_0_US_DSBCLK_US_DSBCLK_VAL_MASK                     0x00000001
#define BCHP_DS_0_US_DSBCLK_US_DSBCLK_VAL_SHIFT                    0

/***************************************************************************
 *FEC - FEC Control / Status Register
 ***************************************************************************/
/* DS_0 :: FEC :: TIMER_RESET [31:29] */
#define BCHP_DS_0_FEC_TIMER_RESET_MASK                             0xe0000000
#define BCHP_DS_0_FEC_TIMER_RESET_SHIFT                            29
#define BCHP_DS_0_FEC_TIMER_RESET_DEFAULT                          0x00000000

/* DS_0 :: FEC :: reserved0 [28:28] */
#define BCHP_DS_0_FEC_reserved0_MASK                               0x10000000
#define BCHP_DS_0_FEC_reserved0_SHIFT                              28

/* DS_0 :: FEC :: SIGRST [27:27] */
#define BCHP_DS_0_FEC_SIGRST_MASK                                  0x08000000
#define BCHP_DS_0_FEC_SIGRST_SHIFT                                 27
#define BCHP_DS_0_FEC_SIGRST_DEFAULT                               0x00000000

/* DS_0 :: FEC :: SIGEN [26:26] */
#define BCHP_DS_0_FEC_SIGEN_MASK                                   0x04000000
#define BCHP_DS_0_FEC_SIGEN_SHIFT                                  26
#define BCHP_DS_0_FEC_SIGEN_DEFAULT                                0x00000000

/* DS_0 :: FEC :: reserved1 [25:11] */
#define BCHP_DS_0_FEC_reserved1_MASK                               0x03fff800
#define BCHP_DS_0_FEC_reserved1_SHIFT                              11

/* DS_0 :: FEC :: TRBYP [10:10] */
#define BCHP_DS_0_FEC_TRBYP_MASK                                   0x00000400
#define BCHP_DS_0_FEC_TRBYP_SHIFT                                  10
#define BCHP_DS_0_FEC_TRBYP_DEFAULT                                0x00000000

/* DS_0 :: FEC :: reserved2 [09:08] */
#define BCHP_DS_0_FEC_reserved2_MASK                               0x00000300
#define BCHP_DS_0_FEC_reserved2_SHIFT                              8

/* DS_0 :: FEC :: IDS [07:04] */
#define BCHP_DS_0_FEC_IDS_MASK                                     0x000000f0
#define BCHP_DS_0_FEC_IDS_SHIFT                                    4
#define BCHP_DS_0_FEC_IDS_DEFAULT                                  0x00000000

/* DS_0 :: FEC :: ID [03:00] */
#define BCHP_DS_0_FEC_ID_MASK                                      0x0000000f
#define BCHP_DS_0_FEC_ID_SHIFT                                     0
#define BCHP_DS_0_FEC_ID_DEFAULT                                   0x00000000

/***************************************************************************
 *FECU - FEC Initialization Register (Upper)
 ***************************************************************************/
/* DS_0 :: FECU :: C_95_64 [31:00] */
#define BCHP_DS_0_FECU_C_95_64_MASK                                0xffffffff
#define BCHP_DS_0_FECU_C_95_64_SHIFT                               0
#define BCHP_DS_0_FECU_C_95_64_DEFAULT                             0x00000000

/***************************************************************************
 *FECM - FEC Initialization Register (Middle)
 ***************************************************************************/
/* DS_0 :: FECM :: C_63_32 [31:00] */
#define BCHP_DS_0_FECM_C_63_32_MASK                                0xffffffff
#define BCHP_DS_0_FECM_C_63_32_SHIFT                               0
#define BCHP_DS_0_FECM_C_63_32_DEFAULT                             0x00000000

/***************************************************************************
 *FECL - FEC Initialization Register (Lower)
 ***************************************************************************/
/* DS_0 :: FECL :: C_31_0 [31:00] */
#define BCHP_DS_0_FECL_C_31_0_MASK                                 0xffffffff
#define BCHP_DS_0_FECL_C_31_0_SHIFT                                0
#define BCHP_DS_0_FECL_C_31_0_DEFAULT                              0x00000000

/***************************************************************************
 *SGFEC - FEC Signature Analyzer
 ***************************************************************************/
/* DS_0 :: SGFEC :: SIGAVAL [31:00] */
#define BCHP_DS_0_SGFEC_SIGAVAL_MASK                               0xffffffff
#define BCHP_DS_0_SGFEC_SIGAVAL_SHIFT                              0
#define BCHP_DS_0_SGFEC_SIGAVAL_DEFAULT                            0x55555555

/***************************************************************************
 *OI_VCO - OI VCO Control
 ***************************************************************************/
/* DS_0 :: OI_VCO :: reserved_for_eco0 [31:30] */
#define BCHP_DS_0_OI_VCO_reserved_for_eco0_MASK                    0xc0000000
#define BCHP_DS_0_OI_VCO_reserved_for_eco0_SHIFT                   30
#define BCHP_DS_0_OI_VCO_reserved_for_eco0_DEFAULT                 0x00000000

/* DS_0 :: OI_VCO :: reserved1 [29:08] */
#define BCHP_DS_0_OI_VCO_reserved1_MASK                            0x3fffff00
#define BCHP_DS_0_OI_VCO_reserved1_SHIFT                           8

/* DS_0 :: OI_VCO :: reserved_for_eco2 [07:05] */
#define BCHP_DS_0_OI_VCO_reserved_for_eco2_MASK                    0x000000e0
#define BCHP_DS_0_OI_VCO_reserved_for_eco2_SHIFT                   5
#define BCHP_DS_0_OI_VCO_reserved_for_eco2_DEFAULT                 0x00000000

/* DS_0 :: OI_VCO :: reserved3 [04:04] */
#define BCHP_DS_0_OI_VCO_reserved3_MASK                            0x00000010
#define BCHP_DS_0_OI_VCO_reserved3_SHIFT                           4

/* DS_0 :: OI_VCO :: RESET_DATA [03:03] */
#define BCHP_DS_0_OI_VCO_RESET_DATA_MASK                           0x00000008
#define BCHP_DS_0_OI_VCO_RESET_DATA_SHIFT                          3
#define BCHP_DS_0_OI_VCO_RESET_DATA_DEFAULT                        0x00000000

/* DS_0 :: OI_VCO :: RESET [02:02] */
#define BCHP_DS_0_OI_VCO_RESET_MASK                                0x00000004
#define BCHP_DS_0_OI_VCO_RESET_SHIFT                               2
#define BCHP_DS_0_OI_VCO_RESET_DEFAULT                             0x00000000

/* DS_0 :: OI_VCO :: reserved4 [01:00] */
#define BCHP_DS_0_OI_VCO_reserved4_MASK                            0x00000003
#define BCHP_DS_0_OI_VCO_reserved4_SHIFT                           0

/***************************************************************************
 *OI_CTL - OI Control
 ***************************************************************************/
/* DS_0 :: OI_CTL :: reserved0 [31:30] */
#define BCHP_DS_0_OI_CTL_reserved0_MASK                            0xc0000000
#define BCHP_DS_0_OI_CTL_reserved0_SHIFT                           30

/* DS_0 :: OI_CTL :: OUT_DELAY_HI [29:28] */
#define BCHP_DS_0_OI_CTL_OUT_DELAY_HI_MASK                         0x30000000
#define BCHP_DS_0_OI_CTL_OUT_DELAY_HI_SHIFT                        28
#define BCHP_DS_0_OI_CTL_OUT_DELAY_HI_DEFAULT                      0x00000000

/* DS_0 :: OI_CTL :: reserved1 [27:22] */
#define BCHP_DS_0_OI_CTL_reserved1_MASK                            0x0fc00000
#define BCHP_DS_0_OI_CTL_reserved1_SHIFT                           22

/* DS_0 :: OI_CTL :: reserved_for_eco2 [21:20] */
#define BCHP_DS_0_OI_CTL_reserved_for_eco2_MASK                    0x00300000
#define BCHP_DS_0_OI_CTL_reserved_for_eco2_SHIFT                   20
#define BCHP_DS_0_OI_CTL_reserved_for_eco2_DEFAULT                 0x00000000

/* DS_0 :: OI_CTL :: DELH [19:19] */
#define BCHP_DS_0_OI_CTL_DELH_MASK                                 0x00080000
#define BCHP_DS_0_OI_CTL_DELH_SHIFT                                19
#define BCHP_DS_0_OI_CTL_DELH_DEFAULT                              0x00000000

/* DS_0 :: OI_CTL :: HEADER4 [18:18] */
#define BCHP_DS_0_OI_CTL_HEADER4_MASK                              0x00040000
#define BCHP_DS_0_OI_CTL_HEADER4_SHIFT                             18
#define BCHP_DS_0_OI_CTL_HEADER4_DEFAULT                           0x00000000

/* DS_0 :: OI_CTL :: SYNC1 [17:17] */
#define BCHP_DS_0_OI_CTL_SYNC1_MASK                                0x00020000
#define BCHP_DS_0_OI_CTL_SYNC1_SHIFT                               17
#define BCHP_DS_0_OI_CTL_SYNC1_DEFAULT                             0x00000000

/* DS_0 :: OI_CTL :: reserved_for_eco3 [16:16] */
#define BCHP_DS_0_OI_CTL_reserved_for_eco3_MASK                    0x00010000
#define BCHP_DS_0_OI_CTL_reserved_for_eco3_SHIFT                   16
#define BCHP_DS_0_OI_CTL_reserved_for_eco3_DEFAULT                 0x00000000

/* DS_0 :: OI_CTL :: IVD_DA_SUP [15:15] */
#define BCHP_DS_0_OI_CTL_IVD_DA_SUP_MASK                           0x00008000
#define BCHP_DS_0_OI_CTL_IVD_DA_SUP_SHIFT                          15
#define BCHP_DS_0_OI_CTL_IVD_DA_SUP_DEFAULT                        0x00000000

/* DS_0 :: OI_CTL :: IVD_CK_SUP [14:14] */
#define BCHP_DS_0_OI_CTL_IVD_CK_SUP_MASK                           0x00004000
#define BCHP_DS_0_OI_CTL_IVD_CK_SUP_SHIFT                          14
#define BCHP_DS_0_OI_CTL_IVD_CK_SUP_DEFAULT                        0x00000000

/* DS_0 :: OI_CTL :: ERR_CK_SUP [13:13] */
#define BCHP_DS_0_OI_CTL_ERR_CK_SUP_MASK                           0x00002000
#define BCHP_DS_0_OI_CTL_ERR_CK_SUP_SHIFT                          13
#define BCHP_DS_0_OI_CTL_ERR_CK_SUP_DEFAULT                        0x00000000

/* DS_0 :: OI_CTL :: SY_CK_SUP [12:12] */
#define BCHP_DS_0_OI_CTL_SY_CK_SUP_MASK                            0x00001000
#define BCHP_DS_0_OI_CTL_SY_CK_SUP_SHIFT                           12
#define BCHP_DS_0_OI_CTL_SY_CK_SUP_DEFAULT                         0x00000000

/* DS_0 :: OI_CTL :: ERR_SY_SUP [11:11] */
#define BCHP_DS_0_OI_CTL_ERR_SY_SUP_MASK                           0x00000800
#define BCHP_DS_0_OI_CTL_ERR_SY_SUP_SHIFT                          11
#define BCHP_DS_0_OI_CTL_ERR_SY_SUP_DEFAULT                        0x00000000

/* DS_0 :: OI_CTL :: OUT_DELAY_LO [10:08] */
#define BCHP_DS_0_OI_CTL_OUT_DELAY_LO_MASK                         0x00000700
#define BCHP_DS_0_OI_CTL_OUT_DELAY_LO_SHIFT                        8
#define BCHP_DS_0_OI_CTL_OUT_DELAY_LO_DEFAULT                      0x00000000

/* DS_0 :: OI_CTL :: INV_ERR [07:07] */
#define BCHP_DS_0_OI_CTL_INV_ERR_MASK                              0x00000080
#define BCHP_DS_0_OI_CTL_INV_ERR_SHIFT                             7
#define BCHP_DS_0_OI_CTL_INV_ERR_DEFAULT                           0x00000000

/* DS_0 :: OI_CTL :: INV_SYN [06:06] */
#define BCHP_DS_0_OI_CTL_INV_SYN_MASK                              0x00000040
#define BCHP_DS_0_OI_CTL_INV_SYN_SHIFT                             6
#define BCHP_DS_0_OI_CTL_INV_SYN_DEFAULT                           0x00000000

/* DS_0 :: OI_CTL :: INV_VAL [05:05] */
#define BCHP_DS_0_OI_CTL_INV_VAL_MASK                              0x00000020
#define BCHP_DS_0_OI_CTL_INV_VAL_SHIFT                             5
#define BCHP_DS_0_OI_CTL_INV_VAL_DEFAULT                           0x00000000

/* DS_0 :: OI_CTL :: INV_CLK [04:04] */
#define BCHP_DS_0_OI_CTL_INV_CLK_MASK                              0x00000010
#define BCHP_DS_0_OI_CTL_INV_CLK_SHIFT                             4
#define BCHP_DS_0_OI_CTL_INV_CLK_DEFAULT                           0x00000000

/* DS_0 :: OI_CTL :: reserved_for_eco4 [03:03] */
#define BCHP_DS_0_OI_CTL_reserved_for_eco4_MASK                    0x00000008
#define BCHP_DS_0_OI_CTL_reserved_for_eco4_SHIFT                   3
#define BCHP_DS_0_OI_CTL_reserved_for_eco4_DEFAULT                 0x00000000

/* DS_0 :: OI_CTL :: TOGGLE_EN [02:02] */
#define BCHP_DS_0_OI_CTL_TOGGLE_EN_MASK                            0x00000004
#define BCHP_DS_0_OI_CTL_TOGGLE_EN_SHIFT                           2
#define BCHP_DS_0_OI_CTL_TOGGLE_EN_DEFAULT                         0x00000000

/* DS_0 :: OI_CTL :: STD_P_CLK [01:01] */
#define BCHP_DS_0_OI_CTL_STD_P_CLK_MASK                            0x00000002
#define BCHP_DS_0_OI_CTL_STD_P_CLK_SHIFT                           1
#define BCHP_DS_0_OI_CTL_STD_P_CLK_DEFAULT                         0x00000001

/* DS_0 :: OI_CTL :: SERIAL [00:00] */
#define BCHP_DS_0_OI_CTL_SERIAL_MASK                               0x00000001
#define BCHP_DS_0_OI_CTL_SERIAL_SHIFT                              0
#define BCHP_DS_0_OI_CTL_SERIAL_DEFAULT                            0x00000001

/***************************************************************************
 *OI_OUT - OI PS Output Control
 ***************************************************************************/
/* DS_0 :: OI_OUT :: reserved0 [31:28] */
#define BCHP_DS_0_OI_OUT_reserved0_MASK                            0xf0000000
#define BCHP_DS_0_OI_OUT_reserved0_SHIFT                           28

/* DS_0 :: OI_OUT :: CTL_ERR [27:27] */
#define BCHP_DS_0_OI_OUT_CTL_ERR_MASK                              0x08000000
#define BCHP_DS_0_OI_OUT_CTL_ERR_SHIFT                             27
#define BCHP_DS_0_OI_OUT_CTL_ERR_DEFAULT                           0x00000001

/* DS_0 :: OI_OUT :: CTL_SYN [26:26] */
#define BCHP_DS_0_OI_OUT_CTL_SYN_MASK                              0x04000000
#define BCHP_DS_0_OI_OUT_CTL_SYN_SHIFT                             26
#define BCHP_DS_0_OI_OUT_CTL_SYN_DEFAULT                           0x00000001

/* DS_0 :: OI_OUT :: CTL_VAL [25:25] */
#define BCHP_DS_0_OI_OUT_CTL_VAL_MASK                              0x02000000
#define BCHP_DS_0_OI_OUT_CTL_VAL_SHIFT                             25
#define BCHP_DS_0_OI_OUT_CTL_VAL_DEFAULT                           0x00000001

/* DS_0 :: OI_OUT :: CTL_CLK [24:24] */
#define BCHP_DS_0_OI_OUT_CTL_CLK_MASK                              0x01000000
#define BCHP_DS_0_OI_OUT_CTL_CLK_SHIFT                             24
#define BCHP_DS_0_OI_OUT_CTL_CLK_DEFAULT                           0x00000001

/* DS_0 :: OI_OUT :: CTL_DATA [23:16] */
#define BCHP_DS_0_OI_OUT_CTL_DATA_MASK                             0x00ff0000
#define BCHP_DS_0_OI_OUT_CTL_DATA_SHIFT                            16
#define BCHP_DS_0_OI_OUT_CTL_DATA_DEFAULT                          0x000000ff

/* DS_0 :: OI_OUT :: reserved1 [15:12] */
#define BCHP_DS_0_OI_OUT_reserved1_MASK                            0x0000f000
#define BCHP_DS_0_OI_OUT_reserved1_SHIFT                           12

/* DS_0 :: OI_OUT :: ERR_STATE [11:11] */
#define BCHP_DS_0_OI_OUT_ERR_STATE_MASK                            0x00000800
#define BCHP_DS_0_OI_OUT_ERR_STATE_SHIFT                           11
#define BCHP_DS_0_OI_OUT_ERR_STATE_DEFAULT                         0x00000000

/* DS_0 :: OI_OUT :: SYN_STATE [10:10] */
#define BCHP_DS_0_OI_OUT_SYN_STATE_MASK                            0x00000400
#define BCHP_DS_0_OI_OUT_SYN_STATE_SHIFT                           10
#define BCHP_DS_0_OI_OUT_SYN_STATE_DEFAULT                         0x00000000

/* DS_0 :: OI_OUT :: VAL_STATE [09:09] */
#define BCHP_DS_0_OI_OUT_VAL_STATE_MASK                            0x00000200
#define BCHP_DS_0_OI_OUT_VAL_STATE_SHIFT                           9
#define BCHP_DS_0_OI_OUT_VAL_STATE_DEFAULT                         0x00000000

/* DS_0 :: OI_OUT :: CLK_STATE [08:08] */
#define BCHP_DS_0_OI_OUT_CLK_STATE_MASK                            0x00000100
#define BCHP_DS_0_OI_OUT_CLK_STATE_SHIFT                           8
#define BCHP_DS_0_OI_OUT_CLK_STATE_DEFAULT                         0x00000000

/* DS_0 :: OI_OUT :: DATA_STATE [07:00] */
#define BCHP_DS_0_OI_OUT_DATA_STATE_MASK                           0x000000ff
#define BCHP_DS_0_OI_OUT_DATA_STATE_SHIFT                          0
#define BCHP_DS_0_OI_OUT_DATA_STATE_DEFAULT                        0x00000000

/***************************************************************************
 *OI_ERR - OI Frame Error Count
 ***************************************************************************/
/* DS_0 :: OI_ERR :: frame_errcnt [31:16] */
#define BCHP_DS_0_OI_ERR_frame_errcnt_MASK                         0xffff0000
#define BCHP_DS_0_OI_ERR_frame_errcnt_SHIFT                        16
#define BCHP_DS_0_OI_ERR_frame_errcnt_DEFAULT                      0x00000000

/* DS_0 :: OI_ERR :: frame_cnt [15:00] */
#define BCHP_DS_0_OI_ERR_frame_cnt_MASK                            0x0000ffff
#define BCHP_DS_0_OI_ERR_frame_cnt_SHIFT                           0
#define BCHP_DS_0_OI_ERR_frame_cnt_DEFAULT                         0x00000000

/***************************************************************************
 *OI_BER_CTL - OI BER Estimation Control Register
 ***************************************************************************/
/* DS_0 :: OI_BER_CTL :: reserved0 [31:15] */
#define BCHP_DS_0_OI_BER_CTL_reserved0_MASK                        0xffff8000
#define BCHP_DS_0_OI_BER_CTL_reserved0_SHIFT                       15

/* DS_0 :: OI_BER_CTL :: AUTOCLR_OI_BER [14:14] */
#define BCHP_DS_0_OI_BER_CTL_AUTOCLR_OI_BER_MASK                   0x00004000
#define BCHP_DS_0_OI_BER_CTL_AUTOCLR_OI_BER_SHIFT                  14
#define BCHP_DS_0_OI_BER_CTL_AUTOCLR_OI_BER_DEFAULT                0x00000000

/* DS_0 :: OI_BER_CTL :: CLR_BERI [13:13] */
#define BCHP_DS_0_OI_BER_CTL_CLR_BERI_MASK                         0x00002000
#define BCHP_DS_0_OI_BER_CTL_CLR_BERI_SHIFT                        13
#define BCHP_DS_0_OI_BER_CTL_CLR_BERI_DEFAULT                      0x00000000

/* DS_0 :: OI_BER_CTL :: reserved1 [12:11] */
#define BCHP_DS_0_OI_BER_CTL_reserved1_MASK                        0x00001800
#define BCHP_DS_0_OI_BER_CTL_reserved1_SHIFT                       11

/* DS_0 :: OI_BER_CTL :: RESET [10:10] */
#define BCHP_DS_0_OI_BER_CTL_RESET_MASK                            0x00000400
#define BCHP_DS_0_OI_BER_CTL_RESET_SHIFT                           10
#define BCHP_DS_0_OI_BER_CTL_RESET_DEFAULT                         0x00000001

/* DS_0 :: OI_BER_CTL :: reserved2 [09:07] */
#define BCHP_DS_0_OI_BER_CTL_reserved2_MASK                        0x00000380
#define BCHP_DS_0_OI_BER_CTL_reserved2_SHIFT                       7

/* DS_0 :: OI_BER_CTL :: RESYNC [06:06] */
#define BCHP_DS_0_OI_BER_CTL_RESYNC_MASK                           0x00000040
#define BCHP_DS_0_OI_BER_CTL_RESYNC_SHIFT                          6
#define BCHP_DS_0_OI_BER_CTL_RESYNC_DEFAULT                        0x00000000

/* DS_0 :: OI_BER_CTL :: OVVLD [05:05] */
#define BCHP_DS_0_OI_BER_CTL_OVVLD_MASK                            0x00000020
#define BCHP_DS_0_OI_BER_CTL_OVVLD_SHIFT                           5
#define BCHP_DS_0_OI_BER_CTL_OVVLD_DEFAULT                         0x00000000

/* DS_0 :: OI_BER_CTL :: CMODE [04:04] */
#define BCHP_DS_0_OI_BER_CTL_CMODE_MASK                            0x00000010
#define BCHP_DS_0_OI_BER_CTL_CMODE_SHIFT                           4
#define BCHP_DS_0_OI_BER_CTL_CMODE_DEFAULT                         0x00000000

/* DS_0 :: OI_BER_CTL :: CNTEN [03:03] */
#define BCHP_DS_0_OI_BER_CTL_CNTEN_MASK                            0x00000008
#define BCHP_DS_0_OI_BER_CTL_CNTEN_SHIFT                           3
#define BCHP_DS_0_OI_BER_CTL_CNTEN_DEFAULT                         0x00000000

/* DS_0 :: OI_BER_CTL :: PRBSEL [02:00] */
#define BCHP_DS_0_OI_BER_CTL_PRBSEL_MASK                           0x00000007
#define BCHP_DS_0_OI_BER_CTL_PRBSEL_SHIFT                          0
#define BCHP_DS_0_OI_BER_CTL_PRBSEL_DEFAULT                        0x00000002

/***************************************************************************
 *OI_BER - OI BER Estimation Error Counter Value
 ***************************************************************************/
/* DS_0 :: OI_BER :: BERCNTVAL [31:00] */
#define BCHP_DS_0_OI_BER_BERCNTVAL_MASK                            0xffffffff
#define BCHP_DS_0_OI_BER_BERCNTVAL_SHIFT                           0
#define BCHP_DS_0_OI_BER_BERCNTVAL_DEFAULT                         0x00000000

/***************************************************************************
 *BER - Pre-FEC BER Estimation Control Register
 ***************************************************************************/
/* DS_0 :: BER :: reserved0 [31:15] */
#define BCHP_DS_0_BER_reserved0_MASK                               0xffff8000
#define BCHP_DS_0_BER_reserved0_SHIFT                              15

/* DS_0 :: BER :: AUTOCLR_BERI [14:14] */
#define BCHP_DS_0_BER_AUTOCLR_BERI_MASK                            0x00004000
#define BCHP_DS_0_BER_AUTOCLR_BERI_SHIFT                           14
#define BCHP_DS_0_BER_AUTOCLR_BERI_DEFAULT                         0x00000000

/* DS_0 :: BER :: CLR_BERI [13:13] */
#define BCHP_DS_0_BER_CLR_BERI_MASK                                0x00002000
#define BCHP_DS_0_BER_CLR_BERI_SHIFT                               13
#define BCHP_DS_0_BER_CLR_BERI_DEFAULT                             0x00000000

/* DS_0 :: BER :: reserved_for_eco1 [12:11] */
#define BCHP_DS_0_BER_reserved_for_eco1_MASK                       0x00001800
#define BCHP_DS_0_BER_reserved_for_eco1_SHIFT                      11
#define BCHP_DS_0_BER_reserved_for_eco1_DEFAULT                    0x00000000

/* DS_0 :: BER :: RESET [10:10] */
#define BCHP_DS_0_BER_RESET_MASK                                   0x00000400
#define BCHP_DS_0_BER_RESET_SHIFT                                  10
#define BCHP_DS_0_BER_RESET_DEFAULT                                0x00000001

/* DS_0 :: BER :: CLKINV [09:09] */
#define BCHP_DS_0_BER_CLKINV_MASK                                  0x00000200
#define BCHP_DS_0_BER_CLKINV_SHIFT                                 9
#define BCHP_DS_0_BER_CLKINV_DEFAULT                               0x00000000

/* DS_0 :: BER :: OUTSEL [08:08] */
#define BCHP_DS_0_BER_OUTSEL_MASK                                  0x00000100
#define BCHP_DS_0_BER_OUTSEL_SHIFT                                 8
#define BCHP_DS_0_BER_OUTSEL_DEFAULT                               0x00000000

/* DS_0 :: BER :: DIFFEN [07:07] */
#define BCHP_DS_0_BER_DIFFEN_MASK                                  0x00000080
#define BCHP_DS_0_BER_DIFFEN_SHIFT                                 7
#define BCHP_DS_0_BER_DIFFEN_DEFAULT                               0x00000000

/* DS_0 :: BER :: RESYNC [06:06] */
#define BCHP_DS_0_BER_RESYNC_MASK                                  0x00000040
#define BCHP_DS_0_BER_RESYNC_SHIFT                                 6
#define BCHP_DS_0_BER_RESYNC_DEFAULT                               0x00000000

/* DS_0 :: BER :: OVVLD [05:05] */
#define BCHP_DS_0_BER_OVVLD_MASK                                   0x00000020
#define BCHP_DS_0_BER_OVVLD_SHIFT                                  5
#define BCHP_DS_0_BER_OVVLD_DEFAULT                                0x00000000

/* DS_0 :: BER :: CMODE [04:04] */
#define BCHP_DS_0_BER_CMODE_MASK                                   0x00000010
#define BCHP_DS_0_BER_CMODE_SHIFT                                  4
#define BCHP_DS_0_BER_CMODE_DEFAULT                                0x00000000

/* DS_0 :: BER :: CNTEN [03:03] */
#define BCHP_DS_0_BER_CNTEN_MASK                                   0x00000008
#define BCHP_DS_0_BER_CNTEN_SHIFT                                  3
#define BCHP_DS_0_BER_CNTEN_DEFAULT                                0x00000000

/* DS_0 :: BER :: PRBSEL [02:00] */
#define BCHP_DS_0_BER_PRBSEL_MASK                                  0x00000007
#define BCHP_DS_0_BER_PRBSEL_SHIFT                                 0
#define BCHP_DS_0_BER_PRBSEL_DEFAULT                               0x00000002

/***************************************************************************
 *BERI - Pre-FEC BER Estimation Error Counter Value
 ***************************************************************************/
/* DS_0 :: BERI :: BERCNTVAL [31:00] */
#define BCHP_DS_0_BERI_BERCNTVAL_MASK                              0xffffffff
#define BCHP_DS_0_BERI_BERCNTVAL_SHIFT                             0
#define BCHP_DS_0_BERI_BERCNTVAL_DEFAULT                           0x00000000

/***************************************************************************
 *CERC1 - FEC RS Corrected Bit Counter
 ***************************************************************************/
/* DS_0 :: CERC1 :: CERCCNTVAL [31:00] */
#define BCHP_DS_0_CERC1_CERCCNTVAL_MASK                            0xffffffff
#define BCHP_DS_0_CERC1_CERCCNTVAL_SHIFT                           0
#define BCHP_DS_0_CERC1_CERCCNTVAL_DEFAULT                         0x00000000

/***************************************************************************
 *UERC1 - FEC Uncorrectable RS-Block Counter
 ***************************************************************************/
/* DS_0 :: UERC1 :: UERCCNTVAL [31:00] */
#define BCHP_DS_0_UERC1_UERCCNTVAL_MASK                            0xffffffff
#define BCHP_DS_0_UERC1_UERCCNTVAL_SHIFT                           0
#define BCHP_DS_0_UERC1_UERCCNTVAL_DEFAULT                         0x00000000

/***************************************************************************
 *NBERC1 - FEC Clean RS-Block Counter
 ***************************************************************************/
/* DS_0 :: NBERC1 :: NBERCCNTVAL [31:00] */
#define BCHP_DS_0_NBERC1_NBERCCNTVAL_MASK                          0xffffffff
#define BCHP_DS_0_NBERC1_NBERCCNTVAL_SHIFT                         0
#define BCHP_DS_0_NBERC1_NBERCCNTVAL_DEFAULT                       0x00000000

/***************************************************************************
 *CBERC1 - FEC Corrected RS-Block Counter
 ***************************************************************************/
/* DS_0 :: CBERC1 :: CBERCCNTVAL [31:00] */
#define BCHP_DS_0_CBERC1_CBERCCNTVAL_MASK                          0xffffffff
#define BCHP_DS_0_CBERC1_CBERCCNTVAL_SHIFT                         0
#define BCHP_DS_0_CBERC1_CBERCCNTVAL_DEFAULT                       0x00000000

/***************************************************************************
 *BMPG1 - FEC Bad MPEG-Packet Counter
 ***************************************************************************/
/* DS_0 :: BMPG1 :: BMPGCNTVAL [31:00] */
#define BCHP_DS_0_BMPG1_BMPGCNTVAL_MASK                            0xffffffff
#define BCHP_DS_0_BMPG1_BMPGCNTVAL_SHIFT                           0
#define BCHP_DS_0_BMPG1_BMPGCNTVAL_DEFAULT                         0x00000000

/***************************************************************************
 *CERC2 - FEC RS Corrected Bit Counter
 ***************************************************************************/
/* DS_0 :: CERC2 :: CERCCNTVAL [31:00] */
#define BCHP_DS_0_CERC2_CERCCNTVAL_MASK                            0xffffffff
#define BCHP_DS_0_CERC2_CERCCNTVAL_SHIFT                           0
#define BCHP_DS_0_CERC2_CERCCNTVAL_DEFAULT                         0x00000000

/***************************************************************************
 *UERC2 - FEC Uncorrectable RS-Block Counter
 ***************************************************************************/
/* DS_0 :: UERC2 :: UERCCNTVAL [31:00] */
#define BCHP_DS_0_UERC2_UERCCNTVAL_MASK                            0xffffffff
#define BCHP_DS_0_UERC2_UERCCNTVAL_SHIFT                           0
#define BCHP_DS_0_UERC2_UERCCNTVAL_DEFAULT                         0x00000000

/***************************************************************************
 *NBERC2 - FEC Clean RS-Block Counter
 ***************************************************************************/
/* DS_0 :: NBERC2 :: NBERCCNTVAL [31:00] */
#define BCHP_DS_0_NBERC2_NBERCCNTVAL_MASK                          0xffffffff
#define BCHP_DS_0_NBERC2_NBERCCNTVAL_SHIFT                         0
#define BCHP_DS_0_NBERC2_NBERCCNTVAL_DEFAULT                       0x00000000

/***************************************************************************
 *CBERC2 - FEC Corrected RS-Block Counter
 ***************************************************************************/
/* DS_0 :: CBERC2 :: CBERCCNTVAL [31:00] */
#define BCHP_DS_0_CBERC2_CBERCCNTVAL_MASK                          0xffffffff
#define BCHP_DS_0_CBERC2_CBERCCNTVAL_SHIFT                         0
#define BCHP_DS_0_CBERC2_CBERCCNTVAL_DEFAULT                       0x00000000

/***************************************************************************
 *BMPG2 - FEC Bad MPEG-Packet Counter
 ***************************************************************************/
/* DS_0 :: BMPG2 :: BMPGCNTVAL [31:00] */
#define BCHP_DS_0_BMPG2_BMPGCNTVAL_MASK                            0xffffffff
#define BCHP_DS_0_BMPG2_BMPGCNTVAL_SHIFT                           0
#define BCHP_DS_0_BMPG2_BMPGCNTVAL_DEFAULT                         0x00000000

/***************************************************************************
 *TPFEC - Testport Control Register for FEC
 ***************************************************************************/
/* DS_0 :: TPFEC :: reserved0 [31:24] */
#define BCHP_DS_0_TPFEC_reserved0_MASK                             0xff000000
#define BCHP_DS_0_TPFEC_reserved0_SHIFT                            24

/* DS_0 :: TPFEC :: AUTOCLR_ERR_REGS2 [23:23] */
#define BCHP_DS_0_TPFEC_AUTOCLR_ERR_REGS2_MASK                     0x00800000
#define BCHP_DS_0_TPFEC_AUTOCLR_ERR_REGS2_SHIFT                    23
#define BCHP_DS_0_TPFEC_AUTOCLR_ERR_REGS2_DEFAULT                  0x00000000

/* DS_0 :: TPFEC :: AUTOCLR_ERR_REGS1 [22:22] */
#define BCHP_DS_0_TPFEC_AUTOCLR_ERR_REGS1_MASK                     0x00400000
#define BCHP_DS_0_TPFEC_AUTOCLR_ERR_REGS1_SHIFT                    22
#define BCHP_DS_0_TPFEC_AUTOCLR_ERR_REGS1_DEFAULT                  0x00000000

/* DS_0 :: TPFEC :: CLR_EUSEDC1 [21:21] */
#define BCHP_DS_0_TPFEC_CLR_EUSEDC1_MASK                           0x00200000
#define BCHP_DS_0_TPFEC_CLR_EUSEDC1_SHIFT                          21
#define BCHP_DS_0_TPFEC_CLR_EUSEDC1_DEFAULT                        0x00000000

/* DS_0 :: TPFEC :: CLR_EDISCARDC1 [20:20] */
#define BCHP_DS_0_TPFEC_CLR_EDISCARDC1_MASK                        0x00100000
#define BCHP_DS_0_TPFEC_CLR_EDISCARDC1_SHIFT                       20
#define BCHP_DS_0_TPFEC_CLR_EDISCARDC1_DEFAULT                     0x00000000

/* DS_0 :: TPFEC :: CLR_CERC1 [19:19] */
#define BCHP_DS_0_TPFEC_CLR_CERC1_MASK                             0x00080000
#define BCHP_DS_0_TPFEC_CLR_CERC1_SHIFT                            19
#define BCHP_DS_0_TPFEC_CLR_CERC1_DEFAULT                          0x00000000

/* DS_0 :: TPFEC :: CLR_UERC1 [18:18] */
#define BCHP_DS_0_TPFEC_CLR_UERC1_MASK                             0x00040000
#define BCHP_DS_0_TPFEC_CLR_UERC1_SHIFT                            18
#define BCHP_DS_0_TPFEC_CLR_UERC1_DEFAULT                          0x00000000

/* DS_0 :: TPFEC :: CLR_NBERC1 [17:17] */
#define BCHP_DS_0_TPFEC_CLR_NBERC1_MASK                            0x00020000
#define BCHP_DS_0_TPFEC_CLR_NBERC1_SHIFT                           17
#define BCHP_DS_0_TPFEC_CLR_NBERC1_DEFAULT                         0x00000000

/* DS_0 :: TPFEC :: CLR_CBERC1 [16:16] */
#define BCHP_DS_0_TPFEC_CLR_CBERC1_MASK                            0x00010000
#define BCHP_DS_0_TPFEC_CLR_CBERC1_SHIFT                           16
#define BCHP_DS_0_TPFEC_CLR_CBERC1_DEFAULT                         0x00000000

/* DS_0 :: TPFEC :: CLR_BMPG1 [15:15] */
#define BCHP_DS_0_TPFEC_CLR_BMPG1_MASK                             0x00008000
#define BCHP_DS_0_TPFEC_CLR_BMPG1_SHIFT                            15
#define BCHP_DS_0_TPFEC_CLR_BMPG1_DEFAULT                          0x00000000

/* DS_0 :: TPFEC :: CLR_EUSEDC2 [14:14] */
#define BCHP_DS_0_TPFEC_CLR_EUSEDC2_MASK                           0x00004000
#define BCHP_DS_0_TPFEC_CLR_EUSEDC2_SHIFT                          14
#define BCHP_DS_0_TPFEC_CLR_EUSEDC2_DEFAULT                        0x00000000

/* DS_0 :: TPFEC :: CLR_EDISCARDC2 [13:13] */
#define BCHP_DS_0_TPFEC_CLR_EDISCARDC2_MASK                        0x00002000
#define BCHP_DS_0_TPFEC_CLR_EDISCARDC2_SHIFT                       13
#define BCHP_DS_0_TPFEC_CLR_EDISCARDC2_DEFAULT                     0x00000000

/* DS_0 :: TPFEC :: CLR_CERC2 [12:12] */
#define BCHP_DS_0_TPFEC_CLR_CERC2_MASK                             0x00001000
#define BCHP_DS_0_TPFEC_CLR_CERC2_SHIFT                            12
#define BCHP_DS_0_TPFEC_CLR_CERC2_DEFAULT                          0x00000000

/* DS_0 :: TPFEC :: CLR_UERC2 [11:11] */
#define BCHP_DS_0_TPFEC_CLR_UERC2_MASK                             0x00000800
#define BCHP_DS_0_TPFEC_CLR_UERC2_SHIFT                            11
#define BCHP_DS_0_TPFEC_CLR_UERC2_DEFAULT                          0x00000000

/* DS_0 :: TPFEC :: CLR_NBERC2 [10:10] */
#define BCHP_DS_0_TPFEC_CLR_NBERC2_MASK                            0x00000400
#define BCHP_DS_0_TPFEC_CLR_NBERC2_SHIFT                           10
#define BCHP_DS_0_TPFEC_CLR_NBERC2_DEFAULT                         0x00000000

/* DS_0 :: TPFEC :: CLR_CBERC2 [09:09] */
#define BCHP_DS_0_TPFEC_CLR_CBERC2_MASK                            0x00000200
#define BCHP_DS_0_TPFEC_CLR_CBERC2_SHIFT                           9
#define BCHP_DS_0_TPFEC_CLR_CBERC2_DEFAULT                         0x00000000

/* DS_0 :: TPFEC :: CLR_BMPG2 [08:08] */
#define BCHP_DS_0_TPFEC_CLR_BMPG2_MASK                             0x00000100
#define BCHP_DS_0_TPFEC_CLR_BMPG2_SHIFT                            8
#define BCHP_DS_0_TPFEC_CLR_BMPG2_DEFAULT                          0x00000000

/* DS_0 :: TPFEC :: reserved1 [07:01] */
#define BCHP_DS_0_TPFEC_reserved1_MASK                             0x000000fe
#define BCHP_DS_0_TPFEC_reserved1_SHIFT                            1

/* DS_0 :: TPFEC :: reserved_for_eco2 [00:00] */
#define BCHP_DS_0_TPFEC_reserved_for_eco2_MASK                     0x00000001
#define BCHP_DS_0_TPFEC_reserved_for_eco2_SHIFT                    0
#define BCHP_DS_0_TPFEC_reserved_for_eco2_DEFAULT                  0x00000000

/***************************************************************************
 *EUSEDC1 - FEC Erasure used RS-Block Counter
 ***************************************************************************/
/* DS_0 :: EUSEDC1 :: EUSEDCNTVAL [31:00] */
#define BCHP_DS_0_EUSEDC1_EUSEDCNTVAL_MASK                         0xffffffff
#define BCHP_DS_0_EUSEDC1_EUSEDCNTVAL_SHIFT                        0
#define BCHP_DS_0_EUSEDC1_EUSEDCNTVAL_DEFAULT                      0x00000000

/***************************************************************************
 *EDISCARDC1 - FEC Erasure discarded RS-Block Counter
 ***************************************************************************/
/* DS_0 :: EDISCARDC1 :: EDISCARDCNTVAL [31:00] */
#define BCHP_DS_0_EDISCARDC1_EDISCARDCNTVAL_MASK                   0xffffffff
#define BCHP_DS_0_EDISCARDC1_EDISCARDCNTVAL_SHIFT                  0
#define BCHP_DS_0_EDISCARDC1_EDISCARDCNTVAL_DEFAULT                0x00000000

/***************************************************************************
 *EUSEDC2 - FEC Erasure used RS-Block Counter
 ***************************************************************************/
/* DS_0 :: EUSEDC2 :: EUSEDCNTVAL [31:00] */
#define BCHP_DS_0_EUSEDC2_EUSEDCNTVAL_MASK                         0xffffffff
#define BCHP_DS_0_EUSEDC2_EUSEDCNTVAL_SHIFT                        0
#define BCHP_DS_0_EUSEDC2_EUSEDCNTVAL_DEFAULT                      0x00000000

/***************************************************************************
 *EDISCARDC2 - FEC Erasure discarded RS-Block Counter
 ***************************************************************************/
/* DS_0 :: EDISCARDC2 :: EDISCARDCNTVAL [31:00] */
#define BCHP_DS_0_EDISCARDC2_EDISCARDCNTVAL_MASK                   0xffffffff
#define BCHP_DS_0_EDISCARDC2_EDISCARDCNTVAL_SHIFT                  0
#define BCHP_DS_0_EDISCARDC2_EDISCARDCNTVAL_DEFAULT                0x00000000

/***************************************************************************
 *FECMON_CTL - FEC Monitor Control
 ***************************************************************************/
/* DS_0 :: FECMON_CTL :: FEC_LOCK_MON_ENABLE [31:31] */
#define BCHP_DS_0_FECMON_CTL_FEC_LOCK_MON_ENABLE_MASK              0x80000000
#define BCHP_DS_0_FECMON_CTL_FEC_LOCK_MON_ENABLE_SHIFT             31
#define BCHP_DS_0_FECMON_CTL_FEC_LOCK_MON_ENABLE_DEFAULT           0x00000000

/* DS_0 :: FECMON_CTL :: MPEG_MON_ENABLE [30:30] */
#define BCHP_DS_0_FECMON_CTL_MPEG_MON_ENABLE_MASK                  0x40000000
#define BCHP_DS_0_FECMON_CTL_MPEG_MON_ENABLE_SHIFT                 30
#define BCHP_DS_0_FECMON_CTL_MPEG_MON_ENABLE_DEFAULT               0x00000001

/* DS_0 :: FECMON_CTL :: FEC_RESET_ENABLE [29:29] */
#define BCHP_DS_0_FECMON_CTL_FEC_RESET_ENABLE_MASK                 0x20000000
#define BCHP_DS_0_FECMON_CTL_FEC_RESET_ENABLE_SHIFT                29
#define BCHP_DS_0_FECMON_CTL_FEC_RESET_ENABLE_DEFAULT              0x00000000

/* DS_0 :: FECMON_CTL :: reserved0 [28:24] */
#define BCHP_DS_0_FECMON_CTL_reserved0_MASK                        0x1f000000
#define BCHP_DS_0_FECMON_CTL_reserved0_SHIFT                       24

/* DS_0 :: FECMON_CTL :: TRIGGER_INTERVAL [23:00] */
#define BCHP_DS_0_FECMON_CTL_TRIGGER_INTERVAL_MASK                 0x00ffffff
#define BCHP_DS_0_FECMON_CTL_TRIGGER_INTERVAL_SHIFT                0
#define BCHP_DS_0_FECMON_CTL_TRIGGER_INTERVAL_DEFAULT              0x000b71b0

/***************************************************************************
 *FECMON_LOCK_LIMITS - FEC Monitor Lock Limits
 ***************************************************************************/
/* DS_0 :: FECMON_LOCK_LIMITS :: reserved0 [31:16] */
#define BCHP_DS_0_FECMON_LOCK_LIMITS_reserved0_MASK                0xffff0000
#define BCHP_DS_0_FECMON_LOCK_LIMITS_reserved0_SHIFT               16

/* DS_0 :: FECMON_LOCK_LIMITS :: GOOD_TO_LOCK [15:00] */
#define BCHP_DS_0_FECMON_LOCK_LIMITS_GOOD_TO_LOCK_MASK             0x0000ffff
#define BCHP_DS_0_FECMON_LOCK_LIMITS_GOOD_TO_LOCK_SHIFT            0
#define BCHP_DS_0_FECMON_LOCK_LIMITS_GOOD_TO_LOCK_DEFAULT          0x00000001

/***************************************************************************
 *FECMON_UNLOCK_LIMITS - FEC Monitor BUnlock Limits
 ***************************************************************************/
/* DS_0 :: FECMON_UNLOCK_LIMITS :: STUCK_TO_UNLOCK [31:16] */
#define BCHP_DS_0_FECMON_UNLOCK_LIMITS_STUCK_TO_UNLOCK_MASK        0xffff0000
#define BCHP_DS_0_FECMON_UNLOCK_LIMITS_STUCK_TO_UNLOCK_SHIFT       16
#define BCHP_DS_0_FECMON_UNLOCK_LIMITS_STUCK_TO_UNLOCK_DEFAULT     0x00000002

/* DS_0 :: FECMON_UNLOCK_LIMITS :: BAD_TO_UNLOCK [15:00] */
#define BCHP_DS_0_FECMON_UNLOCK_LIMITS_BAD_TO_UNLOCK_MASK          0x0000ffff
#define BCHP_DS_0_FECMON_UNLOCK_LIMITS_BAD_TO_UNLOCK_SHIFT         0
#define BCHP_DS_0_FECMON_UNLOCK_LIMITS_BAD_TO_UNLOCK_DEFAULT       0x000003e8

/***************************************************************************
 *FECMON_FALSE_MPEG_DETECT_CTL1 - FEC Monitor False MPEG Detect Control Parameters 1
 ***************************************************************************/
/* DS_0 :: FECMON_FALSE_MPEG_DETECT_CTL1 :: reserved0 [31:08] */
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL1_reserved0_MASK     0xffffff00
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL1_reserved0_SHIFT    8

/* DS_0 :: FECMON_FALSE_MPEG_DETECT_CTL1 :: MIN_BAD_MPEG_BEFORE_CHECK [07:00] */
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL1_MIN_BAD_MPEG_BEFORE_CHECK_MASK 0x000000ff
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL1_MIN_BAD_MPEG_BEFORE_CHECK_SHIFT 0
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL1_MIN_BAD_MPEG_BEFORE_CHECK_DEFAULT 0x0000000a

/***************************************************************************
 *FECMON_FALSE_MPEG_DETECT_CTL2 - FEC Monitor False MPEG Detect Control Parameters 2
 ***************************************************************************/
/* DS_0 :: FECMON_FALSE_MPEG_DETECT_CTL2 :: UERC_MULT_1 [31:24] */
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL2_UERC_MULT_1_MASK   0xff000000
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL2_UERC_MULT_1_SHIFT  24
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL2_UERC_MULT_1_DEFAULT 0x0000000a

/* DS_0 :: FECMON_FALSE_MPEG_DETECT_CTL2 :: UERC_MULT_2 [23:16] */
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL2_UERC_MULT_2_MASK   0x00ff0000
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL2_UERC_MULT_2_SHIFT  16
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL2_UERC_MULT_2_DEFAULT 0x00000003

/* DS_0 :: FECMON_FALSE_MPEG_DETECT_CTL2 :: BMPG_MULT_1 [15:08] */
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL2_BMPG_MULT_1_MASK   0x0000ff00
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL2_BMPG_MULT_1_SHIFT  8
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL2_BMPG_MULT_1_DEFAULT 0x00000004

/* DS_0 :: FECMON_FALSE_MPEG_DETECT_CTL2 :: BMPG_MULT_2 [07:00] */
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL2_BMPG_MULT_2_MASK   0x000000ff
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL2_BMPG_MULT_2_SHIFT  0
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_CTL2_BMPG_MULT_2_DEFAULT 0x00000005

/***************************************************************************
 *FECMON_FALSE_MPEG_DETECT_STATUS - FEC Monitor False MPEG Detect Status
 ***************************************************************************/
/* DS_0 :: FECMON_FALSE_MPEG_DETECT_STATUS :: reserved0 [31:17] */
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_STATUS_reserved0_MASK   0xfffe0000
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_STATUS_reserved0_SHIFT  17

/* DS_0 :: FECMON_FALSE_MPEG_DETECT_STATUS :: MPEG_SYNC_VALID [16:16] */
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_STATUS_MPEG_SYNC_VALID_MASK 0x00010000
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_STATUS_MPEG_SYNC_VALID_SHIFT 16
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_STATUS_MPEG_SYNC_VALID_DEFAULT 0x00000000

/* DS_0 :: FECMON_FALSE_MPEG_DETECT_STATUS :: RESYNC_COUNT [15:00] */
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_STATUS_RESYNC_COUNT_MASK 0x0000ffff
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_STATUS_RESYNC_COUNT_SHIFT 0
#define BCHP_DS_0_FECMON_FALSE_MPEG_DETECT_STATUS_RESYNC_COUNT_DEFAULT 0x00000000

/***************************************************************************
 *FECMON_INTERVAL_ALERT_THRESHOLD - FEC Monitor Error Count Alert Thresholds
 ***************************************************************************/
/* DS_0 :: FECMON_INTERVAL_ALERT_THRESHOLD :: UNCORRECTABLE_TO_ALERT [31:16] */
#define BCHP_DS_0_FECMON_INTERVAL_ALERT_THRESHOLD_UNCORRECTABLE_TO_ALERT_MASK 0xffff0000
#define BCHP_DS_0_FECMON_INTERVAL_ALERT_THRESHOLD_UNCORRECTABLE_TO_ALERT_SHIFT 16
#define BCHP_DS_0_FECMON_INTERVAL_ALERT_THRESHOLD_UNCORRECTABLE_TO_ALERT_DEFAULT 0x000003e8

/* DS_0 :: FECMON_INTERVAL_ALERT_THRESHOLD :: CORRECTABLE_TO_ALERT [15:00] */
#define BCHP_DS_0_FECMON_INTERVAL_ALERT_THRESHOLD_CORRECTABLE_TO_ALERT_MASK 0x0000ffff
#define BCHP_DS_0_FECMON_INTERVAL_ALERT_THRESHOLD_CORRECTABLE_TO_ALERT_SHIFT 0
#define BCHP_DS_0_FECMON_INTERVAL_ALERT_THRESHOLD_CORRECTABLE_TO_ALERT_DEFAULT 0x000003e8

/***************************************************************************
 *FECMON_INTERVAL_ERROR_VALUES - FEC Monitor Error Counts within the last trigger interval
 ***************************************************************************/
/* DS_0 :: FECMON_INTERVAL_ERROR_VALUES :: INTERVAL_UNCORRECTABLE_ERRORS [31:16] */
#define BCHP_DS_0_FECMON_INTERVAL_ERROR_VALUES_INTERVAL_UNCORRECTABLE_ERRORS_MASK 0xffff0000
#define BCHP_DS_0_FECMON_INTERVAL_ERROR_VALUES_INTERVAL_UNCORRECTABLE_ERRORS_SHIFT 16
#define BCHP_DS_0_FECMON_INTERVAL_ERROR_VALUES_INTERVAL_UNCORRECTABLE_ERRORS_DEFAULT 0x00000000

/* DS_0 :: FECMON_INTERVAL_ERROR_VALUES :: INTERVAL_CORRECTABLE_ERRORS [15:00] */
#define BCHP_DS_0_FECMON_INTERVAL_ERROR_VALUES_INTERVAL_CORRECTABLE_ERRORS_MASK 0x0000ffff
#define BCHP_DS_0_FECMON_INTERVAL_ERROR_VALUES_INTERVAL_CORRECTABLE_ERRORS_SHIFT 0
#define BCHP_DS_0_FECMON_INTERVAL_ERROR_VALUES_INTERVAL_CORRECTABLE_ERRORS_DEFAULT 0x00000000

/***************************************************************************
 *FSCNT1 - Sample Rate Counter 1
 ***************************************************************************/
/* DS_0 :: FSCNT1 :: COUNTVAL [31:00] */
#define BCHP_DS_0_FSCNT1_COUNTVAL_MASK                             0xffffffff
#define BCHP_DS_0_FSCNT1_COUNTVAL_SHIFT                            0
#define BCHP_DS_0_FSCNT1_COUNTVAL_DEFAULT                          0x00000000

/***************************************************************************
 *FSCNT2 - Sample Rate Counter 2
 ***************************************************************************/
/* DS_0 :: FSCNT2 :: COUNTVAL [31:00] */
#define BCHP_DS_0_FSCNT2_COUNTVAL_MASK                             0xffffffff
#define BCHP_DS_0_FSCNT2_COUNTVAL_SHIFT                            0
#define BCHP_DS_0_FSCNT2_COUNTVAL_DEFAULT                          0x00000000

/***************************************************************************
 *FBCNT1 - Baud Rate Counter 1
 ***************************************************************************/
/* DS_0 :: FBCNT1 :: reserved0 [31:24] */
#define BCHP_DS_0_FBCNT1_reserved0_MASK                            0xff000000
#define BCHP_DS_0_FBCNT1_reserved0_SHIFT                           24

/* DS_0 :: FBCNT1 :: COUNTVAL [23:00] */
#define BCHP_DS_0_FBCNT1_COUNTVAL_MASK                             0x00ffffff
#define BCHP_DS_0_FBCNT1_COUNTVAL_SHIFT                            0
#define BCHP_DS_0_FBCNT1_COUNTVAL_DEFAULT                          0x00000000

/***************************************************************************
 *FBCNT2 - Baud Rate Counter 2
 ***************************************************************************/
/* DS_0 :: FBCNT2 :: reserved0 [31:24] */
#define BCHP_DS_0_FBCNT2_reserved0_MASK                            0xff000000
#define BCHP_DS_0_FBCNT2_reserved0_SHIFT                           24

/* DS_0 :: FBCNT2 :: COUNTVAL [23:00] */
#define BCHP_DS_0_FBCNT2_COUNTVAL_MASK                             0x00ffffff
#define BCHP_DS_0_FBCNT2_COUNTVAL_SHIFT                            0
#define BCHP_DS_0_FBCNT2_COUNTVAL_DEFAULT                          0x00000000

/***************************************************************************
 *SPARE - Reserved for Future Expansion
 ***************************************************************************/
/* DS_0 :: SPARE :: SPARE [31:00] */
#define BCHP_DS_0_SPARE_SPARE_MASK                                 0xffffffff
#define BCHP_DS_0_SPARE_SPARE_SHIFT                                0
#define BCHP_DS_0_SPARE_SPARE_DEFAULT                              0x00000000

/***************************************************************************
 *BND - BND Control Register
 ***************************************************************************/
/* DS_0 :: BND :: reserved0 [31:28] */
#define BCHP_DS_0_BND_reserved0_MASK                               0xf0000000
#define BCHP_DS_0_BND_reserved0_SHIFT                              28

/* DS_0 :: BND :: BND_EN [27:27] */
#define BCHP_DS_0_BND_BND_EN_MASK                                  0x08000000
#define BCHP_DS_0_BND_BND_EN_SHIFT                                 27
#define BCHP_DS_0_BND_BND_EN_DEFAULT                               0x00000000

/* DS_0 :: BND :: BND_BYP [26:26] */
#define BCHP_DS_0_BND_BND_BYP_MASK                                 0x04000000
#define BCHP_DS_0_BND_BND_BYP_SHIFT                                26
#define BCHP_DS_0_BND_BND_BYP_DEFAULT                              0x00000001

/* DS_0 :: BND :: BND_END_PAD [25:20] */
#define BCHP_DS_0_BND_BND_END_PAD_MASK                             0x03f00000
#define BCHP_DS_0_BND_BND_END_PAD_SHIFT                            20
#define BCHP_DS_0_BND_BND_END_PAD_DEFAULT                          0x00000000

/* DS_0 :: BND :: BND_FRONT_PAD [19:14] */
#define BCHP_DS_0_BND_BND_FRONT_PAD_MASK                           0x000fc000
#define BCHP_DS_0_BND_BND_FRONT_PAD_SHIFT                          14
#define BCHP_DS_0_BND_BND_FRONT_PAD_DEFAULT                        0x00000000

/* DS_0 :: BND :: BND_DURATION_WINDOW [13:07] */
#define BCHP_DS_0_BND_BND_DURATION_WINDOW_MASK                     0x00003f80
#define BCHP_DS_0_BND_BND_DURATION_WINDOW_SHIFT                    7
#define BCHP_DS_0_BND_BND_DURATION_WINDOW_DEFAULT                  0x00000000

/* DS_0 :: BND :: BND_GAP_WINDOW [06:00] */
#define BCHP_DS_0_BND_BND_GAP_WINDOW_MASK                          0x0000007f
#define BCHP_DS_0_BND_BND_GAP_WINDOW_SHIFT                         0
#define BCHP_DS_0_BND_BND_GAP_WINDOW_DEFAULT                       0x00000000

/***************************************************************************
 *BND_THR - BND threshold value Register
 ***************************************************************************/
/* DS_0 :: BND_THR :: reserved0 [31:24] */
#define BCHP_DS_0_BND_THR_reserved0_MASK                           0xff000000
#define BCHP_DS_0_BND_THR_reserved0_SHIFT                          24

/* DS_0 :: BND_THR :: BND_THRESHOLD [23:00] */
#define BCHP_DS_0_BND_THR_BND_THRESHOLD_MASK                       0x00ffffff
#define BCHP_DS_0_BND_THR_BND_THRESHOLD_SHIFT                      0
#define BCHP_DS_0_BND_THR_BND_THRESHOLD_DEFAULT                    0x00000000

/***************************************************************************
 *EQ_CTL - Equalizer Control Register
 ***************************************************************************/
/* DS_0 :: EQ_CTL :: reserved0 [31:31] */
#define BCHP_DS_0_EQ_CTL_reserved0_MASK                            0x80000000
#define BCHP_DS_0_EQ_CTL_reserved0_SHIFT                           31

/* DS_0 :: EQ_CTL :: IMC1_EN [30:30] */
#define BCHP_DS_0_EQ_CTL_IMC1_EN_MASK                              0x40000000
#define BCHP_DS_0_EQ_CTL_IMC1_EN_SHIFT                             30
#define BCHP_DS_0_EQ_CTL_IMC1_EN_DEFAULT                           0x00000000

/* DS_0 :: EQ_CTL :: IMC_EN [29:29] */
#define BCHP_DS_0_EQ_CTL_IMC_EN_MASK                               0x20000000
#define BCHP_DS_0_EQ_CTL_IMC_EN_SHIFT                              29
#define BCHP_DS_0_EQ_CTL_IMC_EN_DEFAULT                            0x00000000

/* DS_0 :: EQ_CTL :: HUM_EN [28:28] */
#define BCHP_DS_0_EQ_CTL_HUM_EN_MASK                               0x10000000
#define BCHP_DS_0_EQ_CTL_HUM_EN_SHIFT                              28
#define BCHP_DS_0_EQ_CTL_HUM_EN_DEFAULT                            0x00000000

/* DS_0 :: EQ_CTL :: SIGRST [27:27] */
#define BCHP_DS_0_EQ_CTL_SIGRST_MASK                               0x08000000
#define BCHP_DS_0_EQ_CTL_SIGRST_SHIFT                              27
#define BCHP_DS_0_EQ_CTL_SIGRST_DEFAULT                            0x00000000

/* DS_0 :: EQ_CTL :: SIGEN [26:26] */
#define BCHP_DS_0_EQ_CTL_SIGEN_MASK                                0x04000000
#define BCHP_DS_0_EQ_CTL_SIGEN_SHIFT                               26
#define BCHP_DS_0_EQ_CTL_SIGEN_DEFAULT                             0x00000000

/* DS_0 :: EQ_CTL :: reserved1 [25:25] */
#define BCHP_DS_0_EQ_CTL_reserved1_MASK                            0x02000000
#define BCHP_DS_0_EQ_CTL_reserved1_SHIFT                           25

/* DS_0 :: EQ_CTL :: PNEN [24:24] */
#define BCHP_DS_0_EQ_CTL_PNEN_MASK                                 0x01000000
#define BCHP_DS_0_EQ_CTL_PNEN_SHIFT                                24
#define BCHP_DS_0_EQ_CTL_PNEN_DEFAULT                              0x00000000

/* DS_0 :: EQ_CTL :: reserved2 [23:20] */
#define BCHP_DS_0_EQ_CTL_reserved2_MASK                            0x00f00000
#define BCHP_DS_0_EQ_CTL_reserved2_SHIFT                           20

/* DS_0 :: EQ_CTL :: FNDO [19:19] */
#define BCHP_DS_0_EQ_CTL_FNDO_MASK                                 0x00080000
#define BCHP_DS_0_EQ_CTL_FNDO_SHIFT                                19
#define BCHP_DS_0_EQ_CTL_FNDO_DEFAULT                              0x00000000

/* DS_0 :: EQ_CTL :: FNEN [18:18] */
#define BCHP_DS_0_EQ_CTL_FNEN_MASK                                 0x00040000
#define BCHP_DS_0_EQ_CTL_FNEN_SHIFT                                18
#define BCHP_DS_0_EQ_CTL_FNEN_DEFAULT                              0x00000000

/* DS_0 :: EQ_CTL :: DBYP [17:17] */
#define BCHP_DS_0_EQ_CTL_DBYP_MASK                                 0x00020000
#define BCHP_DS_0_EQ_CTL_DBYP_SHIFT                                17
#define BCHP_DS_0_EQ_CTL_DBYP_DEFAULT                              0x00000000

/* DS_0 :: EQ_CTL :: SPINV [16:16] */
#define BCHP_DS_0_EQ_CTL_SPINV_MASK                                0x00010000
#define BCHP_DS_0_EQ_CTL_SPINV_SHIFT                               16
#define BCHP_DS_0_EQ_CTL_SPINV_DEFAULT                             0x00000000

/* DS_0 :: EQ_CTL :: DFESOFT [15:15] */
#define BCHP_DS_0_EQ_CTL_DFESOFT_MASK                              0x00008000
#define BCHP_DS_0_EQ_CTL_DFESOFT_SHIFT                             15
#define BCHP_DS_0_EQ_CTL_DFESOFT_DEFAULT                           0x00000000

/* DS_0 :: EQ_CTL :: RCADO [14:14] */
#define BCHP_DS_0_EQ_CTL_RCADO_MASK                                0x00004000
#define BCHP_DS_0_EQ_CTL_RCADO_SHIFT                               14
#define BCHP_DS_0_EQ_CTL_RCADO_DEFAULT                             0x00000000

/* DS_0 :: EQ_CTL :: reserved3 [13:13] */
#define BCHP_DS_0_EQ_CTL_reserved3_MASK                            0x00002000
#define BCHP_DS_0_EQ_CTL_reserved3_SHIFT                           13

/* DS_0 :: EQ_CTL :: CMADO [12:12] */
#define BCHP_DS_0_EQ_CTL_CMADO_MASK                                0x00001000
#define BCHP_DS_0_EQ_CTL_CMADO_SHIFT                               12
#define BCHP_DS_0_EQ_CTL_CMADO_DEFAULT                             0x00000000

/* DS_0 :: EQ_CTL :: CMAEN [11:11] */
#define BCHP_DS_0_EQ_CTL_CMAEN_MASK                                0x00000800
#define BCHP_DS_0_EQ_CTL_CMAEN_SHIFT                               11
#define BCHP_DS_0_EQ_CTL_CMAEN_DEFAULT                             0x00000000

/* DS_0 :: EQ_CTL :: CMAFB [10:08] */
#define BCHP_DS_0_EQ_CTL_CMAFB_MASK                                0x00000700
#define BCHP_DS_0_EQ_CTL_CMAFB_SHIFT                               8
#define BCHP_DS_0_EQ_CTL_CMAFB_DEFAULT                             0x00000007

/* DS_0 :: EQ_CTL :: ERR_SWITCH [07:07] */
#define BCHP_DS_0_EQ_CTL_ERR_SWITCH_MASK                           0x00000080
#define BCHP_DS_0_EQ_CTL_ERR_SWITCH_SHIFT                          7
#define BCHP_DS_0_EQ_CTL_ERR_SWITCH_DEFAULT                        0x00000000

/* DS_0 :: EQ_CTL :: ERR_CLIP [06:06] */
#define BCHP_DS_0_EQ_CTL_ERR_CLIP_MASK                             0x00000040
#define BCHP_DS_0_EQ_CTL_ERR_CLIP_SHIFT                            6
#define BCHP_DS_0_EQ_CTL_ERR_CLIP_DEFAULT                          0x00000000

/* DS_0 :: EQ_CTL :: reserved4 [05:03] */
#define BCHP_DS_0_EQ_CTL_reserved4_MASK                            0x00000038
#define BCHP_DS_0_EQ_CTL_reserved4_SHIFT                           3

/* DS_0 :: EQ_CTL :: SYMM [02:00] */
#define BCHP_DS_0_EQ_CTL_SYMM_MASK                                 0x00000007
#define BCHP_DS_0_EQ_CTL_SYMM_SHIFT                                0
#define BCHP_DS_0_EQ_CTL_SYMM_DEFAULT                              0x00000007

/***************************************************************************
 *EQ_CWC - CWC Control Register
 ***************************************************************************/
/* DS_0 :: EQ_CWC :: LF_RESET [31:28] */
#define BCHP_DS_0_EQ_CWC_LF_RESET_MASK                             0xf0000000
#define BCHP_DS_0_EQ_CWC_LF_RESET_SHIFT                            28
#define BCHP_DS_0_EQ_CWC_LF_RESET_DEFAULT                          0x00000000

/* DS_0 :: EQ_CWC :: LF_FRZ [27:24] */
#define BCHP_DS_0_EQ_CWC_LF_FRZ_MASK                               0x0f000000
#define BCHP_DS_0_EQ_CWC_LF_FRZ_SHIFT                              24
#define BCHP_DS_0_EQ_CWC_LF_FRZ_DEFAULT                            0x00000000

/* DS_0 :: EQ_CWC :: PLL_MODE [23:20] */
#define BCHP_DS_0_EQ_CWC_PLL_MODE_MASK                             0x00f00000
#define BCHP_DS_0_EQ_CWC_PLL_MODE_SHIFT                            20
#define BCHP_DS_0_EQ_CWC_PLL_MODE_DEFAULT                          0x00000000

/* DS_0 :: EQ_CWC :: STEPSIZE4 [19:17] */
#define BCHP_DS_0_EQ_CWC_STEPSIZE4_MASK                            0x000e0000
#define BCHP_DS_0_EQ_CWC_STEPSIZE4_SHIFT                           17
#define BCHP_DS_0_EQ_CWC_STEPSIZE4_DEFAULT                         0x00000002

/* DS_0 :: EQ_CWC :: STEPSIZE3 [16:14] */
#define BCHP_DS_0_EQ_CWC_STEPSIZE3_MASK                            0x0001c000
#define BCHP_DS_0_EQ_CWC_STEPSIZE3_SHIFT                           14
#define BCHP_DS_0_EQ_CWC_STEPSIZE3_DEFAULT                         0x00000002

/* DS_0 :: EQ_CWC :: STEPSIZE2 [13:11] */
#define BCHP_DS_0_EQ_CWC_STEPSIZE2_MASK                            0x00003800
#define BCHP_DS_0_EQ_CWC_STEPSIZE2_SHIFT                           11
#define BCHP_DS_0_EQ_CWC_STEPSIZE2_DEFAULT                         0x00000002

/* DS_0 :: EQ_CWC :: STEPSIZE1 [10:08] */
#define BCHP_DS_0_EQ_CWC_STEPSIZE1_MASK                            0x00000700
#define BCHP_DS_0_EQ_CWC_STEPSIZE1_SHIFT                           8
#define BCHP_DS_0_EQ_CWC_STEPSIZE1_DEFAULT                         0x00000002

/* DS_0 :: EQ_CWC :: FREEZE [07:04] */
#define BCHP_DS_0_EQ_CWC_FREEZE_MASK                               0x000000f0
#define BCHP_DS_0_EQ_CWC_FREEZE_SHIFT                              4
#define BCHP_DS_0_EQ_CWC_FREEZE_DEFAULT                            0x0000000f

/* DS_0 :: EQ_CWC :: reserved0 [03:03] */
#define BCHP_DS_0_EQ_CWC_reserved0_MASK                            0x00000008
#define BCHP_DS_0_EQ_CWC_reserved0_SHIFT                           3

/* DS_0 :: EQ_CWC :: LENGTH [02:00] */
#define BCHP_DS_0_EQ_CWC_LENGTH_MASK                               0x00000007
#define BCHP_DS_0_EQ_CWC_LENGTH_SHIFT                              0
#define BCHP_DS_0_EQ_CWC_LENGTH_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_FFE - FFE Control Register
 ***************************************************************************/
/* DS_0 :: EQ_FFE :: POST_MAIN_SEL [31:31] */
#define BCHP_DS_0_EQ_FFE_POST_MAIN_SEL_MASK                        0x80000000
#define BCHP_DS_0_EQ_FFE_POST_MAIN_SEL_SHIFT                       31
#define BCHP_DS_0_EQ_FFE_POST_MAIN_SEL_DEFAULT                     0x00000000

/* DS_0 :: EQ_FFE :: reserved0 [30:30] */
#define BCHP_DS_0_EQ_FFE_reserved0_MASK                            0x40000000
#define BCHP_DS_0_EQ_FFE_reserved0_SHIFT                           30

/* DS_0 :: EQ_FFE :: MAIN [29:24] */
#define BCHP_DS_0_EQ_FFE_MAIN_MASK                                 0x3f000000
#define BCHP_DS_0_EQ_FFE_MAIN_SHIFT                                24
#define BCHP_DS_0_EQ_FFE_MAIN_DEFAULT                              0x00000023

/* DS_0 :: EQ_FFE :: reserved1 [23:23] */
#define BCHP_DS_0_EQ_FFE_reserved1_MASK                            0x00800000
#define BCHP_DS_0_EQ_FFE_reserved1_SHIFT                           23

/* DS_0 :: EQ_FFE :: MAINSTEP [22:20] */
#define BCHP_DS_0_EQ_FFE_MAINSTEP_MASK                             0x00700000
#define BCHP_DS_0_EQ_FFE_MAINSTEP_SHIFT                            20
#define BCHP_DS_0_EQ_FFE_MAINSTEP_DEFAULT                          0x00000002

/* DS_0 :: EQ_FFE :: reserved2 [19:16] */
#define BCHP_DS_0_EQ_FFE_reserved2_MASK                            0x000f0000
#define BCHP_DS_0_EQ_FFE_reserved2_SHIFT                           16

/* DS_0 :: EQ_FFE :: URATE [15:14] */
#define BCHP_DS_0_EQ_FFE_URATE_MASK                                0x0000c000
#define BCHP_DS_0_EQ_FFE_URATE_SHIFT                               14
#define BCHP_DS_0_EQ_FFE_URATE_DEFAULT                             0x00000000

/* DS_0 :: EQ_FFE :: STEP [13:11] */
#define BCHP_DS_0_EQ_FFE_STEP_MASK                                 0x00003800
#define BCHP_DS_0_EQ_FFE_STEP_SHIFT                                11
#define BCHP_DS_0_EQ_FFE_STEP_DEFAULT                              0x00000002

/* DS_0 :: EQ_FFE :: reserved3 [10:09] */
#define BCHP_DS_0_EQ_FFE_reserved3_MASK                            0x00000600
#define BCHP_DS_0_EQ_FFE_reserved3_SHIFT                           9

/* DS_0 :: EQ_FFE :: LENGTH [08:03] */
#define BCHP_DS_0_EQ_FFE_LENGTH_MASK                               0x000001f8
#define BCHP_DS_0_EQ_FFE_LENGTH_SHIFT                              3
#define BCHP_DS_0_EQ_FFE_LENGTH_DEFAULT                            0x00000023

/* DS_0 :: EQ_FFE :: SLMS [02:02] */
#define BCHP_DS_0_EQ_FFE_SLMS_MASK                                 0x00000004
#define BCHP_DS_0_EQ_FFE_SLMS_SHIFT                                2
#define BCHP_DS_0_EQ_FFE_SLMS_DEFAULT                              0x00000000

/* DS_0 :: EQ_FFE :: BYPASS [01:01] */
#define BCHP_DS_0_EQ_FFE_BYPASS_MASK                               0x00000002
#define BCHP_DS_0_EQ_FFE_BYPASS_SHIFT                              1
#define BCHP_DS_0_EQ_FFE_BYPASS_DEFAULT                            0x00000000

/* DS_0 :: EQ_FFE :: RESET [00:00] */
#define BCHP_DS_0_EQ_FFE_RESET_MASK                                0x00000001
#define BCHP_DS_0_EQ_FFE_RESET_SHIFT                               0
#define BCHP_DS_0_EQ_FFE_RESET_DEFAULT                             0x00000000

/***************************************************************************
 *EQ_DFE - DFE Control Register
 ***************************************************************************/
/* DS_0 :: EQ_DFE :: reserved0 [31:16] */
#define BCHP_DS_0_EQ_DFE_reserved0_MASK                            0xffff0000
#define BCHP_DS_0_EQ_DFE_reserved0_SHIFT                           16

/* DS_0 :: EQ_DFE :: URATE [15:14] */
#define BCHP_DS_0_EQ_DFE_URATE_MASK                                0x0000c000
#define BCHP_DS_0_EQ_DFE_URATE_SHIFT                               14
#define BCHP_DS_0_EQ_DFE_URATE_DEFAULT                             0x00000000

/* DS_0 :: EQ_DFE :: STEP [13:11] */
#define BCHP_DS_0_EQ_DFE_STEP_MASK                                 0x00003800
#define BCHP_DS_0_EQ_DFE_STEP_SHIFT                                11
#define BCHP_DS_0_EQ_DFE_STEP_DEFAULT                              0x00000002

/* DS_0 :: EQ_DFE :: reserved1 [10:06] */
#define BCHP_DS_0_EQ_DFE_reserved1_MASK                            0x000007c0
#define BCHP_DS_0_EQ_DFE_reserved1_SHIFT                           6

/* DS_0 :: EQ_DFE :: LENGTH [05:03] */
#define BCHP_DS_0_EQ_DFE_LENGTH_MASK                               0x00000038
#define BCHP_DS_0_EQ_DFE_LENGTH_SHIFT                              3
#define BCHP_DS_0_EQ_DFE_LENGTH_DEFAULT                            0x00000005

/* DS_0 :: EQ_DFE :: SLMS [02:02] */
#define BCHP_DS_0_EQ_DFE_SLMS_MASK                                 0x00000004
#define BCHP_DS_0_EQ_DFE_SLMS_SHIFT                                2
#define BCHP_DS_0_EQ_DFE_SLMS_DEFAULT                              0x00000000

/* DS_0 :: EQ_DFE :: BYPASS [01:01] */
#define BCHP_DS_0_EQ_DFE_BYPASS_MASK                               0x00000002
#define BCHP_DS_0_EQ_DFE_BYPASS_SHIFT                              1
#define BCHP_DS_0_EQ_DFE_BYPASS_DEFAULT                            0x00000000

/* DS_0 :: EQ_DFE :: RESET [00:00] */
#define BCHP_DS_0_EQ_DFE_RESET_MASK                                0x00000001
#define BCHP_DS_0_EQ_DFE_RESET_SHIFT                               0
#define BCHP_DS_0_EQ_DFE_RESET_DEFAULT                             0x00000000

/***************************************************************************
 *EQ_CMA - Equalizer CMA Modulus Control Register
 ***************************************************************************/
/* DS_0 :: EQ_CMA :: reserved0 [31:16] */
#define BCHP_DS_0_EQ_CMA_reserved0_MASK                            0xffff0000
#define BCHP_DS_0_EQ_CMA_reserved0_SHIFT                           16

/* DS_0 :: EQ_CMA :: CMAMOD [15:00] */
#define BCHP_DS_0_EQ_CMA_CMAMOD_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_CMA_CMAMOD_SHIFT                              0

/***************************************************************************
 *EQ_RCA - Equalizer RCA threshold (modulus) Register
 ***************************************************************************/
/* DS_0 :: EQ_RCA :: reserved0 [31:10] */
#define BCHP_DS_0_EQ_RCA_reserved0_MASK                            0xfffffc00
#define BCHP_DS_0_EQ_RCA_reserved0_SHIFT                           10

/* DS_0 :: EQ_RCA :: RCAMOD [09:00] */
#define BCHP_DS_0_EQ_RCA_RCAMOD_MASK                               0x000003ff
#define BCHP_DS_0_EQ_RCA_RCAMOD_SHIFT                              0

/***************************************************************************
 *EQ_LEAK - Equalizer Leakage Control Register
 ***************************************************************************/
/* DS_0 :: EQ_LEAK :: FFE_LEAK_PRE [31:28] */
#define BCHP_DS_0_EQ_LEAK_FFE_LEAK_PRE_MASK                        0xf0000000
#define BCHP_DS_0_EQ_LEAK_FFE_LEAK_PRE_SHIFT                       28
#define BCHP_DS_0_EQ_LEAK_FFE_LEAK_PRE_DEFAULT                     0x00000000

/* DS_0 :: EQ_LEAK :: FFE_LEAK_POST [27:24] */
#define BCHP_DS_0_EQ_LEAK_FFE_LEAK_POST_MASK                       0x0f000000
#define BCHP_DS_0_EQ_LEAK_FFE_LEAK_POST_SHIFT                      24
#define BCHP_DS_0_EQ_LEAK_FFE_LEAK_POST_DEFAULT                    0x00000000

/* DS_0 :: EQ_LEAK :: reserved0 [23:20] */
#define BCHP_DS_0_EQ_LEAK_reserved0_MASK                           0x00f00000
#define BCHP_DS_0_EQ_LEAK_reserved0_SHIFT                          20

/* DS_0 :: EQ_LEAK :: FFE_LEAK_MAIN [19:16] */
#define BCHP_DS_0_EQ_LEAK_FFE_LEAK_MAIN_MASK                       0x000f0000
#define BCHP_DS_0_EQ_LEAK_FFE_LEAK_MAIN_SHIFT                      16
#define BCHP_DS_0_EQ_LEAK_FFE_LEAK_MAIN_DEFAULT                    0x00000000

/* DS_0 :: EQ_LEAK :: DFE_LEAK_NONOVERLAP [15:12] */
#define BCHP_DS_0_EQ_LEAK_DFE_LEAK_NONOVERLAP_MASK                 0x0000f000
#define BCHP_DS_0_EQ_LEAK_DFE_LEAK_NONOVERLAP_SHIFT                12
#define BCHP_DS_0_EQ_LEAK_DFE_LEAK_NONOVERLAP_DEFAULT              0x00000000

/* DS_0 :: EQ_LEAK :: DFE_LEAK_OVERLAP [11:08] */
#define BCHP_DS_0_EQ_LEAK_DFE_LEAK_OVERLAP_MASK                    0x00000f00
#define BCHP_DS_0_EQ_LEAK_DFE_LEAK_OVERLAP_SHIFT                   8
#define BCHP_DS_0_EQ_LEAK_DFE_LEAK_OVERLAP_DEFAULT                 0x00000000

/* DS_0 :: EQ_LEAK :: reserved1 [07:04] */
#define BCHP_DS_0_EQ_LEAK_reserved1_MASK                           0x000000f0
#define BCHP_DS_0_EQ_LEAK_reserved1_SHIFT                          4

/* DS_0 :: EQ_LEAK :: DFE_LEAK_MAIN [03:00] */
#define BCHP_DS_0_EQ_LEAK_DFE_LEAK_MAIN_MASK                       0x0000000f
#define BCHP_DS_0_EQ_LEAK_DFE_LEAK_MAIN_SHIFT                      0
#define BCHP_DS_0_EQ_LEAK_DFE_LEAK_MAIN_DEFAULT                    0x00000000

/***************************************************************************
 *EQ_SOFT - Equalizer Soft Decision Value
 ***************************************************************************/
/* DS_0 :: EQ_SOFT :: ISOFT [31:16] */
#define BCHP_DS_0_EQ_SOFT_ISOFT_MASK                               0xffff0000
#define BCHP_DS_0_EQ_SOFT_ISOFT_SHIFT                              16

/* DS_0 :: EQ_SOFT :: QSOFT [15:00] */
#define BCHP_DS_0_EQ_SOFT_QSOFT_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_SOFT_QSOFT_SHIFT                              0

/***************************************************************************
 *EQ_SGEQ - Equalizer Signature Analyzer
 ***************************************************************************/
/* DS_0 :: EQ_SGEQ :: SIGAVAL [31:00] */
#define BCHP_DS_0_EQ_SGEQ_SIGAVAL_MASK                             0xffffffff
#define BCHP_DS_0_EQ_SGEQ_SIGAVAL_SHIFT                            0
#define BCHP_DS_0_EQ_SGEQ_SIGAVAL_DEFAULT                          0x55555555

/***************************************************************************
 *EQ_CPL - Carrier Phase Loop Control
 ***************************************************************************/
/* DS_0 :: EQ_CPL :: CPLFREQEN [31:31] */
#define BCHP_DS_0_EQ_CPL_CPLFREQEN_MASK                            0x80000000
#define BCHP_DS_0_EQ_CPL_CPLFREQEN_SHIFT                           31
#define BCHP_DS_0_EQ_CPL_CPLFREQEN_DEFAULT                         0x00000000

/* DS_0 :: EQ_CPL :: CPLFTYPE [30:30] */
#define BCHP_DS_0_EQ_CPL_CPLFTYPE_MASK                             0x40000000
#define BCHP_DS_0_EQ_CPL_CPLFTYPE_SHIFT                            30
#define BCHP_DS_0_EQ_CPL_CPLFTYPE_DEFAULT                          0x00000000

/* DS_0 :: EQ_CPL :: CPLPALK [29:26] */
#define BCHP_DS_0_EQ_CPL_CPLPALK_MASK                              0x3c000000
#define BCHP_DS_0_EQ_CPL_CPLPALK_SHIFT                             26
#define BCHP_DS_0_EQ_CPL_CPLPALK_DEFAULT                           0x00000000

/* DS_0 :: EQ_CPL :: CPLFTHRESH [25:16] */
#define BCHP_DS_0_EQ_CPL_CPLFTHRESH_MASK                           0x03ff0000
#define BCHP_DS_0_EQ_CPL_CPLFTHRESH_SHIFT                          16
#define BCHP_DS_0_EQ_CPL_CPLFTHRESH_DEFAULT                        0x00000000

/* DS_0 :: EQ_CPL :: reserved0 [15:13] */
#define BCHP_DS_0_EQ_CPL_reserved0_MASK                            0x0000e000
#define BCHP_DS_0_EQ_CPL_reserved0_SHIFT                           13

/* DS_0 :: EQ_CPL :: CPLLKTYPE [12:12] */
#define BCHP_DS_0_EQ_CPL_CPLLKTYPE_MASK                            0x00001000
#define BCHP_DS_0_EQ_CPL_CPLLKTYPE_SHIFT                           12
#define BCHP_DS_0_EQ_CPL_CPLLKTYPE_DEFAULT                         0x00000000

/* DS_0 :: EQ_CPL :: CPLLK [11:08] */
#define BCHP_DS_0_EQ_CPL_CPLLK_MASK                                0x00000f00
#define BCHP_DS_0_EQ_CPL_CPLLK_SHIFT                               8
#define BCHP_DS_0_EQ_CPL_CPLLK_DEFAULT                             0x00000000

/* DS_0 :: EQ_CPL :: reserved1 [07:02] */
#define BCHP_DS_0_EQ_CPL_reserved1_MASK                            0x000000fc
#define BCHP_DS_0_EQ_CPL_reserved1_SHIFT                           2

/* DS_0 :: EQ_CPL :: CPLBYP [01:01] */
#define BCHP_DS_0_EQ_CPL_CPLBYP_MASK                               0x00000002
#define BCHP_DS_0_EQ_CPL_CPLBYP_SHIFT                              1
#define BCHP_DS_0_EQ_CPL_CPLBYP_DEFAULT                            0x00000000

/* DS_0 :: EQ_CPL :: CPLRST [00:00] */
#define BCHP_DS_0_EQ_CPL_CPLRST_MASK                               0x00000001
#define BCHP_DS_0_EQ_CPL_CPLRST_SHIFT                              0
#define BCHP_DS_0_EQ_CPL_CPLRST_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_CPLC - Carrier Phase Loop Coefficients
 ***************************************************************************/
/* DS_0 :: EQ_CPLC :: CPLLCOEFF [31:16] */
#define BCHP_DS_0_EQ_CPLC_CPLLCOEFF_MASK                           0xffff0000
#define BCHP_DS_0_EQ_CPLC_CPLLCOEFF_SHIFT                          16
#define BCHP_DS_0_EQ_CPLC_CPLLCOEFF_DEFAULT                        0x00000000

/* DS_0 :: EQ_CPLC :: CPLICOEFF [15:00] */
#define BCHP_DS_0_EQ_CPLC_CPLICOEFF_MASK                           0x0000ffff
#define BCHP_DS_0_EQ_CPLC_CPLICOEFF_SHIFT                          0
#define BCHP_DS_0_EQ_CPLC_CPLICOEFF_DEFAULT                        0x00000000

/***************************************************************************
 *EQ_CPLSWP - Carrier Phase Loop Sweep
 ***************************************************************************/
/* DS_0 :: EQ_CPLSWP :: reserved0 [31:12] */
#define BCHP_DS_0_EQ_CPLSWP_reserved0_MASK                         0xfffff000
#define BCHP_DS_0_EQ_CPLSWP_reserved0_SHIFT                        12

/* DS_0 :: EQ_CPLSWP :: SWEEP [11:00] */
#define BCHP_DS_0_EQ_CPLSWP_SWEEP_MASK                             0x00000fff
#define BCHP_DS_0_EQ_CPLSWP_SWEEP_SHIFT                            0
#define BCHP_DS_0_EQ_CPLSWP_SWEEP_DEFAULT                          0x00000000

/***************************************************************************
 *EQ_CPLI - Carrier Phase Loop Integrator
 ***************************************************************************/
/* DS_0 :: EQ_CPLI :: reserved0 [31:30] */
#define BCHP_DS_0_EQ_CPLI_reserved0_MASK                           0xc0000000
#define BCHP_DS_0_EQ_CPLI_reserved0_SHIFT                          30

/* DS_0 :: EQ_CPLI :: CPLI [29:00] */
#define BCHP_DS_0_EQ_CPLI_CPLI_MASK                                0x3fffffff
#define BCHP_DS_0_EQ_CPLI_CPLI_SHIFT                               0
#define BCHP_DS_0_EQ_CPLI_CPLI_DEFAULT                             0x00000000

/***************************************************************************
 *EQ_SNR - Slicer SNR
 ***************************************************************************/
/* DS_0 :: EQ_SNR :: ERRVAL [31:08] */
#define BCHP_DS_0_EQ_SNR_ERRVAL_MASK                               0xffffff00
#define BCHP_DS_0_EQ_SNR_ERRVAL_SHIFT                              8

/* DS_0 :: EQ_SNR :: reserved0 [07:04] */
#define BCHP_DS_0_EQ_SNR_reserved0_MASK                            0x000000f0
#define BCHP_DS_0_EQ_SNR_reserved0_SHIFT                           4

/* DS_0 :: EQ_SNR :: BW [03:01] */
#define BCHP_DS_0_EQ_SNR_BW_MASK                                   0x0000000e
#define BCHP_DS_0_EQ_SNR_BW_SHIFT                                  1
#define BCHP_DS_0_EQ_SNR_BW_DEFAULT                                0x00000000

/* DS_0 :: EQ_SNR :: RESET [00:00] */
#define BCHP_DS_0_EQ_SNR_RESET_MASK                                0x00000001
#define BCHP_DS_0_EQ_SNR_RESET_SHIFT                               0
#define BCHP_DS_0_EQ_SNR_RESET_DEFAULT                             0x00000000

/***************************************************************************
 *EQ_SNRHT - Slicer SNR High Threshold
 ***************************************************************************/
/* DS_0 :: EQ_SNRHT :: reserved0 [31:24] */
#define BCHP_DS_0_EQ_SNRHT_reserved0_MASK                          0xff000000
#define BCHP_DS_0_EQ_SNRHT_reserved0_SHIFT                         24

/* DS_0 :: EQ_SNRHT :: SNRHTHRESH [23:00] */
#define BCHP_DS_0_EQ_SNRHT_SNRHTHRESH_MASK                         0x00ffffff
#define BCHP_DS_0_EQ_SNRHT_SNRHTHRESH_SHIFT                        0
#define BCHP_DS_0_EQ_SNRHT_SNRHTHRESH_DEFAULT                      0x00000000

/***************************************************************************
 *EQ_SNRLT - Slicer SNR Low Threshold
 ***************************************************************************/
/* DS_0 :: EQ_SNRLT :: reserved0 [31:24] */
#define BCHP_DS_0_EQ_SNRLT_reserved0_MASK                          0xff000000
#define BCHP_DS_0_EQ_SNRLT_reserved0_SHIFT                         24

/* DS_0 :: EQ_SNRLT :: SNRLTHRESH [23:00] */
#define BCHP_DS_0_EQ_SNRLT_SNRLTHRESH_MASK                         0x00ffffff
#define BCHP_DS_0_EQ_SNRLT_SNRLTHRESH_SHIFT                        0
#define BCHP_DS_0_EQ_SNRLT_SNRLTHRESH_DEFAULT                      0x00000000

/***************************************************************************
 *EQ_CWC_LEAK - CWC LEAK Control Register
 ***************************************************************************/
/* DS_0 :: EQ_CWC_LEAK :: reserved0 [31:16] */
#define BCHP_DS_0_EQ_CWC_LEAK_reserved0_MASK                       0xffff0000
#define BCHP_DS_0_EQ_CWC_LEAK_reserved0_SHIFT                      16

/* DS_0 :: EQ_CWC_LEAK :: CWC_LEAK4 [15:12] */
#define BCHP_DS_0_EQ_CWC_LEAK_CWC_LEAK4_MASK                       0x0000f000
#define BCHP_DS_0_EQ_CWC_LEAK_CWC_LEAK4_SHIFT                      12
#define BCHP_DS_0_EQ_CWC_LEAK_CWC_LEAK4_DEFAULT                    0x00000000

/* DS_0 :: EQ_CWC_LEAK :: CWC_LEAK3 [11:08] */
#define BCHP_DS_0_EQ_CWC_LEAK_CWC_LEAK3_MASK                       0x00000f00
#define BCHP_DS_0_EQ_CWC_LEAK_CWC_LEAK3_SHIFT                      8
#define BCHP_DS_0_EQ_CWC_LEAK_CWC_LEAK3_DEFAULT                    0x00000000

/* DS_0 :: EQ_CWC_LEAK :: CWC_LEAK2 [07:04] */
#define BCHP_DS_0_EQ_CWC_LEAK_CWC_LEAK2_MASK                       0x000000f0
#define BCHP_DS_0_EQ_CWC_LEAK_CWC_LEAK2_SHIFT                      4
#define BCHP_DS_0_EQ_CWC_LEAK_CWC_LEAK2_DEFAULT                    0x00000000

/* DS_0 :: EQ_CWC_LEAK :: CWC_LEAK1 [03:00] */
#define BCHP_DS_0_EQ_CWC_LEAK_CWC_LEAK1_MASK                       0x0000000f
#define BCHP_DS_0_EQ_CWC_LEAK_CWC_LEAK1_SHIFT                      0
#define BCHP_DS_0_EQ_CWC_LEAK_CWC_LEAK1_DEFAULT                    0x00000000

/***************************************************************************
 *EQ_CWC_FOFS1 - CWC 1st tap baud-related frequency offset control word
 ***************************************************************************/
/* DS_0 :: EQ_CWC_FOFS1 :: reserved0 [31:29] */
#define BCHP_DS_0_EQ_CWC_FOFS1_reserved0_MASK                      0xe0000000
#define BCHP_DS_0_EQ_CWC_FOFS1_reserved0_SHIFT                     29

/* DS_0 :: EQ_CWC_FOFS1 :: FOFFSET1 [28:00] */
#define BCHP_DS_0_EQ_CWC_FOFS1_FOFFSET1_MASK                       0x1fffffff
#define BCHP_DS_0_EQ_CWC_FOFS1_FOFFSET1_SHIFT                      0
#define BCHP_DS_0_EQ_CWC_FOFS1_FOFFSET1_DEFAULT                    0x00000000

/***************************************************************************
 *EQ_CWC_FOFS2 - CWC 2nd tap baud-related frequency offset control word
 ***************************************************************************/
/* DS_0 :: EQ_CWC_FOFS2 :: reserved0 [31:29] */
#define BCHP_DS_0_EQ_CWC_FOFS2_reserved0_MASK                      0xe0000000
#define BCHP_DS_0_EQ_CWC_FOFS2_reserved0_SHIFT                     29

/* DS_0 :: EQ_CWC_FOFS2 :: FOFFSET2 [28:00] */
#define BCHP_DS_0_EQ_CWC_FOFS2_FOFFSET2_MASK                       0x1fffffff
#define BCHP_DS_0_EQ_CWC_FOFS2_FOFFSET2_SHIFT                      0
#define BCHP_DS_0_EQ_CWC_FOFS2_FOFFSET2_DEFAULT                    0x00000000

/***************************************************************************
 *EQ_CWC_FOFS3 - CWC 3rd tap baud-related frequency offset control word
 ***************************************************************************/
/* DS_0 :: EQ_CWC_FOFS3 :: reserved0 [31:29] */
#define BCHP_DS_0_EQ_CWC_FOFS3_reserved0_MASK                      0xe0000000
#define BCHP_DS_0_EQ_CWC_FOFS3_reserved0_SHIFT                     29

/* DS_0 :: EQ_CWC_FOFS3 :: FOFFSET3 [28:00] */
#define BCHP_DS_0_EQ_CWC_FOFS3_FOFFSET3_MASK                       0x1fffffff
#define BCHP_DS_0_EQ_CWC_FOFS3_FOFFSET3_SHIFT                      0
#define BCHP_DS_0_EQ_CWC_FOFS3_FOFFSET3_DEFAULT                    0x00000000

/***************************************************************************
 *EQ_CWC_FOFS4 - CWC 4th tap baud-related frequency offset control word
 ***************************************************************************/
/* DS_0 :: EQ_CWC_FOFS4 :: reserved0 [31:29] */
#define BCHP_DS_0_EQ_CWC_FOFS4_reserved0_MASK                      0xe0000000
#define BCHP_DS_0_EQ_CWC_FOFS4_reserved0_SHIFT                     29

/* DS_0 :: EQ_CWC_FOFS4 :: FOFFSET4 [28:00] */
#define BCHP_DS_0_EQ_CWC_FOFS4_FOFFSET4_MASK                       0x1fffffff
#define BCHP_DS_0_EQ_CWC_FOFS4_FOFFSET4_SHIFT                      0
#define BCHP_DS_0_EQ_CWC_FOFS4_FOFFSET4_DEFAULT                    0x00000000

/***************************************************************************
 *EQ_CWC_LFC1 - CWC 1st tap phase/freq loop filter control
 ***************************************************************************/
/* DS_0 :: EQ_CWC_LFC1 :: LF_CINT [31:16] */
#define BCHP_DS_0_EQ_CWC_LFC1_LF_CINT_MASK                         0xffff0000
#define BCHP_DS_0_EQ_CWC_LFC1_LF_CINT_SHIFT                        16
#define BCHP_DS_0_EQ_CWC_LFC1_LF_CINT_DEFAULT                      0x00000000

/* DS_0 :: EQ_CWC_LFC1 :: LF_CLIN [15:00] */
#define BCHP_DS_0_EQ_CWC_LFC1_LF_CLIN_MASK                         0x0000ffff
#define BCHP_DS_0_EQ_CWC_LFC1_LF_CLIN_SHIFT                        0
#define BCHP_DS_0_EQ_CWC_LFC1_LF_CLIN_DEFAULT                      0x00000000

/***************************************************************************
 *EQ_CWC_LFC2 - CWC 2nd tap phase/freq loop filter control
 ***************************************************************************/
/* DS_0 :: EQ_CWC_LFC2 :: LF_CINT [31:16] */
#define BCHP_DS_0_EQ_CWC_LFC2_LF_CINT_MASK                         0xffff0000
#define BCHP_DS_0_EQ_CWC_LFC2_LF_CINT_SHIFT                        16
#define BCHP_DS_0_EQ_CWC_LFC2_LF_CINT_DEFAULT                      0x00000000

/* DS_0 :: EQ_CWC_LFC2 :: LF_CLIN [15:00] */
#define BCHP_DS_0_EQ_CWC_LFC2_LF_CLIN_MASK                         0x0000ffff
#define BCHP_DS_0_EQ_CWC_LFC2_LF_CLIN_SHIFT                        0
#define BCHP_DS_0_EQ_CWC_LFC2_LF_CLIN_DEFAULT                      0x00000000

/***************************************************************************
 *EQ_CWC_LFC3 - CWC 3rd tap phase/freq loop filter control
 ***************************************************************************/
/* DS_0 :: EQ_CWC_LFC3 :: LF_CINT [31:16] */
#define BCHP_DS_0_EQ_CWC_LFC3_LF_CINT_MASK                         0xffff0000
#define BCHP_DS_0_EQ_CWC_LFC3_LF_CINT_SHIFT                        16
#define BCHP_DS_0_EQ_CWC_LFC3_LF_CINT_DEFAULT                      0x00000000

/* DS_0 :: EQ_CWC_LFC3 :: LF_CLIN [15:00] */
#define BCHP_DS_0_EQ_CWC_LFC3_LF_CLIN_MASK                         0x0000ffff
#define BCHP_DS_0_EQ_CWC_LFC3_LF_CLIN_SHIFT                        0
#define BCHP_DS_0_EQ_CWC_LFC3_LF_CLIN_DEFAULT                      0x00000000

/***************************************************************************
 *EQ_CWC_LFC4 - CWC 4th tap phase/freq loop filter control
 ***************************************************************************/
/* DS_0 :: EQ_CWC_LFC4 :: LF_CINT [31:16] */
#define BCHP_DS_0_EQ_CWC_LFC4_LF_CINT_MASK                         0xffff0000
#define BCHP_DS_0_EQ_CWC_LFC4_LF_CINT_SHIFT                        16
#define BCHP_DS_0_EQ_CWC_LFC4_LF_CINT_DEFAULT                      0x00000000

/* DS_0 :: EQ_CWC_LFC4 :: LF_CLIN [15:00] */
#define BCHP_DS_0_EQ_CWC_LFC4_LF_CLIN_MASK                         0x0000ffff
#define BCHP_DS_0_EQ_CWC_LFC4_LF_CLIN_SHIFT                        0
#define BCHP_DS_0_EQ_CWC_LFC4_LF_CLIN_DEFAULT                      0x00000000

/***************************************************************************
 *EQ_IMC - Image Canceller Control Register
 ***************************************************************************/
/* DS_0 :: EQ_IMC :: reserved0 [31:30] */
#define BCHP_DS_0_EQ_IMC_reserved0_MASK                            0xc0000000
#define BCHP_DS_0_EQ_IMC_reserved0_SHIFT                           30

/* DS_0 :: EQ_IMC :: IMC1DELAY [29:24] */
#define BCHP_DS_0_EQ_IMC_IMC1DELAY_MASK                            0x3f000000
#define BCHP_DS_0_EQ_IMC_IMC1DELAY_SHIFT                           24
#define BCHP_DS_0_EQ_IMC_IMC1DELAY_DEFAULT                         0x00000020

/* DS_0 :: EQ_IMC :: IMC_LEAK [23:20] */
#define BCHP_DS_0_EQ_IMC_IMC_LEAK_MASK                             0x00f00000
#define BCHP_DS_0_EQ_IMC_IMC_LEAK_SHIFT                            20
#define BCHP_DS_0_EQ_IMC_IMC_LEAK_DEFAULT                          0x00000000

/* DS_0 :: EQ_IMC :: IMCDELAY [19:16] */
#define BCHP_DS_0_EQ_IMC_IMCDELAY_MASK                             0x000f0000
#define BCHP_DS_0_EQ_IMC_IMCDELAY_SHIFT                            16
#define BCHP_DS_0_EQ_IMC_IMCDELAY_DEFAULT                          0x00000000

/* DS_0 :: EQ_IMC :: URATE [15:14] */
#define BCHP_DS_0_EQ_IMC_URATE_MASK                                0x0000c000
#define BCHP_DS_0_EQ_IMC_URATE_SHIFT                               14
#define BCHP_DS_0_EQ_IMC_URATE_DEFAULT                             0x00000000

/* DS_0 :: EQ_IMC :: STEP [13:11] */
#define BCHP_DS_0_EQ_IMC_STEP_MASK                                 0x00003800
#define BCHP_DS_0_EQ_IMC_STEP_SHIFT                                11
#define BCHP_DS_0_EQ_IMC_STEP_DEFAULT                              0x00000002

/* DS_0 :: EQ_IMC :: reserved1 [10:10] */
#define BCHP_DS_0_EQ_IMC_reserved1_MASK                            0x00000400
#define BCHP_DS_0_EQ_IMC_reserved1_SHIFT                           10

/* DS_0 :: EQ_IMC :: IMC_COARSE_EN [09:09] */
#define BCHP_DS_0_EQ_IMC_IMC_COARSE_EN_MASK                        0x00000200
#define BCHP_DS_0_EQ_IMC_IMC_COARSE_EN_SHIFT                       9
#define BCHP_DS_0_EQ_IMC_IMC_COARSE_EN_DEFAULT                     0x00000000

/* DS_0 :: EQ_IMC :: LENGTH [08:03] */
#define BCHP_DS_0_EQ_IMC_LENGTH_MASK                               0x000001f8
#define BCHP_DS_0_EQ_IMC_LENGTH_SHIFT                              3
#define BCHP_DS_0_EQ_IMC_LENGTH_DEFAULT                            0x00000023

/* DS_0 :: EQ_IMC :: SLMS [02:02] */
#define BCHP_DS_0_EQ_IMC_SLMS_MASK                                 0x00000004
#define BCHP_DS_0_EQ_IMC_SLMS_SHIFT                                2
#define BCHP_DS_0_EQ_IMC_SLMS_DEFAULT                              0x00000000

/* DS_0 :: EQ_IMC :: reserved2 [01:01] */
#define BCHP_DS_0_EQ_IMC_reserved2_MASK                            0x00000002
#define BCHP_DS_0_EQ_IMC_reserved2_SHIFT                           1

/* DS_0 :: EQ_IMC :: RESET [00:00] */
#define BCHP_DS_0_EQ_IMC_RESET_MASK                                0x00000001
#define BCHP_DS_0_EQ_IMC_RESET_SHIFT                               0
#define BCHP_DS_0_EQ_IMC_RESET_DEFAULT                             0x00000000

/***************************************************************************
 *EQ_AGC - Equalizer Hum-AGC Loop Control
 ***************************************************************************/
/* DS_0 :: EQ_AGC :: reserved0 [31:24] */
#define BCHP_DS_0_EQ_AGC_reserved0_MASK                            0xff000000
#define BCHP_DS_0_EQ_AGC_reserved0_SHIFT                           24

/* DS_0 :: EQ_AGC :: AGCOFFSET [23:16] */
#define BCHP_DS_0_EQ_AGC_AGCOFFSET_MASK                            0x00ff0000
#define BCHP_DS_0_EQ_AGC_AGCOFFSET_SHIFT                           16
#define BCHP_DS_0_EQ_AGC_AGCOFFSET_DEFAULT                         0x00000020

/* DS_0 :: EQ_AGC :: reserved1 [15:13] */
#define BCHP_DS_0_EQ_AGC_reserved1_MASK                            0x0000e000
#define BCHP_DS_0_EQ_AGC_reserved1_SHIFT                           13

/* DS_0 :: EQ_AGC :: AGCKTYPE [12:12] */
#define BCHP_DS_0_EQ_AGC_AGCKTYPE_MASK                             0x00001000
#define BCHP_DS_0_EQ_AGC_AGCKTYPE_SHIFT                            12
#define BCHP_DS_0_EQ_AGC_AGCKTYPE_DEFAULT                          0x00000000

/* DS_0 :: EQ_AGC :: reserved2 [11:08] */
#define BCHP_DS_0_EQ_AGC_reserved2_MASK                            0x00000f00
#define BCHP_DS_0_EQ_AGC_reserved2_SHIFT                           8

/* DS_0 :: EQ_AGC :: AGCALK [07:04] */
#define BCHP_DS_0_EQ_AGC_AGCALK_MASK                               0x000000f0
#define BCHP_DS_0_EQ_AGC_AGCALK_SHIFT                              4
#define BCHP_DS_0_EQ_AGC_AGCALK_DEFAULT                            0x00000000

/* DS_0 :: EQ_AGC :: AGCPNRST [03:03] */
#define BCHP_DS_0_EQ_AGC_AGCPNRST_MASK                             0x00000008
#define BCHP_DS_0_EQ_AGC_AGCPNRST_SHIFT                            3
#define BCHP_DS_0_EQ_AGC_AGCPNRST_DEFAULT                          0x00000000

/* DS_0 :: EQ_AGC :: AGCPNEN [02:02] */
#define BCHP_DS_0_EQ_AGC_AGCPNEN_MASK                              0x00000004
#define BCHP_DS_0_EQ_AGC_AGCPNEN_SHIFT                             2
#define BCHP_DS_0_EQ_AGC_AGCPNEN_DEFAULT                           0x00000000

/* DS_0 :: EQ_AGC :: reserved3 [01:01] */
#define BCHP_DS_0_EQ_AGC_reserved3_MASK                            0x00000002
#define BCHP_DS_0_EQ_AGC_reserved3_SHIFT                           1

/* DS_0 :: EQ_AGC :: AGCRST [00:00] */
#define BCHP_DS_0_EQ_AGC_AGCRST_MASK                               0x00000001
#define BCHP_DS_0_EQ_AGC_AGCRST_SHIFT                              0
#define BCHP_DS_0_EQ_AGC_AGCRST_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_AGCC - Equalizer Hum-AGC Loop Coefficients
 ***************************************************************************/
/* DS_0 :: EQ_AGCC :: AGCLCOEFF [31:16] */
#define BCHP_DS_0_EQ_AGCC_AGCLCOEFF_MASK                           0xffff0000
#define BCHP_DS_0_EQ_AGCC_AGCLCOEFF_SHIFT                          16
#define BCHP_DS_0_EQ_AGCC_AGCLCOEFF_DEFAULT                        0x00000000

/* DS_0 :: EQ_AGCC :: reserved0 [15:00] */
#define BCHP_DS_0_EQ_AGCC_reserved0_MASK                           0x0000ffff
#define BCHP_DS_0_EQ_AGCC_reserved0_SHIFT                          0

/***************************************************************************
 *EQ_AGCPA - Equalizer Hum-AGC Loop Gain Accumulator
 ***************************************************************************/
/* DS_0 :: EQ_AGCPA :: reserved0 [31:26] */
#define BCHP_DS_0_EQ_AGCPA_reserved0_MASK                          0xfc000000
#define BCHP_DS_0_EQ_AGCPA_reserved0_SHIFT                         26

/* DS_0 :: EQ_AGCPA :: AGCPA [25:00] */
#define BCHP_DS_0_EQ_AGCPA_AGCPA_MASK                              0x03ffffff
#define BCHP_DS_0_EQ_AGCPA_AGCPA_SHIFT                             0
#define BCHP_DS_0_EQ_AGCPA_AGCPA_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FN - Equalizer Hum-AGC FN Modulus Control Register
 ***************************************************************************/
/* DS_0 :: EQ_FN :: reserved0 [31:31] */
#define BCHP_DS_0_EQ_FN_reserved0_MASK                             0x80000000
#define BCHP_DS_0_EQ_FN_reserved0_SHIFT                            31

/* DS_0 :: EQ_FN :: FNSCALER [30:28] */
#define BCHP_DS_0_EQ_FN_FNSCALER_MASK                              0x70000000
#define BCHP_DS_0_EQ_FN_FNSCALER_SHIFT                             28
#define BCHP_DS_0_EQ_FN_FNSCALER_DEFAULT                           0x00000004

/* DS_0 :: EQ_FN :: reserved1 [27:16] */
#define BCHP_DS_0_EQ_FN_reserved1_MASK                             0x0fff0000
#define BCHP_DS_0_EQ_FN_reserved1_SHIFT                            16

/* DS_0 :: EQ_FN :: FNMOD [15:00] */
#define BCHP_DS_0_EQ_FN_FNMOD_MASK                                 0x0000ffff
#define BCHP_DS_0_EQ_FN_FNMOD_SHIFT                                0

/***************************************************************************
 *EQ_FFEU0 - FFE Coefficient Register 0 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU0 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU0_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_FFEU0_IMSB_SHIFT                              16

/* DS_0 :: EQ_FFEU0 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU0_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_FFEU0_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_FFEU0_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_FFEU1 - FFE Coefficient Register 1 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU1 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU1_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_FFEU1_IMSB_SHIFT                              16

/* DS_0 :: EQ_FFEU1 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU1_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_FFEU1_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_FFEU1_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_FFEU2 - FFE Coefficient Register 2 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU2 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU2_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_FFEU2_IMSB_SHIFT                              16

/* DS_0 :: EQ_FFEU2 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU2_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_FFEU2_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_FFEU2_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_FFEU3 - FFE Coefficient Register 3 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU3 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU3_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_FFEU3_IMSB_SHIFT                              16

/* DS_0 :: EQ_FFEU3 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU3_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_FFEU3_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_FFEU3_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_FFEU4 - FFE Coefficient Register 4 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU4 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU4_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_FFEU4_IMSB_SHIFT                              16

/* DS_0 :: EQ_FFEU4 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU4_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_FFEU4_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_FFEU4_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_FFEU5 - FFE Coefficient Register 5 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU5 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU5_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_FFEU5_IMSB_SHIFT                              16

/* DS_0 :: EQ_FFEU5 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU5_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_FFEU5_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_FFEU5_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_FFEU6 - FFE Coefficient Register 6 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU6 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU6_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_FFEU6_IMSB_SHIFT                              16

/* DS_0 :: EQ_FFEU6 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU6_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_FFEU6_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_FFEU6_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_FFEU7 - FFE Coefficient Register 7 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU7 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU7_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_FFEU7_IMSB_SHIFT                              16

/* DS_0 :: EQ_FFEU7 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU7_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_FFEU7_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_FFEU7_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_FFEU8 - FFE Coefficient Register 8 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU8 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU8_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_FFEU8_IMSB_SHIFT                              16

/* DS_0 :: EQ_FFEU8 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU8_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_FFEU8_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_FFEU8_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_FFEU9 - FFE Coefficient Register 9 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU9 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU9_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_FFEU9_IMSB_SHIFT                              16

/* DS_0 :: EQ_FFEU9 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU9_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_FFEU9_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_FFEU9_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_FFEU10 - FFE Coefficient Register 10 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU10 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU10_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU10_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU10 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU10_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU10_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU10_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU11 - FFE Coefficient Register 11 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU11 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU11_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU11_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU11 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU11_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU11_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU11_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU12 - FFE Coefficient Register 12 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU12 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU12_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU12_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU12 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU12_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU12_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU12_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU13 - FFE Coefficient Register 13 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU13 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU13_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU13_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU13 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU13_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU13_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU13_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU14 - FFE Coefficient Register 14 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU14 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU14_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU14_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU14 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU14_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU14_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU14_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU15 - FFE Coefficient Register 15 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU15 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU15_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU15_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU15 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU15_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU15_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU15_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU16 - FFE Coefficient Register 16 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU16 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU16_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU16_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU16 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU16_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU16_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU16_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU17 - FFE Coefficient Register 17 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU17 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU17_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU17_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU17 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU17_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU17_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU17_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU18 - FFE Coefficient Register 18 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU18 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU18_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU18_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU18 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU18_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU18_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU18_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU19 - FFE Coefficient Register 19 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU19 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU19_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU19_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU19 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU19_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU19_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU19_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU20 - FFE Coefficient Register 20 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU20 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU20_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU20_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU20 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU20_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU20_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU20_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU21 - FFE Coefficient Register 21 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU21 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU21_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU21_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU21 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU21_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU21_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU21_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU22 - FFE Coefficient Register 22 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU22 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU22_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU22_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU22 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU22_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU22_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU22_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU23 - FFE Coefficient Register 23 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU23 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU23_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU23_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU23 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU23_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU23_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU23_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU24 - FFE Coefficient Register 24 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU24 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU24_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU24_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU24 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU24_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU24_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU24_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU25 - FFE Coefficient Register 25 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU25 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU25_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU25_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU25 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU25_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU25_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU25_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU26 - FFE Coefficient Register 26 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU26 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU26_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU26_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU26 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU26_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU26_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU26_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU27 - FFE Coefficient Register 27 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU27 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU27_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU27_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU27 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU27_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU27_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU27_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU28 - FFE Coefficient Register 28 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU28 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU28_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU28_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU28 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU28_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU28_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU28_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU29 - FFE Coefficient Register 29 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU29 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU29_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU29_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU29 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU29_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU29_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU29_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU30 - FFE Coefficient Register 30 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU30 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU30_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU30_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU30 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU30_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU30_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU30_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU31 - FFE Coefficient Register 31 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU31 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU31_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU31_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU31 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU31_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU31_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU31_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU32 - FFE Coefficient Register 32 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU32 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU32_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU32_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU32 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU32_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU32_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU32_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU33 - FFE Coefficient Register 33 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU33 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU33_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU33_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU33 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU33_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU33_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU33_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU34 - FFE Coefficient Register 34 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU34 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU34_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU34_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU34 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU34_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU34_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU34_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_FFEU35 - FFE Coefficient Register 35 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_FFEU35 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_FFEU35_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_FFEU35_IMSB_SHIFT                             16

/* DS_0 :: EQ_FFEU35 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_FFEU35_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_FFEU35_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_FFEU35_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU0 - DFE Coefficient Register 0 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU0 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU0_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_DFEU0_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_DFEU0_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_DFEU0 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU0_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_DFEU0_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_DFEU0_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_DFEU1 - DFE Coefficient Register 1 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU1 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU1_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_DFEU1_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_DFEU1_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_DFEU1 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU1_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_DFEU1_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_DFEU1_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_DFEU2 - DFE Coefficient Register 2 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU2 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU2_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_DFEU2_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_DFEU2_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_DFEU2 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU2_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_DFEU2_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_DFEU2_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_DFEU3 - DFE Coefficient Register 3 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU3 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU3_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_DFEU3_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_DFEU3_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_DFEU3 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU3_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_DFEU3_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_DFEU3_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_DFEU4 - DFE Coefficient Register 4 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU4 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU4_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_DFEU4_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_DFEU4_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_DFEU4 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU4_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_DFEU4_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_DFEU4_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_DFEU5 - DFE Coefficient Register 5 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU5 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU5_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_DFEU5_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_DFEU5_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_DFEU5 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU5_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_DFEU5_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_DFEU5_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_DFEU6 - DFE Coefficient Register 6 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU6 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU6_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_DFEU6_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_DFEU6_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_DFEU6 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU6_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_DFEU6_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_DFEU6_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_DFEU7 - DFE Coefficient Register 7 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU7 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU7_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_DFEU7_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_DFEU7_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_DFEU7 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU7_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_DFEU7_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_DFEU7_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_DFEU8 - DFE Coefficient Register 8 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU8 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU8_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_DFEU8_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_DFEU8_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_DFEU8 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU8_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_DFEU8_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_DFEU8_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_DFEU9 - DFE Coefficient Register 9 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU9 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU9_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_DFEU9_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_DFEU9_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_DFEU9 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU9_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_DFEU9_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_DFEU9_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_DFEU10 - DFE Coefficient Register 10 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU10 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU10_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU10_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU10_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU10 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU10_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU10_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU10_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU11 - DFE Coefficient Register 11 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU11 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU11_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU11_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU11_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU11 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU11_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU11_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU11_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU12 - DFE Coefficient Register 12 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU12 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU12_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU12_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU12_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU12 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU12_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU12_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU12_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU13 - DFE Coefficient Register 13 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU13 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU13_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU13_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU13_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU13 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU13_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU13_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU13_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU14 - DFE Coefficient Register 14 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU14 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU14_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU14_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU14_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU14 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU14_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU14_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU14_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU15 - DFE Coefficient Register 15 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU15 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU15_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU15_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU15_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU15 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU15_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU15_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU15_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU16 - DFE Coefficient Register 16 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU16 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU16_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU16_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU16_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU16 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU16_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU16_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU16_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU17 - DFE Coefficient Register 17 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU17 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU17_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU17_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU17_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU17 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU17_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU17_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU17_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU18 - DFE Coefficient Register 18 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU18 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU18_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU18_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU18_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU18 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU18_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU18_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU18_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU19 - DFE Coefficient Register 19 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU19 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU19_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU19_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU19_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU19 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU19_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU19_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU19_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU20 - DFE Coefficient Register 20 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU20 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU20_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU20_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU20_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU20 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU20_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU20_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU20_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU21 - DFE Coefficient Register 21 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU21 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU21_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU21_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU21_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU21 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU21_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU21_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU21_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU22 - DFE Coefficient Register 22 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU22 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU22_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU22_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU22_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU22 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU22_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU22_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU22_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU23 - DFE Coefficient Register 23 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU23 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU23_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU23_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU23_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU23 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU23_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU23_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU23_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU24 - DFE Coefficient Register 24 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU24 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU24_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU24_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU24_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU24 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU24_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU24_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU24_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU25 - DFE Coefficient Register 25 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU25 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU25_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU25_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU25_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU25 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU25_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU25_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU25_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU26 - DFE Coefficient Register 26 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU26 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU26_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU26_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU26_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU26 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU26_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU26_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU26_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU27 - DFE Coefficient Register 27 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU27 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU27_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU27_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU27_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU27 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU27_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU27_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU27_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU28 - DFE Coefficient Register 28 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU28 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU28_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU28_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU28_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU28 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU28_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU28_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU28_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU29 - DFE Coefficient Register 29 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU29 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU29_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU29_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU29_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU29 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU29_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU29_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU29_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU30 - DFE Coefficient Register 30 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU30 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU30_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU30_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU30_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU30 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU30_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU30_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU30_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU31 - DFE Coefficient Register 31 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU31 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU31_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU31_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU31_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU31 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU31_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU31_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU31_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU32 - DFE Coefficient Register 32 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU32 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU32_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU32_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU32_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU32 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU32_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU32_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU32_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU33 - DFE Coefficient Register 33 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU33 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU33_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU33_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU33_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU33 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU33_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU33_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU33_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU34 - DFE Coefficient Register 34 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU34 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU34_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU34_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU34_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU34 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU34_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU34_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU34_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_DFEU35 - DFE Coefficient Register 35 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_DFEU35 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_DFEU35_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_DFEU35_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_DFEU35_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_DFEU35 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_DFEU35_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_DFEU35_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_DFEU35_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU0 - IMC Coefficient Register 0 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU0 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU0_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_IMCU0_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_IMCU0_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_IMCU0 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU0_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_IMCU0_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_IMCU0_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_IMCU1 - IMC Coefficient Register 1 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU1 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU1_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_IMCU1_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_IMCU1_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_IMCU1 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU1_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_IMCU1_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_IMCU1_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_IMCU2 - IMC Coefficient Register 2 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU2 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU2_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_IMCU2_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_IMCU2_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_IMCU2 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU2_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_IMCU2_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_IMCU2_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_IMCU3 - IMC Coefficient Register 3 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU3 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU3_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_IMCU3_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_IMCU3_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_IMCU3 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU3_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_IMCU3_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_IMCU3_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_IMCU4 - IMC Coefficient Register 4 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU4 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU4_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_IMCU4_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_IMCU4_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_IMCU4 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU4_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_IMCU4_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_IMCU4_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_IMCU5 - IMC Coefficient Register 5 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU5 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU5_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_IMCU5_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_IMCU5_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_IMCU5 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU5_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_IMCU5_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_IMCU5_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_IMCU6 - IMC Coefficient Register 6 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU6 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU6_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_IMCU6_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_IMCU6_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_IMCU6 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU6_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_IMCU6_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_IMCU6_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_IMCU7 - IMC Coefficient Register 7 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU7 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU7_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_IMCU7_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_IMCU7_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_IMCU7 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU7_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_IMCU7_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_IMCU7_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_IMCU8 - IMC Coefficient Register 8 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU8 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU8_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_IMCU8_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_IMCU8_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_IMCU8 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU8_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_IMCU8_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_IMCU8_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_IMCU9 - IMC Coefficient Register 9 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU9 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU9_IMSB_MASK                               0xffff0000
#define BCHP_DS_0_EQ_IMCU9_IMSB_SHIFT                              16
#define BCHP_DS_0_EQ_IMCU9_IMSB_DEFAULT                            0x00000000

/* DS_0 :: EQ_IMCU9 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU9_QMSB_MASK                               0x0000ffff
#define BCHP_DS_0_EQ_IMCU9_QMSB_SHIFT                              0
#define BCHP_DS_0_EQ_IMCU9_QMSB_DEFAULT                            0x00000000

/***************************************************************************
 *EQ_IMCU10 - IMC Coefficient Register 10 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU10 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU10_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU10_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU10_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU10 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU10_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU10_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU10_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU11 - IMC Coefficient Register 11 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU11 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU11_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU11_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU11_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU11 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU11_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU11_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU11_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU12 - IMC Coefficient Register 12 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU12 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU12_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU12_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU12_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU12 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU12_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU12_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU12_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU13 - IMC Coefficient Register 13 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU13 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU13_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU13_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU13_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU13 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU13_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU13_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU13_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU14 - IMC Coefficient Register 14 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU14 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU14_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU14_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU14_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU14 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU14_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU14_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU14_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU15 - IMC Coefficient Register 15 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU15 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU15_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU15_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU15_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU15 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU15_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU15_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU15_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU16 - IMC Coefficient Register 16 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU16 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU16_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU16_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU16_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU16 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU16_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU16_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU16_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU17 - IMC Coefficient Register 17 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU17 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU17_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU17_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU17_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU17 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU17_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU17_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU17_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU18 - IMC Coefficient Register 18 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU18 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU18_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU18_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU18_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU18 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU18_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU18_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU18_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU19 - IMC Coefficient Register 19 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU19 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU19_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU19_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU19_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU19 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU19_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU19_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU19_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU20 - IMC Coefficient Register 20 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU20 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU20_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU20_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU20_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU20 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU20_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU20_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU20_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU21 - IMC Coefficient Register 21 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU21 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU21_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU21_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU21_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU21 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU21_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU21_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU21_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU22 - IMC Coefficient Register 22 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU22 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU22_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU22_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU22_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU22 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU22_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU22_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU22_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU23 - IMC Coefficient Register 23 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU23 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU23_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU23_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU23_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU23 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU23_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU23_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU23_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU24 - IMC Coefficient Register 24 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU24 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU24_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU24_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU24_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU24 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU24_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU24_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU24_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU25 - IMC Coefficient Register 25 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU25 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU25_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU25_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU25_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU25 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU25_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU25_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU25_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU26 - IMC Coefficient Register 26 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU26 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU26_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU26_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU26_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU26 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU26_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU26_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU26_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU27 - IMC Coefficient Register 27 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU27 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU27_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU27_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU27_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU27 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU27_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU27_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU27_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU28 - IMC Coefficient Register 28 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU28 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU28_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU28_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU28_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU28 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU28_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU28_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU28_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU29 - IMC Coefficient Register 29 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU29 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU29_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU29_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU29_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU29 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU29_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU29_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU29_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU30 - IMC Coefficient Register 30 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU30 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU30_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU30_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU30_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU30 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU30_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU30_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU30_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU31 - IMC Coefficient Register 31 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU31 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU31_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU31_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU31_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU31 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU31_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU31_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU31_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU32 - IMC Coefficient Register 32 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU32 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU32_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU32_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU32_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU32 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU32_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU32_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU32_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU33 - IMC Coefficient Register 33 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU33 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU33_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU33_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU33_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU33 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU33_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU33_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU33_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU34 - IMC Coefficient Register 34 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU34 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU34_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU34_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU34_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU34 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU34_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU34_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU34_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_IMCU35 - IMC Coefficient Register 35 (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_IMCU35 :: IMSB [31:16] */
#define BCHP_DS_0_EQ_IMCU35_IMSB_MASK                              0xffff0000
#define BCHP_DS_0_EQ_IMCU35_IMSB_SHIFT                             16
#define BCHP_DS_0_EQ_IMCU35_IMSB_DEFAULT                           0x00000000

/* DS_0 :: EQ_IMCU35 :: QMSB [15:00] */
#define BCHP_DS_0_EQ_IMCU35_QMSB_MASK                              0x0000ffff
#define BCHP_DS_0_EQ_IMCU35_QMSB_SHIFT                             0
#define BCHP_DS_0_EQ_IMCU35_QMSB_DEFAULT                           0x00000000

/***************************************************************************
 *EQ_CWC_INT1 - CWC Tap 1 Phase/Frequency Loop Integrator Register
 ***************************************************************************/
/* DS_0 :: EQ_CWC_INT1 :: CWC_INT [31:00] */
#define BCHP_DS_0_EQ_CWC_INT1_CWC_INT_MASK                         0xffffffff
#define BCHP_DS_0_EQ_CWC_INT1_CWC_INT_SHIFT                        0
#define BCHP_DS_0_EQ_CWC_INT1_CWC_INT_DEFAULT                      0x00000000

/***************************************************************************
 *EQ_CWC_INT2 - CWC Tap 2 Phase/Frequency Loop Integrator Register
 ***************************************************************************/
/* DS_0 :: EQ_CWC_INT2 :: CWC_INT [31:00] */
#define BCHP_DS_0_EQ_CWC_INT2_CWC_INT_MASK                         0xffffffff
#define BCHP_DS_0_EQ_CWC_INT2_CWC_INT_SHIFT                        0
#define BCHP_DS_0_EQ_CWC_INT2_CWC_INT_DEFAULT                      0x00000000

/***************************************************************************
 *EQ_CWC_INT3 - CWC Tap 3 Phase/Frequency Loop Integrator Register
 ***************************************************************************/
/* DS_0 :: EQ_CWC_INT3 :: CWC_INT [31:00] */
#define BCHP_DS_0_EQ_CWC_INT3_CWC_INT_MASK                         0xffffffff
#define BCHP_DS_0_EQ_CWC_INT3_CWC_INT_SHIFT                        0
#define BCHP_DS_0_EQ_CWC_INT3_CWC_INT_DEFAULT                      0x00000000

/***************************************************************************
 *EQ_CWC_INT4 - CWC Tap 4 Phase/Frequency Loop Integrator Register
 ***************************************************************************/
/* DS_0 :: EQ_CWC_INT4 :: CWC_INT [31:00] */
#define BCHP_DS_0_EQ_CWC_INT4_CWC_INT_MASK                         0xffffffff
#define BCHP_DS_0_EQ_CWC_INT4_CWC_INT_SHIFT                        0
#define BCHP_DS_0_EQ_CWC_INT4_CWC_INT_DEFAULT                      0x00000000

/***************************************************************************
 *FFT_CTL - FFT Control Register
 ***************************************************************************/
/* DS_0 :: FFT_CTL :: CLPCNT_RESET [31:31] */
#define BCHP_DS_0_FFT_CTL_CLPCNT_RESET_MASK                        0x80000000
#define BCHP_DS_0_FFT_CTL_CLPCNT_RESET_SHIFT                       31
#define BCHP_DS_0_FFT_CTL_CLPCNT_RESET_DEFAULT                     0x00000000

/* DS_0 :: FFT_CTL :: reserved_for_eco0 [30:23] */
#define BCHP_DS_0_FFT_CTL_reserved_for_eco0_MASK                   0x7f800000
#define BCHP_DS_0_FFT_CTL_reserved_for_eco0_SHIFT                  23
#define BCHP_DS_0_FFT_CTL_reserved_for_eco0_DEFAULT                0x00000000

/* DS_0 :: FFT_CTL :: DEC4_EN [22:22] */
#define BCHP_DS_0_FFT_CTL_DEC4_EN_MASK                             0x00400000
#define BCHP_DS_0_FFT_CTL_DEC4_EN_SHIFT                            22
#define BCHP_DS_0_FFT_CTL_DEC4_EN_DEFAULT                          0x00000000

/* DS_0 :: FFT_CTL :: DEC2_EN [21:21] */
#define BCHP_DS_0_FFT_CTL_DEC2_EN_MASK                             0x00200000
#define BCHP_DS_0_FFT_CTL_DEC2_EN_SHIFT                            21
#define BCHP_DS_0_FFT_CTL_DEC2_EN_DEFAULT                          0x00000000

/* DS_0 :: FFT_CTL :: GAIN [20:16] */
#define BCHP_DS_0_FFT_CTL_GAIN_MASK                                0x001f0000
#define BCHP_DS_0_FFT_CTL_GAIN_SHIFT                               16
#define BCHP_DS_0_FFT_CTL_GAIN_DEFAULT                             0x00000008

/* DS_0 :: FFT_CTL :: BFPT_DIS [15:15] */
#define BCHP_DS_0_FFT_CTL_BFPT_DIS_MASK                            0x00008000
#define BCHP_DS_0_FFT_CTL_BFPT_DIS_SHIFT                           15
#define BCHP_DS_0_FFT_CTL_BFPT_DIS_DEFAULT                         0x00000000

/* DS_0 :: FFT_CTL :: FFT_DIS [14:14] */
#define BCHP_DS_0_FFT_CTL_FFT_DIS_MASK                             0x00004000
#define BCHP_DS_0_FFT_CTL_FFT_DIS_SHIFT                            14
#define BCHP_DS_0_FFT_CTL_FFT_DIS_DEFAULT                          0x00000000

/* DS_0 :: FFT_CTL :: PKDET_MEMW_DIS [13:13] */
#define BCHP_DS_0_FFT_CTL_PKDET_MEMW_DIS_MASK                      0x00002000
#define BCHP_DS_0_FFT_CTL_PKDET_MEMW_DIS_SHIFT                     13
#define BCHP_DS_0_FFT_CTL_PKDET_MEMW_DIS_DEFAULT                   0x00000000

/* DS_0 :: FFT_CTL :: PKDET_DIS [12:12] */
#define BCHP_DS_0_FFT_CTL_PKDET_DIS_MASK                           0x00001000
#define BCHP_DS_0_FFT_CTL_PKDET_DIS_SHIFT                          12
#define BCHP_DS_0_FFT_CTL_PKDET_DIS_DEFAULT                        0x00000000

/* DS_0 :: FFT_CTL :: LOG2_FFT_SIZE [11:08] */
#define BCHP_DS_0_FFT_CTL_LOG2_FFT_SIZE_MASK                       0x00000f00
#define BCHP_DS_0_FFT_CTL_LOG2_FFT_SIZE_SHIFT                      8
#define BCHP_DS_0_FFT_CTL_LOG2_FFT_SIZE_DEFAULT                    0x0000000b

/* DS_0 :: FFT_CTL :: reserved_for_eco1 [07:07] */
#define BCHP_DS_0_FFT_CTL_reserved_for_eco1_MASK                   0x00000080
#define BCHP_DS_0_FFT_CTL_reserved_for_eco1_SHIFT                  7
#define BCHP_DS_0_FFT_CTL_reserved_for_eco1_DEFAULT                0x00000000

/* DS_0 :: FFT_CTL :: DATA_SEL [06:04] */
#define BCHP_DS_0_FFT_CTL_DATA_SEL_MASK                            0x00000070
#define BCHP_DS_0_FFT_CTL_DATA_SEL_SHIFT                           4
#define BCHP_DS_0_FFT_CTL_DATA_SEL_DEFAULT                         0x00000000

/* DS_0 :: FFT_CTL :: START [03:03] */
#define BCHP_DS_0_FFT_CTL_START_MASK                               0x00000008
#define BCHP_DS_0_FFT_CTL_START_SHIFT                              3
#define BCHP_DS_0_FFT_CTL_START_DEFAULT                            0x00000000

/* DS_0 :: FFT_CTL :: reserved_for_eco2 [02:02] */
#define BCHP_DS_0_FFT_CTL_reserved_for_eco2_MASK                   0x00000004
#define BCHP_DS_0_FFT_CTL_reserved_for_eco2_SHIFT                  2
#define BCHP_DS_0_FFT_CTL_reserved_for_eco2_DEFAULT                0x00000000

/* DS_0 :: FFT_CTL :: MODE [01:00] */
#define BCHP_DS_0_FFT_CTL_MODE_MASK                                0x00000003
#define BCHP_DS_0_FFT_CTL_MODE_SHIFT                               0
#define BCHP_DS_0_FFT_CTL_MODE_DEFAULT                             0x00000000

/***************************************************************************
 *FFT_PDETW - FFT Peak Detection Window register
 ***************************************************************************/
/* DS_0 :: FFT_PDETW :: reserved_for_eco0 [31:22] */
#define BCHP_DS_0_FFT_PDETW_reserved_for_eco0_MASK                 0xffc00000
#define BCHP_DS_0_FFT_PDETW_reserved_for_eco0_SHIFT                22
#define BCHP_DS_0_FFT_PDETW_reserved_for_eco0_DEFAULT              0x00000000

/* DS_0 :: FFT_PDETW :: WIN_UP [21:11] */
#define BCHP_DS_0_FFT_PDETW_WIN_UP_MASK                            0x003ff800
#define BCHP_DS_0_FFT_PDETW_WIN_UP_SHIFT                           11
#define BCHP_DS_0_FFT_PDETW_WIN_UP_DEFAULT                         0x000007ff

/* DS_0 :: FFT_PDETW :: WIN_LO [10:00] */
#define BCHP_DS_0_FFT_PDETW_WIN_LO_MASK                            0x000007ff
#define BCHP_DS_0_FFT_PDETW_WIN_LO_SHIFT                           0
#define BCHP_DS_0_FFT_PDETW_WIN_LO_DEFAULT                         0x00000001

/***************************************************************************
 *FFT_VAL - FFT Max Peak Value Register
 ***************************************************************************/
/* DS_0 :: FFT_VAL :: PEAK [31:00] */
#define BCHP_DS_0_FFT_VAL_PEAK_MASK                                0xffffffff
#define BCHP_DS_0_FFT_VAL_PEAK_SHIFT                               0
#define BCHP_DS_0_FFT_VAL_PEAK_DEFAULT                             0x00000000

/***************************************************************************
 *FFT_BIN - FFT BIN Register
 ***************************************************************************/
/* DS_0 :: FFT_BIN :: reserved0 [31:11] */
#define BCHP_DS_0_FFT_BIN_reserved0_MASK                           0xfffff800
#define BCHP_DS_0_FFT_BIN_reserved0_SHIFT                          11

/* DS_0 :: FFT_BIN :: INDEX [10:00] */
#define BCHP_DS_0_FFT_BIN_INDEX_MASK                               0x000007ff
#define BCHP_DS_0_FFT_BIN_INDEX_SHIFT                              0
#define BCHP_DS_0_FFT_BIN_INDEX_DEFAULT                            0x00000000

/***************************************************************************
 *FFT_GAIN_STS - FFT GAIN Register
 ***************************************************************************/
/* DS_0 :: FFT_GAIN_STS :: reserved0 [31:24] */
#define BCHP_DS_0_FFT_GAIN_STS_reserved0_MASK                      0xff000000
#define BCHP_DS_0_FFT_GAIN_STS_reserved0_SHIFT                     24

/* DS_0 :: FFT_GAIN_STS :: CLIP_COUNT [23:08] */
#define BCHP_DS_0_FFT_GAIN_STS_CLIP_COUNT_MASK                     0x00ffff00
#define BCHP_DS_0_FFT_GAIN_STS_CLIP_COUNT_SHIFT                    8
#define BCHP_DS_0_FFT_GAIN_STS_CLIP_COUNT_DEFAULT                  0x00000000

/* DS_0 :: FFT_GAIN_STS :: BFPT_COUNT [07:00] */
#define BCHP_DS_0_FFT_GAIN_STS_BFPT_COUNT_MASK                     0x000000ff
#define BCHP_DS_0_FFT_GAIN_STS_BFPT_COUNT_SHIFT                    0
#define BCHP_DS_0_FFT_GAIN_STS_BFPT_COUNT_DEFAULT                  0x00000000

/***************************************************************************
 *FM_START_ADD - FFT Memory Start Address Register
 ***************************************************************************/
/* DS_0 :: FM_START_ADD :: reserved0 [31:12] */
#define BCHP_DS_0_FM_START_ADD_reserved0_MASK                      0xfffff000
#define BCHP_DS_0_FM_START_ADD_reserved0_SHIFT                     12

/* DS_0 :: FM_START_ADD :: ADDR [11:00] */
#define BCHP_DS_0_FM_START_ADD_ADDR_MASK                           0x00000fff
#define BCHP_DS_0_FM_START_ADD_ADDR_SHIFT                          0
#define BCHP_DS_0_FM_START_ADD_ADDR_DEFAULT                        0x00000000

/***************************************************************************
 *FM_CURR_ADD - FFT Memory current Address Register
 ***************************************************************************/
/* DS_0 :: FM_CURR_ADD :: reserved0 [31:12] */
#define BCHP_DS_0_FM_CURR_ADD_reserved0_MASK                       0xfffff000
#define BCHP_DS_0_FM_CURR_ADD_reserved0_SHIFT                      12

/* DS_0 :: FM_CURR_ADD :: ADDR [11:00] */
#define BCHP_DS_0_FM_CURR_ADD_ADDR_MASK                            0x00000fff
#define BCHP_DS_0_FM_CURR_ADD_ADDR_SHIFT                           0
#define BCHP_DS_0_FM_CURR_ADD_ADDR_DEFAULT                         0x00000000

/***************************************************************************
 *FM_RW_DATA - FFT Memory Read/Write Register
 ***************************************************************************/
/* DS_0 :: FM_RW_DATA :: DATA [31:00] */
#define BCHP_DS_0_FM_RW_DATA_DATA_MASK                             0xffffffff
#define BCHP_DS_0_FM_RW_DATA_DATA_SHIFT                            0
#define BCHP_DS_0_FM_RW_DATA_DATA_DEFAULT                          0x00000000

/***************************************************************************
 *EQ_MAIN - FFE MAIN Coefficient Register (Upper 16 bits I/Q)
 ***************************************************************************/
/* DS_0 :: EQ_MAIN :: IMSB [31:16] */
#define BCHP_DS_0_EQ_MAIN_IMSB_MASK                                0xffff0000
#define BCHP_DS_0_EQ_MAIN_IMSB_SHIFT                               16

/* DS_0 :: EQ_MAIN :: QMSB [15:00] */
#define BCHP_DS_0_EQ_MAIN_QMSB_MASK                                0x0000ffff
#define BCHP_DS_0_EQ_MAIN_QMSB_SHIFT                               0
#define BCHP_DS_0_EQ_MAIN_QMSB_DEFAULT                             0x00000000

/***************************************************************************
 *EQ_CRTHR - Error Threshold for carrier loop error switch (carrier burst noise switch)
 ***************************************************************************/
/* DS_0 :: EQ_CRTHR :: reserved0 [31:17] */
#define BCHP_DS_0_EQ_CRTHR_reserved0_MASK                          0xfffe0000
#define BCHP_DS_0_EQ_CRTHR_reserved0_SHIFT                         17

/* DS_0 :: EQ_CRTHR :: AND_SW [16:16] */
#define BCHP_DS_0_EQ_CRTHR_AND_SW_MASK                             0x00010000
#define BCHP_DS_0_EQ_CRTHR_AND_SW_SHIFT                            16
#define BCHP_DS_0_EQ_CRTHR_AND_SW_DEFAULT                          0x00000000

/* DS_0 :: EQ_CRTHR :: THRESH [15:00] */
#define BCHP_DS_0_EQ_CRTHR_THRESH_MASK                             0x0000ffff
#define BCHP_DS_0_EQ_CRTHR_THRESH_SHIFT                            0
#define BCHP_DS_0_EQ_CRTHR_THRESH_DEFAULT                          0x00000600

/***************************************************************************
 *EQ_EQTHR - Error Threshold for equalizer error switch (eq burst noise switch)
 ***************************************************************************/
/* DS_0 :: EQ_EQTHR :: reserved0 [31:17] */
#define BCHP_DS_0_EQ_EQTHR_reserved0_MASK                          0xfffe0000
#define BCHP_DS_0_EQ_EQTHR_reserved0_SHIFT                         17

/* DS_0 :: EQ_EQTHR :: AND_SW [16:16] */
#define BCHP_DS_0_EQ_EQTHR_AND_SW_MASK                             0x00010000
#define BCHP_DS_0_EQ_EQTHR_AND_SW_SHIFT                            16
#define BCHP_DS_0_EQ_EQTHR_AND_SW_DEFAULT                          0x00000000

/* DS_0 :: EQ_EQTHR :: THRESH [15:00] */
#define BCHP_DS_0_EQ_EQTHR_THRESH_MASK                             0x0000ffff
#define BCHP_DS_0_EQ_EQTHR_THRESH_SHIFT                            0
#define BCHP_DS_0_EQ_EQTHR_THRESH_DEFAULT                          0x00000400

/***************************************************************************
 *EQ_LOCKTHR - Threshold for lock indicator for controlling burst noise switches
 ***************************************************************************/
/* DS_0 :: EQ_LOCKTHR :: reserved0 [31:16] */
#define BCHP_DS_0_EQ_LOCKTHR_reserved0_MASK                        0xffff0000
#define BCHP_DS_0_EQ_LOCKTHR_reserved0_SHIFT                       16

/* DS_0 :: EQ_LOCKTHR :: THRESH [15:00] */
#define BCHP_DS_0_EQ_LOCKTHR_THRESH_MASK                           0x0000ffff
#define BCHP_DS_0_EQ_LOCKTHR_THRESH_SHIFT                          0
#define BCHP_DS_0_EQ_LOCKTHR_THRESH_DEFAULT                        0x00000300

#endif /* #ifndef BCHP_DS_0_H__ */

/* End of File */
