
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
ƒ
+Loading parts and site information from %s
36*device2?
+C:/Xilinx/Vivado/2013.3/data/parts/arch.xml2default:defaultZ21-36

!Parsing RTL primitives file [%s]
14*netlist2U
AC:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
™
*Finished parsing RTL primitives file [%s]
11*netlist2U
AC:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
z
Command: %s
53*	vivadotcl2R
>synth_design -top axi_pulser_receiver_v4 -part xc7z020clg484-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
•
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-347
…
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-349
›
%s*synth2‹
wStarting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 228.582 ; gain = 79.531
2default:default
™
synthesizing module '%s'638*oasys2*
axi_pulser_receiver_v42default:default2œ
…C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd2default:default2
1722default:default8@Z8-638
T
%s*synth2E
1	Parameter CHANNELS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PATTERN_BITS bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFFSET_BITS bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter DATA_NUM_BITS bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter maxis_raddr_width bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
T
%s*synth2E
1	Parameter CHANNELS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PATTERN_BITS bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFFSET_BITS bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter DATA_NUM_BITS bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter maxis_raddr_width bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
2default:default
¼
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
control_unit_s_axi2default:default2
{C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/control_unit.vhd2default:default2
72default:default2"
i_control_unit2default:default2&
control_unit_s_axi2default:default2œ
…C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd2default:default2
4582default:default8@Z8-3491
Š
synthesizing module '%s'638*oasys2&
control_unit_s_axi2default:default2‘
{C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/control_unit.vhd2default:default2
1322default:default8@Z8-638
T
%s*synth2E
1	Parameter CHANNELS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter PATTERN_BITS bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFFSET_BITS bound to: 8 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter DATA_NUM_BITS bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
2default:default
^
%s*synth2O
;	Parameter maxis_raddr_width bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
2default:default
Å
%done synthesizing module '%s' (%s#%s)256*oasys2&
control_unit_s_axi2default:default2
12default:default2
12default:default2‘
{C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/control_unit.vhd2default:default2
1322default:default8@Z8-256
Y
%s*synth2J
6	Parameter PATTERN_BITS bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFFSET_BITS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
2default:default
°
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
pulser_1ch_v22default:default2
|C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd2default:default2
342default:default2

i_puls_1ch2default:default2!
pulser_1ch_v22default:default2œ
…C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd2default:default2
5162default:default8@Z8-3491
…
synthesizing module '%s'638*oasys2!
pulser_1ch_v22default:default2’
|C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd2default:default2
572default:default8@Z8-638
Y
%s*synth2J
6	Parameter PATTERN_BITS bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFFSET_BITS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
2default:default
å
default block is never used226*oasys2’
|C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd2default:default2
932default:default8@Z8-226
¶
merging register '%s' into '%s'3619*oasys2#
pulsing_out_reg2default:default2$
pulse_out_en_reg2default:default2’
|C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd2default:default2
882default:default8@Z8-4471
À
%done synthesizing module '%s' (%s#%s)256*oasys2!
pulser_1ch_v22default:default2
22default:default2
12default:default2’
|C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd2default:default2
572default:default8@Z8-256
Y
%s*synth2J
6	Parameter PATTERN_BITS bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFFSET_BITS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
2default:default
°
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
pulser_1ch_v22default:default2
|C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd2default:default2
342default:default2

i_puls_1ch2default:default2!
pulser_1ch_v22default:default2œ
…C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd2default:default2
5162default:default8@Z8-3491
Y
%s*synth2J
6	Parameter PATTERN_BITS bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFFSET_BITS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
2default:default
°
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
pulser_1ch_v22default:default2
|C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd2default:default2
342default:default2

i_puls_1ch2default:default2!
pulser_1ch_v22default:default2œ
…C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd2default:default2
5162default:default8@Z8-3491
Y
%s*synth2J
6	Parameter PATTERN_BITS bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFFSET_BITS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
2default:default
°
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
pulser_1ch_v22default:default2
|C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd2default:default2
342default:default2

i_puls_1ch2default:default2!
pulser_1ch_v22default:default2œ
…C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd2default:default2
5162default:default8@Z8-3491
Y
%s*synth2J
6	Parameter PATTERN_BITS bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFFSET_BITS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
2default:default
°
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
pulser_1ch_v22default:default2
|C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd2default:default2
342default:default2

i_puls_1ch2default:default2!
pulser_1ch_v22default:default2œ
…C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd2default:default2
5162default:default8@Z8-3491
Y
%s*synth2J
6	Parameter PATTERN_BITS bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFFSET_BITS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
2default:default
°
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
pulser_1ch_v22default:default2
|C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd2default:default2
342default:default2

i_puls_1ch2default:default2!
pulser_1ch_v22default:default2œ
…C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd2default:default2
5162default:default8@Z8-3491
Y
%s*synth2J
6	Parameter PATTERN_BITS bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFFSET_BITS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
2default:default
°
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
pulser_1ch_v22default:default2
|C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd2default:default2
342default:default2

i_puls_1ch2default:default2!
pulser_1ch_v22default:default2œ
…C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd2default:default2
5162default:default8@Z8-3491
Y
%s*synth2J
6	Parameter PATTERN_BITS bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFFSET_BITS bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter FREQ_DIV_BITS bound to: 3 - type: integer 
2default:default
°
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
pulser_1ch_v22default:default2
|C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/pulser_1ch_v2.vhd2default:default2
342default:default2

i_puls_1ch2default:default2!
pulser_1ch_v22default:default2œ
…C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd2default:default2
5162default:default8@Z8-3491
T
%s*synth2E
1	Parameter CHANNELS bound to: 8 - type: integer 
2default:default
R
%s*synth2C
/	Parameter USE_FRAME bound to: 0 - type: bool 
2default:default
¡
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
receiver2default:default2‹
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
342default:default2

i_receiver2default:default2
receiver2default:default2œ
…C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd2default:default2
5442default:default8@Z8-3491
û
synthesizing module '%s'638*oasys2
receiver2default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
602default:default8@Z8-638
T
%s*synth2E
1	Parameter CHANNELS bound to: 8 - type: integer 
2default:default
R
%s*synth2C
/	Parameter USE_FRAME bound to: 0 - type: bool 
2default:default
¡
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
772default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
832default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
852default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
912default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
true2default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
942default:default8@Z8-4472
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
R
%s*synth2C
/	Parameter DIFF_TERM bound to: 0 - type: bool 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
¯
,binding component instance '%s' to cell '%s'113*oasys2

i_clk_ibuf2default:default2
IBUFGDS2default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1032default:default8@Z8-113
­
,binding component instance '%s' to cell '%s'113*oasys2

BUFIO_inst2default:default2
BUFIO2default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1112default:default8@Z8-113
V
%s*synth2G
3	Parameter BUFR_DIVIDE bound to: 3 - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: VIRTEX4 - type: string 
2default:default
µ
,binding component instance '%s' to cell '%s'113*oasys2'
serdes_clk_div_bufr2default:default2
BUFR2default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1272default:default8@Z8-113
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
R
%s*synth2C
/	Parameter DIFF_TERM bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter DQS_BIAS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
¯
,binding component instance '%s' to cell '%s'113*oasys2
i_data_ibuf2default:default2
IBUFDS2default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1412default:default8@Z8-113
V
%s*synth2G
3	Parameter DATA_RATE bound to: DDR - type: string 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_Q1 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q2 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q3 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q4 bound to: 1'b0 
2default:default
b
%s*synth2S
?	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
2default:default
V
%s*synth2G
3	Parameter IOBDELAY bound to: NONE - type: string 
2default:default
O
%s*synth2@
,	Parameter IS_CLKB_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_OCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter NUM_CE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFB_USED bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q1 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q2 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q3 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q4 bound to: 1'b0 
2default:default
µ
,binding component instance '%s' to cell '%s'113*oasys2"
ISERDESE2_data2default:default2
	ISERDESE22default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1472default:default8@Z8-113
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
R
%s*synth2C
/	Parameter DIFF_TERM bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter DQS_BIAS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
¯
,binding component instance '%s' to cell '%s'113*oasys2
i_data_ibuf2default:default2
IBUFDS2default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1412default:default8@Z8-113
V
%s*synth2G
3	Parameter DATA_RATE bound to: DDR - type: string 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_Q1 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q2 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q3 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q4 bound to: 1'b0 
2default:default
b
%s*synth2S
?	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
2default:default
V
%s*synth2G
3	Parameter IOBDELAY bound to: NONE - type: string 
2default:default
O
%s*synth2@
,	Parameter IS_CLKB_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_OCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter NUM_CE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFB_USED bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q1 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q2 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q3 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q4 bound to: 1'b0 
2default:default
µ
,binding component instance '%s' to cell '%s'113*oasys2"
ISERDESE2_data2default:default2
	ISERDESE22default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1472default:default8@Z8-113
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
R
%s*synth2C
/	Parameter DIFF_TERM bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter DQS_BIAS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
¯
,binding component instance '%s' to cell '%s'113*oasys2
i_data_ibuf2default:default2
IBUFDS2default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1412default:default8@Z8-113
V
%s*synth2G
3	Parameter DATA_RATE bound to: DDR - type: string 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_Q1 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q2 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q3 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q4 bound to: 1'b0 
2default:default
b
%s*synth2S
?	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
2default:default
V
%s*synth2G
3	Parameter IOBDELAY bound to: NONE - type: string 
2default:default
O
%s*synth2@
,	Parameter IS_CLKB_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_OCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter NUM_CE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFB_USED bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q1 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q2 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q3 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q4 bound to: 1'b0 
2default:default
µ
,binding component instance '%s' to cell '%s'113*oasys2"
ISERDESE2_data2default:default2
	ISERDESE22default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1472default:default8@Z8-113
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
R
%s*synth2C
/	Parameter DIFF_TERM bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter DQS_BIAS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
¯
,binding component instance '%s' to cell '%s'113*oasys2
i_data_ibuf2default:default2
IBUFDS2default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1412default:default8@Z8-113
V
%s*synth2G
3	Parameter DATA_RATE bound to: DDR - type: string 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_Q1 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q2 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q3 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q4 bound to: 1'b0 
2default:default
b
%s*synth2S
?	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
2default:default
V
%s*synth2G
3	Parameter IOBDELAY bound to: NONE - type: string 
2default:default
O
%s*synth2@
,	Parameter IS_CLKB_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_OCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter NUM_CE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFB_USED bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q1 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q2 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q3 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q4 bound to: 1'b0 
2default:default
µ
,binding component instance '%s' to cell '%s'113*oasys2"
ISERDESE2_data2default:default2
	ISERDESE22default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1472default:default8@Z8-113
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
R
%s*synth2C
/	Parameter DIFF_TERM bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter DQS_BIAS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
¯
,binding component instance '%s' to cell '%s'113*oasys2
i_data_ibuf2default:default2
IBUFDS2default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1412default:default8@Z8-113
V
%s*synth2G
3	Parameter DATA_RATE bound to: DDR - type: string 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_Q1 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q2 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q3 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q4 bound to: 1'b0 
2default:default
b
%s*synth2S
?	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
2default:default
V
%s*synth2G
3	Parameter IOBDELAY bound to: NONE - type: string 
2default:default
O
%s*synth2@
,	Parameter IS_CLKB_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_OCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter NUM_CE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFB_USED bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q1 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q2 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q3 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q4 bound to: 1'b0 
2default:default
µ
,binding component instance '%s' to cell '%s'113*oasys2"
ISERDESE2_data2default:default2
	ISERDESE22default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1472default:default8@Z8-113
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
R
%s*synth2C
/	Parameter DIFF_TERM bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter DQS_BIAS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
¯
,binding component instance '%s' to cell '%s'113*oasys2
i_data_ibuf2default:default2
IBUFDS2default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1412default:default8@Z8-113
V
%s*synth2G
3	Parameter DATA_RATE bound to: DDR - type: string 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_Q1 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q2 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q3 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q4 bound to: 1'b0 
2default:default
b
%s*synth2S
?	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
2default:default
V
%s*synth2G
3	Parameter IOBDELAY bound to: NONE - type: string 
2default:default
O
%s*synth2@
,	Parameter IS_CLKB_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_OCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter NUM_CE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFB_USED bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q1 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q2 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q3 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q4 bound to: 1'b0 
2default:default
µ
,binding component instance '%s' to cell '%s'113*oasys2"
ISERDESE2_data2default:default2
	ISERDESE22default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1472default:default8@Z8-113
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
R
%s*synth2C
/	Parameter DIFF_TERM bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter DQS_BIAS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
¯
,binding component instance '%s' to cell '%s'113*oasys2
i_data_ibuf2default:default2
IBUFDS2default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1412default:default8@Z8-113
V
%s*synth2G
3	Parameter DATA_RATE bound to: DDR - type: string 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_Q1 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q2 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q3 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q4 bound to: 1'b0 
2default:default
b
%s*synth2S
?	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
2default:default
V
%s*synth2G
3	Parameter IOBDELAY bound to: NONE - type: string 
2default:default
O
%s*synth2@
,	Parameter IS_CLKB_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_OCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter NUM_CE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFB_USED bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q1 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q2 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q3 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q4 bound to: 1'b0 
2default:default
µ
,binding component instance '%s' to cell '%s'113*oasys2"
ISERDESE2_data2default:default2
	ISERDESE22default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1472default:default8@Z8-113
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
R
%s*synth2C
/	Parameter DIFF_TERM bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter DQS_BIAS bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
¯
,binding component instance '%s' to cell '%s'113*oasys2
i_data_ibuf2default:default2
IBUFDS2default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1412default:default8@Z8-113
V
%s*synth2G
3	Parameter DATA_RATE bound to: DDR - type: string 
2default:default
V
%s*synth2G
3	Parameter DATA_WIDTH bound to: 6 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
2default:default
]
%s*synth2N
:	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
2default:default
F
%s*synth27
#	Parameter INIT_Q1 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q2 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q3 bound to: 1'b0 
2default:default
F
%s*synth27
#	Parameter INIT_Q4 bound to: 1'b0 
2default:default
b
%s*synth2S
?	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
2default:default
V
%s*synth2G
3	Parameter IOBDELAY bound to: NONE - type: string 
2default:default
O
%s*synth2@
,	Parameter IS_CLKB_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
P
%s*synth2A
-	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_OCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter NUM_CE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFB_USED bound to: FALSE - type: string 
2default:default
[
%s*synth2L
8	Parameter SERDES_MODE bound to: MASTER - type: string 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q1 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q2 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q3 bound to: 1'b0 
2default:default
G
%s*synth28
$	Parameter SRVAL_Q4 bound to: 1'b0 
2default:default
µ
,binding component instance '%s' to cell '%s'113*oasys2"
ISERDESE2_data2default:default2
	ISERDESE22default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
1472default:default8@Z8-113
á
default block is never used226*oasys2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
2522default:default8@Z8-226
¶
%done synthesizing module '%s' (%s#%s)256*oasys2
receiver2default:default2
32default:default2
12default:default2
wC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/receiver.vhd2default:default2
602default:default8@Z8-256
T
%s*synth2E
1	Parameter CHANNELS bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFFSET_BITS bound to: 8 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SAMPLES_NUM_BITS bound to: 16 - type: integer 
2default:default
­
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
stream_proc2default:default2Ž
zC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/stream_proc.vhd2default:default2
342default:default2!
i_stream_proc2default:default2
stream_proc2default:default2œ
…C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd2default:default2
5642default:default8@Z8-3491

synthesizing module '%s'638*oasys2
stream_proc2default:default2
zC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/stream_proc.vhd2default:default2
652default:default8@Z8-638
T
%s*synth2E
1	Parameter CHANNELS bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFFSET_BITS bound to: 8 - type: integer 
2default:default
]
%s*synth2N
:	Parameter SAMPLES_NUM_BITS bound to: 16 - type: integer 
2default:default
¼
%done synthesizing module '%s' (%s#%s)256*oasys2
stream_proc2default:default2
42default:default2
12default:default2
zC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/stream_proc.vhd2default:default2
652default:default8@Z8-256
T
%s*synth2E
1	Parameter CHANNELS bound to: 8 - type: integer 
2default:default
©
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

dataToAxis2default:default2
yC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/dataToAxis.vhd2default:default2
342default:default2 
i_dataToAxis2default:default2

dataToAxis2default:default2œ
…C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd2default:default2
5832default:default8@Z8-3491
ÿ
synthesizing module '%s'638*oasys2

dataToAxis2default:default2
yC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/dataToAxis.vhd2default:default2
692default:default8@Z8-638
T
%s*synth2E
1	Parameter CHANNELS bound to: 8 - type: integer 
2default:default
â
default block is never used226*oasys2
yC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/dataToAxis.vhd2default:default2
972default:default8@Z8-226
º
%done synthesizing module '%s' (%s#%s)256*oasys2

dataToAxis2default:default2
52default:default2
12default:default2
yC:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/dataToAxis.vhd2default:default2
692default:default8@Z8-256
T
%s*synth2E
1	Parameter CHANNELS bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFFSET_BITS bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
¼
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2#
M_AXI_read_data2default:default2’
~C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/M_AXI_read_data.vhd2default:default2
342default:default2$
i_MAXI_read_data2default:default2#
M_AXI_read_data2default:default2œ
…C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd2default:default2
6002default:default8@Z8-3491
Š
synthesizing module '%s'638*oasys2#
M_AXI_read_data2default:default2”
~C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/M_AXI_read_data.vhd2default:default2
1922default:default8@Z8-638
T
%s*synth2E
1	Parameter CHANNELS bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter OFFSET_BITS bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
Å
%done synthesizing module '%s' (%s#%s)256*oasys2#
M_AXI_read_data2default:default2
62default:default2
12default:default2”
~C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/M_AXI_read_data.vhd2default:default2
1922default:default8@Z8-256
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2*
axi_pulser_receiver_v42default:default2
72default:default2
12default:default2œ
…C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/sources_1/new/axi_pulser_receiver_v4.vhd2default:default2
1722default:default8@Z8-256
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 274.855 ; gain = 125.805
2default:default
š
%s*synth2Š
vStart RTL Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 274.855 ; gain = 125.805
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
172default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
–
Loading clock regions from %s
13*device2_
KC:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
—
Loading clock buffers from %s
11*device2`
LC:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
—
&Loading clock placement rules from %s
318*place2W
CC:/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
•
)Loading package pin functions from %s...
17*device2S
?C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
“
Loading package from %s
16*device2b
NC:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
Š
Loading io standards from %s
15*device2T
@C:/Xilinx/Vivado/2013.3/data\./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
5

Processing XDC Constraints
244*projectZ1-262
Ñ
Parsing XDC File [%s]
179*designutils2š
…C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/constrs_1/new/axi_pulser_receiver_v4.xdc2default:defaultZ20-179
Ú
Finished Parsing XDC File [%s]
178*designutils2š
…C:/Users/nikolaos.marinos/xil_IP_projects/axi_pulser_receiver_v4/axi_pulser_receiver_v4.srcs/constrs_1/new/axi_pulser_receiver_v4.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
œ
!Unisim Transformation Summary:
%s111*project2`
L  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
2default:defaultZ1-111
š
%s*synth2Š
vStart RTL Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 526.594 ; gain = 377.543
2default:default
µ
%s*synth2¥
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 526.594 ; gain = 377.543
2default:default

%s*synth2
yFinished RTL Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 526.594 ; gain = 377.543
2default:default
‘
3inferred FSM for state register '%s' in module '%s'802*oasys2
	state_reg2default:default2&
control_unit_s_axi2default:defaultZ8-802
Ä
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2
	state_reg2default:default2
one-hot2default:default2&
control_unit_s_axi2default:defaultZ8-3354
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
‹
%s*synth2|
hPart Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB8 0 RAMB16 0 RAMB18 60 RAMB36 30)
2default:default
±
%s*synth2¡
ŒFinished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 582.121 ; gain = 433.070
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 4     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 8     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 8     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              256 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 58    
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 24    
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 16    
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 19    
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 18    
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 13    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 60    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  12 Input     64 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     56 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	  12 Input     32 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 24    
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  12 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	  11 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 26    
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  12 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 30    
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   9 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  12 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	  13 Input      4 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  12 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 10    
2default:default
Q
%s*synth2B
.	  12 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 27    
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 72    
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 46    
2default:default
Q
%s*synth2B
.	  12 Input      1 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	  13 Input      1 Bit        Muxes := 24    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
B
%s*synth23
Module axi_pulser_receiver_v4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
6
%s*synth2'
Module dataToAxis 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
;
%s*synth2,
Module M_AXI_read_data 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              256 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     56 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 7     
2default:default
>
%s*synth2/
Module control_unit_s_axi 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit       Adders := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 32    
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  12 Input     64 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	  12 Input     32 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	  12 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 9     
2default:default
Q
%s*synth2B
.	  11 Input     12 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input     12 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 18    
2default:default
Q
%s*synth2B
.	  12 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	  12 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  12 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  12 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 23    
2default:default
Q
%s*synth2B
.	  12 Input      1 Bit        Muxes := 7     
2default:default
4
%s*synth2%
Module receiver 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 24    
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 16    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 17    
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	  13 Input      4 Bit        Muxes := 8     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 7     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	  13 Input      1 Bit        Muxes := 24    
2default:default
9
%s*synth2*
Module pulser_1ch_v2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     32 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
7
%s*synth2(
Module stream_proc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	              128 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input     16 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   9 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 6     
2default:default
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_awaddr_reg[1] 2default:default2&
control_unit_s_axi2default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_awaddr_reg[0] 2default:default2&
control_unit_s_axi2default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_araddr_reg[1] 2default:default2&
control_unit_s_axi2default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_araddr_reg[0] 2default:default2&
control_unit_s_axi2default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_awaddr_reg[1] 2default:default2&
control_unit_s_axi2default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_awaddr_reg[0] 2default:default2&
control_unit_s_axi2default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_araddr_reg[1] 2default:default2&
control_unit_s_axi2default:defaultZ8-3332
¯
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\axi_araddr_reg[0] 2default:default2&
control_unit_s_axi2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\ch_position_reg[5] 2default:default2

dataToAxis2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\ch_position_reg[4] 2default:default2

dataToAxis2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\ch_position_reg[3] 2default:default2

dataToAxis2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\ch_position_reg[5] 2default:default2

dataToAxis2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\ch_position_reg[4] 2default:default2

dataToAxis2default:defaultZ8-3332
¨
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2(
\ch_position_reg[3] 2default:default2

dataToAxis2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[255] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[254] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[253] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[252] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[251] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[250] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[249] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[248] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[247] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[246] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[245] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[244] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[243] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[242] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[241] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[240] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[239] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[238] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[237] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[236] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[235] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[234] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[233] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[232] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[223] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[222] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[221] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[220] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[219] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[218] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[217] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[216] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[215] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[214] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[213] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[212] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[211] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[210] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[209] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[208] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[207] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[206] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[205] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[204] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[203] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[202] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[201] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[200] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[191] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[190] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[189] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[188] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[187] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[186] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[185] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[184] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[183] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[182] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[181] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[180] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[179] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[178] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[177] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[176] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[175] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[174] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[173] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[172] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[171] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[170] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[169] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[168] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[159] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[158] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[157] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[156] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[155] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[154] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[153] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[152] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[151] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[150] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[149] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[148] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[147] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
¬
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2'
\data_reg_reg[146] 2default:default2#
M_AXI_read_data2default:defaultZ8-3332
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
©
%s*synth2™
„Finished Cross Boundary Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 597.785 ; gain = 448.734
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
–
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2.
i_receiver/\dout_reg[127] 2default:defaultZ8-3333
ª
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2B
.i_control_unit/i_24/\FSM_onehot_state_reg[11] 2default:defaultZ8-3333

6propagating constant %s across sequential element (%s)3333*oasys2
02default:default25
!i_stream_proc/\data_out_reg[127] 2default:defaultZ8-3333
ž
%s*synth2Ž
zFinished Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 646.273 ; gain = 497.223
2default:default
­
%s*synth2
ˆFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 646.273 ; gain = 497.223
2default:default
 
%s*synth2
|Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 646.273 ; gain = 497.223
2default:default
Ÿ
%s*synth2
{Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 661.867 ; gain = 512.816
2default:default
™
%s*synth2‰
uFinished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 661.867 ; gain = 512.816
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
ª
%s*synth2š
…Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 661.867 ; gain = 512.816
2default:default
§
%s*synth2—
‚Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 661.867 ; gain = 512.816
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
@
%s*synth21
+------+------------+------+
2default:default
@
%s*synth21
|      |Cell        |Count |
2default:default
@
%s*synth21
+------+------------+------+
2default:default
@
%s*synth21
|1     |BUFG        |     4|
2default:default
@
%s*synth21
|2     |BUFIO       |     1|
2default:default
@
%s*synth21
|3     |BUFR_1      |     1|
2default:default
@
%s*synth21
|4     |CARRY4      |    48|
2default:default
@
%s*synth21
|5     |INV         |     1|
2default:default
@
%s*synth21
|6     |ISERDESE2_1 |     8|
2default:default
@
%s*synth21
|7     |LUT1        |   154|
2default:default
@
%s*synth21
|8     |LUT2        |   363|
2default:default
@
%s*synth21
|9     |LUT3        |   789|
2default:default
@
%s*synth21
|10    |LUT4        |   751|
2default:default
@
%s*synth21
|11    |LUT5        |   547|
2default:default
@
%s*synth21
|12    |LUT6        |   874|
2default:default
@
%s*synth21
|13    |MUXF7       |    72|
2default:default
@
%s*synth21
|14    |MUXF8       |    32|
2default:default
@
%s*synth21
|15    |FDRE        |  3222|
2default:default
@
%s*synth21
|16    |FDSE        |     6|
2default:default
@
%s*synth21
|17    |IBUF        |    67|
2default:default
@
%s*synth21
|18    |IBUFDS      |     8|
2default:default
@
%s*synth21
|19    |IBUFGDS     |     1|
2default:default
@
%s*synth21
|20    |OBUF        |   375|
2default:default
@
%s*synth21
+------+------------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
f
%s*synth2W
C+------+------------------------------+-------------------+------+
2default:default
f
%s*synth2W
C|      |Instance                      |Module             |Cells |
2default:default
f
%s*synth2W
C+------+------------------------------+-------------------+------+
2default:default
f
%s*synth2W
C|1     |top                           |                   |  7324|
2default:default
f
%s*synth2W
C|2     |  i_control_unit              |control_unit_s_axi |  2740|
2default:default
f
%s*synth2W
C|3     |  \gen_pulsers[6].i_puls_1ch  |pulser_1ch_v2      |   247|
2default:default
f
%s*synth2W
C|4     |  \gen_pulsers[0].i_puls_1ch  |pulser_1ch_v2_0    |   247|
2default:default
f
%s*synth2W
C|5     |  i_MAXI_read_data            |M_AXI_read_data    |   245|
2default:default
f
%s*synth2W
C|6     |  i_stream_proc               |stream_proc        |   243|
2default:default
f
%s*synth2W
C|7     |  \gen_pulsers[2].i_puls_1ch  |pulser_1ch_v2_1    |   246|
2default:default
f
%s*synth2W
C|8     |  i_receiver                  |receiver           |  1286|
2default:default
f
%s*synth2W
C|9     |  \gen_pulsers[5].i_puls_1ch  |pulser_1ch_v2_2    |   246|
2default:default
f
%s*synth2W
C|10    |  \gen_pulsers[7].i_puls_1ch  |pulser_1ch_v2_3    |   246|
2default:default
f
%s*synth2W
C|11    |  \gen_pulsers[1].i_puls_1ch  |pulser_1ch_v2_4    |   246|
2default:default
f
%s*synth2W
C|12    |  \gen_pulsers[3].i_puls_1ch  |pulser_1ch_v2_5    |   246|
2default:default
f
%s*synth2W
C|13    |  i_dataToAxis                |dataToAxis         |   393|
2default:default
f
%s*synth2W
C|14    |  \gen_pulsers[4].i_puls_1ch  |pulser_1ch_v2_6    |   246|
2default:default
f
%s*synth2W
C+------+------------------------------+-------------------+------+
2default:default
¦
%s*synth2–
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 661.867 ; gain = 512.816
2default:default
k
%s*synth2\
HSynthesis finished with 0 errors, 0 critical warnings and 524 warnings.
2default:default
£
%s*synth2“
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 661.867 ; gain = 512.816
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
842default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
82default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
œ
!Unisim Transformation Summary:
%s111*project2`
L  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¿
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
752default:default2
1012default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:572default:default2
00:00:592default:default2
934.2422default:default2
749.2272default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 934.242 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Sun Aug 24 18:32:57 20142default:defaultZ17-206