

================================================================
== Vitis HLS Report for 'AES_Full_Pipeline_L_rounds'
================================================================
* Date:           Thu Apr 17 13:41:49 2025

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        aes_full
* Solution:       full (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                        |             |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |        Instance        |    Module   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_SubBytes_fu_80      |SubBytes     |       17|       17|   0.170 us|   0.170 us|   18|   18|      yes|
        |grp_ShiftRows_fu_88     |ShiftRows    |        8|        8|  80.000 ns|  80.000 ns|    9|    9|      yes|
        |grp_MixColumns_fu_94    |MixColumns   |       17|       17|   0.170 us|   0.170 us|   18|   18|      yes|
        |grp_AddRoundKey_fu_104  |AddRoundKey  |       16|       16|   0.160 us|   0.160 us|   17|   17|      yes|
        +------------------------+-------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_rounds  |        ?|        ?|        63|         62|          1|     ?|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     68|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        3|    -|     654|   2368|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    523|    -|
|Register         |        -|    -|      91|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    0|     745|   2959|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+-------------+---------+----+-----+-----+-----+
    |        Instance        |    Module   | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------+-------------+---------+----+-----+-----+-----+
    |grp_AddRoundKey_fu_104  |AddRoundKey  |        0|   0|  169|  759|    0|
    |grp_MixColumns_fu_94    |MixColumns   |        2|   0|  314|  933|    0|
    |grp_ShiftRows_fu_88     |ShiftRows    |        0|   0|   41|  248|    0|
    |grp_SubBytes_fu_80      |SubBytes     |        1|   0|  130|  428|    0|
    +------------------------+-------------+---------+----+-----+-----+-----+
    |Total                   |             |        3|   0|  654| 2368|    0|
    +------------------------+-------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |grp_AddRoundKey_fu_104_roundKey          |         +|   0|  0|  15|           8|           5|
    |i_3_fu_127_p2                            |         +|   0|  0|  23|          16|           1|
    |ap_predicate_op111_call_state29_state28  |       and|   0|  0|   2|           1|           1|
    |icmp_ln178_fu_121_p2                     |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln182_fu_137_p2                     |      icmp|   0|  0|  13|          17|          17|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0|  68|          59|          42|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  269|         63|    1|         63|
    |ap_done_int                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    9|          2|    1|          2|
    |ap_sig_allocacmp_i           |    9|          2|   16|         32|
    |i_1_fu_64                    |    9|          2|   16|         32|
    |state_address0               |   25|          5|    4|         20|
    |state_address1               |   25|          5|    4|         20|
    |state_ce0                    |   25|          5|    1|          5|
    |state_ce1                    |   25|          5|    1|          5|
    |state_d0                     |   25|          5|    8|         40|
    |state_d1                     |   25|          5|    8|         40|
    |state_we0                    |   25|          5|    1|          5|
    |state_we1                    |   25|          5|    1|          5|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  523|        115|   65|        275|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  62|   0|   62|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |grp_AddRoundKey_fu_104_ap_start_reg  |   1|   0|    1|          0|
    |grp_MixColumns_fu_94_ap_start_reg    |   1|   0|    1|          0|
    |grp_ShiftRows_fu_88_ap_start_reg     |   1|   0|    1|          0|
    |grp_SubBytes_fu_80_ap_start_reg      |   1|   0|    1|          0|
    |i_1_fu_64                            |  16|   0|   16|          0|
    |icmp_ln178_reg_173                   |   1|   0|    1|          0|
    |icmp_ln182_reg_177                   |   1|   0|    1|          0|
    |trunc_ln185_reg_181                  |   4|   0|    4|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |  91|   0|   91|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_rounds|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_rounds|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_rounds|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_rounds|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_rounds|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  AES_Full_Pipeline_L_rounds|  return value|
|Nr                    |   in|   16|     ap_none|                          Nr|        scalar|
|state_address0        |  out|    4|   ap_memory|                       state|         array|
|state_ce0             |  out|    1|   ap_memory|                       state|         array|
|state_we0             |  out|    1|   ap_memory|                       state|         array|
|state_d0              |  out|    8|   ap_memory|                       state|         array|
|state_q0              |   in|    8|   ap_memory|                       state|         array|
|state_address1        |  out|    4|   ap_memory|                       state|         array|
|state_ce1             |  out|    1|   ap_memory|                       state|         array|
|state_we1             |  out|    1|   ap_memory|                       state|         array|
|state_d1              |  out|    8|   ap_memory|                       state|         array|
|state_q1              |   in|    8|   ap_memory|                       state|         array|
|expandedKey_address0  |  out|    8|   ap_memory|                 expandedKey|         array|
|expandedKey_ce0       |  out|    1|   ap_memory|                 expandedKey|         array|
|expandedKey_q0        |   in|    8|   ap_memory|                 expandedKey|         array|
|sub_i                 |   in|   17|     ap_none|                       sub_i|        scalar|
+----------------------+-----+-----+------------+----------------------------+--------------+

