
Watch_dog_Uart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b24  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  08002be0  08002be0  00012be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c9c  08002c9c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08002c9c  08002c9c  00012c9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002ca4  08002ca4  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ca4  08002ca4  00012ca4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002ca8  08002ca8  00012ca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002cac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  2000000c  08002cb8  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000cc  08002cb8  000200cc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000be5d  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b0c  00000000  00000000  0002be91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000840  00000000  00000000  0002d9a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000798  00000000  00000000  0002e1e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016fc4  00000000  00000000  0002e978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b00c  00000000  00000000  0004593c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092a2a  00000000  00000000  00050948  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e3372  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c3c  00000000  00000000  000e33c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002bc8 	.word	0x08002bc8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08002bc8 	.word	0x08002bc8

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	; 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	; 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			; (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	1c08      	adds	r0, r1, #0
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	; (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	; (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			; (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			; (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	469b      	mov	fp, r3
 8000466:	d433      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000468:	465a      	mov	r2, fp
 800046a:	4653      	mov	r3, sl
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83a      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e078      	b.n	8000574 <__udivmoddi4+0x144>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e075      	b.n	800057a <__udivmoddi4+0x14a>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e028      	b.n	80004fa <__udivmoddi4+0xca>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	2320      	movs	r3, #32
 80004d4:	1a9b      	subs	r3, r3, r2
 80004d6:	4652      	mov	r2, sl
 80004d8:	40da      	lsrs	r2, r3
 80004da:	4641      	mov	r1, r8
 80004dc:	0013      	movs	r3, r2
 80004de:	464a      	mov	r2, r9
 80004e0:	408a      	lsls	r2, r1
 80004e2:	0017      	movs	r7, r2
 80004e4:	4642      	mov	r2, r8
 80004e6:	431f      	orrs	r7, r3
 80004e8:	4653      	mov	r3, sl
 80004ea:	4093      	lsls	r3, r2
 80004ec:	001e      	movs	r6, r3
 80004ee:	42af      	cmp	r7, r5
 80004f0:	d9c4      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f2:	2200      	movs	r2, #0
 80004f4:	2300      	movs	r3, #0
 80004f6:	9200      	str	r2, [sp, #0]
 80004f8:	9301      	str	r3, [sp, #4]
 80004fa:	4643      	mov	r3, r8
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d0d9      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000500:	07fb      	lsls	r3, r7, #31
 8000502:	0872      	lsrs	r2, r6, #1
 8000504:	431a      	orrs	r2, r3
 8000506:	4646      	mov	r6, r8
 8000508:	087b      	lsrs	r3, r7, #1
 800050a:	e00e      	b.n	800052a <__udivmoddi4+0xfa>
 800050c:	42ab      	cmp	r3, r5
 800050e:	d101      	bne.n	8000514 <__udivmoddi4+0xe4>
 8000510:	42a2      	cmp	r2, r4
 8000512:	d80c      	bhi.n	800052e <__udivmoddi4+0xfe>
 8000514:	1aa4      	subs	r4, r4, r2
 8000516:	419d      	sbcs	r5, r3
 8000518:	2001      	movs	r0, #1
 800051a:	1924      	adds	r4, r4, r4
 800051c:	416d      	adcs	r5, r5
 800051e:	2100      	movs	r1, #0
 8000520:	3e01      	subs	r6, #1
 8000522:	1824      	adds	r4, r4, r0
 8000524:	414d      	adcs	r5, r1
 8000526:	2e00      	cmp	r6, #0
 8000528:	d006      	beq.n	8000538 <__udivmoddi4+0x108>
 800052a:	42ab      	cmp	r3, r5
 800052c:	d9ee      	bls.n	800050c <__udivmoddi4+0xdc>
 800052e:	3e01      	subs	r6, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2e00      	cmp	r6, #0
 8000536:	d1f8      	bne.n	800052a <__udivmoddi4+0xfa>
 8000538:	9800      	ldr	r0, [sp, #0]
 800053a:	9901      	ldr	r1, [sp, #4]
 800053c:	465b      	mov	r3, fp
 800053e:	1900      	adds	r0, r0, r4
 8000540:	4169      	adcs	r1, r5
 8000542:	2b00      	cmp	r3, #0
 8000544:	db24      	blt.n	8000590 <__udivmoddi4+0x160>
 8000546:	002b      	movs	r3, r5
 8000548:	465a      	mov	r2, fp
 800054a:	4644      	mov	r4, r8
 800054c:	40d3      	lsrs	r3, r2
 800054e:	002a      	movs	r2, r5
 8000550:	40e2      	lsrs	r2, r4
 8000552:	001c      	movs	r4, r3
 8000554:	465b      	mov	r3, fp
 8000556:	0015      	movs	r5, r2
 8000558:	2b00      	cmp	r3, #0
 800055a:	db2a      	blt.n	80005b2 <__udivmoddi4+0x182>
 800055c:	0026      	movs	r6, r4
 800055e:	409e      	lsls	r6, r3
 8000560:	0033      	movs	r3, r6
 8000562:	0026      	movs	r6, r4
 8000564:	4647      	mov	r7, r8
 8000566:	40be      	lsls	r6, r7
 8000568:	0032      	movs	r2, r6
 800056a:	1a80      	subs	r0, r0, r2
 800056c:	4199      	sbcs	r1, r3
 800056e:	9000      	str	r0, [sp, #0]
 8000570:	9101      	str	r1, [sp, #4]
 8000572:	e79f      	b.n	80004b4 <__udivmoddi4+0x84>
 8000574:	42a3      	cmp	r3, r4
 8000576:	d8bc      	bhi.n	80004f2 <__udivmoddi4+0xc2>
 8000578:	e783      	b.n	8000482 <__udivmoddi4+0x52>
 800057a:	4642      	mov	r2, r8
 800057c:	2320      	movs	r3, #32
 800057e:	2100      	movs	r1, #0
 8000580:	1a9b      	subs	r3, r3, r2
 8000582:	2200      	movs	r2, #0
 8000584:	9100      	str	r1, [sp, #0]
 8000586:	9201      	str	r2, [sp, #4]
 8000588:	2201      	movs	r2, #1
 800058a:	40da      	lsrs	r2, r3
 800058c:	9201      	str	r2, [sp, #4]
 800058e:	e786      	b.n	800049e <__udivmoddi4+0x6e>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	1a9b      	subs	r3, r3, r2
 8000596:	002a      	movs	r2, r5
 8000598:	4646      	mov	r6, r8
 800059a:	409a      	lsls	r2, r3
 800059c:	0023      	movs	r3, r4
 800059e:	40f3      	lsrs	r3, r6
 80005a0:	4644      	mov	r4, r8
 80005a2:	4313      	orrs	r3, r2
 80005a4:	002a      	movs	r2, r5
 80005a6:	40e2      	lsrs	r2, r4
 80005a8:	001c      	movs	r4, r3
 80005aa:	465b      	mov	r3, fp
 80005ac:	0015      	movs	r5, r2
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	dad4      	bge.n	800055c <__udivmoddi4+0x12c>
 80005b2:	4642      	mov	r2, r8
 80005b4:	002f      	movs	r7, r5
 80005b6:	2320      	movs	r3, #32
 80005b8:	0026      	movs	r6, r4
 80005ba:	4097      	lsls	r7, r2
 80005bc:	1a9b      	subs	r3, r3, r2
 80005be:	40de      	lsrs	r6, r3
 80005c0:	003b      	movs	r3, r7
 80005c2:	4333      	orrs	r3, r6
 80005c4:	e7cd      	b.n	8000562 <__udivmoddi4+0x132>
 80005c6:	46c0      	nop			; (mov r8, r8)

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	1c08      	adds	r0, r1, #0
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			; (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	; (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			; (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000620:	f000 f9fc 	bl	8000a1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000624:	f000 f81a 	bl	800065c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000628:	f000 f8ea 	bl	8000800 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800062c:	f000 f89a 	bl	8000764 <MX_USART2_UART_Init>
  MX_IWDG_Init();
 8000630:	f000 f878 	bl	8000724 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */

   HAL_UART_Transmit(&huart2, "microcontroller started\r\n", sizeof("microcontroller started\r\n"), 100);
 8000634:	4906      	ldr	r1, [pc, #24]	; (8000650 <main+0x34>)
 8000636:	4807      	ldr	r0, [pc, #28]	; (8000654 <main+0x38>)
 8000638:	2364      	movs	r3, #100	; 0x64
 800063a:	221a      	movs	r2, #26
 800063c:	f001 fc30 	bl	8001ea0 <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_UART_Transmit(&huart2, "welcome to while loop\r\n", sizeof("welcome to while loop\r\n"), 100);
 8000640:	4905      	ldr	r1, [pc, #20]	; (8000658 <main+0x3c>)
 8000642:	4804      	ldr	r0, [pc, #16]	; (8000654 <main+0x38>)
 8000644:	2364      	movs	r3, #100	; 0x64
 8000646:	2218      	movs	r2, #24
 8000648:	f001 fc2a 	bl	8001ea0 <HAL_UART_Transmit>
 800064c:	e7f8      	b.n	8000640 <main+0x24>
 800064e:	46c0      	nop			; (mov r8, r8)
 8000650:	08002be0 	.word	0x08002be0
 8000654:	20000038 	.word	0x20000038
 8000658:	08002bfc 	.word	0x08002bfc

0800065c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800065c:	b590      	push	{r4, r7, lr}
 800065e:	b0a1      	sub	sp, #132	; 0x84
 8000660:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000662:	2448      	movs	r4, #72	; 0x48
 8000664:	193b      	adds	r3, r7, r4
 8000666:	0018      	movs	r0, r3
 8000668:	2338      	movs	r3, #56	; 0x38
 800066a:	001a      	movs	r2, r3
 800066c:	2100      	movs	r1, #0
 800066e:	f002 faa3 	bl	8002bb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000672:	2338      	movs	r3, #56	; 0x38
 8000674:	18fb      	adds	r3, r7, r3
 8000676:	0018      	movs	r0, r3
 8000678:	2310      	movs	r3, #16
 800067a:	001a      	movs	r2, r3
 800067c:	2100      	movs	r1, #0
 800067e:	f002 fa9b 	bl	8002bb8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000682:	1d3b      	adds	r3, r7, #4
 8000684:	0018      	movs	r0, r3
 8000686:	2334      	movs	r3, #52	; 0x34
 8000688:	001a      	movs	r2, r3
 800068a:	2100      	movs	r1, #0
 800068c:	f002 fa94 	bl	8002bb8 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000690:	2380      	movs	r3, #128	; 0x80
 8000692:	009b      	lsls	r3, r3, #2
 8000694:	0018      	movs	r0, r3
 8000696:	f000 fce5 	bl	8001064 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800069a:	193b      	adds	r3, r7, r4
 800069c:	220a      	movs	r2, #10
 800069e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a0:	193b      	adds	r3, r7, r4
 80006a2:	2280      	movs	r2, #128	; 0x80
 80006a4:	0052      	lsls	r2, r2, #1
 80006a6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006a8:	0021      	movs	r1, r4
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	2200      	movs	r2, #0
 80006ae:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b0:	187b      	adds	r3, r7, r1
 80006b2:	2240      	movs	r2, #64	; 0x40
 80006b4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80006b6:	187b      	adds	r3, r7, r1
 80006b8:	2201      	movs	r2, #1
 80006ba:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006bc:	187b      	adds	r3, r7, r1
 80006be:	2200      	movs	r2, #0
 80006c0:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c2:	187b      	adds	r3, r7, r1
 80006c4:	0018      	movs	r0, r3
 80006c6:	f000 fd19 	bl	80010fc <HAL_RCC_OscConfig>
 80006ca:	1e03      	subs	r3, r0, #0
 80006cc:	d001      	beq.n	80006d2 <SystemClock_Config+0x76>
  {
    Error_Handler();
 80006ce:	f000 f8e7 	bl	80008a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d2:	2138      	movs	r1, #56	; 0x38
 80006d4:	187b      	adds	r3, r7, r1
 80006d6:	2207      	movs	r2, #7
 80006d8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	2200      	movs	r2, #0
 80006de:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e0:	187b      	adds	r3, r7, r1
 80006e2:	2200      	movs	r2, #0
 80006e4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006e6:	187b      	adds	r3, r7, r1
 80006e8:	2200      	movs	r2, #0
 80006ea:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006ec:	187b      	adds	r3, r7, r1
 80006ee:	2100      	movs	r1, #0
 80006f0:	0018      	movs	r0, r3
 80006f2:	f001 f81d 	bl	8001730 <HAL_RCC_ClockConfig>
 80006f6:	1e03      	subs	r3, r0, #0
 80006f8:	d001      	beq.n	80006fe <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80006fa:	f000 f8d1 	bl	80008a0 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80006fe:	1d3b      	adds	r3, r7, #4
 8000700:	2202      	movs	r2, #2
 8000702:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000704:	1d3b      	adds	r3, r7, #4
 8000706:	2200      	movs	r2, #0
 8000708:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800070a:	1d3b      	adds	r3, r7, #4
 800070c:	0018      	movs	r0, r3
 800070e:	f001 f9b9 	bl	8001a84 <HAL_RCCEx_PeriphCLKConfig>
 8000712:	1e03      	subs	r3, r0, #0
 8000714:	d001      	beq.n	800071a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000716:	f000 f8c3 	bl	80008a0 <Error_Handler>
  }
}
 800071a:	46c0      	nop			; (mov r8, r8)
 800071c:	46bd      	mov	sp, r7
 800071e:	b021      	add	sp, #132	; 0x84
 8000720:	bd90      	pop	{r4, r7, pc}
	...

08000724 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8000728:	4b0b      	ldr	r3, [pc, #44]	; (8000758 <MX_IWDG_Init+0x34>)
 800072a:	4a0c      	ldr	r2, [pc, #48]	; (800075c <MX_IWDG_Init+0x38>)
 800072c:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_4;
 800072e:	4b0a      	ldr	r3, [pc, #40]	; (8000758 <MX_IWDG_Init+0x34>)
 8000730:	2200      	movs	r2, #0
 8000732:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8000734:	4b08      	ldr	r3, [pc, #32]	; (8000758 <MX_IWDG_Init+0x34>)
 8000736:	4a0a      	ldr	r2, [pc, #40]	; (8000760 <MX_IWDG_Init+0x3c>)
 8000738:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 800073a:	4b07      	ldr	r3, [pc, #28]	; (8000758 <MX_IWDG_Init+0x34>)
 800073c:	4a08      	ldr	r2, [pc, #32]	; (8000760 <MX_IWDG_Init+0x3c>)
 800073e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8000740:	4b05      	ldr	r3, [pc, #20]	; (8000758 <MX_IWDG_Init+0x34>)
 8000742:	0018      	movs	r0, r3
 8000744:	f000 fc3c 	bl	8000fc0 <HAL_IWDG_Init>
 8000748:	1e03      	subs	r3, r0, #0
 800074a:	d001      	beq.n	8000750 <MX_IWDG_Init+0x2c>
  {
    Error_Handler();
 800074c:	f000 f8a8 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8000750:	46c0      	nop			; (mov r8, r8)
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	46c0      	nop			; (mov r8, r8)
 8000758:	20000028 	.word	0x20000028
 800075c:	40003000 	.word	0x40003000
 8000760:	00000fff 	.word	0x00000fff

08000764 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000764:	b580      	push	{r7, lr}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000768:	4b23      	ldr	r3, [pc, #140]	; (80007f8 <MX_USART2_UART_Init+0x94>)
 800076a:	4a24      	ldr	r2, [pc, #144]	; (80007fc <MX_USART2_UART_Init+0x98>)
 800076c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800076e:	4b22      	ldr	r3, [pc, #136]	; (80007f8 <MX_USART2_UART_Init+0x94>)
 8000770:	2296      	movs	r2, #150	; 0x96
 8000772:	0192      	lsls	r2, r2, #6
 8000774:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000776:	4b20      	ldr	r3, [pc, #128]	; (80007f8 <MX_USART2_UART_Init+0x94>)
 8000778:	2200      	movs	r2, #0
 800077a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800077c:	4b1e      	ldr	r3, [pc, #120]	; (80007f8 <MX_USART2_UART_Init+0x94>)
 800077e:	2200      	movs	r2, #0
 8000780:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000782:	4b1d      	ldr	r3, [pc, #116]	; (80007f8 <MX_USART2_UART_Init+0x94>)
 8000784:	2200      	movs	r2, #0
 8000786:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000788:	4b1b      	ldr	r3, [pc, #108]	; (80007f8 <MX_USART2_UART_Init+0x94>)
 800078a:	220c      	movs	r2, #12
 800078c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800078e:	4b1a      	ldr	r3, [pc, #104]	; (80007f8 <MX_USART2_UART_Init+0x94>)
 8000790:	2200      	movs	r2, #0
 8000792:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000794:	4b18      	ldr	r3, [pc, #96]	; (80007f8 <MX_USART2_UART_Init+0x94>)
 8000796:	2200      	movs	r2, #0
 8000798:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800079a:	4b17      	ldr	r3, [pc, #92]	; (80007f8 <MX_USART2_UART_Init+0x94>)
 800079c:	2200      	movs	r2, #0
 800079e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80007a0:	4b15      	ldr	r3, [pc, #84]	; (80007f8 <MX_USART2_UART_Init+0x94>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80007a6:	4b14      	ldr	r3, [pc, #80]	; (80007f8 <MX_USART2_UART_Init+0x94>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007ac:	4b12      	ldr	r3, [pc, #72]	; (80007f8 <MX_USART2_UART_Init+0x94>)
 80007ae:	0018      	movs	r0, r3
 80007b0:	f001 fb20 	bl	8001df4 <HAL_UART_Init>
 80007b4:	1e03      	subs	r3, r0, #0
 80007b6:	d001      	beq.n	80007bc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80007b8:	f000 f872 	bl	80008a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007bc:	4b0e      	ldr	r3, [pc, #56]	; (80007f8 <MX_USART2_UART_Init+0x94>)
 80007be:	2100      	movs	r1, #0
 80007c0:	0018      	movs	r0, r3
 80007c2:	f002 f8f5 	bl	80029b0 <HAL_UARTEx_SetTxFifoThreshold>
 80007c6:	1e03      	subs	r3, r0, #0
 80007c8:	d001      	beq.n	80007ce <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80007ca:	f000 f869 	bl	80008a0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007ce:	4b0a      	ldr	r3, [pc, #40]	; (80007f8 <MX_USART2_UART_Init+0x94>)
 80007d0:	2100      	movs	r1, #0
 80007d2:	0018      	movs	r0, r3
 80007d4:	f002 f92c 	bl	8002a30 <HAL_UARTEx_SetRxFifoThreshold>
 80007d8:	1e03      	subs	r3, r0, #0
 80007da:	d001      	beq.n	80007e0 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80007dc:	f000 f860 	bl	80008a0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80007e0:	4b05      	ldr	r3, [pc, #20]	; (80007f8 <MX_USART2_UART_Init+0x94>)
 80007e2:	0018      	movs	r0, r3
 80007e4:	f002 f8aa 	bl	800293c <HAL_UARTEx_DisableFifoMode>
 80007e8:	1e03      	subs	r3, r0, #0
 80007ea:	d001      	beq.n	80007f0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80007ec:	f000 f858 	bl	80008a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007f0:	46c0      	nop			; (mov r8, r8)
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	46c0      	nop			; (mov r8, r8)
 80007f8:	20000038 	.word	0x20000038
 80007fc:	40004400 	.word	0x40004400

08000800 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000800:	b590      	push	{r4, r7, lr}
 8000802:	b089      	sub	sp, #36	; 0x24
 8000804:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000806:	240c      	movs	r4, #12
 8000808:	193b      	adds	r3, r7, r4
 800080a:	0018      	movs	r0, r3
 800080c:	2314      	movs	r3, #20
 800080e:	001a      	movs	r2, r3
 8000810:	2100      	movs	r1, #0
 8000812:	f002 f9d1 	bl	8002bb8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000816:	4b21      	ldr	r3, [pc, #132]	; (800089c <MX_GPIO_Init+0x9c>)
 8000818:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800081a:	4b20      	ldr	r3, [pc, #128]	; (800089c <MX_GPIO_Init+0x9c>)
 800081c:	2104      	movs	r1, #4
 800081e:	430a      	orrs	r2, r1
 8000820:	635a      	str	r2, [r3, #52]	; 0x34
 8000822:	4b1e      	ldr	r3, [pc, #120]	; (800089c <MX_GPIO_Init+0x9c>)
 8000824:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000826:	2204      	movs	r2, #4
 8000828:	4013      	ands	r3, r2
 800082a:	60bb      	str	r3, [r7, #8]
 800082c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800082e:	4b1b      	ldr	r3, [pc, #108]	; (800089c <MX_GPIO_Init+0x9c>)
 8000830:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000832:	4b1a      	ldr	r3, [pc, #104]	; (800089c <MX_GPIO_Init+0x9c>)
 8000834:	2120      	movs	r1, #32
 8000836:	430a      	orrs	r2, r1
 8000838:	635a      	str	r2, [r3, #52]	; 0x34
 800083a:	4b18      	ldr	r3, [pc, #96]	; (800089c <MX_GPIO_Init+0x9c>)
 800083c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800083e:	2220      	movs	r2, #32
 8000840:	4013      	ands	r3, r2
 8000842:	607b      	str	r3, [r7, #4]
 8000844:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000846:	4b15      	ldr	r3, [pc, #84]	; (800089c <MX_GPIO_Init+0x9c>)
 8000848:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800084a:	4b14      	ldr	r3, [pc, #80]	; (800089c <MX_GPIO_Init+0x9c>)
 800084c:	2101      	movs	r1, #1
 800084e:	430a      	orrs	r2, r1
 8000850:	635a      	str	r2, [r3, #52]	; 0x34
 8000852:	4b12      	ldr	r3, [pc, #72]	; (800089c <MX_GPIO_Init+0x9c>)
 8000854:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000856:	2201      	movs	r2, #1
 8000858:	4013      	ands	r3, r2
 800085a:	603b      	str	r3, [r7, #0]
 800085c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 800085e:	23a0      	movs	r3, #160	; 0xa0
 8000860:	05db      	lsls	r3, r3, #23
 8000862:	2200      	movs	r2, #0
 8000864:	2120      	movs	r1, #32
 8000866:	0018      	movs	r0, r3
 8000868:	f000 fb8c 	bl	8000f84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 800086c:	0021      	movs	r1, r4
 800086e:	187b      	adds	r3, r7, r1
 8000870:	2220      	movs	r2, #32
 8000872:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000874:	187b      	adds	r3, r7, r1
 8000876:	2201      	movs	r2, #1
 8000878:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	187b      	adds	r3, r7, r1
 800087c:	2200      	movs	r2, #0
 800087e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000880:	187b      	adds	r3, r7, r1
 8000882:	2202      	movs	r2, #2
 8000884:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000886:	187a      	adds	r2, r7, r1
 8000888:	23a0      	movs	r3, #160	; 0xa0
 800088a:	05db      	lsls	r3, r3, #23
 800088c:	0011      	movs	r1, r2
 800088e:	0018      	movs	r0, r3
 8000890:	f000 fa14 	bl	8000cbc <HAL_GPIO_Init>

}
 8000894:	46c0      	nop			; (mov r8, r8)
 8000896:	46bd      	mov	sp, r7
 8000898:	b009      	add	sp, #36	; 0x24
 800089a:	bd90      	pop	{r4, r7, pc}
 800089c:	40021000 	.word	0x40021000

080008a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a4:	b672      	cpsid	i
}
 80008a6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008a8:	e7fe      	b.n	80008a8 <Error_Handler+0x8>
	...

080008ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008b2:	4b11      	ldr	r3, [pc, #68]	; (80008f8 <HAL_MspInit+0x4c>)
 80008b4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80008b6:	4b10      	ldr	r3, [pc, #64]	; (80008f8 <HAL_MspInit+0x4c>)
 80008b8:	2101      	movs	r1, #1
 80008ba:	430a      	orrs	r2, r1
 80008bc:	641a      	str	r2, [r3, #64]	; 0x40
 80008be:	4b0e      	ldr	r3, [pc, #56]	; (80008f8 <HAL_MspInit+0x4c>)
 80008c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008c2:	2201      	movs	r2, #1
 80008c4:	4013      	ands	r3, r2
 80008c6:	607b      	str	r3, [r7, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ca:	4b0b      	ldr	r3, [pc, #44]	; (80008f8 <HAL_MspInit+0x4c>)
 80008cc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80008ce:	4b0a      	ldr	r3, [pc, #40]	; (80008f8 <HAL_MspInit+0x4c>)
 80008d0:	2180      	movs	r1, #128	; 0x80
 80008d2:	0549      	lsls	r1, r1, #21
 80008d4:	430a      	orrs	r2, r1
 80008d6:	63da      	str	r2, [r3, #60]	; 0x3c
 80008d8:	4b07      	ldr	r3, [pc, #28]	; (80008f8 <HAL_MspInit+0x4c>)
 80008da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80008dc:	2380      	movs	r3, #128	; 0x80
 80008de:	055b      	lsls	r3, r3, #21
 80008e0:	4013      	ands	r3, r2
 80008e2:	603b      	str	r3, [r7, #0]
 80008e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80008e6:	23c0      	movs	r3, #192	; 0xc0
 80008e8:	00db      	lsls	r3, r3, #3
 80008ea:	0018      	movs	r0, r3
 80008ec:	f000 f91c 	bl	8000b28 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008f0:	46c0      	nop			; (mov r8, r8)
 80008f2:	46bd      	mov	sp, r7
 80008f4:	b002      	add	sp, #8
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	40021000 	.word	0x40021000

080008fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008fc:	b590      	push	{r4, r7, lr}
 80008fe:	b08b      	sub	sp, #44	; 0x2c
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000904:	2414      	movs	r4, #20
 8000906:	193b      	adds	r3, r7, r4
 8000908:	0018      	movs	r0, r3
 800090a:	2314      	movs	r3, #20
 800090c:	001a      	movs	r2, r3
 800090e:	2100      	movs	r1, #0
 8000910:	f002 f952 	bl	8002bb8 <memset>
  if(huart->Instance==USART2)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a1b      	ldr	r2, [pc, #108]	; (8000988 <HAL_UART_MspInit+0x8c>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d130      	bne.n	8000980 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800091e:	4b1b      	ldr	r3, [pc, #108]	; (800098c <HAL_UART_MspInit+0x90>)
 8000920:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000922:	4b1a      	ldr	r3, [pc, #104]	; (800098c <HAL_UART_MspInit+0x90>)
 8000924:	2180      	movs	r1, #128	; 0x80
 8000926:	0289      	lsls	r1, r1, #10
 8000928:	430a      	orrs	r2, r1
 800092a:	63da      	str	r2, [r3, #60]	; 0x3c
 800092c:	4b17      	ldr	r3, [pc, #92]	; (800098c <HAL_UART_MspInit+0x90>)
 800092e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000930:	2380      	movs	r3, #128	; 0x80
 8000932:	029b      	lsls	r3, r3, #10
 8000934:	4013      	ands	r3, r2
 8000936:	613b      	str	r3, [r7, #16]
 8000938:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800093a:	4b14      	ldr	r3, [pc, #80]	; (800098c <HAL_UART_MspInit+0x90>)
 800093c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800093e:	4b13      	ldr	r3, [pc, #76]	; (800098c <HAL_UART_MspInit+0x90>)
 8000940:	2101      	movs	r1, #1
 8000942:	430a      	orrs	r2, r1
 8000944:	635a      	str	r2, [r3, #52]	; 0x34
 8000946:	4b11      	ldr	r3, [pc, #68]	; (800098c <HAL_UART_MspInit+0x90>)
 8000948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800094a:	2201      	movs	r2, #1
 800094c:	4013      	ands	r3, r2
 800094e:	60fb      	str	r3, [r7, #12]
 8000950:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000952:	0021      	movs	r1, r4
 8000954:	187b      	adds	r3, r7, r1
 8000956:	220c      	movs	r2, #12
 8000958:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095a:	187b      	adds	r3, r7, r1
 800095c:	2202      	movs	r2, #2
 800095e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000960:	187b      	adds	r3, r7, r1
 8000962:	2200      	movs	r2, #0
 8000964:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000966:	187b      	adds	r3, r7, r1
 8000968:	2200      	movs	r2, #0
 800096a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800096c:	187b      	adds	r3, r7, r1
 800096e:	2201      	movs	r2, #1
 8000970:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000972:	187a      	adds	r2, r7, r1
 8000974:	23a0      	movs	r3, #160	; 0xa0
 8000976:	05db      	lsls	r3, r3, #23
 8000978:	0011      	movs	r1, r2
 800097a:	0018      	movs	r0, r3
 800097c:	f000 f99e 	bl	8000cbc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000980:	46c0      	nop			; (mov r8, r8)
 8000982:	46bd      	mov	sp, r7
 8000984:	b00b      	add	sp, #44	; 0x2c
 8000986:	bd90      	pop	{r4, r7, pc}
 8000988:	40004400 	.word	0x40004400
 800098c:	40021000 	.word	0x40021000

08000990 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000994:	e7fe      	b.n	8000994 <NMI_Handler+0x4>

08000996 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000996:	b580      	push	{r7, lr}
 8000998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800099a:	e7fe      	b.n	800099a <HardFault_Handler+0x4>

0800099c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80009a0:	46c0      	nop			; (mov r8, r8)
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009a6:	b580      	push	{r7, lr}
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009aa:	46c0      	nop			; (mov r8, r8)
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}

080009b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009b4:	f000 f89c 	bl	8000af0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009b8:	46c0      	nop			; (mov r8, r8)
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009be:	b580      	push	{r7, lr}
 80009c0:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009c2:	46c0      	nop			; (mov r8, r8)
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}

080009c8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009c8:	480d      	ldr	r0, [pc, #52]	; (8000a00 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009ca:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80009cc:	f7ff fff7 	bl	80009be <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009d0:	480c      	ldr	r0, [pc, #48]	; (8000a04 <LoopForever+0x6>)
  ldr r1, =_edata
 80009d2:	490d      	ldr	r1, [pc, #52]	; (8000a08 <LoopForever+0xa>)
  ldr r2, =_sidata
 80009d4:	4a0d      	ldr	r2, [pc, #52]	; (8000a0c <LoopForever+0xe>)
  movs r3, #0
 80009d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009d8:	e002      	b.n	80009e0 <LoopCopyDataInit>

080009da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009de:	3304      	adds	r3, #4

080009e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009e4:	d3f9      	bcc.n	80009da <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009e6:	4a0a      	ldr	r2, [pc, #40]	; (8000a10 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009e8:	4c0a      	ldr	r4, [pc, #40]	; (8000a14 <LoopForever+0x16>)
  movs r3, #0
 80009ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009ec:	e001      	b.n	80009f2 <LoopFillZerobss>

080009ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009f0:	3204      	adds	r2, #4

080009f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009f4:	d3fb      	bcc.n	80009ee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80009f6:	f002 f8bb 	bl	8002b70 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80009fa:	f7ff fe0f 	bl	800061c <main>

080009fe <LoopForever>:

LoopForever:
  b LoopForever
 80009fe:	e7fe      	b.n	80009fe <LoopForever>
  ldr   r0, =_estack
 8000a00:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000a04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a08:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000a0c:	08002cac 	.word	0x08002cac
  ldr r2, =_sbss
 8000a10:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000a14:	200000cc 	.word	0x200000cc

08000a18 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a18:	e7fe      	b.n	8000a18 <ADC1_COMP_IRQHandler>
	...

08000a1c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000a22:	1dfb      	adds	r3, r7, #7
 8000a24:	2200      	movs	r2, #0
 8000a26:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a28:	4b0b      	ldr	r3, [pc, #44]	; (8000a58 <HAL_Init+0x3c>)
 8000a2a:	681a      	ldr	r2, [r3, #0]
 8000a2c:	4b0a      	ldr	r3, [pc, #40]	; (8000a58 <HAL_Init+0x3c>)
 8000a2e:	2180      	movs	r1, #128	; 0x80
 8000a30:	0049      	lsls	r1, r1, #1
 8000a32:	430a      	orrs	r2, r1
 8000a34:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000a36:	2000      	movs	r0, #0
 8000a38:	f000 f810 	bl	8000a5c <HAL_InitTick>
 8000a3c:	1e03      	subs	r3, r0, #0
 8000a3e:	d003      	beq.n	8000a48 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000a40:	1dfb      	adds	r3, r7, #7
 8000a42:	2201      	movs	r2, #1
 8000a44:	701a      	strb	r2, [r3, #0]
 8000a46:	e001      	b.n	8000a4c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000a48:	f7ff ff30 	bl	80008ac <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000a4c:	1dfb      	adds	r3, r7, #7
 8000a4e:	781b      	ldrb	r3, [r3, #0]
}
 8000a50:	0018      	movs	r0, r3
 8000a52:	46bd      	mov	sp, r7
 8000a54:	b002      	add	sp, #8
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	40022000 	.word	0x40022000

08000a5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a5c:	b590      	push	{r4, r7, lr}
 8000a5e:	b085      	sub	sp, #20
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000a64:	230f      	movs	r3, #15
 8000a66:	18fb      	adds	r3, r7, r3
 8000a68:	2200      	movs	r2, #0
 8000a6a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000a6c:	4b1d      	ldr	r3, [pc, #116]	; (8000ae4 <HAL_InitTick+0x88>)
 8000a6e:	781b      	ldrb	r3, [r3, #0]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d02b      	beq.n	8000acc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000a74:	4b1c      	ldr	r3, [pc, #112]	; (8000ae8 <HAL_InitTick+0x8c>)
 8000a76:	681c      	ldr	r4, [r3, #0]
 8000a78:	4b1a      	ldr	r3, [pc, #104]	; (8000ae4 <HAL_InitTick+0x88>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	0019      	movs	r1, r3
 8000a7e:	23fa      	movs	r3, #250	; 0xfa
 8000a80:	0098      	lsls	r0, r3, #2
 8000a82:	f7ff fb3f 	bl	8000104 <__udivsi3>
 8000a86:	0003      	movs	r3, r0
 8000a88:	0019      	movs	r1, r3
 8000a8a:	0020      	movs	r0, r4
 8000a8c:	f7ff fb3a 	bl	8000104 <__udivsi3>
 8000a90:	0003      	movs	r3, r0
 8000a92:	0018      	movs	r0, r3
 8000a94:	f000 f905 	bl	8000ca2 <HAL_SYSTICK_Config>
 8000a98:	1e03      	subs	r3, r0, #0
 8000a9a:	d112      	bne.n	8000ac2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	2b03      	cmp	r3, #3
 8000aa0:	d80a      	bhi.n	8000ab8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000aa2:	6879      	ldr	r1, [r7, #4]
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	425b      	negs	r3, r3
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	0018      	movs	r0, r3
 8000aac:	f000 f8e4 	bl	8000c78 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ab0:	4b0e      	ldr	r3, [pc, #56]	; (8000aec <HAL_InitTick+0x90>)
 8000ab2:	687a      	ldr	r2, [r7, #4]
 8000ab4:	601a      	str	r2, [r3, #0]
 8000ab6:	e00d      	b.n	8000ad4 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000ab8:	230f      	movs	r3, #15
 8000aba:	18fb      	adds	r3, r7, r3
 8000abc:	2201      	movs	r2, #1
 8000abe:	701a      	strb	r2, [r3, #0]
 8000ac0:	e008      	b.n	8000ad4 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000ac2:	230f      	movs	r3, #15
 8000ac4:	18fb      	adds	r3, r7, r3
 8000ac6:	2201      	movs	r2, #1
 8000ac8:	701a      	strb	r2, [r3, #0]
 8000aca:	e003      	b.n	8000ad4 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000acc:	230f      	movs	r3, #15
 8000ace:	18fb      	adds	r3, r7, r3
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000ad4:	230f      	movs	r3, #15
 8000ad6:	18fb      	adds	r3, r7, r3
 8000ad8:	781b      	ldrb	r3, [r3, #0]
}
 8000ada:	0018      	movs	r0, r3
 8000adc:	46bd      	mov	sp, r7
 8000ade:	b005      	add	sp, #20
 8000ae0:	bd90      	pop	{r4, r7, pc}
 8000ae2:	46c0      	nop			; (mov r8, r8)
 8000ae4:	20000008 	.word	0x20000008
 8000ae8:	20000000 	.word	0x20000000
 8000aec:	20000004 	.word	0x20000004

08000af0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000af4:	4b05      	ldr	r3, [pc, #20]	; (8000b0c <HAL_IncTick+0x1c>)
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	001a      	movs	r2, r3
 8000afa:	4b05      	ldr	r3, [pc, #20]	; (8000b10 <HAL_IncTick+0x20>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	18d2      	adds	r2, r2, r3
 8000b00:	4b03      	ldr	r3, [pc, #12]	; (8000b10 <HAL_IncTick+0x20>)
 8000b02:	601a      	str	r2, [r3, #0]
}
 8000b04:	46c0      	nop			; (mov r8, r8)
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	46c0      	nop			; (mov r8, r8)
 8000b0c:	20000008 	.word	0x20000008
 8000b10:	200000c8 	.word	0x200000c8

08000b14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
  return uwTick;
 8000b18:	4b02      	ldr	r3, [pc, #8]	; (8000b24 <HAL_GetTick+0x10>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
}
 8000b1c:	0018      	movs	r0, r3
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	200000c8 	.word	0x200000c8

08000b28 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000b30:	4b06      	ldr	r3, [pc, #24]	; (8000b4c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a06      	ldr	r2, [pc, #24]	; (8000b50 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000b36:	4013      	ands	r3, r2
 8000b38:	0019      	movs	r1, r3
 8000b3a:	4b04      	ldr	r3, [pc, #16]	; (8000b4c <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000b3c:	687a      	ldr	r2, [r7, #4]
 8000b3e:	430a      	orrs	r2, r1
 8000b40:	601a      	str	r2, [r3, #0]
}
 8000b42:	46c0      	nop			; (mov r8, r8)
 8000b44:	46bd      	mov	sp, r7
 8000b46:	b002      	add	sp, #8
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	46c0      	nop			; (mov r8, r8)
 8000b4c:	40010000 	.word	0x40010000
 8000b50:	fffff9ff 	.word	0xfffff9ff

08000b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b54:	b590      	push	{r4, r7, lr}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	0002      	movs	r2, r0
 8000b5c:	6039      	str	r1, [r7, #0]
 8000b5e:	1dfb      	adds	r3, r7, #7
 8000b60:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b62:	1dfb      	adds	r3, r7, #7
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	2b7f      	cmp	r3, #127	; 0x7f
 8000b68:	d828      	bhi.n	8000bbc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b6a:	4a2f      	ldr	r2, [pc, #188]	; (8000c28 <__NVIC_SetPriority+0xd4>)
 8000b6c:	1dfb      	adds	r3, r7, #7
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	b25b      	sxtb	r3, r3
 8000b72:	089b      	lsrs	r3, r3, #2
 8000b74:	33c0      	adds	r3, #192	; 0xc0
 8000b76:	009b      	lsls	r3, r3, #2
 8000b78:	589b      	ldr	r3, [r3, r2]
 8000b7a:	1dfa      	adds	r2, r7, #7
 8000b7c:	7812      	ldrb	r2, [r2, #0]
 8000b7e:	0011      	movs	r1, r2
 8000b80:	2203      	movs	r2, #3
 8000b82:	400a      	ands	r2, r1
 8000b84:	00d2      	lsls	r2, r2, #3
 8000b86:	21ff      	movs	r1, #255	; 0xff
 8000b88:	4091      	lsls	r1, r2
 8000b8a:	000a      	movs	r2, r1
 8000b8c:	43d2      	mvns	r2, r2
 8000b8e:	401a      	ands	r2, r3
 8000b90:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	019b      	lsls	r3, r3, #6
 8000b96:	22ff      	movs	r2, #255	; 0xff
 8000b98:	401a      	ands	r2, r3
 8000b9a:	1dfb      	adds	r3, r7, #7
 8000b9c:	781b      	ldrb	r3, [r3, #0]
 8000b9e:	0018      	movs	r0, r3
 8000ba0:	2303      	movs	r3, #3
 8000ba2:	4003      	ands	r3, r0
 8000ba4:	00db      	lsls	r3, r3, #3
 8000ba6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ba8:	481f      	ldr	r0, [pc, #124]	; (8000c28 <__NVIC_SetPriority+0xd4>)
 8000baa:	1dfb      	adds	r3, r7, #7
 8000bac:	781b      	ldrb	r3, [r3, #0]
 8000bae:	b25b      	sxtb	r3, r3
 8000bb0:	089b      	lsrs	r3, r3, #2
 8000bb2:	430a      	orrs	r2, r1
 8000bb4:	33c0      	adds	r3, #192	; 0xc0
 8000bb6:	009b      	lsls	r3, r3, #2
 8000bb8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000bba:	e031      	b.n	8000c20 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bbc:	4a1b      	ldr	r2, [pc, #108]	; (8000c2c <__NVIC_SetPriority+0xd8>)
 8000bbe:	1dfb      	adds	r3, r7, #7
 8000bc0:	781b      	ldrb	r3, [r3, #0]
 8000bc2:	0019      	movs	r1, r3
 8000bc4:	230f      	movs	r3, #15
 8000bc6:	400b      	ands	r3, r1
 8000bc8:	3b08      	subs	r3, #8
 8000bca:	089b      	lsrs	r3, r3, #2
 8000bcc:	3306      	adds	r3, #6
 8000bce:	009b      	lsls	r3, r3, #2
 8000bd0:	18d3      	adds	r3, r2, r3
 8000bd2:	3304      	adds	r3, #4
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	1dfa      	adds	r2, r7, #7
 8000bd8:	7812      	ldrb	r2, [r2, #0]
 8000bda:	0011      	movs	r1, r2
 8000bdc:	2203      	movs	r2, #3
 8000bde:	400a      	ands	r2, r1
 8000be0:	00d2      	lsls	r2, r2, #3
 8000be2:	21ff      	movs	r1, #255	; 0xff
 8000be4:	4091      	lsls	r1, r2
 8000be6:	000a      	movs	r2, r1
 8000be8:	43d2      	mvns	r2, r2
 8000bea:	401a      	ands	r2, r3
 8000bec:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	019b      	lsls	r3, r3, #6
 8000bf2:	22ff      	movs	r2, #255	; 0xff
 8000bf4:	401a      	ands	r2, r3
 8000bf6:	1dfb      	adds	r3, r7, #7
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	0018      	movs	r0, r3
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	4003      	ands	r3, r0
 8000c00:	00db      	lsls	r3, r3, #3
 8000c02:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c04:	4809      	ldr	r0, [pc, #36]	; (8000c2c <__NVIC_SetPriority+0xd8>)
 8000c06:	1dfb      	adds	r3, r7, #7
 8000c08:	781b      	ldrb	r3, [r3, #0]
 8000c0a:	001c      	movs	r4, r3
 8000c0c:	230f      	movs	r3, #15
 8000c0e:	4023      	ands	r3, r4
 8000c10:	3b08      	subs	r3, #8
 8000c12:	089b      	lsrs	r3, r3, #2
 8000c14:	430a      	orrs	r2, r1
 8000c16:	3306      	adds	r3, #6
 8000c18:	009b      	lsls	r3, r3, #2
 8000c1a:	18c3      	adds	r3, r0, r3
 8000c1c:	3304      	adds	r3, #4
 8000c1e:	601a      	str	r2, [r3, #0]
}
 8000c20:	46c0      	nop			; (mov r8, r8)
 8000c22:	46bd      	mov	sp, r7
 8000c24:	b003      	add	sp, #12
 8000c26:	bd90      	pop	{r4, r7, pc}
 8000c28:	e000e100 	.word	0xe000e100
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	1e5a      	subs	r2, r3, #1
 8000c3c:	2380      	movs	r3, #128	; 0x80
 8000c3e:	045b      	lsls	r3, r3, #17
 8000c40:	429a      	cmp	r2, r3
 8000c42:	d301      	bcc.n	8000c48 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c44:	2301      	movs	r3, #1
 8000c46:	e010      	b.n	8000c6a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c48:	4b0a      	ldr	r3, [pc, #40]	; (8000c74 <SysTick_Config+0x44>)
 8000c4a:	687a      	ldr	r2, [r7, #4]
 8000c4c:	3a01      	subs	r2, #1
 8000c4e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c50:	2301      	movs	r3, #1
 8000c52:	425b      	negs	r3, r3
 8000c54:	2103      	movs	r1, #3
 8000c56:	0018      	movs	r0, r3
 8000c58:	f7ff ff7c 	bl	8000b54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c5c:	4b05      	ldr	r3, [pc, #20]	; (8000c74 <SysTick_Config+0x44>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c62:	4b04      	ldr	r3, [pc, #16]	; (8000c74 <SysTick_Config+0x44>)
 8000c64:	2207      	movs	r2, #7
 8000c66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c68:	2300      	movs	r3, #0
}
 8000c6a:	0018      	movs	r0, r3
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	b002      	add	sp, #8
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	46c0      	nop			; (mov r8, r8)
 8000c74:	e000e010 	.word	0xe000e010

08000c78 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b084      	sub	sp, #16
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	60b9      	str	r1, [r7, #8]
 8000c80:	607a      	str	r2, [r7, #4]
 8000c82:	210f      	movs	r1, #15
 8000c84:	187b      	adds	r3, r7, r1
 8000c86:	1c02      	adds	r2, r0, #0
 8000c88:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000c8a:	68ba      	ldr	r2, [r7, #8]
 8000c8c:	187b      	adds	r3, r7, r1
 8000c8e:	781b      	ldrb	r3, [r3, #0]
 8000c90:	b25b      	sxtb	r3, r3
 8000c92:	0011      	movs	r1, r2
 8000c94:	0018      	movs	r0, r3
 8000c96:	f7ff ff5d 	bl	8000b54 <__NVIC_SetPriority>
}
 8000c9a:	46c0      	nop			; (mov r8, r8)
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	b004      	add	sp, #16
 8000ca0:	bd80      	pop	{r7, pc}

08000ca2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b082      	sub	sp, #8
 8000ca6:	af00      	add	r7, sp, #0
 8000ca8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	0018      	movs	r0, r3
 8000cae:	f7ff ffbf 	bl	8000c30 <SysTick_Config>
 8000cb2:	0003      	movs	r3, r0
}
 8000cb4:	0018      	movs	r0, r3
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	b002      	add	sp, #8
 8000cba:	bd80      	pop	{r7, pc}

08000cbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b086      	sub	sp, #24
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000cca:	e147      	b.n	8000f5c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ccc:	683b      	ldr	r3, [r7, #0]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	697a      	ldr	r2, [r7, #20]
 8000cd4:	4091      	lsls	r1, r2
 8000cd6:	000a      	movs	r2, r1
 8000cd8:	4013      	ands	r3, r2
 8000cda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d100      	bne.n	8000ce4 <HAL_GPIO_Init+0x28>
 8000ce2:	e138      	b.n	8000f56 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ce4:	683b      	ldr	r3, [r7, #0]
 8000ce6:	685b      	ldr	r3, [r3, #4]
 8000ce8:	2203      	movs	r2, #3
 8000cea:	4013      	ands	r3, r2
 8000cec:	2b01      	cmp	r3, #1
 8000cee:	d005      	beq.n	8000cfc <HAL_GPIO_Init+0x40>
 8000cf0:	683b      	ldr	r3, [r7, #0]
 8000cf2:	685b      	ldr	r3, [r3, #4]
 8000cf4:	2203      	movs	r2, #3
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	2b02      	cmp	r3, #2
 8000cfa:	d130      	bne.n	8000d5e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	689b      	ldr	r3, [r3, #8]
 8000d00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000d02:	697b      	ldr	r3, [r7, #20]
 8000d04:	005b      	lsls	r3, r3, #1
 8000d06:	2203      	movs	r2, #3
 8000d08:	409a      	lsls	r2, r3
 8000d0a:	0013      	movs	r3, r2
 8000d0c:	43da      	mvns	r2, r3
 8000d0e:	693b      	ldr	r3, [r7, #16]
 8000d10:	4013      	ands	r3, r2
 8000d12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000d14:	683b      	ldr	r3, [r7, #0]
 8000d16:	68da      	ldr	r2, [r3, #12]
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	005b      	lsls	r3, r3, #1
 8000d1c:	409a      	lsls	r2, r3
 8000d1e:	0013      	movs	r3, r2
 8000d20:	693a      	ldr	r2, [r7, #16]
 8000d22:	4313      	orrs	r3, r2
 8000d24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	693a      	ldr	r2, [r7, #16]
 8000d2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	685b      	ldr	r3, [r3, #4]
 8000d30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000d32:	2201      	movs	r2, #1
 8000d34:	697b      	ldr	r3, [r7, #20]
 8000d36:	409a      	lsls	r2, r3
 8000d38:	0013      	movs	r3, r2
 8000d3a:	43da      	mvns	r2, r3
 8000d3c:	693b      	ldr	r3, [r7, #16]
 8000d3e:	4013      	ands	r3, r2
 8000d40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000d42:	683b      	ldr	r3, [r7, #0]
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	091b      	lsrs	r3, r3, #4
 8000d48:	2201      	movs	r2, #1
 8000d4a:	401a      	ands	r2, r3
 8000d4c:	697b      	ldr	r3, [r7, #20]
 8000d4e:	409a      	lsls	r2, r3
 8000d50:	0013      	movs	r3, r2
 8000d52:	693a      	ldr	r2, [r7, #16]
 8000d54:	4313      	orrs	r3, r2
 8000d56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	693a      	ldr	r2, [r7, #16]
 8000d5c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	2203      	movs	r2, #3
 8000d64:	4013      	ands	r3, r2
 8000d66:	2b03      	cmp	r3, #3
 8000d68:	d017      	beq.n	8000d9a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	68db      	ldr	r3, [r3, #12]
 8000d6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	005b      	lsls	r3, r3, #1
 8000d74:	2203      	movs	r2, #3
 8000d76:	409a      	lsls	r2, r3
 8000d78:	0013      	movs	r3, r2
 8000d7a:	43da      	mvns	r2, r3
 8000d7c:	693b      	ldr	r3, [r7, #16]
 8000d7e:	4013      	ands	r3, r2
 8000d80:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000d82:	683b      	ldr	r3, [r7, #0]
 8000d84:	689a      	ldr	r2, [r3, #8]
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	005b      	lsls	r3, r3, #1
 8000d8a:	409a      	lsls	r2, r3
 8000d8c:	0013      	movs	r3, r2
 8000d8e:	693a      	ldr	r2, [r7, #16]
 8000d90:	4313      	orrs	r3, r2
 8000d92:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	693a      	ldr	r2, [r7, #16]
 8000d98:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	2203      	movs	r2, #3
 8000da0:	4013      	ands	r3, r2
 8000da2:	2b02      	cmp	r3, #2
 8000da4:	d123      	bne.n	8000dee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000da6:	697b      	ldr	r3, [r7, #20]
 8000da8:	08da      	lsrs	r2, r3, #3
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	3208      	adds	r2, #8
 8000dae:	0092      	lsls	r2, r2, #2
 8000db0:	58d3      	ldr	r3, [r2, r3]
 8000db2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000db4:	697b      	ldr	r3, [r7, #20]
 8000db6:	2207      	movs	r2, #7
 8000db8:	4013      	ands	r3, r2
 8000dba:	009b      	lsls	r3, r3, #2
 8000dbc:	220f      	movs	r2, #15
 8000dbe:	409a      	lsls	r2, r3
 8000dc0:	0013      	movs	r3, r2
 8000dc2:	43da      	mvns	r2, r3
 8000dc4:	693b      	ldr	r3, [r7, #16]
 8000dc6:	4013      	ands	r3, r2
 8000dc8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	691a      	ldr	r2, [r3, #16]
 8000dce:	697b      	ldr	r3, [r7, #20]
 8000dd0:	2107      	movs	r1, #7
 8000dd2:	400b      	ands	r3, r1
 8000dd4:	009b      	lsls	r3, r3, #2
 8000dd6:	409a      	lsls	r2, r3
 8000dd8:	0013      	movs	r3, r2
 8000dda:	693a      	ldr	r2, [r7, #16]
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	08da      	lsrs	r2, r3, #3
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	3208      	adds	r2, #8
 8000de8:	0092      	lsls	r2, r2, #2
 8000dea:	6939      	ldr	r1, [r7, #16]
 8000dec:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	005b      	lsls	r3, r3, #1
 8000df8:	2203      	movs	r2, #3
 8000dfa:	409a      	lsls	r2, r3
 8000dfc:	0013      	movs	r3, r2
 8000dfe:	43da      	mvns	r2, r3
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	4013      	ands	r3, r2
 8000e04:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	2203      	movs	r2, #3
 8000e0c:	401a      	ands	r2, r3
 8000e0e:	697b      	ldr	r3, [r7, #20]
 8000e10:	005b      	lsls	r3, r3, #1
 8000e12:	409a      	lsls	r2, r3
 8000e14:	0013      	movs	r3, r2
 8000e16:	693a      	ldr	r2, [r7, #16]
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	693a      	ldr	r2, [r7, #16]
 8000e20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	685a      	ldr	r2, [r3, #4]
 8000e26:	23c0      	movs	r3, #192	; 0xc0
 8000e28:	029b      	lsls	r3, r3, #10
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	d100      	bne.n	8000e30 <HAL_GPIO_Init+0x174>
 8000e2e:	e092      	b.n	8000f56 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000e30:	4a50      	ldr	r2, [pc, #320]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000e32:	697b      	ldr	r3, [r7, #20]
 8000e34:	089b      	lsrs	r3, r3, #2
 8000e36:	3318      	adds	r3, #24
 8000e38:	009b      	lsls	r3, r3, #2
 8000e3a:	589b      	ldr	r3, [r3, r2]
 8000e3c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	2203      	movs	r2, #3
 8000e42:	4013      	ands	r3, r2
 8000e44:	00db      	lsls	r3, r3, #3
 8000e46:	220f      	movs	r2, #15
 8000e48:	409a      	lsls	r2, r3
 8000e4a:	0013      	movs	r3, r2
 8000e4c:	43da      	mvns	r2, r3
 8000e4e:	693b      	ldr	r3, [r7, #16]
 8000e50:	4013      	ands	r3, r2
 8000e52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000e54:	687a      	ldr	r2, [r7, #4]
 8000e56:	23a0      	movs	r3, #160	; 0xa0
 8000e58:	05db      	lsls	r3, r3, #23
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d013      	beq.n	8000e86 <HAL_GPIO_Init+0x1ca>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	4a45      	ldr	r2, [pc, #276]	; (8000f78 <HAL_GPIO_Init+0x2bc>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d00d      	beq.n	8000e82 <HAL_GPIO_Init+0x1c6>
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	4a44      	ldr	r2, [pc, #272]	; (8000f7c <HAL_GPIO_Init+0x2c0>)
 8000e6a:	4293      	cmp	r3, r2
 8000e6c:	d007      	beq.n	8000e7e <HAL_GPIO_Init+0x1c2>
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	4a43      	ldr	r2, [pc, #268]	; (8000f80 <HAL_GPIO_Init+0x2c4>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d101      	bne.n	8000e7a <HAL_GPIO_Init+0x1be>
 8000e76:	2303      	movs	r3, #3
 8000e78:	e006      	b.n	8000e88 <HAL_GPIO_Init+0x1cc>
 8000e7a:	2305      	movs	r3, #5
 8000e7c:	e004      	b.n	8000e88 <HAL_GPIO_Init+0x1cc>
 8000e7e:	2302      	movs	r3, #2
 8000e80:	e002      	b.n	8000e88 <HAL_GPIO_Init+0x1cc>
 8000e82:	2301      	movs	r3, #1
 8000e84:	e000      	b.n	8000e88 <HAL_GPIO_Init+0x1cc>
 8000e86:	2300      	movs	r3, #0
 8000e88:	697a      	ldr	r2, [r7, #20]
 8000e8a:	2103      	movs	r1, #3
 8000e8c:	400a      	ands	r2, r1
 8000e8e:	00d2      	lsls	r2, r2, #3
 8000e90:	4093      	lsls	r3, r2
 8000e92:	693a      	ldr	r2, [r7, #16]
 8000e94:	4313      	orrs	r3, r2
 8000e96:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000e98:	4936      	ldr	r1, [pc, #216]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000e9a:	697b      	ldr	r3, [r7, #20]
 8000e9c:	089b      	lsrs	r3, r3, #2
 8000e9e:	3318      	adds	r3, #24
 8000ea0:	009b      	lsls	r3, r3, #2
 8000ea2:	693a      	ldr	r2, [r7, #16]
 8000ea4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000ea6:	4b33      	ldr	r3, [pc, #204]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	43da      	mvns	r2, r3
 8000eb0:	693b      	ldr	r3, [r7, #16]
 8000eb2:	4013      	ands	r3, r2
 8000eb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	685a      	ldr	r2, [r3, #4]
 8000eba:	2380      	movs	r3, #128	; 0x80
 8000ebc:	035b      	lsls	r3, r3, #13
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	d003      	beq.n	8000eca <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000ec2:	693a      	ldr	r2, [r7, #16]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
 8000ec6:	4313      	orrs	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000eca:	4b2a      	ldr	r3, [pc, #168]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000ecc:	693a      	ldr	r2, [r7, #16]
 8000ece:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000ed0:	4b28      	ldr	r3, [pc, #160]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000ed2:	685b      	ldr	r3, [r3, #4]
 8000ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	43da      	mvns	r2, r3
 8000eda:	693b      	ldr	r3, [r7, #16]
 8000edc:	4013      	ands	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	685a      	ldr	r2, [r3, #4]
 8000ee4:	2380      	movs	r3, #128	; 0x80
 8000ee6:	039b      	lsls	r3, r3, #14
 8000ee8:	4013      	ands	r3, r2
 8000eea:	d003      	beq.n	8000ef4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000eec:	693a      	ldr	r2, [r7, #16]
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000ef4:	4b1f      	ldr	r3, [pc, #124]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000efa:	4a1e      	ldr	r2, [pc, #120]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000efc:	2384      	movs	r3, #132	; 0x84
 8000efe:	58d3      	ldr	r3, [r2, r3]
 8000f00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f02:	68fb      	ldr	r3, [r7, #12]
 8000f04:	43da      	mvns	r2, r3
 8000f06:	693b      	ldr	r3, [r7, #16]
 8000f08:	4013      	ands	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	685a      	ldr	r2, [r3, #4]
 8000f10:	2380      	movs	r3, #128	; 0x80
 8000f12:	029b      	lsls	r3, r3, #10
 8000f14:	4013      	ands	r3, r2
 8000f16:	d003      	beq.n	8000f20 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000f20:	4914      	ldr	r1, [pc, #80]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000f22:	2284      	movs	r2, #132	; 0x84
 8000f24:	693b      	ldr	r3, [r7, #16]
 8000f26:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000f28:	4a12      	ldr	r2, [pc, #72]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000f2a:	2380      	movs	r3, #128	; 0x80
 8000f2c:	58d3      	ldr	r3, [r2, r3]
 8000f2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	43da      	mvns	r2, r3
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	4013      	ands	r3, r2
 8000f38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	685a      	ldr	r2, [r3, #4]
 8000f3e:	2380      	movs	r3, #128	; 0x80
 8000f40:	025b      	lsls	r3, r3, #9
 8000f42:	4013      	ands	r3, r2
 8000f44:	d003      	beq.n	8000f4e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000f46:	693a      	ldr	r2, [r7, #16]
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000f4e:	4909      	ldr	r1, [pc, #36]	; (8000f74 <HAL_GPIO_Init+0x2b8>)
 8000f50:	2280      	movs	r2, #128	; 0x80
 8000f52:	693b      	ldr	r3, [r7, #16]
 8000f54:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	3301      	adds	r3, #1
 8000f5a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	40da      	lsrs	r2, r3
 8000f64:	1e13      	subs	r3, r2, #0
 8000f66:	d000      	beq.n	8000f6a <HAL_GPIO_Init+0x2ae>
 8000f68:	e6b0      	b.n	8000ccc <HAL_GPIO_Init+0x10>
  }
}
 8000f6a:	46c0      	nop			; (mov r8, r8)
 8000f6c:	46c0      	nop			; (mov r8, r8)
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	b006      	add	sp, #24
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	40021800 	.word	0x40021800
 8000f78:	50000400 	.word	0x50000400
 8000f7c:	50000800 	.word	0x50000800
 8000f80:	50000c00 	.word	0x50000c00

08000f84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	0008      	movs	r0, r1
 8000f8e:	0011      	movs	r1, r2
 8000f90:	1cbb      	adds	r3, r7, #2
 8000f92:	1c02      	adds	r2, r0, #0
 8000f94:	801a      	strh	r2, [r3, #0]
 8000f96:	1c7b      	adds	r3, r7, #1
 8000f98:	1c0a      	adds	r2, r1, #0
 8000f9a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f9c:	1c7b      	adds	r3, r7, #1
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d004      	beq.n	8000fae <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000fa4:	1cbb      	adds	r3, r7, #2
 8000fa6:	881a      	ldrh	r2, [r3, #0]
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000fac:	e003      	b.n	8000fb6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000fae:	1cbb      	adds	r3, r7, #2
 8000fb0:	881a      	ldrh	r2, [r3, #0]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000fb6:	46c0      	nop			; (mov r8, r8)
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	b002      	add	sp, #8
 8000fbc:	bd80      	pop	{r7, pc}
	...

08000fc0 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d101      	bne.n	8000fd2 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8000fce:	2301      	movs	r3, #1
 8000fd0:	e03d      	b.n	800104e <HAL_IWDG_Init+0x8e>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	4a20      	ldr	r2, [pc, #128]	; (8001058 <HAL_IWDG_Init+0x98>)
 8000fd8:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	4a1f      	ldr	r2, [pc, #124]	; (800105c <HAL_IWDG_Init+0x9c>)
 8000fe0:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	687a      	ldr	r2, [r7, #4]
 8000fe8:	6852      	ldr	r2, [r2, #4]
 8000fea:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	6892      	ldr	r2, [r2, #8]
 8000ff4:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8000ff6:	f7ff fd8d 	bl	8000b14 <HAL_GetTick>
 8000ffa:	0003      	movs	r3, r0
 8000ffc:	60fb      	str	r3, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8000ffe:	e00e      	b.n	800101e <HAL_IWDG_Init+0x5e>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8001000:	f7ff fd88 	bl	8000b14 <HAL_GetTick>
 8001004:	0002      	movs	r2, r0
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	1ad3      	subs	r3, r2, r3
 800100a:	2b31      	cmp	r3, #49	; 0x31
 800100c:	d907      	bls.n	800101e <HAL_IWDG_Init+0x5e>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	68db      	ldr	r3, [r3, #12]
 8001014:	2207      	movs	r2, #7
 8001016:	4013      	ands	r3, r2
 8001018:	d001      	beq.n	800101e <HAL_IWDG_Init+0x5e>
      {
        return HAL_TIMEOUT;
 800101a:	2303      	movs	r3, #3
 800101c:	e017      	b.n	800104e <HAL_IWDG_Init+0x8e>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	68db      	ldr	r3, [r3, #12]
 8001024:	2207      	movs	r2, #7
 8001026:	4013      	ands	r3, r2
 8001028:	d1ea      	bne.n	8001000 <HAL_IWDG_Init+0x40>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	691a      	ldr	r2, [r3, #16]
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	68db      	ldr	r3, [r3, #12]
 8001034:	429a      	cmp	r2, r3
 8001036:	d005      	beq.n	8001044 <HAL_IWDG_Init+0x84>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	68d2      	ldr	r2, [r2, #12]
 8001040:	611a      	str	r2, [r3, #16]
 8001042:	e003      	b.n	800104c <HAL_IWDG_Init+0x8c>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a05      	ldr	r2, [pc, #20]	; (8001060 <HAL_IWDG_Init+0xa0>)
 800104a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800104c:	2300      	movs	r3, #0
}
 800104e:	0018      	movs	r0, r3
 8001050:	46bd      	mov	sp, r7
 8001052:	b004      	add	sp, #16
 8001054:	bd80      	pop	{r7, pc}
 8001056:	46c0      	nop			; (mov r8, r8)
 8001058:	0000cccc 	.word	0x0000cccc
 800105c:	00005555 	.word	0x00005555
 8001060:	0000aaaa 	.word	0x0000aaaa

08001064 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b084      	sub	sp, #16
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800106c:	4b19      	ldr	r3, [pc, #100]	; (80010d4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a19      	ldr	r2, [pc, #100]	; (80010d8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001072:	4013      	ands	r3, r2
 8001074:	0019      	movs	r1, r3
 8001076:	4b17      	ldr	r3, [pc, #92]	; (80010d4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	430a      	orrs	r2, r1
 800107c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800107e:	687a      	ldr	r2, [r7, #4]
 8001080:	2380      	movs	r3, #128	; 0x80
 8001082:	009b      	lsls	r3, r3, #2
 8001084:	429a      	cmp	r2, r3
 8001086:	d11f      	bne.n	80010c8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001088:	4b14      	ldr	r3, [pc, #80]	; (80010dc <HAL_PWREx_ControlVoltageScaling+0x78>)
 800108a:	681a      	ldr	r2, [r3, #0]
 800108c:	0013      	movs	r3, r2
 800108e:	005b      	lsls	r3, r3, #1
 8001090:	189b      	adds	r3, r3, r2
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	4912      	ldr	r1, [pc, #72]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001096:	0018      	movs	r0, r3
 8001098:	f7ff f834 	bl	8000104 <__udivsi3>
 800109c:	0003      	movs	r3, r0
 800109e:	3301      	adds	r3, #1
 80010a0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80010a2:	e008      	b.n	80010b6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d003      	beq.n	80010b2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	3b01      	subs	r3, #1
 80010ae:	60fb      	str	r3, [r7, #12]
 80010b0:	e001      	b.n	80010b6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80010b2:	2303      	movs	r3, #3
 80010b4:	e009      	b.n	80010ca <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80010b6:	4b07      	ldr	r3, [pc, #28]	; (80010d4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80010b8:	695a      	ldr	r2, [r3, #20]
 80010ba:	2380      	movs	r3, #128	; 0x80
 80010bc:	00db      	lsls	r3, r3, #3
 80010be:	401a      	ands	r2, r3
 80010c0:	2380      	movs	r3, #128	; 0x80
 80010c2:	00db      	lsls	r3, r3, #3
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d0ed      	beq.n	80010a4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80010c8:	2300      	movs	r3, #0
}
 80010ca:	0018      	movs	r0, r3
 80010cc:	46bd      	mov	sp, r7
 80010ce:	b004      	add	sp, #16
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	46c0      	nop			; (mov r8, r8)
 80010d4:	40007000 	.word	0x40007000
 80010d8:	fffff9ff 	.word	0xfffff9ff
 80010dc:	20000000 	.word	0x20000000
 80010e0:	000f4240 	.word	0x000f4240

080010e4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80010e8:	4b03      	ldr	r3, [pc, #12]	; (80010f8 <LL_RCC_GetAPB1Prescaler+0x14>)
 80010ea:	689a      	ldr	r2, [r3, #8]
 80010ec:	23e0      	movs	r3, #224	; 0xe0
 80010ee:	01db      	lsls	r3, r3, #7
 80010f0:	4013      	ands	r3, r2
}
 80010f2:	0018      	movs	r0, r3
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40021000 	.word	0x40021000

080010fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b088      	sub	sp, #32
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d101      	bne.n	800110e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800110a:	2301      	movs	r3, #1
 800110c:	e2fe      	b.n	800170c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	2201      	movs	r2, #1
 8001114:	4013      	ands	r3, r2
 8001116:	d100      	bne.n	800111a <HAL_RCC_OscConfig+0x1e>
 8001118:	e07c      	b.n	8001214 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800111a:	4bc3      	ldr	r3, [pc, #780]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800111c:	689b      	ldr	r3, [r3, #8]
 800111e:	2238      	movs	r2, #56	; 0x38
 8001120:	4013      	ands	r3, r2
 8001122:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001124:	4bc0      	ldr	r3, [pc, #768]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001126:	68db      	ldr	r3, [r3, #12]
 8001128:	2203      	movs	r2, #3
 800112a:	4013      	ands	r3, r2
 800112c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800112e:	69bb      	ldr	r3, [r7, #24]
 8001130:	2b10      	cmp	r3, #16
 8001132:	d102      	bne.n	800113a <HAL_RCC_OscConfig+0x3e>
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	2b03      	cmp	r3, #3
 8001138:	d002      	beq.n	8001140 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800113a:	69bb      	ldr	r3, [r7, #24]
 800113c:	2b08      	cmp	r3, #8
 800113e:	d10b      	bne.n	8001158 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001140:	4bb9      	ldr	r3, [pc, #740]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	2380      	movs	r3, #128	; 0x80
 8001146:	029b      	lsls	r3, r3, #10
 8001148:	4013      	ands	r3, r2
 800114a:	d062      	beq.n	8001212 <HAL_RCC_OscConfig+0x116>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d15e      	bne.n	8001212 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001154:	2301      	movs	r3, #1
 8001156:	e2d9      	b.n	800170c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	685a      	ldr	r2, [r3, #4]
 800115c:	2380      	movs	r3, #128	; 0x80
 800115e:	025b      	lsls	r3, r3, #9
 8001160:	429a      	cmp	r2, r3
 8001162:	d107      	bne.n	8001174 <HAL_RCC_OscConfig+0x78>
 8001164:	4bb0      	ldr	r3, [pc, #704]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	4baf      	ldr	r3, [pc, #700]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800116a:	2180      	movs	r1, #128	; 0x80
 800116c:	0249      	lsls	r1, r1, #9
 800116e:	430a      	orrs	r2, r1
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	e020      	b.n	80011b6 <HAL_RCC_OscConfig+0xba>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	685a      	ldr	r2, [r3, #4]
 8001178:	23a0      	movs	r3, #160	; 0xa0
 800117a:	02db      	lsls	r3, r3, #11
 800117c:	429a      	cmp	r2, r3
 800117e:	d10e      	bne.n	800119e <HAL_RCC_OscConfig+0xa2>
 8001180:	4ba9      	ldr	r3, [pc, #676]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	4ba8      	ldr	r3, [pc, #672]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001186:	2180      	movs	r1, #128	; 0x80
 8001188:	02c9      	lsls	r1, r1, #11
 800118a:	430a      	orrs	r2, r1
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	4ba6      	ldr	r3, [pc, #664]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	4ba5      	ldr	r3, [pc, #660]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001194:	2180      	movs	r1, #128	; 0x80
 8001196:	0249      	lsls	r1, r1, #9
 8001198:	430a      	orrs	r2, r1
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	e00b      	b.n	80011b6 <HAL_RCC_OscConfig+0xba>
 800119e:	4ba2      	ldr	r3, [pc, #648]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80011a0:	681a      	ldr	r2, [r3, #0]
 80011a2:	4ba1      	ldr	r3, [pc, #644]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80011a4:	49a1      	ldr	r1, [pc, #644]	; (800142c <HAL_RCC_OscConfig+0x330>)
 80011a6:	400a      	ands	r2, r1
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	4b9f      	ldr	r3, [pc, #636]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	4b9e      	ldr	r3, [pc, #632]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80011b0:	499f      	ldr	r1, [pc, #636]	; (8001430 <HAL_RCC_OscConfig+0x334>)
 80011b2:	400a      	ands	r2, r1
 80011b4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d014      	beq.n	80011e8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011be:	f7ff fca9 	bl	8000b14 <HAL_GetTick>
 80011c2:	0003      	movs	r3, r0
 80011c4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011c6:	e008      	b.n	80011da <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011c8:	f7ff fca4 	bl	8000b14 <HAL_GetTick>
 80011cc:	0002      	movs	r2, r0
 80011ce:	693b      	ldr	r3, [r7, #16]
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	2b64      	cmp	r3, #100	; 0x64
 80011d4:	d901      	bls.n	80011da <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80011d6:	2303      	movs	r3, #3
 80011d8:	e298      	b.n	800170c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011da:	4b93      	ldr	r3, [pc, #588]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80011dc:	681a      	ldr	r2, [r3, #0]
 80011de:	2380      	movs	r3, #128	; 0x80
 80011e0:	029b      	lsls	r3, r3, #10
 80011e2:	4013      	ands	r3, r2
 80011e4:	d0f0      	beq.n	80011c8 <HAL_RCC_OscConfig+0xcc>
 80011e6:	e015      	b.n	8001214 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011e8:	f7ff fc94 	bl	8000b14 <HAL_GetTick>
 80011ec:	0003      	movs	r3, r0
 80011ee:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80011f0:	e008      	b.n	8001204 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011f2:	f7ff fc8f 	bl	8000b14 <HAL_GetTick>
 80011f6:	0002      	movs	r2, r0
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	1ad3      	subs	r3, r2, r3
 80011fc:	2b64      	cmp	r3, #100	; 0x64
 80011fe:	d901      	bls.n	8001204 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001200:	2303      	movs	r3, #3
 8001202:	e283      	b.n	800170c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001204:	4b88      	ldr	r3, [pc, #544]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	2380      	movs	r3, #128	; 0x80
 800120a:	029b      	lsls	r3, r3, #10
 800120c:	4013      	ands	r3, r2
 800120e:	d1f0      	bne.n	80011f2 <HAL_RCC_OscConfig+0xf6>
 8001210:	e000      	b.n	8001214 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001212:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	2202      	movs	r2, #2
 800121a:	4013      	ands	r3, r2
 800121c:	d100      	bne.n	8001220 <HAL_RCC_OscConfig+0x124>
 800121e:	e099      	b.n	8001354 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001220:	4b81      	ldr	r3, [pc, #516]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	2238      	movs	r2, #56	; 0x38
 8001226:	4013      	ands	r3, r2
 8001228:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800122a:	4b7f      	ldr	r3, [pc, #508]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800122c:	68db      	ldr	r3, [r3, #12]
 800122e:	2203      	movs	r2, #3
 8001230:	4013      	ands	r3, r2
 8001232:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001234:	69bb      	ldr	r3, [r7, #24]
 8001236:	2b10      	cmp	r3, #16
 8001238:	d102      	bne.n	8001240 <HAL_RCC_OscConfig+0x144>
 800123a:	697b      	ldr	r3, [r7, #20]
 800123c:	2b02      	cmp	r3, #2
 800123e:	d002      	beq.n	8001246 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001240:	69bb      	ldr	r3, [r7, #24]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d135      	bne.n	80012b2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001246:	4b78      	ldr	r3, [pc, #480]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	2380      	movs	r3, #128	; 0x80
 800124c:	00db      	lsls	r3, r3, #3
 800124e:	4013      	ands	r3, r2
 8001250:	d005      	beq.n	800125e <HAL_RCC_OscConfig+0x162>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	68db      	ldr	r3, [r3, #12]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d101      	bne.n	800125e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e256      	b.n	800170c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800125e:	4b72      	ldr	r3, [pc, #456]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001260:	685b      	ldr	r3, [r3, #4]
 8001262:	4a74      	ldr	r2, [pc, #464]	; (8001434 <HAL_RCC_OscConfig+0x338>)
 8001264:	4013      	ands	r3, r2
 8001266:	0019      	movs	r1, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	695b      	ldr	r3, [r3, #20]
 800126c:	021a      	lsls	r2, r3, #8
 800126e:	4b6e      	ldr	r3, [pc, #440]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001270:	430a      	orrs	r2, r1
 8001272:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001274:	69bb      	ldr	r3, [r7, #24]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d112      	bne.n	80012a0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800127a:	4b6b      	ldr	r3, [pc, #428]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a6e      	ldr	r2, [pc, #440]	; (8001438 <HAL_RCC_OscConfig+0x33c>)
 8001280:	4013      	ands	r3, r2
 8001282:	0019      	movs	r1, r3
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	691a      	ldr	r2, [r3, #16]
 8001288:	4b67      	ldr	r3, [pc, #412]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800128a:	430a      	orrs	r2, r1
 800128c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800128e:	4b66      	ldr	r3, [pc, #408]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	0adb      	lsrs	r3, r3, #11
 8001294:	2207      	movs	r2, #7
 8001296:	4013      	ands	r3, r2
 8001298:	4a68      	ldr	r2, [pc, #416]	; (800143c <HAL_RCC_OscConfig+0x340>)
 800129a:	40da      	lsrs	r2, r3
 800129c:	4b68      	ldr	r3, [pc, #416]	; (8001440 <HAL_RCC_OscConfig+0x344>)
 800129e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80012a0:	4b68      	ldr	r3, [pc, #416]	; (8001444 <HAL_RCC_OscConfig+0x348>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	0018      	movs	r0, r3
 80012a6:	f7ff fbd9 	bl	8000a5c <HAL_InitTick>
 80012aa:	1e03      	subs	r3, r0, #0
 80012ac:	d051      	beq.n	8001352 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e22c      	b.n	800170c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	68db      	ldr	r3, [r3, #12]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d030      	beq.n	800131c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80012ba:	4b5b      	ldr	r3, [pc, #364]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4a5e      	ldr	r2, [pc, #376]	; (8001438 <HAL_RCC_OscConfig+0x33c>)
 80012c0:	4013      	ands	r3, r2
 80012c2:	0019      	movs	r1, r3
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	691a      	ldr	r2, [r3, #16]
 80012c8:	4b57      	ldr	r3, [pc, #348]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80012ca:	430a      	orrs	r2, r1
 80012cc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80012ce:	4b56      	ldr	r3, [pc, #344]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	4b55      	ldr	r3, [pc, #340]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80012d4:	2180      	movs	r1, #128	; 0x80
 80012d6:	0049      	lsls	r1, r1, #1
 80012d8:	430a      	orrs	r2, r1
 80012da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012dc:	f7ff fc1a 	bl	8000b14 <HAL_GetTick>
 80012e0:	0003      	movs	r3, r0
 80012e2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012e4:	e008      	b.n	80012f8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012e6:	f7ff fc15 	bl	8000b14 <HAL_GetTick>
 80012ea:	0002      	movs	r2, r0
 80012ec:	693b      	ldr	r3, [r7, #16]
 80012ee:	1ad3      	subs	r3, r2, r3
 80012f0:	2b02      	cmp	r3, #2
 80012f2:	d901      	bls.n	80012f8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80012f4:	2303      	movs	r3, #3
 80012f6:	e209      	b.n	800170c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80012f8:	4b4b      	ldr	r3, [pc, #300]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80012fa:	681a      	ldr	r2, [r3, #0]
 80012fc:	2380      	movs	r3, #128	; 0x80
 80012fe:	00db      	lsls	r3, r3, #3
 8001300:	4013      	ands	r3, r2
 8001302:	d0f0      	beq.n	80012e6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001304:	4b48      	ldr	r3, [pc, #288]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	4a4a      	ldr	r2, [pc, #296]	; (8001434 <HAL_RCC_OscConfig+0x338>)
 800130a:	4013      	ands	r3, r2
 800130c:	0019      	movs	r1, r3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	695b      	ldr	r3, [r3, #20]
 8001312:	021a      	lsls	r2, r3, #8
 8001314:	4b44      	ldr	r3, [pc, #272]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001316:	430a      	orrs	r2, r1
 8001318:	605a      	str	r2, [r3, #4]
 800131a:	e01b      	b.n	8001354 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800131c:	4b42      	ldr	r3, [pc, #264]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	4b41      	ldr	r3, [pc, #260]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001322:	4949      	ldr	r1, [pc, #292]	; (8001448 <HAL_RCC_OscConfig+0x34c>)
 8001324:	400a      	ands	r2, r1
 8001326:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001328:	f7ff fbf4 	bl	8000b14 <HAL_GetTick>
 800132c:	0003      	movs	r3, r0
 800132e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001330:	e008      	b.n	8001344 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001332:	f7ff fbef 	bl	8000b14 <HAL_GetTick>
 8001336:	0002      	movs	r2, r0
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	1ad3      	subs	r3, r2, r3
 800133c:	2b02      	cmp	r3, #2
 800133e:	d901      	bls.n	8001344 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001340:	2303      	movs	r3, #3
 8001342:	e1e3      	b.n	800170c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001344:	4b38      	ldr	r3, [pc, #224]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	2380      	movs	r3, #128	; 0x80
 800134a:	00db      	lsls	r3, r3, #3
 800134c:	4013      	ands	r3, r2
 800134e:	d1f0      	bne.n	8001332 <HAL_RCC_OscConfig+0x236>
 8001350:	e000      	b.n	8001354 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001352:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2208      	movs	r2, #8
 800135a:	4013      	ands	r3, r2
 800135c:	d047      	beq.n	80013ee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800135e:	4b32      	ldr	r3, [pc, #200]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001360:	689b      	ldr	r3, [r3, #8]
 8001362:	2238      	movs	r2, #56	; 0x38
 8001364:	4013      	ands	r3, r2
 8001366:	2b18      	cmp	r3, #24
 8001368:	d10a      	bne.n	8001380 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800136a:	4b2f      	ldr	r3, [pc, #188]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800136c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800136e:	2202      	movs	r2, #2
 8001370:	4013      	ands	r3, r2
 8001372:	d03c      	beq.n	80013ee <HAL_RCC_OscConfig+0x2f2>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	699b      	ldr	r3, [r3, #24]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d138      	bne.n	80013ee <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800137c:	2301      	movs	r3, #1
 800137e:	e1c5      	b.n	800170c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	699b      	ldr	r3, [r3, #24]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d019      	beq.n	80013bc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001388:	4b27      	ldr	r3, [pc, #156]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800138a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800138c:	4b26      	ldr	r3, [pc, #152]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 800138e:	2101      	movs	r1, #1
 8001390:	430a      	orrs	r2, r1
 8001392:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001394:	f7ff fbbe 	bl	8000b14 <HAL_GetTick>
 8001398:	0003      	movs	r3, r0
 800139a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800139c:	e008      	b.n	80013b0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800139e:	f7ff fbb9 	bl	8000b14 <HAL_GetTick>
 80013a2:	0002      	movs	r2, r0
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	2b02      	cmp	r3, #2
 80013aa:	d901      	bls.n	80013b0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80013ac:	2303      	movs	r3, #3
 80013ae:	e1ad      	b.n	800170c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013b0:	4b1d      	ldr	r3, [pc, #116]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80013b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013b4:	2202      	movs	r2, #2
 80013b6:	4013      	ands	r3, r2
 80013b8:	d0f1      	beq.n	800139e <HAL_RCC_OscConfig+0x2a2>
 80013ba:	e018      	b.n	80013ee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80013bc:	4b1a      	ldr	r3, [pc, #104]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80013be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80013c0:	4b19      	ldr	r3, [pc, #100]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80013c2:	2101      	movs	r1, #1
 80013c4:	438a      	bics	r2, r1
 80013c6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013c8:	f7ff fba4 	bl	8000b14 <HAL_GetTick>
 80013cc:	0003      	movs	r3, r0
 80013ce:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80013d0:	e008      	b.n	80013e4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013d2:	f7ff fb9f 	bl	8000b14 <HAL_GetTick>
 80013d6:	0002      	movs	r2, r0
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	1ad3      	subs	r3, r2, r3
 80013dc:	2b02      	cmp	r3, #2
 80013de:	d901      	bls.n	80013e4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80013e0:	2303      	movs	r3, #3
 80013e2:	e193      	b.n	800170c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80013e4:	4b10      	ldr	r3, [pc, #64]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 80013e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80013e8:	2202      	movs	r2, #2
 80013ea:	4013      	ands	r3, r2
 80013ec:	d1f1      	bne.n	80013d2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	2204      	movs	r2, #4
 80013f4:	4013      	ands	r3, r2
 80013f6:	d100      	bne.n	80013fa <HAL_RCC_OscConfig+0x2fe>
 80013f8:	e0c6      	b.n	8001588 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013fa:	231f      	movs	r3, #31
 80013fc:	18fb      	adds	r3, r7, r3
 80013fe:	2200      	movs	r2, #0
 8001400:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001402:	4b09      	ldr	r3, [pc, #36]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	2238      	movs	r2, #56	; 0x38
 8001408:	4013      	ands	r3, r2
 800140a:	2b20      	cmp	r3, #32
 800140c:	d11e      	bne.n	800144c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800140e:	4b06      	ldr	r3, [pc, #24]	; (8001428 <HAL_RCC_OscConfig+0x32c>)
 8001410:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001412:	2202      	movs	r2, #2
 8001414:	4013      	ands	r3, r2
 8001416:	d100      	bne.n	800141a <HAL_RCC_OscConfig+0x31e>
 8001418:	e0b6      	b.n	8001588 <HAL_RCC_OscConfig+0x48c>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d000      	beq.n	8001424 <HAL_RCC_OscConfig+0x328>
 8001422:	e0b1      	b.n	8001588 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001424:	2301      	movs	r3, #1
 8001426:	e171      	b.n	800170c <HAL_RCC_OscConfig+0x610>
 8001428:	40021000 	.word	0x40021000
 800142c:	fffeffff 	.word	0xfffeffff
 8001430:	fffbffff 	.word	0xfffbffff
 8001434:	ffff80ff 	.word	0xffff80ff
 8001438:	ffffc7ff 	.word	0xffffc7ff
 800143c:	00f42400 	.word	0x00f42400
 8001440:	20000000 	.word	0x20000000
 8001444:	20000004 	.word	0x20000004
 8001448:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800144c:	4bb1      	ldr	r3, [pc, #708]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 800144e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001450:	2380      	movs	r3, #128	; 0x80
 8001452:	055b      	lsls	r3, r3, #21
 8001454:	4013      	ands	r3, r2
 8001456:	d101      	bne.n	800145c <HAL_RCC_OscConfig+0x360>
 8001458:	2301      	movs	r3, #1
 800145a:	e000      	b.n	800145e <HAL_RCC_OscConfig+0x362>
 800145c:	2300      	movs	r3, #0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d011      	beq.n	8001486 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001462:	4bac      	ldr	r3, [pc, #688]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 8001464:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001466:	4bab      	ldr	r3, [pc, #684]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 8001468:	2180      	movs	r1, #128	; 0x80
 800146a:	0549      	lsls	r1, r1, #21
 800146c:	430a      	orrs	r2, r1
 800146e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001470:	4ba8      	ldr	r3, [pc, #672]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 8001472:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001474:	2380      	movs	r3, #128	; 0x80
 8001476:	055b      	lsls	r3, r3, #21
 8001478:	4013      	ands	r3, r2
 800147a:	60fb      	str	r3, [r7, #12]
 800147c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800147e:	231f      	movs	r3, #31
 8001480:	18fb      	adds	r3, r7, r3
 8001482:	2201      	movs	r2, #1
 8001484:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001486:	4ba4      	ldr	r3, [pc, #656]	; (8001718 <HAL_RCC_OscConfig+0x61c>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	2380      	movs	r3, #128	; 0x80
 800148c:	005b      	lsls	r3, r3, #1
 800148e:	4013      	ands	r3, r2
 8001490:	d11a      	bne.n	80014c8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001492:	4ba1      	ldr	r3, [pc, #644]	; (8001718 <HAL_RCC_OscConfig+0x61c>)
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	4ba0      	ldr	r3, [pc, #640]	; (8001718 <HAL_RCC_OscConfig+0x61c>)
 8001498:	2180      	movs	r1, #128	; 0x80
 800149a:	0049      	lsls	r1, r1, #1
 800149c:	430a      	orrs	r2, r1
 800149e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80014a0:	f7ff fb38 	bl	8000b14 <HAL_GetTick>
 80014a4:	0003      	movs	r3, r0
 80014a6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014a8:	e008      	b.n	80014bc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014aa:	f7ff fb33 	bl	8000b14 <HAL_GetTick>
 80014ae:	0002      	movs	r2, r0
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d901      	bls.n	80014bc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e127      	b.n	800170c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014bc:	4b96      	ldr	r3, [pc, #600]	; (8001718 <HAL_RCC_OscConfig+0x61c>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	2380      	movs	r3, #128	; 0x80
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	4013      	ands	r3, r2
 80014c6:	d0f0      	beq.n	80014aa <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	689b      	ldr	r3, [r3, #8]
 80014cc:	2b01      	cmp	r3, #1
 80014ce:	d106      	bne.n	80014de <HAL_RCC_OscConfig+0x3e2>
 80014d0:	4b90      	ldr	r3, [pc, #576]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 80014d2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80014d4:	4b8f      	ldr	r3, [pc, #572]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 80014d6:	2101      	movs	r1, #1
 80014d8:	430a      	orrs	r2, r1
 80014da:	65da      	str	r2, [r3, #92]	; 0x5c
 80014dc:	e01c      	b.n	8001518 <HAL_RCC_OscConfig+0x41c>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	689b      	ldr	r3, [r3, #8]
 80014e2:	2b05      	cmp	r3, #5
 80014e4:	d10c      	bne.n	8001500 <HAL_RCC_OscConfig+0x404>
 80014e6:	4b8b      	ldr	r3, [pc, #556]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 80014e8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80014ea:	4b8a      	ldr	r3, [pc, #552]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 80014ec:	2104      	movs	r1, #4
 80014ee:	430a      	orrs	r2, r1
 80014f0:	65da      	str	r2, [r3, #92]	; 0x5c
 80014f2:	4b88      	ldr	r3, [pc, #544]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 80014f4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80014f6:	4b87      	ldr	r3, [pc, #540]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 80014f8:	2101      	movs	r1, #1
 80014fa:	430a      	orrs	r2, r1
 80014fc:	65da      	str	r2, [r3, #92]	; 0x5c
 80014fe:	e00b      	b.n	8001518 <HAL_RCC_OscConfig+0x41c>
 8001500:	4b84      	ldr	r3, [pc, #528]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 8001502:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001504:	4b83      	ldr	r3, [pc, #524]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 8001506:	2101      	movs	r1, #1
 8001508:	438a      	bics	r2, r1
 800150a:	65da      	str	r2, [r3, #92]	; 0x5c
 800150c:	4b81      	ldr	r3, [pc, #516]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 800150e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001510:	4b80      	ldr	r3, [pc, #512]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 8001512:	2104      	movs	r1, #4
 8001514:	438a      	bics	r2, r1
 8001516:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d014      	beq.n	800154a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001520:	f7ff faf8 	bl	8000b14 <HAL_GetTick>
 8001524:	0003      	movs	r3, r0
 8001526:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001528:	e009      	b.n	800153e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800152a:	f7ff faf3 	bl	8000b14 <HAL_GetTick>
 800152e:	0002      	movs	r2, r0
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	1ad3      	subs	r3, r2, r3
 8001534:	4a79      	ldr	r2, [pc, #484]	; (800171c <HAL_RCC_OscConfig+0x620>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d901      	bls.n	800153e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e0e6      	b.n	800170c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800153e:	4b75      	ldr	r3, [pc, #468]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 8001540:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001542:	2202      	movs	r2, #2
 8001544:	4013      	ands	r3, r2
 8001546:	d0f0      	beq.n	800152a <HAL_RCC_OscConfig+0x42e>
 8001548:	e013      	b.n	8001572 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800154a:	f7ff fae3 	bl	8000b14 <HAL_GetTick>
 800154e:	0003      	movs	r3, r0
 8001550:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001552:	e009      	b.n	8001568 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001554:	f7ff fade 	bl	8000b14 <HAL_GetTick>
 8001558:	0002      	movs	r2, r0
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	4a6f      	ldr	r2, [pc, #444]	; (800171c <HAL_RCC_OscConfig+0x620>)
 8001560:	4293      	cmp	r3, r2
 8001562:	d901      	bls.n	8001568 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001564:	2303      	movs	r3, #3
 8001566:	e0d1      	b.n	800170c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001568:	4b6a      	ldr	r3, [pc, #424]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 800156a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800156c:	2202      	movs	r2, #2
 800156e:	4013      	ands	r3, r2
 8001570:	d1f0      	bne.n	8001554 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001572:	231f      	movs	r3, #31
 8001574:	18fb      	adds	r3, r7, r3
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b01      	cmp	r3, #1
 800157a:	d105      	bne.n	8001588 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800157c:	4b65      	ldr	r3, [pc, #404]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 800157e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001580:	4b64      	ldr	r3, [pc, #400]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 8001582:	4967      	ldr	r1, [pc, #412]	; (8001720 <HAL_RCC_OscConfig+0x624>)
 8001584:	400a      	ands	r2, r1
 8001586:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	69db      	ldr	r3, [r3, #28]
 800158c:	2b00      	cmp	r3, #0
 800158e:	d100      	bne.n	8001592 <HAL_RCC_OscConfig+0x496>
 8001590:	e0bb      	b.n	800170a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001592:	4b60      	ldr	r3, [pc, #384]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	2238      	movs	r2, #56	; 0x38
 8001598:	4013      	ands	r3, r2
 800159a:	2b10      	cmp	r3, #16
 800159c:	d100      	bne.n	80015a0 <HAL_RCC_OscConfig+0x4a4>
 800159e:	e07b      	b.n	8001698 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	69db      	ldr	r3, [r3, #28]
 80015a4:	2b02      	cmp	r3, #2
 80015a6:	d156      	bne.n	8001656 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015a8:	4b5a      	ldr	r3, [pc, #360]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	4b59      	ldr	r3, [pc, #356]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 80015ae:	495d      	ldr	r1, [pc, #372]	; (8001724 <HAL_RCC_OscConfig+0x628>)
 80015b0:	400a      	ands	r2, r1
 80015b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015b4:	f7ff faae 	bl	8000b14 <HAL_GetTick>
 80015b8:	0003      	movs	r3, r0
 80015ba:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015bc:	e008      	b.n	80015d0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015be:	f7ff faa9 	bl	8000b14 <HAL_GetTick>
 80015c2:	0002      	movs	r2, r0
 80015c4:	693b      	ldr	r3, [r7, #16]
 80015c6:	1ad3      	subs	r3, r2, r3
 80015c8:	2b02      	cmp	r3, #2
 80015ca:	d901      	bls.n	80015d0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80015cc:	2303      	movs	r3, #3
 80015ce:	e09d      	b.n	800170c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015d0:	4b50      	ldr	r3, [pc, #320]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	2380      	movs	r3, #128	; 0x80
 80015d6:	049b      	lsls	r3, r3, #18
 80015d8:	4013      	ands	r3, r2
 80015da:	d1f0      	bne.n	80015be <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015dc:	4b4d      	ldr	r3, [pc, #308]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 80015de:	68db      	ldr	r3, [r3, #12]
 80015e0:	4a51      	ldr	r2, [pc, #324]	; (8001728 <HAL_RCC_OscConfig+0x62c>)
 80015e2:	4013      	ands	r3, r2
 80015e4:	0019      	movs	r1, r3
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6a1a      	ldr	r2, [r3, #32]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015ee:	431a      	orrs	r2, r3
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015f4:	021b      	lsls	r3, r3, #8
 80015f6:	431a      	orrs	r2, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015fc:	431a      	orrs	r2, r3
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001602:	431a      	orrs	r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001608:	431a      	orrs	r2, r3
 800160a:	4b42      	ldr	r3, [pc, #264]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 800160c:	430a      	orrs	r2, r1
 800160e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001610:	4b40      	ldr	r3, [pc, #256]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 8001612:	681a      	ldr	r2, [r3, #0]
 8001614:	4b3f      	ldr	r3, [pc, #252]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 8001616:	2180      	movs	r1, #128	; 0x80
 8001618:	0449      	lsls	r1, r1, #17
 800161a:	430a      	orrs	r2, r1
 800161c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800161e:	4b3d      	ldr	r3, [pc, #244]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 8001620:	68da      	ldr	r2, [r3, #12]
 8001622:	4b3c      	ldr	r3, [pc, #240]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 8001624:	2180      	movs	r1, #128	; 0x80
 8001626:	0549      	lsls	r1, r1, #21
 8001628:	430a      	orrs	r2, r1
 800162a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800162c:	f7ff fa72 	bl	8000b14 <HAL_GetTick>
 8001630:	0003      	movs	r3, r0
 8001632:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001634:	e008      	b.n	8001648 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001636:	f7ff fa6d 	bl	8000b14 <HAL_GetTick>
 800163a:	0002      	movs	r2, r0
 800163c:	693b      	ldr	r3, [r7, #16]
 800163e:	1ad3      	subs	r3, r2, r3
 8001640:	2b02      	cmp	r3, #2
 8001642:	d901      	bls.n	8001648 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001644:	2303      	movs	r3, #3
 8001646:	e061      	b.n	800170c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001648:	4b32      	ldr	r3, [pc, #200]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 800164a:	681a      	ldr	r2, [r3, #0]
 800164c:	2380      	movs	r3, #128	; 0x80
 800164e:	049b      	lsls	r3, r3, #18
 8001650:	4013      	ands	r3, r2
 8001652:	d0f0      	beq.n	8001636 <HAL_RCC_OscConfig+0x53a>
 8001654:	e059      	b.n	800170a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001656:	4b2f      	ldr	r3, [pc, #188]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	4b2e      	ldr	r3, [pc, #184]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 800165c:	4931      	ldr	r1, [pc, #196]	; (8001724 <HAL_RCC_OscConfig+0x628>)
 800165e:	400a      	ands	r2, r1
 8001660:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001662:	f7ff fa57 	bl	8000b14 <HAL_GetTick>
 8001666:	0003      	movs	r3, r0
 8001668:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800166a:	e008      	b.n	800167e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800166c:	f7ff fa52 	bl	8000b14 <HAL_GetTick>
 8001670:	0002      	movs	r2, r0
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	1ad3      	subs	r3, r2, r3
 8001676:	2b02      	cmp	r3, #2
 8001678:	d901      	bls.n	800167e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800167a:	2303      	movs	r3, #3
 800167c:	e046      	b.n	800170c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800167e:	4b25      	ldr	r3, [pc, #148]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	2380      	movs	r3, #128	; 0x80
 8001684:	049b      	lsls	r3, r3, #18
 8001686:	4013      	ands	r3, r2
 8001688:	d1f0      	bne.n	800166c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800168a:	4b22      	ldr	r3, [pc, #136]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 800168c:	68da      	ldr	r2, [r3, #12]
 800168e:	4b21      	ldr	r3, [pc, #132]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 8001690:	4926      	ldr	r1, [pc, #152]	; (800172c <HAL_RCC_OscConfig+0x630>)
 8001692:	400a      	ands	r2, r1
 8001694:	60da      	str	r2, [r3, #12]
 8001696:	e038      	b.n	800170a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	69db      	ldr	r3, [r3, #28]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d101      	bne.n	80016a4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	e033      	b.n	800170c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80016a4:	4b1b      	ldr	r3, [pc, #108]	; (8001714 <HAL_RCC_OscConfig+0x618>)
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016aa:	697b      	ldr	r3, [r7, #20]
 80016ac:	2203      	movs	r2, #3
 80016ae:	401a      	ands	r2, r3
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	6a1b      	ldr	r3, [r3, #32]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d126      	bne.n	8001706 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	2270      	movs	r2, #112	; 0x70
 80016bc:	401a      	ands	r2, r3
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016c2:	429a      	cmp	r2, r3
 80016c4:	d11f      	bne.n	8001706 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80016c6:	697a      	ldr	r2, [r7, #20]
 80016c8:	23fe      	movs	r3, #254	; 0xfe
 80016ca:	01db      	lsls	r3, r3, #7
 80016cc:	401a      	ands	r2, r3
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016d2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d116      	bne.n	8001706 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80016d8:	697a      	ldr	r2, [r7, #20]
 80016da:	23f8      	movs	r3, #248	; 0xf8
 80016dc:	039b      	lsls	r3, r3, #14
 80016de:	401a      	ands	r2, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80016e4:	429a      	cmp	r2, r3
 80016e6:	d10e      	bne.n	8001706 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80016e8:	697a      	ldr	r2, [r7, #20]
 80016ea:	23e0      	movs	r3, #224	; 0xe0
 80016ec:	051b      	lsls	r3, r3, #20
 80016ee:	401a      	ands	r2, r3
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d106      	bne.n	8001706 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	0f5b      	lsrs	r3, r3, #29
 80016fc:	075a      	lsls	r2, r3, #29
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001702:	429a      	cmp	r2, r3
 8001704:	d001      	beq.n	800170a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001706:	2301      	movs	r3, #1
 8001708:	e000      	b.n	800170c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800170a:	2300      	movs	r3, #0
}
 800170c:	0018      	movs	r0, r3
 800170e:	46bd      	mov	sp, r7
 8001710:	b008      	add	sp, #32
 8001712:	bd80      	pop	{r7, pc}
 8001714:	40021000 	.word	0x40021000
 8001718:	40007000 	.word	0x40007000
 800171c:	00001388 	.word	0x00001388
 8001720:	efffffff 	.word	0xefffffff
 8001724:	feffffff 	.word	0xfeffffff
 8001728:	11c1808c 	.word	0x11c1808c
 800172c:	eefefffc 	.word	0xeefefffc

08001730 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	2b00      	cmp	r3, #0
 800173e:	d101      	bne.n	8001744 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	e0e9      	b.n	8001918 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001744:	4b76      	ldr	r3, [pc, #472]	; (8001920 <HAL_RCC_ClockConfig+0x1f0>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2207      	movs	r2, #7
 800174a:	4013      	ands	r3, r2
 800174c:	683a      	ldr	r2, [r7, #0]
 800174e:	429a      	cmp	r2, r3
 8001750:	d91e      	bls.n	8001790 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001752:	4b73      	ldr	r3, [pc, #460]	; (8001920 <HAL_RCC_ClockConfig+0x1f0>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	2207      	movs	r2, #7
 8001758:	4393      	bics	r3, r2
 800175a:	0019      	movs	r1, r3
 800175c:	4b70      	ldr	r3, [pc, #448]	; (8001920 <HAL_RCC_ClockConfig+0x1f0>)
 800175e:	683a      	ldr	r2, [r7, #0]
 8001760:	430a      	orrs	r2, r1
 8001762:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001764:	f7ff f9d6 	bl	8000b14 <HAL_GetTick>
 8001768:	0003      	movs	r3, r0
 800176a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800176c:	e009      	b.n	8001782 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800176e:	f7ff f9d1 	bl	8000b14 <HAL_GetTick>
 8001772:	0002      	movs	r2, r0
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	1ad3      	subs	r3, r2, r3
 8001778:	4a6a      	ldr	r2, [pc, #424]	; (8001924 <HAL_RCC_ClockConfig+0x1f4>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d901      	bls.n	8001782 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e0ca      	b.n	8001918 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001782:	4b67      	ldr	r3, [pc, #412]	; (8001920 <HAL_RCC_ClockConfig+0x1f0>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2207      	movs	r2, #7
 8001788:	4013      	ands	r3, r2
 800178a:	683a      	ldr	r2, [r7, #0]
 800178c:	429a      	cmp	r2, r3
 800178e:	d1ee      	bne.n	800176e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2202      	movs	r2, #2
 8001796:	4013      	ands	r3, r2
 8001798:	d015      	beq.n	80017c6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	2204      	movs	r2, #4
 80017a0:	4013      	ands	r3, r2
 80017a2:	d006      	beq.n	80017b2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80017a4:	4b60      	ldr	r3, [pc, #384]	; (8001928 <HAL_RCC_ClockConfig+0x1f8>)
 80017a6:	689a      	ldr	r2, [r3, #8]
 80017a8:	4b5f      	ldr	r3, [pc, #380]	; (8001928 <HAL_RCC_ClockConfig+0x1f8>)
 80017aa:	21e0      	movs	r1, #224	; 0xe0
 80017ac:	01c9      	lsls	r1, r1, #7
 80017ae:	430a      	orrs	r2, r1
 80017b0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017b2:	4b5d      	ldr	r3, [pc, #372]	; (8001928 <HAL_RCC_ClockConfig+0x1f8>)
 80017b4:	689b      	ldr	r3, [r3, #8]
 80017b6:	4a5d      	ldr	r2, [pc, #372]	; (800192c <HAL_RCC_ClockConfig+0x1fc>)
 80017b8:	4013      	ands	r3, r2
 80017ba:	0019      	movs	r1, r3
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	689a      	ldr	r2, [r3, #8]
 80017c0:	4b59      	ldr	r3, [pc, #356]	; (8001928 <HAL_RCC_ClockConfig+0x1f8>)
 80017c2:	430a      	orrs	r2, r1
 80017c4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	2201      	movs	r2, #1
 80017cc:	4013      	ands	r3, r2
 80017ce:	d057      	beq.n	8001880 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d107      	bne.n	80017e8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017d8:	4b53      	ldr	r3, [pc, #332]	; (8001928 <HAL_RCC_ClockConfig+0x1f8>)
 80017da:	681a      	ldr	r2, [r3, #0]
 80017dc:	2380      	movs	r3, #128	; 0x80
 80017de:	029b      	lsls	r3, r3, #10
 80017e0:	4013      	ands	r3, r2
 80017e2:	d12b      	bne.n	800183c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80017e4:	2301      	movs	r3, #1
 80017e6:	e097      	b.n	8001918 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	2b02      	cmp	r3, #2
 80017ee:	d107      	bne.n	8001800 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80017f0:	4b4d      	ldr	r3, [pc, #308]	; (8001928 <HAL_RCC_ClockConfig+0x1f8>)
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	2380      	movs	r3, #128	; 0x80
 80017f6:	049b      	lsls	r3, r3, #18
 80017f8:	4013      	ands	r3, r2
 80017fa:	d11f      	bne.n	800183c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80017fc:	2301      	movs	r3, #1
 80017fe:	e08b      	b.n	8001918 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	2b00      	cmp	r3, #0
 8001806:	d107      	bne.n	8001818 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001808:	4b47      	ldr	r3, [pc, #284]	; (8001928 <HAL_RCC_ClockConfig+0x1f8>)
 800180a:	681a      	ldr	r2, [r3, #0]
 800180c:	2380      	movs	r3, #128	; 0x80
 800180e:	00db      	lsls	r3, r3, #3
 8001810:	4013      	ands	r3, r2
 8001812:	d113      	bne.n	800183c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e07f      	b.n	8001918 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	2b03      	cmp	r3, #3
 800181e:	d106      	bne.n	800182e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001820:	4b41      	ldr	r3, [pc, #260]	; (8001928 <HAL_RCC_ClockConfig+0x1f8>)
 8001822:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001824:	2202      	movs	r2, #2
 8001826:	4013      	ands	r3, r2
 8001828:	d108      	bne.n	800183c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e074      	b.n	8001918 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800182e:	4b3e      	ldr	r3, [pc, #248]	; (8001928 <HAL_RCC_ClockConfig+0x1f8>)
 8001830:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001832:	2202      	movs	r2, #2
 8001834:	4013      	ands	r3, r2
 8001836:	d101      	bne.n	800183c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001838:	2301      	movs	r3, #1
 800183a:	e06d      	b.n	8001918 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800183c:	4b3a      	ldr	r3, [pc, #232]	; (8001928 <HAL_RCC_ClockConfig+0x1f8>)
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	2207      	movs	r2, #7
 8001842:	4393      	bics	r3, r2
 8001844:	0019      	movs	r1, r3
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	685a      	ldr	r2, [r3, #4]
 800184a:	4b37      	ldr	r3, [pc, #220]	; (8001928 <HAL_RCC_ClockConfig+0x1f8>)
 800184c:	430a      	orrs	r2, r1
 800184e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001850:	f7ff f960 	bl	8000b14 <HAL_GetTick>
 8001854:	0003      	movs	r3, r0
 8001856:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001858:	e009      	b.n	800186e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800185a:	f7ff f95b 	bl	8000b14 <HAL_GetTick>
 800185e:	0002      	movs	r2, r0
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	4a2f      	ldr	r2, [pc, #188]	; (8001924 <HAL_RCC_ClockConfig+0x1f4>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d901      	bls.n	800186e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e054      	b.n	8001918 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800186e:	4b2e      	ldr	r3, [pc, #184]	; (8001928 <HAL_RCC_ClockConfig+0x1f8>)
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	2238      	movs	r2, #56	; 0x38
 8001874:	401a      	ands	r2, r3
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	00db      	lsls	r3, r3, #3
 800187c:	429a      	cmp	r2, r3
 800187e:	d1ec      	bne.n	800185a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001880:	4b27      	ldr	r3, [pc, #156]	; (8001920 <HAL_RCC_ClockConfig+0x1f0>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2207      	movs	r2, #7
 8001886:	4013      	ands	r3, r2
 8001888:	683a      	ldr	r2, [r7, #0]
 800188a:	429a      	cmp	r2, r3
 800188c:	d21e      	bcs.n	80018cc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800188e:	4b24      	ldr	r3, [pc, #144]	; (8001920 <HAL_RCC_ClockConfig+0x1f0>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	2207      	movs	r2, #7
 8001894:	4393      	bics	r3, r2
 8001896:	0019      	movs	r1, r3
 8001898:	4b21      	ldr	r3, [pc, #132]	; (8001920 <HAL_RCC_ClockConfig+0x1f0>)
 800189a:	683a      	ldr	r2, [r7, #0]
 800189c:	430a      	orrs	r2, r1
 800189e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80018a0:	f7ff f938 	bl	8000b14 <HAL_GetTick>
 80018a4:	0003      	movs	r3, r0
 80018a6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018a8:	e009      	b.n	80018be <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018aa:	f7ff f933 	bl	8000b14 <HAL_GetTick>
 80018ae:	0002      	movs	r2, r0
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	1ad3      	subs	r3, r2, r3
 80018b4:	4a1b      	ldr	r2, [pc, #108]	; (8001924 <HAL_RCC_ClockConfig+0x1f4>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d901      	bls.n	80018be <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80018ba:	2303      	movs	r3, #3
 80018bc:	e02c      	b.n	8001918 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018be:	4b18      	ldr	r3, [pc, #96]	; (8001920 <HAL_RCC_ClockConfig+0x1f0>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	2207      	movs	r2, #7
 80018c4:	4013      	ands	r3, r2
 80018c6:	683a      	ldr	r2, [r7, #0]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d1ee      	bne.n	80018aa <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	2204      	movs	r2, #4
 80018d2:	4013      	ands	r3, r2
 80018d4:	d009      	beq.n	80018ea <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80018d6:	4b14      	ldr	r3, [pc, #80]	; (8001928 <HAL_RCC_ClockConfig+0x1f8>)
 80018d8:	689b      	ldr	r3, [r3, #8]
 80018da:	4a15      	ldr	r2, [pc, #84]	; (8001930 <HAL_RCC_ClockConfig+0x200>)
 80018dc:	4013      	ands	r3, r2
 80018de:	0019      	movs	r1, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	68da      	ldr	r2, [r3, #12]
 80018e4:	4b10      	ldr	r3, [pc, #64]	; (8001928 <HAL_RCC_ClockConfig+0x1f8>)
 80018e6:	430a      	orrs	r2, r1
 80018e8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80018ea:	f000 f829 	bl	8001940 <HAL_RCC_GetSysClockFreq>
 80018ee:	0001      	movs	r1, r0
 80018f0:	4b0d      	ldr	r3, [pc, #52]	; (8001928 <HAL_RCC_ClockConfig+0x1f8>)
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	0a1b      	lsrs	r3, r3, #8
 80018f6:	220f      	movs	r2, #15
 80018f8:	401a      	ands	r2, r3
 80018fa:	4b0e      	ldr	r3, [pc, #56]	; (8001934 <HAL_RCC_ClockConfig+0x204>)
 80018fc:	0092      	lsls	r2, r2, #2
 80018fe:	58d3      	ldr	r3, [r2, r3]
 8001900:	221f      	movs	r2, #31
 8001902:	4013      	ands	r3, r2
 8001904:	000a      	movs	r2, r1
 8001906:	40da      	lsrs	r2, r3
 8001908:	4b0b      	ldr	r3, [pc, #44]	; (8001938 <HAL_RCC_ClockConfig+0x208>)
 800190a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800190c:	4b0b      	ldr	r3, [pc, #44]	; (800193c <HAL_RCC_ClockConfig+0x20c>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	0018      	movs	r0, r3
 8001912:	f7ff f8a3 	bl	8000a5c <HAL_InitTick>
 8001916:	0003      	movs	r3, r0
}
 8001918:	0018      	movs	r0, r3
 800191a:	46bd      	mov	sp, r7
 800191c:	b004      	add	sp, #16
 800191e:	bd80      	pop	{r7, pc}
 8001920:	40022000 	.word	0x40022000
 8001924:	00001388 	.word	0x00001388
 8001928:	40021000 	.word	0x40021000
 800192c:	fffff0ff 	.word	0xfffff0ff
 8001930:	ffff8fff 	.word	0xffff8fff
 8001934:	08002c14 	.word	0x08002c14
 8001938:	20000000 	.word	0x20000000
 800193c:	20000004 	.word	0x20000004

08001940 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001946:	4b3c      	ldr	r3, [pc, #240]	; (8001a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001948:	689b      	ldr	r3, [r3, #8]
 800194a:	2238      	movs	r2, #56	; 0x38
 800194c:	4013      	ands	r3, r2
 800194e:	d10f      	bne.n	8001970 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001950:	4b39      	ldr	r3, [pc, #228]	; (8001a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	0adb      	lsrs	r3, r3, #11
 8001956:	2207      	movs	r2, #7
 8001958:	4013      	ands	r3, r2
 800195a:	2201      	movs	r2, #1
 800195c:	409a      	lsls	r2, r3
 800195e:	0013      	movs	r3, r2
 8001960:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001962:	6839      	ldr	r1, [r7, #0]
 8001964:	4835      	ldr	r0, [pc, #212]	; (8001a3c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001966:	f7fe fbcd 	bl	8000104 <__udivsi3>
 800196a:	0003      	movs	r3, r0
 800196c:	613b      	str	r3, [r7, #16]
 800196e:	e05d      	b.n	8001a2c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001970:	4b31      	ldr	r3, [pc, #196]	; (8001a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	2238      	movs	r2, #56	; 0x38
 8001976:	4013      	ands	r3, r2
 8001978:	2b08      	cmp	r3, #8
 800197a:	d102      	bne.n	8001982 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800197c:	4b30      	ldr	r3, [pc, #192]	; (8001a40 <HAL_RCC_GetSysClockFreq+0x100>)
 800197e:	613b      	str	r3, [r7, #16]
 8001980:	e054      	b.n	8001a2c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001982:	4b2d      	ldr	r3, [pc, #180]	; (8001a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	2238      	movs	r2, #56	; 0x38
 8001988:	4013      	ands	r3, r2
 800198a:	2b10      	cmp	r3, #16
 800198c:	d138      	bne.n	8001a00 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800198e:	4b2a      	ldr	r3, [pc, #168]	; (8001a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001990:	68db      	ldr	r3, [r3, #12]
 8001992:	2203      	movs	r2, #3
 8001994:	4013      	ands	r3, r2
 8001996:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001998:	4b27      	ldr	r3, [pc, #156]	; (8001a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 800199a:	68db      	ldr	r3, [r3, #12]
 800199c:	091b      	lsrs	r3, r3, #4
 800199e:	2207      	movs	r2, #7
 80019a0:	4013      	ands	r3, r2
 80019a2:	3301      	adds	r3, #1
 80019a4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2b03      	cmp	r3, #3
 80019aa:	d10d      	bne.n	80019c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80019ac:	68b9      	ldr	r1, [r7, #8]
 80019ae:	4824      	ldr	r0, [pc, #144]	; (8001a40 <HAL_RCC_GetSysClockFreq+0x100>)
 80019b0:	f7fe fba8 	bl	8000104 <__udivsi3>
 80019b4:	0003      	movs	r3, r0
 80019b6:	0019      	movs	r1, r3
 80019b8:	4b1f      	ldr	r3, [pc, #124]	; (8001a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	0a1b      	lsrs	r3, r3, #8
 80019be:	227f      	movs	r2, #127	; 0x7f
 80019c0:	4013      	ands	r3, r2
 80019c2:	434b      	muls	r3, r1
 80019c4:	617b      	str	r3, [r7, #20]
        break;
 80019c6:	e00d      	b.n	80019e4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80019c8:	68b9      	ldr	r1, [r7, #8]
 80019ca:	481c      	ldr	r0, [pc, #112]	; (8001a3c <HAL_RCC_GetSysClockFreq+0xfc>)
 80019cc:	f7fe fb9a 	bl	8000104 <__udivsi3>
 80019d0:	0003      	movs	r3, r0
 80019d2:	0019      	movs	r1, r3
 80019d4:	4b18      	ldr	r3, [pc, #96]	; (8001a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	0a1b      	lsrs	r3, r3, #8
 80019da:	227f      	movs	r2, #127	; 0x7f
 80019dc:	4013      	ands	r3, r2
 80019de:	434b      	muls	r3, r1
 80019e0:	617b      	str	r3, [r7, #20]
        break;
 80019e2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80019e4:	4b14      	ldr	r3, [pc, #80]	; (8001a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	0f5b      	lsrs	r3, r3, #29
 80019ea:	2207      	movs	r2, #7
 80019ec:	4013      	ands	r3, r2
 80019ee:	3301      	adds	r3, #1
 80019f0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80019f2:	6879      	ldr	r1, [r7, #4]
 80019f4:	6978      	ldr	r0, [r7, #20]
 80019f6:	f7fe fb85 	bl	8000104 <__udivsi3>
 80019fa:	0003      	movs	r3, r0
 80019fc:	613b      	str	r3, [r7, #16]
 80019fe:	e015      	b.n	8001a2c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001a00:	4b0d      	ldr	r3, [pc, #52]	; (8001a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	2238      	movs	r2, #56	; 0x38
 8001a06:	4013      	ands	r3, r2
 8001a08:	2b20      	cmp	r3, #32
 8001a0a:	d103      	bne.n	8001a14 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001a0c:	2380      	movs	r3, #128	; 0x80
 8001a0e:	021b      	lsls	r3, r3, #8
 8001a10:	613b      	str	r3, [r7, #16]
 8001a12:	e00b      	b.n	8001a2c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001a14:	4b08      	ldr	r3, [pc, #32]	; (8001a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	2238      	movs	r2, #56	; 0x38
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	2b18      	cmp	r3, #24
 8001a1e:	d103      	bne.n	8001a28 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001a20:	23fa      	movs	r3, #250	; 0xfa
 8001a22:	01db      	lsls	r3, r3, #7
 8001a24:	613b      	str	r3, [r7, #16]
 8001a26:	e001      	b.n	8001a2c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001a2c:	693b      	ldr	r3, [r7, #16]
}
 8001a2e:	0018      	movs	r0, r3
 8001a30:	46bd      	mov	sp, r7
 8001a32:	b006      	add	sp, #24
 8001a34:	bd80      	pop	{r7, pc}
 8001a36:	46c0      	nop			; (mov r8, r8)
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	00f42400 	.word	0x00f42400
 8001a40:	007a1200 	.word	0x007a1200

08001a44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a48:	4b02      	ldr	r3, [pc, #8]	; (8001a54 <HAL_RCC_GetHCLKFreq+0x10>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
}
 8001a4c:	0018      	movs	r0, r3
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	46c0      	nop			; (mov r8, r8)
 8001a54:	20000000 	.word	0x20000000

08001a58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a58:	b5b0      	push	{r4, r5, r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001a5c:	f7ff fff2 	bl	8001a44 <HAL_RCC_GetHCLKFreq>
 8001a60:	0004      	movs	r4, r0
 8001a62:	f7ff fb3f 	bl	80010e4 <LL_RCC_GetAPB1Prescaler>
 8001a66:	0003      	movs	r3, r0
 8001a68:	0b1a      	lsrs	r2, r3, #12
 8001a6a:	4b05      	ldr	r3, [pc, #20]	; (8001a80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001a6c:	0092      	lsls	r2, r2, #2
 8001a6e:	58d3      	ldr	r3, [r2, r3]
 8001a70:	221f      	movs	r2, #31
 8001a72:	4013      	ands	r3, r2
 8001a74:	40dc      	lsrs	r4, r3
 8001a76:	0023      	movs	r3, r4
}
 8001a78:	0018      	movs	r0, r3
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bdb0      	pop	{r4, r5, r7, pc}
 8001a7e:	46c0      	nop			; (mov r8, r8)
 8001a80:	08002c54 	.word	0x08002c54

08001a84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b086      	sub	sp, #24
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001a8c:	2313      	movs	r3, #19
 8001a8e:	18fb      	adds	r3, r7, r3
 8001a90:	2200      	movs	r2, #0
 8001a92:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001a94:	2312      	movs	r3, #18
 8001a96:	18fb      	adds	r3, r7, r3
 8001a98:	2200      	movs	r2, #0
 8001a9a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681a      	ldr	r2, [r3, #0]
 8001aa0:	2380      	movs	r3, #128	; 0x80
 8001aa2:	029b      	lsls	r3, r3, #10
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	d100      	bne.n	8001aaa <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001aa8:	e0a3      	b.n	8001bf2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001aaa:	2011      	movs	r0, #17
 8001aac:	183b      	adds	r3, r7, r0
 8001aae:	2200      	movs	r2, #0
 8001ab0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ab2:	4bc3      	ldr	r3, [pc, #780]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ab4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ab6:	2380      	movs	r3, #128	; 0x80
 8001ab8:	055b      	lsls	r3, r3, #21
 8001aba:	4013      	ands	r3, r2
 8001abc:	d110      	bne.n	8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001abe:	4bc0      	ldr	r3, [pc, #768]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ac0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ac2:	4bbf      	ldr	r3, [pc, #764]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ac4:	2180      	movs	r1, #128	; 0x80
 8001ac6:	0549      	lsls	r1, r1, #21
 8001ac8:	430a      	orrs	r2, r1
 8001aca:	63da      	str	r2, [r3, #60]	; 0x3c
 8001acc:	4bbc      	ldr	r3, [pc, #752]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ace:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001ad0:	2380      	movs	r3, #128	; 0x80
 8001ad2:	055b      	lsls	r3, r3, #21
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	60bb      	str	r3, [r7, #8]
 8001ad8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ada:	183b      	adds	r3, r7, r0
 8001adc:	2201      	movs	r2, #1
 8001ade:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ae0:	4bb8      	ldr	r3, [pc, #736]	; (8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001ae2:	681a      	ldr	r2, [r3, #0]
 8001ae4:	4bb7      	ldr	r3, [pc, #732]	; (8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001ae6:	2180      	movs	r1, #128	; 0x80
 8001ae8:	0049      	lsls	r1, r1, #1
 8001aea:	430a      	orrs	r2, r1
 8001aec:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001aee:	f7ff f811 	bl	8000b14 <HAL_GetTick>
 8001af2:	0003      	movs	r3, r0
 8001af4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001af6:	e00b      	b.n	8001b10 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001af8:	f7ff f80c 	bl	8000b14 <HAL_GetTick>
 8001afc:	0002      	movs	r2, r0
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	1ad3      	subs	r3, r2, r3
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d904      	bls.n	8001b10 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001b06:	2313      	movs	r3, #19
 8001b08:	18fb      	adds	r3, r7, r3
 8001b0a:	2203      	movs	r2, #3
 8001b0c:	701a      	strb	r2, [r3, #0]
        break;
 8001b0e:	e005      	b.n	8001b1c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001b10:	4bac      	ldr	r3, [pc, #688]	; (8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	2380      	movs	r3, #128	; 0x80
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	4013      	ands	r3, r2
 8001b1a:	d0ed      	beq.n	8001af8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001b1c:	2313      	movs	r3, #19
 8001b1e:	18fb      	adds	r3, r7, r3
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d154      	bne.n	8001bd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001b26:	4ba6      	ldr	r3, [pc, #664]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b28:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b2a:	23c0      	movs	r3, #192	; 0xc0
 8001b2c:	009b      	lsls	r3, r3, #2
 8001b2e:	4013      	ands	r3, r2
 8001b30:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d019      	beq.n	8001b6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3c:	697a      	ldr	r2, [r7, #20]
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d014      	beq.n	8001b6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001b42:	4b9f      	ldr	r3, [pc, #636]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b46:	4aa0      	ldr	r2, [pc, #640]	; (8001dc8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001b48:	4013      	ands	r3, r2
 8001b4a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001b4c:	4b9c      	ldr	r3, [pc, #624]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b4e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b50:	4b9b      	ldr	r3, [pc, #620]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b52:	2180      	movs	r1, #128	; 0x80
 8001b54:	0249      	lsls	r1, r1, #9
 8001b56:	430a      	orrs	r2, r1
 8001b58:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001b5a:	4b99      	ldr	r3, [pc, #612]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b5c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001b5e:	4b98      	ldr	r3, [pc, #608]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b60:	499a      	ldr	r1, [pc, #616]	; (8001dcc <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001b62:	400a      	ands	r2, r1
 8001b64:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001b66:	4b96      	ldr	r3, [pc, #600]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b68:	697a      	ldr	r2, [r7, #20]
 8001b6a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	2201      	movs	r2, #1
 8001b70:	4013      	ands	r3, r2
 8001b72:	d016      	beq.n	8001ba2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b74:	f7fe ffce 	bl	8000b14 <HAL_GetTick>
 8001b78:	0003      	movs	r3, r0
 8001b7a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b7c:	e00c      	b.n	8001b98 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b7e:	f7fe ffc9 	bl	8000b14 <HAL_GetTick>
 8001b82:	0002      	movs	r2, r0
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	4a91      	ldr	r2, [pc, #580]	; (8001dd0 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d904      	bls.n	8001b98 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001b8e:	2313      	movs	r3, #19
 8001b90:	18fb      	adds	r3, r7, r3
 8001b92:	2203      	movs	r2, #3
 8001b94:	701a      	strb	r2, [r3, #0]
            break;
 8001b96:	e004      	b.n	8001ba2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b98:	4b89      	ldr	r3, [pc, #548]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001b9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b9c:	2202      	movs	r2, #2
 8001b9e:	4013      	ands	r3, r2
 8001ba0:	d0ed      	beq.n	8001b7e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001ba2:	2313      	movs	r3, #19
 8001ba4:	18fb      	adds	r3, r7, r3
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d10a      	bne.n	8001bc2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001bac:	4b84      	ldr	r3, [pc, #528]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bb0:	4a85      	ldr	r2, [pc, #532]	; (8001dc8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	0019      	movs	r1, r3
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001bba:	4b81      	ldr	r3, [pc, #516]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	65da      	str	r2, [r3, #92]	; 0x5c
 8001bc0:	e00c      	b.n	8001bdc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001bc2:	2312      	movs	r3, #18
 8001bc4:	18fb      	adds	r3, r7, r3
 8001bc6:	2213      	movs	r2, #19
 8001bc8:	18ba      	adds	r2, r7, r2
 8001bca:	7812      	ldrb	r2, [r2, #0]
 8001bcc:	701a      	strb	r2, [r3, #0]
 8001bce:	e005      	b.n	8001bdc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001bd0:	2312      	movs	r3, #18
 8001bd2:	18fb      	adds	r3, r7, r3
 8001bd4:	2213      	movs	r2, #19
 8001bd6:	18ba      	adds	r2, r7, r2
 8001bd8:	7812      	ldrb	r2, [r2, #0]
 8001bda:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001bdc:	2311      	movs	r3, #17
 8001bde:	18fb      	adds	r3, r7, r3
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d105      	bne.n	8001bf2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001be6:	4b76      	ldr	r3, [pc, #472]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001be8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001bea:	4b75      	ldr	r3, [pc, #468]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bec:	4979      	ldr	r1, [pc, #484]	; (8001dd4 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001bee:	400a      	ands	r2, r1
 8001bf0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	2201      	movs	r2, #1
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	d009      	beq.n	8001c10 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001bfc:	4b70      	ldr	r3, [pc, #448]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bfe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c00:	2203      	movs	r2, #3
 8001c02:	4393      	bics	r3, r2
 8001c04:	0019      	movs	r1, r3
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	685a      	ldr	r2, [r3, #4]
 8001c0a:	4b6d      	ldr	r3, [pc, #436]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c0c:	430a      	orrs	r2, r1
 8001c0e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	2202      	movs	r2, #2
 8001c16:	4013      	ands	r3, r2
 8001c18:	d009      	beq.n	8001c2e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001c1a:	4b69      	ldr	r3, [pc, #420]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c1e:	220c      	movs	r2, #12
 8001c20:	4393      	bics	r3, r2
 8001c22:	0019      	movs	r1, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	689a      	ldr	r2, [r3, #8]
 8001c28:	4b65      	ldr	r3, [pc, #404]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c2a:	430a      	orrs	r2, r1
 8001c2c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2210      	movs	r2, #16
 8001c34:	4013      	ands	r3, r2
 8001c36:	d009      	beq.n	8001c4c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001c38:	4b61      	ldr	r3, [pc, #388]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c3c:	4a66      	ldr	r2, [pc, #408]	; (8001dd8 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8001c3e:	4013      	ands	r3, r2
 8001c40:	0019      	movs	r1, r3
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	68da      	ldr	r2, [r3, #12]
 8001c46:	4b5e      	ldr	r3, [pc, #376]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681a      	ldr	r2, [r3, #0]
 8001c50:	2380      	movs	r3, #128	; 0x80
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	4013      	ands	r3, r2
 8001c56:	d009      	beq.n	8001c6c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001c58:	4b59      	ldr	r3, [pc, #356]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c5c:	4a5f      	ldr	r2, [pc, #380]	; (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8001c5e:	4013      	ands	r3, r2
 8001c60:	0019      	movs	r1, r3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	699a      	ldr	r2, [r3, #24]
 8001c66:	4b56      	ldr	r3, [pc, #344]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c68:	430a      	orrs	r2, r1
 8001c6a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	2380      	movs	r3, #128	; 0x80
 8001c72:	00db      	lsls	r3, r3, #3
 8001c74:	4013      	ands	r3, r2
 8001c76:	d009      	beq.n	8001c8c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001c78:	4b51      	ldr	r3, [pc, #324]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c7c:	4a58      	ldr	r2, [pc, #352]	; (8001de0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001c7e:	4013      	ands	r3, r2
 8001c80:	0019      	movs	r1, r3
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	69da      	ldr	r2, [r3, #28]
 8001c86:	4b4e      	ldr	r3, [pc, #312]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c88:	430a      	orrs	r2, r1
 8001c8a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	2220      	movs	r2, #32
 8001c92:	4013      	ands	r3, r2
 8001c94:	d009      	beq.n	8001caa <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001c96:	4b4a      	ldr	r3, [pc, #296]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001c9a:	4a52      	ldr	r2, [pc, #328]	; (8001de4 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8001c9c:	4013      	ands	r3, r2
 8001c9e:	0019      	movs	r1, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	691a      	ldr	r2, [r3, #16]
 8001ca4:	4b46      	ldr	r3, [pc, #280]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ca6:	430a      	orrs	r2, r1
 8001ca8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681a      	ldr	r2, [r3, #0]
 8001cae:	2380      	movs	r3, #128	; 0x80
 8001cb0:	01db      	lsls	r3, r3, #7
 8001cb2:	4013      	ands	r3, r2
 8001cb4:	d015      	beq.n	8001ce2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001cb6:	4b42      	ldr	r3, [pc, #264]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	0899      	lsrs	r1, r3, #2
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6a1a      	ldr	r2, [r3, #32]
 8001cc2:	4b3f      	ldr	r3, [pc, #252]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cc4:	430a      	orrs	r2, r1
 8001cc6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6a1a      	ldr	r2, [r3, #32]
 8001ccc:	2380      	movs	r3, #128	; 0x80
 8001cce:	05db      	lsls	r3, r3, #23
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d106      	bne.n	8001ce2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001cd4:	4b3a      	ldr	r3, [pc, #232]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cd6:	68da      	ldr	r2, [r3, #12]
 8001cd8:	4b39      	ldr	r3, [pc, #228]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cda:	2180      	movs	r1, #128	; 0x80
 8001cdc:	0249      	lsls	r1, r1, #9
 8001cde:	430a      	orrs	r2, r1
 8001ce0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	2380      	movs	r3, #128	; 0x80
 8001ce8:	031b      	lsls	r3, r3, #12
 8001cea:	4013      	ands	r3, r2
 8001cec:	d009      	beq.n	8001d02 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001cee:	4b34      	ldr	r3, [pc, #208]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cf2:	2240      	movs	r2, #64	; 0x40
 8001cf4:	4393      	bics	r3, r2
 8001cf6:	0019      	movs	r1, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cfc:	4b30      	ldr	r3, [pc, #192]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cfe:	430a      	orrs	r2, r1
 8001d00:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	2380      	movs	r3, #128	; 0x80
 8001d08:	039b      	lsls	r3, r3, #14
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	d016      	beq.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001d0e:	4b2c      	ldr	r3, [pc, #176]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d12:	4a35      	ldr	r2, [pc, #212]	; (8001de8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8001d14:	4013      	ands	r3, r2
 8001d16:	0019      	movs	r1, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d1c:	4b28      	ldr	r3, [pc, #160]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d1e:	430a      	orrs	r2, r1
 8001d20:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001d26:	2380      	movs	r3, #128	; 0x80
 8001d28:	03db      	lsls	r3, r3, #15
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d106      	bne.n	8001d3c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001d2e:	4b24      	ldr	r3, [pc, #144]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d30:	68da      	ldr	r2, [r3, #12]
 8001d32:	4b23      	ldr	r3, [pc, #140]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d34:	2180      	movs	r1, #128	; 0x80
 8001d36:	0449      	lsls	r1, r1, #17
 8001d38:	430a      	orrs	r2, r1
 8001d3a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681a      	ldr	r2, [r3, #0]
 8001d40:	2380      	movs	r3, #128	; 0x80
 8001d42:	03db      	lsls	r3, r3, #15
 8001d44:	4013      	ands	r3, r2
 8001d46:	d016      	beq.n	8001d76 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001d48:	4b1d      	ldr	r3, [pc, #116]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d4c:	4a27      	ldr	r2, [pc, #156]	; (8001dec <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8001d4e:	4013      	ands	r3, r2
 8001d50:	0019      	movs	r1, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d56:	4b1a      	ldr	r3, [pc, #104]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d58:	430a      	orrs	r2, r1
 8001d5a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d60:	2380      	movs	r3, #128	; 0x80
 8001d62:	045b      	lsls	r3, r3, #17
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d106      	bne.n	8001d76 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001d68:	4b15      	ldr	r3, [pc, #84]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d6a:	68da      	ldr	r2, [r3, #12]
 8001d6c:	4b14      	ldr	r3, [pc, #80]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d6e:	2180      	movs	r1, #128	; 0x80
 8001d70:	0449      	lsls	r1, r1, #17
 8001d72:	430a      	orrs	r2, r1
 8001d74:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681a      	ldr	r2, [r3, #0]
 8001d7a:	2380      	movs	r3, #128	; 0x80
 8001d7c:	011b      	lsls	r3, r3, #4
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d016      	beq.n	8001db0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001d82:	4b0f      	ldr	r3, [pc, #60]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d86:	4a1a      	ldr	r2, [pc, #104]	; (8001df0 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8001d88:	4013      	ands	r3, r2
 8001d8a:	0019      	movs	r1, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	695a      	ldr	r2, [r3, #20]
 8001d90:	4b0b      	ldr	r3, [pc, #44]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d92:	430a      	orrs	r2, r1
 8001d94:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	695a      	ldr	r2, [r3, #20]
 8001d9a:	2380      	movs	r3, #128	; 0x80
 8001d9c:	01db      	lsls	r3, r3, #7
 8001d9e:	429a      	cmp	r2, r3
 8001da0:	d106      	bne.n	8001db0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001da2:	4b07      	ldr	r3, [pc, #28]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001da4:	68da      	ldr	r2, [r3, #12]
 8001da6:	4b06      	ldr	r3, [pc, #24]	; (8001dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001da8:	2180      	movs	r1, #128	; 0x80
 8001daa:	0249      	lsls	r1, r1, #9
 8001dac:	430a      	orrs	r2, r1
 8001dae:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001db0:	2312      	movs	r3, #18
 8001db2:	18fb      	adds	r3, r7, r3
 8001db4:	781b      	ldrb	r3, [r3, #0]
}
 8001db6:	0018      	movs	r0, r3
 8001db8:	46bd      	mov	sp, r7
 8001dba:	b006      	add	sp, #24
 8001dbc:	bd80      	pop	{r7, pc}
 8001dbe:	46c0      	nop			; (mov r8, r8)
 8001dc0:	40021000 	.word	0x40021000
 8001dc4:	40007000 	.word	0x40007000
 8001dc8:	fffffcff 	.word	0xfffffcff
 8001dcc:	fffeffff 	.word	0xfffeffff
 8001dd0:	00001388 	.word	0x00001388
 8001dd4:	efffffff 	.word	0xefffffff
 8001dd8:	fffff3ff 	.word	0xfffff3ff
 8001ddc:	fff3ffff 	.word	0xfff3ffff
 8001de0:	ffcfffff 	.word	0xffcfffff
 8001de4:	ffffcfff 	.word	0xffffcfff
 8001de8:	ffbfffff 	.word	0xffbfffff
 8001dec:	feffffff 	.word	0xfeffffff
 8001df0:	ffff3fff 	.word	0xffff3fff

08001df4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b082      	sub	sp, #8
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d101      	bne.n	8001e06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e02:	2301      	movs	r3, #1
 8001e04:	e046      	b.n	8001e94 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2284      	movs	r2, #132	; 0x84
 8001e0a:	589b      	ldr	r3, [r3, r2]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d107      	bne.n	8001e20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2280      	movs	r2, #128	; 0x80
 8001e14:	2100      	movs	r1, #0
 8001e16:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	0018      	movs	r0, r3
 8001e1c:	f7fe fd6e 	bl	80008fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	2284      	movs	r2, #132	; 0x84
 8001e24:	2124      	movs	r1, #36	; 0x24
 8001e26:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	681a      	ldr	r2, [r3, #0]
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2101      	movs	r1, #1
 8001e34:	438a      	bics	r2, r1
 8001e36:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	0018      	movs	r0, r3
 8001e3c:	f000 f8dc 	bl	8001ff8 <UART_SetConfig>
 8001e40:	0003      	movs	r3, r0
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d101      	bne.n	8001e4a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8001e46:	2301      	movs	r3, #1
 8001e48:	e024      	b.n	8001e94 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d003      	beq.n	8001e5a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	0018      	movs	r0, r3
 8001e56:	f000 fbab 	bl	80025b0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	685a      	ldr	r2, [r3, #4]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	490d      	ldr	r1, [pc, #52]	; (8001e9c <HAL_UART_Init+0xa8>)
 8001e66:	400a      	ands	r2, r1
 8001e68:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	689a      	ldr	r2, [r3, #8]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	212a      	movs	r1, #42	; 0x2a
 8001e76:	438a      	bics	r2, r1
 8001e78:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2101      	movs	r1, #1
 8001e86:	430a      	orrs	r2, r1
 8001e88:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	0018      	movs	r0, r3
 8001e8e:	f000 fc43 	bl	8002718 <UART_CheckIdleState>
 8001e92:	0003      	movs	r3, r0
}
 8001e94:	0018      	movs	r0, r3
 8001e96:	46bd      	mov	sp, r7
 8001e98:	b002      	add	sp, #8
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	ffffb7ff 	.word	0xffffb7ff

08001ea0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b08a      	sub	sp, #40	; 0x28
 8001ea4:	af02      	add	r7, sp, #8
 8001ea6:	60f8      	str	r0, [r7, #12]
 8001ea8:	60b9      	str	r1, [r7, #8]
 8001eaa:	603b      	str	r3, [r7, #0]
 8001eac:	1dbb      	adds	r3, r7, #6
 8001eae:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2284      	movs	r2, #132	; 0x84
 8001eb4:	589b      	ldr	r3, [r3, r2]
 8001eb6:	2b20      	cmp	r3, #32
 8001eb8:	d000      	beq.n	8001ebc <HAL_UART_Transmit+0x1c>
 8001eba:	e097      	b.n	8001fec <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d003      	beq.n	8001eca <HAL_UART_Transmit+0x2a>
 8001ec2:	1dbb      	adds	r3, r7, #6
 8001ec4:	881b      	ldrh	r3, [r3, #0]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d101      	bne.n	8001ece <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e08f      	b.n	8001fee <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	689a      	ldr	r2, [r3, #8]
 8001ed2:	2380      	movs	r3, #128	; 0x80
 8001ed4:	015b      	lsls	r3, r3, #5
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d109      	bne.n	8001eee <HAL_UART_Transmit+0x4e>
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	691b      	ldr	r3, [r3, #16]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d105      	bne.n	8001eee <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	d001      	beq.n	8001eee <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e07f      	b.n	8001fee <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	2280      	movs	r2, #128	; 0x80
 8001ef2:	5c9b      	ldrb	r3, [r3, r2]
 8001ef4:	2b01      	cmp	r3, #1
 8001ef6:	d101      	bne.n	8001efc <HAL_UART_Transmit+0x5c>
 8001ef8:	2302      	movs	r3, #2
 8001efa:	e078      	b.n	8001fee <HAL_UART_Transmit+0x14e>
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2280      	movs	r2, #128	; 0x80
 8001f00:	2101      	movs	r1, #1
 8001f02:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	228c      	movs	r2, #140	; 0x8c
 8001f08:	2100      	movs	r1, #0
 8001f0a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	2284      	movs	r2, #132	; 0x84
 8001f10:	2121      	movs	r1, #33	; 0x21
 8001f12:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f14:	f7fe fdfe 	bl	8000b14 <HAL_GetTick>
 8001f18:	0003      	movs	r3, r0
 8001f1a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	1dba      	adds	r2, r7, #6
 8001f20:	2154      	movs	r1, #84	; 0x54
 8001f22:	8812      	ldrh	r2, [r2, #0]
 8001f24:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	1dba      	adds	r2, r7, #6
 8001f2a:	2156      	movs	r1, #86	; 0x56
 8001f2c:	8812      	ldrh	r2, [r2, #0]
 8001f2e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	689a      	ldr	r2, [r3, #8]
 8001f34:	2380      	movs	r3, #128	; 0x80
 8001f36:	015b      	lsls	r3, r3, #5
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d108      	bne.n	8001f4e <HAL_UART_Transmit+0xae>
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	691b      	ldr	r3, [r3, #16]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d104      	bne.n	8001f4e <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 8001f44:	2300      	movs	r3, #0
 8001f46:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	61bb      	str	r3, [r7, #24]
 8001f4c:	e003      	b.n	8001f56 <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001f52:	2300      	movs	r3, #0
 8001f54:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2280      	movs	r2, #128	; 0x80
 8001f5a:	2100      	movs	r1, #0
 8001f5c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 8001f5e:	e02c      	b.n	8001fba <HAL_UART_Transmit+0x11a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001f60:	697a      	ldr	r2, [r7, #20]
 8001f62:	68f8      	ldr	r0, [r7, #12]
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	9300      	str	r3, [sp, #0]
 8001f68:	0013      	movs	r3, r2
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	2180      	movs	r1, #128	; 0x80
 8001f6e:	f000 fc1d 	bl	80027ac <UART_WaitOnFlagUntilTimeout>
 8001f72:	1e03      	subs	r3, r0, #0
 8001f74:	d001      	beq.n	8001f7a <HAL_UART_Transmit+0xda>
      {
        return HAL_TIMEOUT;
 8001f76:	2303      	movs	r3, #3
 8001f78:	e039      	b.n	8001fee <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d10b      	bne.n	8001f98 <HAL_UART_Transmit+0xf8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f80:	69bb      	ldr	r3, [r7, #24]
 8001f82:	881b      	ldrh	r3, [r3, #0]
 8001f84:	001a      	movs	r2, r3
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	05d2      	lsls	r2, r2, #23
 8001f8c:	0dd2      	lsrs	r2, r2, #23
 8001f8e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	3302      	adds	r3, #2
 8001f94:	61bb      	str	r3, [r7, #24]
 8001f96:	e007      	b.n	8001fa8 <HAL_UART_Transmit+0x108>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	781a      	ldrb	r2, [r3, #0]
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	2256      	movs	r2, #86	; 0x56
 8001fac:	5a9b      	ldrh	r3, [r3, r2]
 8001fae:	b29b      	uxth	r3, r3
 8001fb0:	3b01      	subs	r3, #1
 8001fb2:	b299      	uxth	r1, r3
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2256      	movs	r2, #86	; 0x56
 8001fb8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2256      	movs	r2, #86	; 0x56
 8001fbe:	5a9b      	ldrh	r3, [r3, r2]
 8001fc0:	b29b      	uxth	r3, r3
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d1cc      	bne.n	8001f60 <HAL_UART_Transmit+0xc0>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001fc6:	697a      	ldr	r2, [r7, #20]
 8001fc8:	68f8      	ldr	r0, [r7, #12]
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	9300      	str	r3, [sp, #0]
 8001fce:	0013      	movs	r3, r2
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	2140      	movs	r1, #64	; 0x40
 8001fd4:	f000 fbea 	bl	80027ac <UART_WaitOnFlagUntilTimeout>
 8001fd8:	1e03      	subs	r3, r0, #0
 8001fda:	d001      	beq.n	8001fe0 <HAL_UART_Transmit+0x140>
    {
      return HAL_TIMEOUT;
 8001fdc:	2303      	movs	r3, #3
 8001fde:	e006      	b.n	8001fee <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2284      	movs	r2, #132	; 0x84
 8001fe4:	2120      	movs	r1, #32
 8001fe6:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	e000      	b.n	8001fee <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 8001fec:	2302      	movs	r3, #2
  }
}
 8001fee:	0018      	movs	r0, r3
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	b008      	add	sp, #32
 8001ff4:	bd80      	pop	{r7, pc}
	...

08001ff8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ff8:	b5b0      	push	{r4, r5, r7, lr}
 8001ffa:	b090      	sub	sp, #64	; 0x40
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002000:	231a      	movs	r3, #26
 8002002:	2220      	movs	r2, #32
 8002004:	4694      	mov	ip, r2
 8002006:	44bc      	add	ip, r7
 8002008:	4463      	add	r3, ip
 800200a:	2200      	movs	r2, #0
 800200c:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800200e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002010:	689a      	ldr	r2, [r3, #8]
 8002012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002014:	691b      	ldr	r3, [r3, #16]
 8002016:	431a      	orrs	r2, r3
 8002018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800201a:	695b      	ldr	r3, [r3, #20]
 800201c:	431a      	orrs	r2, r3
 800201e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	4313      	orrs	r3, r2
 8002024:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4ab9      	ldr	r2, [pc, #740]	; (8002314 <UART_SetConfig+0x31c>)
 800202e:	4013      	ands	r3, r2
 8002030:	0019      	movs	r1, r3
 8002032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002034:	681a      	ldr	r2, [r3, #0]
 8002036:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002038:	430b      	orrs	r3, r1
 800203a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800203c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	685b      	ldr	r3, [r3, #4]
 8002042:	4ab5      	ldr	r2, [pc, #724]	; (8002318 <UART_SetConfig+0x320>)
 8002044:	4013      	ands	r3, r2
 8002046:	0018      	movs	r0, r3
 8002048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800204a:	68d9      	ldr	r1, [r3, #12]
 800204c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	0003      	movs	r3, r0
 8002052:	430b      	orrs	r3, r1
 8002054:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002058:	699b      	ldr	r3, [r3, #24]
 800205a:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800205c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4aae      	ldr	r2, [pc, #696]	; (800231c <UART_SetConfig+0x324>)
 8002062:	4293      	cmp	r3, r2
 8002064:	d004      	beq.n	8002070 <UART_SetConfig+0x78>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002068:	6a1b      	ldr	r3, [r3, #32]
 800206a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800206c:	4313      	orrs	r3, r2
 800206e:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	689b      	ldr	r3, [r3, #8]
 8002076:	4aaa      	ldr	r2, [pc, #680]	; (8002320 <UART_SetConfig+0x328>)
 8002078:	4013      	ands	r3, r2
 800207a:	0019      	movs	r1, r3
 800207c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002082:	430b      	orrs	r3, r1
 8002084:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800208c:	220f      	movs	r2, #15
 800208e:	4393      	bics	r3, r2
 8002090:	0018      	movs	r0, r3
 8002092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002094:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	0003      	movs	r3, r0
 800209c:	430b      	orrs	r3, r1
 800209e:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80020a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a9f      	ldr	r2, [pc, #636]	; (8002324 <UART_SetConfig+0x32c>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d136      	bne.n	8002118 <UART_SetConfig+0x120>
 80020aa:	4b9f      	ldr	r3, [pc, #636]	; (8002328 <UART_SetConfig+0x330>)
 80020ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ae:	2203      	movs	r2, #3
 80020b0:	4013      	ands	r3, r2
 80020b2:	2b03      	cmp	r3, #3
 80020b4:	d020      	beq.n	80020f8 <UART_SetConfig+0x100>
 80020b6:	d827      	bhi.n	8002108 <UART_SetConfig+0x110>
 80020b8:	2b02      	cmp	r3, #2
 80020ba:	d00d      	beq.n	80020d8 <UART_SetConfig+0xe0>
 80020bc:	d824      	bhi.n	8002108 <UART_SetConfig+0x110>
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d002      	beq.n	80020c8 <UART_SetConfig+0xd0>
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d010      	beq.n	80020e8 <UART_SetConfig+0xf0>
 80020c6:	e01f      	b.n	8002108 <UART_SetConfig+0x110>
 80020c8:	231b      	movs	r3, #27
 80020ca:	2220      	movs	r2, #32
 80020cc:	4694      	mov	ip, r2
 80020ce:	44bc      	add	ip, r7
 80020d0:	4463      	add	r3, ip
 80020d2:	2200      	movs	r2, #0
 80020d4:	701a      	strb	r2, [r3, #0]
 80020d6:	e0c5      	b.n	8002264 <UART_SetConfig+0x26c>
 80020d8:	231b      	movs	r3, #27
 80020da:	2220      	movs	r2, #32
 80020dc:	4694      	mov	ip, r2
 80020de:	44bc      	add	ip, r7
 80020e0:	4463      	add	r3, ip
 80020e2:	2202      	movs	r2, #2
 80020e4:	701a      	strb	r2, [r3, #0]
 80020e6:	e0bd      	b.n	8002264 <UART_SetConfig+0x26c>
 80020e8:	231b      	movs	r3, #27
 80020ea:	2220      	movs	r2, #32
 80020ec:	4694      	mov	ip, r2
 80020ee:	44bc      	add	ip, r7
 80020f0:	4463      	add	r3, ip
 80020f2:	2204      	movs	r2, #4
 80020f4:	701a      	strb	r2, [r3, #0]
 80020f6:	e0b5      	b.n	8002264 <UART_SetConfig+0x26c>
 80020f8:	231b      	movs	r3, #27
 80020fa:	2220      	movs	r2, #32
 80020fc:	4694      	mov	ip, r2
 80020fe:	44bc      	add	ip, r7
 8002100:	4463      	add	r3, ip
 8002102:	2208      	movs	r2, #8
 8002104:	701a      	strb	r2, [r3, #0]
 8002106:	e0ad      	b.n	8002264 <UART_SetConfig+0x26c>
 8002108:	231b      	movs	r3, #27
 800210a:	2220      	movs	r2, #32
 800210c:	4694      	mov	ip, r2
 800210e:	44bc      	add	ip, r7
 8002110:	4463      	add	r3, ip
 8002112:	2210      	movs	r2, #16
 8002114:	701a      	strb	r2, [r3, #0]
 8002116:	e0a5      	b.n	8002264 <UART_SetConfig+0x26c>
 8002118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4a83      	ldr	r2, [pc, #524]	; (800232c <UART_SetConfig+0x334>)
 800211e:	4293      	cmp	r3, r2
 8002120:	d136      	bne.n	8002190 <UART_SetConfig+0x198>
 8002122:	4b81      	ldr	r3, [pc, #516]	; (8002328 <UART_SetConfig+0x330>)
 8002124:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002126:	220c      	movs	r2, #12
 8002128:	4013      	ands	r3, r2
 800212a:	2b0c      	cmp	r3, #12
 800212c:	d020      	beq.n	8002170 <UART_SetConfig+0x178>
 800212e:	d827      	bhi.n	8002180 <UART_SetConfig+0x188>
 8002130:	2b08      	cmp	r3, #8
 8002132:	d00d      	beq.n	8002150 <UART_SetConfig+0x158>
 8002134:	d824      	bhi.n	8002180 <UART_SetConfig+0x188>
 8002136:	2b00      	cmp	r3, #0
 8002138:	d002      	beq.n	8002140 <UART_SetConfig+0x148>
 800213a:	2b04      	cmp	r3, #4
 800213c:	d010      	beq.n	8002160 <UART_SetConfig+0x168>
 800213e:	e01f      	b.n	8002180 <UART_SetConfig+0x188>
 8002140:	231b      	movs	r3, #27
 8002142:	2220      	movs	r2, #32
 8002144:	4694      	mov	ip, r2
 8002146:	44bc      	add	ip, r7
 8002148:	4463      	add	r3, ip
 800214a:	2200      	movs	r2, #0
 800214c:	701a      	strb	r2, [r3, #0]
 800214e:	e089      	b.n	8002264 <UART_SetConfig+0x26c>
 8002150:	231b      	movs	r3, #27
 8002152:	2220      	movs	r2, #32
 8002154:	4694      	mov	ip, r2
 8002156:	44bc      	add	ip, r7
 8002158:	4463      	add	r3, ip
 800215a:	2202      	movs	r2, #2
 800215c:	701a      	strb	r2, [r3, #0]
 800215e:	e081      	b.n	8002264 <UART_SetConfig+0x26c>
 8002160:	231b      	movs	r3, #27
 8002162:	2220      	movs	r2, #32
 8002164:	4694      	mov	ip, r2
 8002166:	44bc      	add	ip, r7
 8002168:	4463      	add	r3, ip
 800216a:	2204      	movs	r2, #4
 800216c:	701a      	strb	r2, [r3, #0]
 800216e:	e079      	b.n	8002264 <UART_SetConfig+0x26c>
 8002170:	231b      	movs	r3, #27
 8002172:	2220      	movs	r2, #32
 8002174:	4694      	mov	ip, r2
 8002176:	44bc      	add	ip, r7
 8002178:	4463      	add	r3, ip
 800217a:	2208      	movs	r2, #8
 800217c:	701a      	strb	r2, [r3, #0]
 800217e:	e071      	b.n	8002264 <UART_SetConfig+0x26c>
 8002180:	231b      	movs	r3, #27
 8002182:	2220      	movs	r2, #32
 8002184:	4694      	mov	ip, r2
 8002186:	44bc      	add	ip, r7
 8002188:	4463      	add	r3, ip
 800218a:	2210      	movs	r2, #16
 800218c:	701a      	strb	r2, [r3, #0]
 800218e:	e069      	b.n	8002264 <UART_SetConfig+0x26c>
 8002190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a66      	ldr	r2, [pc, #408]	; (8002330 <UART_SetConfig+0x338>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d107      	bne.n	80021aa <UART_SetConfig+0x1b2>
 800219a:	231b      	movs	r3, #27
 800219c:	2220      	movs	r2, #32
 800219e:	4694      	mov	ip, r2
 80021a0:	44bc      	add	ip, r7
 80021a2:	4463      	add	r3, ip
 80021a4:	2200      	movs	r2, #0
 80021a6:	701a      	strb	r2, [r3, #0]
 80021a8:	e05c      	b.n	8002264 <UART_SetConfig+0x26c>
 80021aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	4a61      	ldr	r2, [pc, #388]	; (8002334 <UART_SetConfig+0x33c>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d107      	bne.n	80021c4 <UART_SetConfig+0x1cc>
 80021b4:	231b      	movs	r3, #27
 80021b6:	2220      	movs	r2, #32
 80021b8:	4694      	mov	ip, r2
 80021ba:	44bc      	add	ip, r7
 80021bc:	4463      	add	r3, ip
 80021be:	2200      	movs	r2, #0
 80021c0:	701a      	strb	r2, [r3, #0]
 80021c2:	e04f      	b.n	8002264 <UART_SetConfig+0x26c>
 80021c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	4a54      	ldr	r2, [pc, #336]	; (800231c <UART_SetConfig+0x324>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d143      	bne.n	8002256 <UART_SetConfig+0x25e>
 80021ce:	4b56      	ldr	r3, [pc, #344]	; (8002328 <UART_SetConfig+0x330>)
 80021d0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80021d2:	23c0      	movs	r3, #192	; 0xc0
 80021d4:	011b      	lsls	r3, r3, #4
 80021d6:	4013      	ands	r3, r2
 80021d8:	22c0      	movs	r2, #192	; 0xc0
 80021da:	0112      	lsls	r2, r2, #4
 80021dc:	4293      	cmp	r3, r2
 80021de:	d02a      	beq.n	8002236 <UART_SetConfig+0x23e>
 80021e0:	22c0      	movs	r2, #192	; 0xc0
 80021e2:	0112      	lsls	r2, r2, #4
 80021e4:	4293      	cmp	r3, r2
 80021e6:	d82e      	bhi.n	8002246 <UART_SetConfig+0x24e>
 80021e8:	2280      	movs	r2, #128	; 0x80
 80021ea:	0112      	lsls	r2, r2, #4
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d012      	beq.n	8002216 <UART_SetConfig+0x21e>
 80021f0:	2280      	movs	r2, #128	; 0x80
 80021f2:	0112      	lsls	r2, r2, #4
 80021f4:	4293      	cmp	r3, r2
 80021f6:	d826      	bhi.n	8002246 <UART_SetConfig+0x24e>
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d004      	beq.n	8002206 <UART_SetConfig+0x20e>
 80021fc:	2280      	movs	r2, #128	; 0x80
 80021fe:	00d2      	lsls	r2, r2, #3
 8002200:	4293      	cmp	r3, r2
 8002202:	d010      	beq.n	8002226 <UART_SetConfig+0x22e>
 8002204:	e01f      	b.n	8002246 <UART_SetConfig+0x24e>
 8002206:	231b      	movs	r3, #27
 8002208:	2220      	movs	r2, #32
 800220a:	4694      	mov	ip, r2
 800220c:	44bc      	add	ip, r7
 800220e:	4463      	add	r3, ip
 8002210:	2200      	movs	r2, #0
 8002212:	701a      	strb	r2, [r3, #0]
 8002214:	e026      	b.n	8002264 <UART_SetConfig+0x26c>
 8002216:	231b      	movs	r3, #27
 8002218:	2220      	movs	r2, #32
 800221a:	4694      	mov	ip, r2
 800221c:	44bc      	add	ip, r7
 800221e:	4463      	add	r3, ip
 8002220:	2202      	movs	r2, #2
 8002222:	701a      	strb	r2, [r3, #0]
 8002224:	e01e      	b.n	8002264 <UART_SetConfig+0x26c>
 8002226:	231b      	movs	r3, #27
 8002228:	2220      	movs	r2, #32
 800222a:	4694      	mov	ip, r2
 800222c:	44bc      	add	ip, r7
 800222e:	4463      	add	r3, ip
 8002230:	2204      	movs	r2, #4
 8002232:	701a      	strb	r2, [r3, #0]
 8002234:	e016      	b.n	8002264 <UART_SetConfig+0x26c>
 8002236:	231b      	movs	r3, #27
 8002238:	2220      	movs	r2, #32
 800223a:	4694      	mov	ip, r2
 800223c:	44bc      	add	ip, r7
 800223e:	4463      	add	r3, ip
 8002240:	2208      	movs	r2, #8
 8002242:	701a      	strb	r2, [r3, #0]
 8002244:	e00e      	b.n	8002264 <UART_SetConfig+0x26c>
 8002246:	231b      	movs	r3, #27
 8002248:	2220      	movs	r2, #32
 800224a:	4694      	mov	ip, r2
 800224c:	44bc      	add	ip, r7
 800224e:	4463      	add	r3, ip
 8002250:	2210      	movs	r2, #16
 8002252:	701a      	strb	r2, [r3, #0]
 8002254:	e006      	b.n	8002264 <UART_SetConfig+0x26c>
 8002256:	231b      	movs	r3, #27
 8002258:	2220      	movs	r2, #32
 800225a:	4694      	mov	ip, r2
 800225c:	44bc      	add	ip, r7
 800225e:	4463      	add	r3, ip
 8002260:	2210      	movs	r2, #16
 8002262:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a2c      	ldr	r2, [pc, #176]	; (800231c <UART_SetConfig+0x324>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d000      	beq.n	8002270 <UART_SetConfig+0x278>
 800226e:	e0ad      	b.n	80023cc <UART_SetConfig+0x3d4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002270:	231b      	movs	r3, #27
 8002272:	2220      	movs	r2, #32
 8002274:	4694      	mov	ip, r2
 8002276:	44bc      	add	ip, r7
 8002278:	4463      	add	r3, ip
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	2b08      	cmp	r3, #8
 800227e:	d015      	beq.n	80022ac <UART_SetConfig+0x2b4>
 8002280:	dc18      	bgt.n	80022b4 <UART_SetConfig+0x2bc>
 8002282:	2b04      	cmp	r3, #4
 8002284:	d00d      	beq.n	80022a2 <UART_SetConfig+0x2aa>
 8002286:	dc15      	bgt.n	80022b4 <UART_SetConfig+0x2bc>
 8002288:	2b00      	cmp	r3, #0
 800228a:	d002      	beq.n	8002292 <UART_SetConfig+0x29a>
 800228c:	2b02      	cmp	r3, #2
 800228e:	d005      	beq.n	800229c <UART_SetConfig+0x2a4>
 8002290:	e010      	b.n	80022b4 <UART_SetConfig+0x2bc>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002292:	f7ff fbe1 	bl	8001a58 <HAL_RCC_GetPCLK1Freq>
 8002296:	0003      	movs	r3, r0
 8002298:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800229a:	e015      	b.n	80022c8 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800229c:	4b26      	ldr	r3, [pc, #152]	; (8002338 <UART_SetConfig+0x340>)
 800229e:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80022a0:	e012      	b.n	80022c8 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80022a2:	f7ff fb4d 	bl	8001940 <HAL_RCC_GetSysClockFreq>
 80022a6:	0003      	movs	r3, r0
 80022a8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80022aa:	e00d      	b.n	80022c8 <UART_SetConfig+0x2d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80022ac:	2380      	movs	r3, #128	; 0x80
 80022ae:	021b      	lsls	r3, r3, #8
 80022b0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80022b2:	e009      	b.n	80022c8 <UART_SetConfig+0x2d0>
      default:
        pclk = 0U;
 80022b4:	2300      	movs	r3, #0
 80022b6:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80022b8:	231a      	movs	r3, #26
 80022ba:	2220      	movs	r2, #32
 80022bc:	4694      	mov	ip, r2
 80022be:	44bc      	add	ip, r7
 80022c0:	4463      	add	r3, ip
 80022c2:	2201      	movs	r2, #1
 80022c4:	701a      	strb	r2, [r3, #0]
        break;
 80022c6:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80022c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d100      	bne.n	80022d0 <UART_SetConfig+0x2d8>
 80022ce:	e153      	b.n	8002578 <UART_SetConfig+0x580>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80022d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022d4:	4b19      	ldr	r3, [pc, #100]	; (800233c <UART_SetConfig+0x344>)
 80022d6:	0052      	lsls	r2, r2, #1
 80022d8:	5ad3      	ldrh	r3, [r2, r3]
 80022da:	0019      	movs	r1, r3
 80022dc:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80022de:	f7fd ff11 	bl	8000104 <__udivsi3>
 80022e2:	0003      	movs	r3, r0
 80022e4:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80022e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022e8:	685a      	ldr	r2, [r3, #4]
 80022ea:	0013      	movs	r3, r2
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	189b      	adds	r3, r3, r2
 80022f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d305      	bcc.n	8002302 <UART_SetConfig+0x30a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80022f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80022fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80022fe:	429a      	cmp	r2, r3
 8002300:	d91e      	bls.n	8002340 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8002302:	231a      	movs	r3, #26
 8002304:	2220      	movs	r2, #32
 8002306:	4694      	mov	ip, r2
 8002308:	44bc      	add	ip, r7
 800230a:	4463      	add	r3, ip
 800230c:	2201      	movs	r2, #1
 800230e:	701a      	strb	r2, [r3, #0]
 8002310:	e132      	b.n	8002578 <UART_SetConfig+0x580>
 8002312:	46c0      	nop			; (mov r8, r8)
 8002314:	cfff69f3 	.word	0xcfff69f3
 8002318:	ffffcfff 	.word	0xffffcfff
 800231c:	40008000 	.word	0x40008000
 8002320:	11fff4ff 	.word	0x11fff4ff
 8002324:	40013800 	.word	0x40013800
 8002328:	40021000 	.word	0x40021000
 800232c:	40004400 	.word	0x40004400
 8002330:	40004800 	.word	0x40004800
 8002334:	40004c00 	.word	0x40004c00
 8002338:	00f42400 	.word	0x00f42400
 800233c:	08002c74 	.word	0x08002c74
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002340:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002342:	61bb      	str	r3, [r7, #24]
 8002344:	2300      	movs	r3, #0
 8002346:	61fb      	str	r3, [r7, #28]
 8002348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800234a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800234c:	4b96      	ldr	r3, [pc, #600]	; (80025a8 <UART_SetConfig+0x5b0>)
 800234e:	0052      	lsls	r2, r2, #1
 8002350:	5ad3      	ldrh	r3, [r2, r3]
 8002352:	613b      	str	r3, [r7, #16]
 8002354:	2300      	movs	r3, #0
 8002356:	617b      	str	r3, [r7, #20]
 8002358:	693a      	ldr	r2, [r7, #16]
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	69b8      	ldr	r0, [r7, #24]
 800235e:	69f9      	ldr	r1, [r7, #28]
 8002360:	f7fe f846 	bl	80003f0 <__aeabi_uldivmod>
 8002364:	0002      	movs	r2, r0
 8002366:	000b      	movs	r3, r1
 8002368:	0e11      	lsrs	r1, r2, #24
 800236a:	021d      	lsls	r5, r3, #8
 800236c:	430d      	orrs	r5, r1
 800236e:	0214      	lsls	r4, r2, #8
 8002370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002372:	685b      	ldr	r3, [r3, #4]
 8002374:	085b      	lsrs	r3, r3, #1
 8002376:	60bb      	str	r3, [r7, #8]
 8002378:	2300      	movs	r3, #0
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	68b8      	ldr	r0, [r7, #8]
 800237e:	68f9      	ldr	r1, [r7, #12]
 8002380:	1900      	adds	r0, r0, r4
 8002382:	4169      	adcs	r1, r5
 8002384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	603b      	str	r3, [r7, #0]
 800238a:	2300      	movs	r3, #0
 800238c:	607b      	str	r3, [r7, #4]
 800238e:	683a      	ldr	r2, [r7, #0]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f7fe f82d 	bl	80003f0 <__aeabi_uldivmod>
 8002396:	0002      	movs	r2, r0
 8002398:	000b      	movs	r3, r1
 800239a:	0013      	movs	r3, r2
 800239c:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800239e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80023a0:	23c0      	movs	r3, #192	; 0xc0
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d309      	bcc.n	80023bc <UART_SetConfig+0x3c4>
 80023a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80023aa:	2380      	movs	r3, #128	; 0x80
 80023ac:	035b      	lsls	r3, r3, #13
 80023ae:	429a      	cmp	r2, r3
 80023b0:	d204      	bcs.n	80023bc <UART_SetConfig+0x3c4>
        {
          huart->Instance->BRR = usartdiv;
 80023b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80023b8:	60da      	str	r2, [r3, #12]
 80023ba:	e0dd      	b.n	8002578 <UART_SetConfig+0x580>
        }
        else
        {
          ret = HAL_ERROR;
 80023bc:	231a      	movs	r3, #26
 80023be:	2220      	movs	r2, #32
 80023c0:	4694      	mov	ip, r2
 80023c2:	44bc      	add	ip, r7
 80023c4:	4463      	add	r3, ip
 80023c6:	2201      	movs	r2, #1
 80023c8:	701a      	strb	r2, [r3, #0]
 80023ca:	e0d5      	b.n	8002578 <UART_SetConfig+0x580>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ce:	69da      	ldr	r2, [r3, #28]
 80023d0:	2380      	movs	r3, #128	; 0x80
 80023d2:	021b      	lsls	r3, r3, #8
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d000      	beq.n	80023da <UART_SetConfig+0x3e2>
 80023d8:	e073      	b.n	80024c2 <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 80023da:	231b      	movs	r3, #27
 80023dc:	2220      	movs	r2, #32
 80023de:	4694      	mov	ip, r2
 80023e0:	44bc      	add	ip, r7
 80023e2:	4463      	add	r3, ip
 80023e4:	781b      	ldrb	r3, [r3, #0]
 80023e6:	2b08      	cmp	r3, #8
 80023e8:	d015      	beq.n	8002416 <UART_SetConfig+0x41e>
 80023ea:	dc18      	bgt.n	800241e <UART_SetConfig+0x426>
 80023ec:	2b04      	cmp	r3, #4
 80023ee:	d00d      	beq.n	800240c <UART_SetConfig+0x414>
 80023f0:	dc15      	bgt.n	800241e <UART_SetConfig+0x426>
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d002      	beq.n	80023fc <UART_SetConfig+0x404>
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d005      	beq.n	8002406 <UART_SetConfig+0x40e>
 80023fa:	e010      	b.n	800241e <UART_SetConfig+0x426>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80023fc:	f7ff fb2c 	bl	8001a58 <HAL_RCC_GetPCLK1Freq>
 8002400:	0003      	movs	r3, r0
 8002402:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002404:	e015      	b.n	8002432 <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002406:	4b69      	ldr	r3, [pc, #420]	; (80025ac <UART_SetConfig+0x5b4>)
 8002408:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800240a:	e012      	b.n	8002432 <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800240c:	f7ff fa98 	bl	8001940 <HAL_RCC_GetSysClockFreq>
 8002410:	0003      	movs	r3, r0
 8002412:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002414:	e00d      	b.n	8002432 <UART_SetConfig+0x43a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002416:	2380      	movs	r3, #128	; 0x80
 8002418:	021b      	lsls	r3, r3, #8
 800241a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800241c:	e009      	b.n	8002432 <UART_SetConfig+0x43a>
      default:
        pclk = 0U;
 800241e:	2300      	movs	r3, #0
 8002420:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002422:	231a      	movs	r3, #26
 8002424:	2220      	movs	r2, #32
 8002426:	4694      	mov	ip, r2
 8002428:	44bc      	add	ip, r7
 800242a:	4463      	add	r3, ip
 800242c:	2201      	movs	r2, #1
 800242e:	701a      	strb	r2, [r3, #0]
        break;
 8002430:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002432:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002434:	2b00      	cmp	r3, #0
 8002436:	d100      	bne.n	800243a <UART_SetConfig+0x442>
 8002438:	e09e      	b.n	8002578 <UART_SetConfig+0x580>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800243a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800243c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800243e:	4b5a      	ldr	r3, [pc, #360]	; (80025a8 <UART_SetConfig+0x5b0>)
 8002440:	0052      	lsls	r2, r2, #1
 8002442:	5ad3      	ldrh	r3, [r2, r3]
 8002444:	0019      	movs	r1, r3
 8002446:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8002448:	f7fd fe5c 	bl	8000104 <__udivsi3>
 800244c:	0003      	movs	r3, r0
 800244e:	005a      	lsls	r2, r3, #1
 8002450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002452:	685b      	ldr	r3, [r3, #4]
 8002454:	085b      	lsrs	r3, r3, #1
 8002456:	18d2      	adds	r2, r2, r3
 8002458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	0019      	movs	r1, r3
 800245e:	0010      	movs	r0, r2
 8002460:	f7fd fe50 	bl	8000104 <__udivsi3>
 8002464:	0003      	movs	r3, r0
 8002466:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002468:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800246a:	2b0f      	cmp	r3, #15
 800246c:	d921      	bls.n	80024b2 <UART_SetConfig+0x4ba>
 800246e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002470:	2380      	movs	r3, #128	; 0x80
 8002472:	025b      	lsls	r3, r3, #9
 8002474:	429a      	cmp	r2, r3
 8002476:	d21c      	bcs.n	80024b2 <UART_SetConfig+0x4ba>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800247a:	b29a      	uxth	r2, r3
 800247c:	200e      	movs	r0, #14
 800247e:	2420      	movs	r4, #32
 8002480:	193b      	adds	r3, r7, r4
 8002482:	181b      	adds	r3, r3, r0
 8002484:	210f      	movs	r1, #15
 8002486:	438a      	bics	r2, r1
 8002488:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800248a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800248c:	085b      	lsrs	r3, r3, #1
 800248e:	b29b      	uxth	r3, r3
 8002490:	2207      	movs	r2, #7
 8002492:	4013      	ands	r3, r2
 8002494:	b299      	uxth	r1, r3
 8002496:	193b      	adds	r3, r7, r4
 8002498:	181b      	adds	r3, r3, r0
 800249a:	193a      	adds	r2, r7, r4
 800249c:	1812      	adds	r2, r2, r0
 800249e:	8812      	ldrh	r2, [r2, #0]
 80024a0:	430a      	orrs	r2, r1
 80024a2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80024a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	193a      	adds	r2, r7, r4
 80024aa:	1812      	adds	r2, r2, r0
 80024ac:	8812      	ldrh	r2, [r2, #0]
 80024ae:	60da      	str	r2, [r3, #12]
 80024b0:	e062      	b.n	8002578 <UART_SetConfig+0x580>
      }
      else
      {
        ret = HAL_ERROR;
 80024b2:	231a      	movs	r3, #26
 80024b4:	2220      	movs	r2, #32
 80024b6:	4694      	mov	ip, r2
 80024b8:	44bc      	add	ip, r7
 80024ba:	4463      	add	r3, ip
 80024bc:	2201      	movs	r2, #1
 80024be:	701a      	strb	r2, [r3, #0]
 80024c0:	e05a      	b.n	8002578 <UART_SetConfig+0x580>
      }
    }
  }
  else
  {
    switch (clocksource)
 80024c2:	231b      	movs	r3, #27
 80024c4:	2220      	movs	r2, #32
 80024c6:	4694      	mov	ip, r2
 80024c8:	44bc      	add	ip, r7
 80024ca:	4463      	add	r3, ip
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	2b08      	cmp	r3, #8
 80024d0:	d015      	beq.n	80024fe <UART_SetConfig+0x506>
 80024d2:	dc18      	bgt.n	8002506 <UART_SetConfig+0x50e>
 80024d4:	2b04      	cmp	r3, #4
 80024d6:	d00d      	beq.n	80024f4 <UART_SetConfig+0x4fc>
 80024d8:	dc15      	bgt.n	8002506 <UART_SetConfig+0x50e>
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d002      	beq.n	80024e4 <UART_SetConfig+0x4ec>
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d005      	beq.n	80024ee <UART_SetConfig+0x4f6>
 80024e2:	e010      	b.n	8002506 <UART_SetConfig+0x50e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80024e4:	f7ff fab8 	bl	8001a58 <HAL_RCC_GetPCLK1Freq>
 80024e8:	0003      	movs	r3, r0
 80024ea:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80024ec:	e015      	b.n	800251a <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80024ee:	4b2f      	ldr	r3, [pc, #188]	; (80025ac <UART_SetConfig+0x5b4>)
 80024f0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80024f2:	e012      	b.n	800251a <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80024f4:	f7ff fa24 	bl	8001940 <HAL_RCC_GetSysClockFreq>
 80024f8:	0003      	movs	r3, r0
 80024fa:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80024fc:	e00d      	b.n	800251a <UART_SetConfig+0x522>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80024fe:	2380      	movs	r3, #128	; 0x80
 8002500:	021b      	lsls	r3, r3, #8
 8002502:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002504:	e009      	b.n	800251a <UART_SetConfig+0x522>
      default:
        pclk = 0U;
 8002506:	2300      	movs	r3, #0
 8002508:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 800250a:	231a      	movs	r3, #26
 800250c:	2220      	movs	r2, #32
 800250e:	4694      	mov	ip, r2
 8002510:	44bc      	add	ip, r7
 8002512:	4463      	add	r3, ip
 8002514:	2201      	movs	r2, #1
 8002516:	701a      	strb	r2, [r3, #0]
        break;
 8002518:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800251a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800251c:	2b00      	cmp	r3, #0
 800251e:	d02b      	beq.n	8002578 <UART_SetConfig+0x580>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002522:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002524:	4b20      	ldr	r3, [pc, #128]	; (80025a8 <UART_SetConfig+0x5b0>)
 8002526:	0052      	lsls	r2, r2, #1
 8002528:	5ad3      	ldrh	r3, [r2, r3]
 800252a:	0019      	movs	r1, r3
 800252c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800252e:	f7fd fde9 	bl	8000104 <__udivsi3>
 8002532:	0003      	movs	r3, r0
 8002534:	001a      	movs	r2, r3
 8002536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002538:	685b      	ldr	r3, [r3, #4]
 800253a:	085b      	lsrs	r3, r3, #1
 800253c:	18d2      	adds	r2, r2, r3
 800253e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	0019      	movs	r1, r3
 8002544:	0010      	movs	r0, r2
 8002546:	f7fd fddd 	bl	8000104 <__udivsi3>
 800254a:	0003      	movs	r3, r0
 800254c:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800254e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002550:	2b0f      	cmp	r3, #15
 8002552:	d90a      	bls.n	800256a <UART_SetConfig+0x572>
 8002554:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002556:	2380      	movs	r3, #128	; 0x80
 8002558:	025b      	lsls	r3, r3, #9
 800255a:	429a      	cmp	r2, r3
 800255c:	d205      	bcs.n	800256a <UART_SetConfig+0x572>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800255e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002560:	b29a      	uxth	r2, r3
 8002562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	60da      	str	r2, [r3, #12]
 8002568:	e006      	b.n	8002578 <UART_SetConfig+0x580>
      }
      else
      {
        ret = HAL_ERROR;
 800256a:	231a      	movs	r3, #26
 800256c:	2220      	movs	r2, #32
 800256e:	4694      	mov	ip, r2
 8002570:	44bc      	add	ip, r7
 8002572:	4463      	add	r3, ip
 8002574:	2201      	movs	r2, #1
 8002576:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800257a:	226a      	movs	r2, #106	; 0x6a
 800257c:	2101      	movs	r1, #1
 800257e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8002580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002582:	2268      	movs	r2, #104	; 0x68
 8002584:	2101      	movs	r1, #1
 8002586:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800258a:	2200      	movs	r2, #0
 800258c:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 800258e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002590:	2200      	movs	r2, #0
 8002592:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8002594:	231a      	movs	r3, #26
 8002596:	2220      	movs	r2, #32
 8002598:	4694      	mov	ip, r2
 800259a:	44bc      	add	ip, r7
 800259c:	4463      	add	r3, ip
 800259e:	781b      	ldrb	r3, [r3, #0]
}
 80025a0:	0018      	movs	r0, r3
 80025a2:	46bd      	mov	sp, r7
 80025a4:	b010      	add	sp, #64	; 0x40
 80025a6:	bdb0      	pop	{r4, r5, r7, pc}
 80025a8:	08002c74 	.word	0x08002c74
 80025ac:	00f42400 	.word	0x00f42400

080025b0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025bc:	2201      	movs	r2, #1
 80025be:	4013      	ands	r3, r2
 80025c0:	d00b      	beq.n	80025da <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	4a4a      	ldr	r2, [pc, #296]	; (80026f4 <UART_AdvFeatureConfig+0x144>)
 80025ca:	4013      	ands	r3, r2
 80025cc:	0019      	movs	r1, r3
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	430a      	orrs	r2, r1
 80025d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025de:	2202      	movs	r2, #2
 80025e0:	4013      	ands	r3, r2
 80025e2:	d00b      	beq.n	80025fc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	4a43      	ldr	r2, [pc, #268]	; (80026f8 <UART_AdvFeatureConfig+0x148>)
 80025ec:	4013      	ands	r3, r2
 80025ee:	0019      	movs	r1, r3
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	430a      	orrs	r2, r1
 80025fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002600:	2204      	movs	r2, #4
 8002602:	4013      	ands	r3, r2
 8002604:	d00b      	beq.n	800261e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	4a3b      	ldr	r2, [pc, #236]	; (80026fc <UART_AdvFeatureConfig+0x14c>)
 800260e:	4013      	ands	r3, r2
 8002610:	0019      	movs	r1, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	430a      	orrs	r2, r1
 800261c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002622:	2208      	movs	r2, #8
 8002624:	4013      	ands	r3, r2
 8002626:	d00b      	beq.n	8002640 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	685b      	ldr	r3, [r3, #4]
 800262e:	4a34      	ldr	r2, [pc, #208]	; (8002700 <UART_AdvFeatureConfig+0x150>)
 8002630:	4013      	ands	r3, r2
 8002632:	0019      	movs	r1, r3
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	430a      	orrs	r2, r1
 800263e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002644:	2210      	movs	r2, #16
 8002646:	4013      	ands	r3, r2
 8002648:	d00b      	beq.n	8002662 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	4a2c      	ldr	r2, [pc, #176]	; (8002704 <UART_AdvFeatureConfig+0x154>)
 8002652:	4013      	ands	r3, r2
 8002654:	0019      	movs	r1, r3
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	430a      	orrs	r2, r1
 8002660:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002666:	2220      	movs	r2, #32
 8002668:	4013      	ands	r3, r2
 800266a:	d00b      	beq.n	8002684 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	4a25      	ldr	r2, [pc, #148]	; (8002708 <UART_AdvFeatureConfig+0x158>)
 8002674:	4013      	ands	r3, r2
 8002676:	0019      	movs	r1, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	430a      	orrs	r2, r1
 8002682:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002688:	2240      	movs	r2, #64	; 0x40
 800268a:	4013      	ands	r3, r2
 800268c:	d01d      	beq.n	80026ca <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	4a1d      	ldr	r2, [pc, #116]	; (800270c <UART_AdvFeatureConfig+0x15c>)
 8002696:	4013      	ands	r3, r2
 8002698:	0019      	movs	r1, r3
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	430a      	orrs	r2, r1
 80026a4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80026aa:	2380      	movs	r3, #128	; 0x80
 80026ac:	035b      	lsls	r3, r3, #13
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d10b      	bne.n	80026ca <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	685b      	ldr	r3, [r3, #4]
 80026b8:	4a15      	ldr	r2, [pc, #84]	; (8002710 <UART_AdvFeatureConfig+0x160>)
 80026ba:	4013      	ands	r3, r2
 80026bc:	0019      	movs	r1, r3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	430a      	orrs	r2, r1
 80026c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ce:	2280      	movs	r2, #128	; 0x80
 80026d0:	4013      	ands	r3, r2
 80026d2:	d00b      	beq.n	80026ec <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	4a0e      	ldr	r2, [pc, #56]	; (8002714 <UART_AdvFeatureConfig+0x164>)
 80026dc:	4013      	ands	r3, r2
 80026de:	0019      	movs	r1, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	430a      	orrs	r2, r1
 80026ea:	605a      	str	r2, [r3, #4]
  }
}
 80026ec:	46c0      	nop			; (mov r8, r8)
 80026ee:	46bd      	mov	sp, r7
 80026f0:	b002      	add	sp, #8
 80026f2:	bd80      	pop	{r7, pc}
 80026f4:	fffdffff 	.word	0xfffdffff
 80026f8:	fffeffff 	.word	0xfffeffff
 80026fc:	fffbffff 	.word	0xfffbffff
 8002700:	ffff7fff 	.word	0xffff7fff
 8002704:	ffffefff 	.word	0xffffefff
 8002708:	ffffdfff 	.word	0xffffdfff
 800270c:	ffefffff 	.word	0xffefffff
 8002710:	ff9fffff 	.word	0xff9fffff
 8002714:	fff7ffff 	.word	0xfff7ffff

08002718 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b086      	sub	sp, #24
 800271c:	af02      	add	r7, sp, #8
 800271e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	228c      	movs	r2, #140	; 0x8c
 8002724:	2100      	movs	r1, #0
 8002726:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002728:	f7fe f9f4 	bl	8000b14 <HAL_GetTick>
 800272c:	0003      	movs	r3, r0
 800272e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	2208      	movs	r2, #8
 8002738:	4013      	ands	r3, r2
 800273a:	2b08      	cmp	r3, #8
 800273c:	d10c      	bne.n	8002758 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2280      	movs	r2, #128	; 0x80
 8002742:	0391      	lsls	r1, r2, #14
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	4a18      	ldr	r2, [pc, #96]	; (80027a8 <UART_CheckIdleState+0x90>)
 8002748:	9200      	str	r2, [sp, #0]
 800274a:	2200      	movs	r2, #0
 800274c:	f000 f82e 	bl	80027ac <UART_WaitOnFlagUntilTimeout>
 8002750:	1e03      	subs	r3, r0, #0
 8002752:	d001      	beq.n	8002758 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002754:	2303      	movs	r3, #3
 8002756:	e023      	b.n	80027a0 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	2204      	movs	r2, #4
 8002760:	4013      	ands	r3, r2
 8002762:	2b04      	cmp	r3, #4
 8002764:	d10c      	bne.n	8002780 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2280      	movs	r2, #128	; 0x80
 800276a:	03d1      	lsls	r1, r2, #15
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	4a0e      	ldr	r2, [pc, #56]	; (80027a8 <UART_CheckIdleState+0x90>)
 8002770:	9200      	str	r2, [sp, #0]
 8002772:	2200      	movs	r2, #0
 8002774:	f000 f81a 	bl	80027ac <UART_WaitOnFlagUntilTimeout>
 8002778:	1e03      	subs	r3, r0, #0
 800277a:	d001      	beq.n	8002780 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800277c:	2303      	movs	r3, #3
 800277e:	e00f      	b.n	80027a0 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2284      	movs	r2, #132	; 0x84
 8002784:	2120      	movs	r1, #32
 8002786:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2288      	movs	r2, #136	; 0x88
 800278c:	2120      	movs	r1, #32
 800278e:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2280      	movs	r2, #128	; 0x80
 800279a:	2100      	movs	r1, #0
 800279c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	0018      	movs	r0, r3
 80027a2:	46bd      	mov	sp, r7
 80027a4:	b004      	add	sp, #16
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	01ffffff 	.word	0x01ffffff

080027ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b094      	sub	sp, #80	; 0x50
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	60b9      	str	r1, [r7, #8]
 80027b6:	603b      	str	r3, [r7, #0]
 80027b8:	1dfb      	adds	r3, r7, #7
 80027ba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80027bc:	e0a7      	b.n	800290e <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027be:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80027c0:	3301      	adds	r3, #1
 80027c2:	d100      	bne.n	80027c6 <UART_WaitOnFlagUntilTimeout+0x1a>
 80027c4:	e0a3      	b.n	800290e <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027c6:	f7fe f9a5 	bl	8000b14 <HAL_GetTick>
 80027ca:	0002      	movs	r2, r0
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	1ad3      	subs	r3, r2, r3
 80027d0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d302      	bcc.n	80027dc <UART_WaitOnFlagUntilTimeout+0x30>
 80027d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d13f      	bne.n	800285c <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027dc:	f3ef 8310 	mrs	r3, PRIMASK
 80027e0:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80027e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80027e4:	647b      	str	r3, [r7, #68]	; 0x44
 80027e6:	2301      	movs	r3, #1
 80027e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80027ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80027ec:	f383 8810 	msr	PRIMASK, r3
}
 80027f0:	46c0      	nop			; (mov r8, r8)
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	494e      	ldr	r1, [pc, #312]	; (8002938 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80027fe:	400a      	ands	r2, r1
 8002800:	601a      	str	r2, [r3, #0]
 8002802:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002804:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002808:	f383 8810 	msr	PRIMASK, r3
}
 800280c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800280e:	f3ef 8310 	mrs	r3, PRIMASK
 8002812:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002814:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002816:	643b      	str	r3, [r7, #64]	; 0x40
 8002818:	2301      	movs	r3, #1
 800281a:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800281c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800281e:	f383 8810 	msr	PRIMASK, r3
}
 8002822:	46c0      	nop			; (mov r8, r8)
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	689a      	ldr	r2, [r3, #8]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	2101      	movs	r1, #1
 8002830:	438a      	bics	r2, r1
 8002832:	609a      	str	r2, [r3, #8]
 8002834:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002836:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002838:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800283a:	f383 8810 	msr	PRIMASK, r3
}
 800283e:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2284      	movs	r2, #132	; 0x84
 8002844:	2120      	movs	r1, #32
 8002846:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	2288      	movs	r2, #136	; 0x88
 800284c:	2120      	movs	r1, #32
 800284e:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	2280      	movs	r2, #128	; 0x80
 8002854:	2100      	movs	r1, #0
 8002856:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e069      	b.n	8002930 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2204      	movs	r2, #4
 8002864:	4013      	ands	r3, r2
 8002866:	d052      	beq.n	800290e <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	69da      	ldr	r2, [r3, #28]
 800286e:	2380      	movs	r3, #128	; 0x80
 8002870:	011b      	lsls	r3, r3, #4
 8002872:	401a      	ands	r2, r3
 8002874:	2380      	movs	r3, #128	; 0x80
 8002876:	011b      	lsls	r3, r3, #4
 8002878:	429a      	cmp	r2, r3
 800287a:	d148      	bne.n	800290e <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	2280      	movs	r2, #128	; 0x80
 8002882:	0112      	lsls	r2, r2, #4
 8002884:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002886:	f3ef 8310 	mrs	r3, PRIMASK
 800288a:	613b      	str	r3, [r7, #16]
  return(result);
 800288c:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800288e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002890:	2301      	movs	r3, #1
 8002892:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	f383 8810 	msr	PRIMASK, r3
}
 800289a:	46c0      	nop			; (mov r8, r8)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4924      	ldr	r1, [pc, #144]	; (8002938 <UART_WaitOnFlagUntilTimeout+0x18c>)
 80028a8:	400a      	ands	r2, r1
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80028ae:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028b0:	69bb      	ldr	r3, [r7, #24]
 80028b2:	f383 8810 	msr	PRIMASK, r3
}
 80028b6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028b8:	f3ef 8310 	mrs	r3, PRIMASK
 80028bc:	61fb      	str	r3, [r7, #28]
  return(result);
 80028be:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028c0:	64bb      	str	r3, [r7, #72]	; 0x48
 80028c2:	2301      	movs	r3, #1
 80028c4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028c6:	6a3b      	ldr	r3, [r7, #32]
 80028c8:	f383 8810 	msr	PRIMASK, r3
}
 80028cc:	46c0      	nop			; (mov r8, r8)
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	689a      	ldr	r2, [r3, #8]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2101      	movs	r1, #1
 80028da:	438a      	bics	r2, r1
 80028dc:	609a      	str	r2, [r3, #8]
 80028de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80028e0:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e4:	f383 8810 	msr	PRIMASK, r3
}
 80028e8:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2284      	movs	r2, #132	; 0x84
 80028ee:	2120      	movs	r1, #32
 80028f0:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2288      	movs	r2, #136	; 0x88
 80028f6:	2120      	movs	r1, #32
 80028f8:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	228c      	movs	r2, #140	; 0x8c
 80028fe:	2120      	movs	r1, #32
 8002900:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2280      	movs	r2, #128	; 0x80
 8002906:	2100      	movs	r1, #0
 8002908:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e010      	b.n	8002930 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	69db      	ldr	r3, [r3, #28]
 8002914:	68ba      	ldr	r2, [r7, #8]
 8002916:	4013      	ands	r3, r2
 8002918:	68ba      	ldr	r2, [r7, #8]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	425a      	negs	r2, r3
 800291e:	4153      	adcs	r3, r2
 8002920:	b2db      	uxtb	r3, r3
 8002922:	001a      	movs	r2, r3
 8002924:	1dfb      	adds	r3, r7, #7
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	429a      	cmp	r2, r3
 800292a:	d100      	bne.n	800292e <UART_WaitOnFlagUntilTimeout+0x182>
 800292c:	e747      	b.n	80027be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800292e:	2300      	movs	r3, #0
}
 8002930:	0018      	movs	r0, r3
 8002932:	46bd      	mov	sp, r7
 8002934:	b014      	add	sp, #80	; 0x50
 8002936:	bd80      	pop	{r7, pc}
 8002938:	fffffe5f 	.word	0xfffffe5f

0800293c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2280      	movs	r2, #128	; 0x80
 8002948:	5c9b      	ldrb	r3, [r3, r2]
 800294a:	2b01      	cmp	r3, #1
 800294c:	d101      	bne.n	8002952 <HAL_UARTEx_DisableFifoMode+0x16>
 800294e:	2302      	movs	r3, #2
 8002950:	e027      	b.n	80029a2 <HAL_UARTEx_DisableFifoMode+0x66>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2280      	movs	r2, #128	; 0x80
 8002956:	2101      	movs	r1, #1
 8002958:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2284      	movs	r2, #132	; 0x84
 800295e:	2124      	movs	r1, #36	; 0x24
 8002960:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	681a      	ldr	r2, [r3, #0]
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2101      	movs	r1, #1
 8002976:	438a      	bics	r2, r1
 8002978:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	4a0b      	ldr	r2, [pc, #44]	; (80029ac <HAL_UARTEx_DisableFifoMode+0x70>)
 800297e:	4013      	ands	r3, r2
 8002980:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	68fa      	ldr	r2, [r7, #12]
 800298e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2284      	movs	r2, #132	; 0x84
 8002994:	2120      	movs	r1, #32
 8002996:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	2280      	movs	r2, #128	; 0x80
 800299c:	2100      	movs	r1, #0
 800299e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	0018      	movs	r0, r3
 80029a4:	46bd      	mov	sp, r7
 80029a6:	b004      	add	sp, #16
 80029a8:	bd80      	pop	{r7, pc}
 80029aa:	46c0      	nop			; (mov r8, r8)
 80029ac:	dfffffff 	.word	0xdfffffff

080029b0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b084      	sub	sp, #16
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
 80029b8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	2280      	movs	r2, #128	; 0x80
 80029be:	5c9b      	ldrb	r3, [r3, r2]
 80029c0:	2b01      	cmp	r3, #1
 80029c2:	d101      	bne.n	80029c8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80029c4:	2302      	movs	r3, #2
 80029c6:	e02e      	b.n	8002a26 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	2280      	movs	r2, #128	; 0x80
 80029cc:	2101      	movs	r1, #1
 80029ce:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2284      	movs	r2, #132	; 0x84
 80029d4:	2124      	movs	r1, #36	; 0x24
 80029d6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2101      	movs	r1, #1
 80029ec:	438a      	bics	r2, r1
 80029ee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	00db      	lsls	r3, r3, #3
 80029f8:	08d9      	lsrs	r1, r3, #3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	683a      	ldr	r2, [r7, #0]
 8002a00:	430a      	orrs	r2, r1
 8002a02:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	0018      	movs	r0, r3
 8002a08:	f000 f854 	bl	8002ab4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	68fa      	ldr	r2, [r7, #12]
 8002a12:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	2284      	movs	r2, #132	; 0x84
 8002a18:	2120      	movs	r1, #32
 8002a1a:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2280      	movs	r2, #128	; 0x80
 8002a20:	2100      	movs	r1, #0
 8002a22:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a24:	2300      	movs	r3, #0
}
 8002a26:	0018      	movs	r0, r3
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	b004      	add	sp, #16
 8002a2c:	bd80      	pop	{r7, pc}
	...

08002a30 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b084      	sub	sp, #16
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2280      	movs	r2, #128	; 0x80
 8002a3e:	5c9b      	ldrb	r3, [r3, r2]
 8002a40:	2b01      	cmp	r3, #1
 8002a42:	d101      	bne.n	8002a48 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002a44:	2302      	movs	r3, #2
 8002a46:	e02f      	b.n	8002aa8 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2280      	movs	r2, #128	; 0x80
 8002a4c:	2101      	movs	r1, #1
 8002a4e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2284      	movs	r2, #132	; 0x84
 8002a54:	2124      	movs	r1, #36	; 0x24
 8002a56:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	2101      	movs	r1, #1
 8002a6c:	438a      	bics	r2, r1
 8002a6e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	4a0e      	ldr	r2, [pc, #56]	; (8002ab0 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8002a78:	4013      	ands	r3, r2
 8002a7a:	0019      	movs	r1, r3
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	683a      	ldr	r2, [r7, #0]
 8002a82:	430a      	orrs	r2, r1
 8002a84:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	0018      	movs	r0, r3
 8002a8a:	f000 f813 	bl	8002ab4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	68fa      	ldr	r2, [r7, #12]
 8002a94:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2284      	movs	r2, #132	; 0x84
 8002a9a:	2120      	movs	r1, #32
 8002a9c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2280      	movs	r2, #128	; 0x80
 8002aa2:	2100      	movs	r1, #0
 8002aa4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	0018      	movs	r0, r3
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	b004      	add	sp, #16
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	f1ffffff 	.word	0xf1ffffff

08002ab4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002ab4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d108      	bne.n	8002ad6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	226a      	movs	r2, #106	; 0x6a
 8002ac8:	2101      	movs	r1, #1
 8002aca:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2268      	movs	r2, #104	; 0x68
 8002ad0:	2101      	movs	r1, #1
 8002ad2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002ad4:	e043      	b.n	8002b5e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002ad6:	260f      	movs	r6, #15
 8002ad8:	19bb      	adds	r3, r7, r6
 8002ada:	2208      	movs	r2, #8
 8002adc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002ade:	200e      	movs	r0, #14
 8002ae0:	183b      	adds	r3, r7, r0
 8002ae2:	2208      	movs	r2, #8
 8002ae4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	0e5b      	lsrs	r3, r3, #25
 8002aee:	b2da      	uxtb	r2, r3
 8002af0:	240d      	movs	r4, #13
 8002af2:	193b      	adds	r3, r7, r4
 8002af4:	2107      	movs	r1, #7
 8002af6:	400a      	ands	r2, r1
 8002af8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	0f5b      	lsrs	r3, r3, #29
 8002b02:	b2da      	uxtb	r2, r3
 8002b04:	250c      	movs	r5, #12
 8002b06:	197b      	adds	r3, r7, r5
 8002b08:	2107      	movs	r1, #7
 8002b0a:	400a      	ands	r2, r1
 8002b0c:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002b0e:	183b      	adds	r3, r7, r0
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	197a      	adds	r2, r7, r5
 8002b14:	7812      	ldrb	r2, [r2, #0]
 8002b16:	4914      	ldr	r1, [pc, #80]	; (8002b68 <UARTEx_SetNbDataToProcess+0xb4>)
 8002b18:	5c8a      	ldrb	r2, [r1, r2]
 8002b1a:	435a      	muls	r2, r3
 8002b1c:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8002b1e:	197b      	adds	r3, r7, r5
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	4a12      	ldr	r2, [pc, #72]	; (8002b6c <UARTEx_SetNbDataToProcess+0xb8>)
 8002b24:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002b26:	0019      	movs	r1, r3
 8002b28:	f7fd fb76 	bl	8000218 <__divsi3>
 8002b2c:	0003      	movs	r3, r0
 8002b2e:	b299      	uxth	r1, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	226a      	movs	r2, #106	; 0x6a
 8002b34:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002b36:	19bb      	adds	r3, r7, r6
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	193a      	adds	r2, r7, r4
 8002b3c:	7812      	ldrb	r2, [r2, #0]
 8002b3e:	490a      	ldr	r1, [pc, #40]	; (8002b68 <UARTEx_SetNbDataToProcess+0xb4>)
 8002b40:	5c8a      	ldrb	r2, [r1, r2]
 8002b42:	435a      	muls	r2, r3
 8002b44:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8002b46:	193b      	adds	r3, r7, r4
 8002b48:	781b      	ldrb	r3, [r3, #0]
 8002b4a:	4a08      	ldr	r2, [pc, #32]	; (8002b6c <UARTEx_SetNbDataToProcess+0xb8>)
 8002b4c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002b4e:	0019      	movs	r1, r3
 8002b50:	f7fd fb62 	bl	8000218 <__divsi3>
 8002b54:	0003      	movs	r3, r0
 8002b56:	b299      	uxth	r1, r3
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2268      	movs	r2, #104	; 0x68
 8002b5c:	5299      	strh	r1, [r3, r2]
}
 8002b5e:	46c0      	nop			; (mov r8, r8)
 8002b60:	46bd      	mov	sp, r7
 8002b62:	b005      	add	sp, #20
 8002b64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b66:	46c0      	nop			; (mov r8, r8)
 8002b68:	08002c8c 	.word	0x08002c8c
 8002b6c:	08002c94 	.word	0x08002c94

08002b70 <__libc_init_array>:
 8002b70:	b570      	push	{r4, r5, r6, lr}
 8002b72:	2600      	movs	r6, #0
 8002b74:	4d0c      	ldr	r5, [pc, #48]	; (8002ba8 <__libc_init_array+0x38>)
 8002b76:	4c0d      	ldr	r4, [pc, #52]	; (8002bac <__libc_init_array+0x3c>)
 8002b78:	1b64      	subs	r4, r4, r5
 8002b7a:	10a4      	asrs	r4, r4, #2
 8002b7c:	42a6      	cmp	r6, r4
 8002b7e:	d109      	bne.n	8002b94 <__libc_init_array+0x24>
 8002b80:	2600      	movs	r6, #0
 8002b82:	f000 f821 	bl	8002bc8 <_init>
 8002b86:	4d0a      	ldr	r5, [pc, #40]	; (8002bb0 <__libc_init_array+0x40>)
 8002b88:	4c0a      	ldr	r4, [pc, #40]	; (8002bb4 <__libc_init_array+0x44>)
 8002b8a:	1b64      	subs	r4, r4, r5
 8002b8c:	10a4      	asrs	r4, r4, #2
 8002b8e:	42a6      	cmp	r6, r4
 8002b90:	d105      	bne.n	8002b9e <__libc_init_array+0x2e>
 8002b92:	bd70      	pop	{r4, r5, r6, pc}
 8002b94:	00b3      	lsls	r3, r6, #2
 8002b96:	58eb      	ldr	r3, [r5, r3]
 8002b98:	4798      	blx	r3
 8002b9a:	3601      	adds	r6, #1
 8002b9c:	e7ee      	b.n	8002b7c <__libc_init_array+0xc>
 8002b9e:	00b3      	lsls	r3, r6, #2
 8002ba0:	58eb      	ldr	r3, [r5, r3]
 8002ba2:	4798      	blx	r3
 8002ba4:	3601      	adds	r6, #1
 8002ba6:	e7f2      	b.n	8002b8e <__libc_init_array+0x1e>
 8002ba8:	08002ca4 	.word	0x08002ca4
 8002bac:	08002ca4 	.word	0x08002ca4
 8002bb0:	08002ca4 	.word	0x08002ca4
 8002bb4:	08002ca8 	.word	0x08002ca8

08002bb8 <memset>:
 8002bb8:	0003      	movs	r3, r0
 8002bba:	1882      	adds	r2, r0, r2
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d100      	bne.n	8002bc2 <memset+0xa>
 8002bc0:	4770      	bx	lr
 8002bc2:	7019      	strb	r1, [r3, #0]
 8002bc4:	3301      	adds	r3, #1
 8002bc6:	e7f9      	b.n	8002bbc <memset+0x4>

08002bc8 <_init>:
 8002bc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bca:	46c0      	nop			; (mov r8, r8)
 8002bcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bce:	bc08      	pop	{r3}
 8002bd0:	469e      	mov	lr, r3
 8002bd2:	4770      	bx	lr

08002bd4 <_fini>:
 8002bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bd6:	46c0      	nop			; (mov r8, r8)
 8002bd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002bda:	bc08      	pop	{r3}
 8002bdc:	469e      	mov	lr, r3
 8002bde:	4770      	bx	lr
