
*** Running vivado
    with args -log system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source system.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 483.977 ; gain = 199.812
Command: read_checkpoint -auto_incremental -incremental D:/Vivado/PongProject/PongProject.srcs/utils_1/imports/synth_1/system.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Vivado/PongProject/PongProject.srcs/utils_1/imports/synth_1/system.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top system -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14960
WARNING: [Synth 8-11121] redeclaration of ANSI port 'clkDiv' is not allowed [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/clockDiv.v:28]
INFO: [Synth 8-11241] undeclared symbol 'wall_rgb', assumed default net type 'wire' [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/graphic.v:128]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'segments' is not allowed [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/hexTo7Segment.v:28]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1298.301 ; gain = 411.348
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system' [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/system.v:23]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (0#1) [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga' [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/vga.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga' (0#1) [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/vga.v:23]
INFO: [Synth 8-6157] synthesizing module 'text' [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/text.v:1]
INFO: [Synth 8-6157] synthesizing module 'rom' [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/rom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rom' (0#1) [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/rom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'text' (0#1) [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/text.v:1]
INFO: [Synth 8-6157] synthesizing module 'graphic' [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/graphic.v:1]
INFO: [Synth 8-6155] done synthesizing module 'graphic' (0#1) [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/graphic.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/uart.v:1]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/baudrate_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (0#1) [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/baudrate_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/uart_rx.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/uart_rx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/uart_tx.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/uart_tx.v:28]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/uart_tx.v:1]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/uart.v:1]
INFO: [Synth 8-6157] synthesizing module 'timer' [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/timer.v:23]
INFO: [Synth 8-6157] synthesizing module 'left_counter' [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/left_counter.v:23]
WARNING: [Synth 8-6090] variable 'digl0_next' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/left_counter.v:53]
WARNING: [Synth 8-6090] variable 'digl1_next' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/left_counter.v:54]
INFO: [Synth 8-6155] done synthesizing module 'left_counter' (0#1) [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/left_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'right_counter' [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/right_counter.v:23]
WARNING: [Synth 8-6090] variable 'digr0_next' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/right_counter.v:53]
WARNING: [Synth 8-6090] variable 'digr1_next' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/right_counter.v:54]
INFO: [Synth 8-6155] done synthesizing module 'right_counter' (0#1) [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/right_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/hexTo7Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (0#1) [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/hexTo7Segment.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/quadSevenSeg.v:65]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/quadSevenSeg.v:65]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/quadSevenSeg.v:65]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/quadSevenSeg.v:65]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (0#1) [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'system' (0#1) [D:/Vivado/PongProject/PongProject.srcs/sources_1/new/system.v:23]
WARNING: [Synth 8-7129] Port x[0] in module text is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1399.973 ; gain = 513.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1399.973 ; gain = 513.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1399.973 ; gain = 513.020
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1399.973 ; gain = 0.000
