

================================================================
== Vitis HLS Report for 'lab5_z1'
================================================================
* Date:           Tue Nov  7 22:33:34 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab5_z1
* Solution:       sol6 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  20.00 ns|  14.176 ns|     5.40 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      385|      385|  7.700 us|  7.700 us|  386|  386|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- foo_label0  |      384|      384|         3|          -|          -|   128|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|   433|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   -|      -|     -|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    30|    -|
|Register         |        -|   -|     40|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   0|     40|   463|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   0|     ~0|     5|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln11_1_fu_316_p2     |         +|   0|  0|   23|          16|          16|
    |add_ln11_2_fu_322_p2     |         +|   0|  0|   16|          16|          16|
    |add_ln11_fu_310_p2       |         +|   0|  0|   16|          16|          16|
    |add_ln6_fu_127_p2        |         +|   0|  0|   15|           8|           1|
    |sub_ln10_1_fu_244_p2     |         -|   0|  0|   14|           6|           6|
    |sub_ln10_2_fu_274_p2     |         -|   0|  0|   14|           5|           6|
    |sub_ln10_fu_232_p2       |         -|   0|  0|   14|           6|           6|
    |and_ln10_fu_300_p2       |       and|   0|  0|   32|          32|          32|
    |icmp_ln10_fu_208_p2      |      icmp|   0|  0|    9|           5|           5|
    |icmp_ln6_fu_121_p2       |      icmp|   0|  0|   11|           8|           9|
    |lshr_ln10_1_fu_294_p2    |      lshr|   0|  0|  100|           2|          32|
    |lshr_ln10_fu_288_p2      |      lshr|   0|  0|  100|          32|          32|
    |or_ln10_fu_202_p2        |        or|   0|  0|    5|           5|           4|
    |select_ln10_1_fu_258_p3  |    select|   0|  0|   32|           1|          32|
    |select_ln10_2_fu_266_p3  |    select|   0|  0|    6|           1|           6|
    |select_ln10_fu_250_p3    |    select|   0|  0|    6|           1|           6|
    |xor_ln10_1_fu_238_p2     |       xor|   0|  0|    6|           6|           5|
    |xor_ln10_fu_177_p2       |       xor|   0|  0|    5|           4|           5|
    |xor_ln8_fu_133_p2        |       xor|   0|  0|    9|           8|           9|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0|  433|         178|         244|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          5|    1|          5|
    |i_fu_66    |   9|          2|    8|         16|
    +-----------+----+-----------+-----+-----------+
    |Total      |  30|          7|    9|         21|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln11_2_reg_358  |  16|   0|   16|          0|
    |ap_CS_fsm           |   4|   0|    4|          0|
    |i_fu_66             |   8|   0|    8|          0|
    |trunc_ln_reg_353    |   4|   0|    4|          0|
    |zext_ln6_reg_335    |   8|   0|   64|         56|
    +--------------------+----+----+-----+-----------+
    |Total               |  40|   0|   96|         56|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       lab5_z1|  return value|
|d_in_address0      |  out|    8|   ap_memory|          d_in|         array|
|d_in_ce0           |  out|    1|   ap_memory|          d_in|         array|
|d_in_q0            |   in|   32|   ap_memory|          d_in|         array|
|d_in_address1      |  out|    8|   ap_memory|          d_in|         array|
|d_in_ce1           |  out|    1|   ap_memory|          d_in|         array|
|d_in_q1            |   in|   32|   ap_memory|          d_in|         array|
|d_out_address0     |  out|    7|   ap_memory|         d_out|         array|
|d_out_ce0          |  out|    1|   ap_memory|         d_out|         array|
|d_out_we0          |  out|    1|   ap_memory|         d_out|         array|
|d_out_d0           |  out|   16|   ap_memory|         d_out|         array|
+-------------------+-----+-----+------------+--------------+--------------+

