{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 26 15:33:27 2018 " "Info: Processing started: Sat May 26 15:33:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hardwiring -c hardwiring " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hardwiring -c hardwiring" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardwiring.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file hardwiring.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 hardwiring " "Info: Found entity 1: hardwiring" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "hardwiring " "Info: Elaborating entity \"hardwiring\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA12 " "Warning: Pin \"LA12\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -304 2696 2872 -288 "LA12" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA13 " "Warning: Pin \"LA13\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -288 2696 2872 -272 "LA13" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA2 " "Warning: Pin \"LA2\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -272 2696 2872 -256 "LA2" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA3 " "Warning: Pin \"LA3\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -256 2696 2872 -240 "LA3" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA4 " "Warning: Pin \"LA4\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -240 2696 2872 -224 "LA4" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA5 " "Warning: Pin \"LA5\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -224 2696 2872 -208 "LA5" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA6 " "Warning: Pin \"LA6\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -208 2696 2872 -192 "LA6" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA7 " "Warning: Pin \"LA7\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -192 2696 2872 -176 "LA7" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA14 " "Warning: Pin \"LA14\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -176 2696 2872 -160 "LA14" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LA15 " "Warning: Pin \"LA15\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -160 2696 2872 -144 "LA15" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LR6 " "Warning: Pin \"LR6\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -144 2696 2872 -128 "LR6" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LR7 " "Warning: Pin \"LR7\" is missing source" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -128 2696 2872 -112 "LR7" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 74273:MAR " "Info: Elaborating entity \"74273\" for hierarchy \"74273:MAR\"" {  } { { "hardwiring.bdf" "MAR" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1504 2992 3184 -1384 "MAR" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "74273:MAR " "Info: Elaborated megafunction instantiation \"74273:MAR\"" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1504 2992 3184 -1384 "MAR" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "alu/mul/ALU.bdf 1 1 " "Warning: Using design file alu/mul/ALU.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/mul/ALU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst10 " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:inst10\"" {  } { { "hardwiring.bdf" "inst10" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1504 1552 2000 -1408 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "alu/3c1/3C1.bdf 1 1 " "Warning: Using design file alu/3c1/3C1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 3C1 " "Info: Found entity 1: 3C1" {  } { { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/3c1/3C1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "3C1 ALU:inst10\|3C1:inst14 " "Info: Elaborating entity \"3C1\" for hierarchy \"ALU:inst10\|3C1:inst14\"" {  } { { "ALU.bdf" "inst14" { Schematic "D:/Monday/Project/HardWiring/alu/mul/ALU.bdf" { { -592 864 960 -112 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "alu/8b-add/8b_add.bdf 1 1 " "Warning: Using design file alu/8b-add/8b_add.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8b_add " "Info: Found entity 1: 8b_add" {  } { { "8b_add.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/8b-add/8b_add.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8b_add ALU:inst10\|8b_add:inst11 " "Info: Elaborating entity \"8b_add\" for hierarchy \"ALU:inst10\|8b_add:inst11\"" {  } { { "ALU.bdf" "inst11" { Schematic "D:/Monday/Project/HardWiring/alu/mul/ALU.bdf" { { -792 664 760 -376 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:inst10\|8b_add:inst11\|74181:inst " "Info: Elaborating entity \"74181\" for hierarchy \"ALU:inst10\|8b_add:inst11\|74181:inst\"" {  } { { "8b_add.bdf" "inst" { Schematic "D:/Monday/Project/HardWiring/alu/8b-add/8b_add.bdf" { { 0 672 792 256 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst10\|8b_add:inst11\|74181:inst " "Info: Elaborated megafunction instantiation \"ALU:inst10\|8b_add:inst11\|74181:inst\"" {  } { { "8b_add.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/8b-add/8b_add.bdf" { { 0 672 792 256 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "alu/mul/MUL.bdf 1 1 " "Warning: Using design file alu/mul/MUL.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUL " "Info: Found entity 1: MUL" {  } { { "MUL.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/mul/MUL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL ALU:inst10\|MUL:inst12 " "Info: Elaborating entity \"MUL\" for hierarchy \"ALU:inst10\|MUL:inst12\"" {  } { { "ALU.bdf" "inst12" { Schematic "D:/Monday/Project/HardWiring/alu/mul/ALU.bdf" { { -376 664 760 -184 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74285 ALU:inst10\|MUL:inst12\|74285:inst1 " "Info: Elaborating entity \"74285\" for hierarchy \"ALU:inst10\|MUL:inst12\|74285:inst1\"" {  } { { "MUL.bdf" "inst1" { Schematic "D:/Monday/Project/HardWiring/alu/mul/MUL.bdf" { { -216 808 912 -24 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst10\|MUL:inst12\|74285:inst1 " "Info: Elaborated megafunction instantiation \"ALU:inst10\|MUL:inst12\|74285:inst1\"" {  } { { "MUL.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/mul/MUL.bdf" { { -216 808 912 -24 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74284 ALU:inst10\|MUL:inst12\|74284:inst " "Info: Elaborating entity \"74284\" for hierarchy \"ALU:inst10\|MUL:inst12\|74284:inst\"" {  } { { "MUL.bdf" "inst" { Schematic "D:/Monday/Project/HardWiring/alu/mul/MUL.bdf" { { 16 808 912 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst10\|MUL:inst12\|74284:inst " "Info: Elaborated megafunction instantiation \"ALU:inst10\|MUL:inst12\|74284:inst\"" {  } { { "MUL.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/mul/MUL.bdf" { { 16 808 912 208 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "alu/mov/mov.bdf 1 1 " "Warning: Using design file alu/mov/mov.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mov " "Info: Found entity 1: mov" {  } { { "mov.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/mov/mov.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mov ALU:inst10\|mov:inst13 " "Info: Elaborating entity \"mov\" for hierarchy \"ALU:inst10\|mov:inst13\"" {  } { { "ALU.bdf" "inst13" { Schematic "D:/Monday/Project/HardWiring/alu/mul/ALU.bdf" { { -184 664 760 104 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74198 ALU:inst10\|mov:inst13\|74198:inst " "Info: Elaborating entity \"74198\" for hierarchy \"ALU:inst10\|mov:inst13\|74198:inst\"" {  } { { "mov.bdf" "inst" { Schematic "D:/Monday/Project/HardWiring/alu/mov/mov.bdf" { { 232 600 720 488 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst10\|mov:inst13\|74198:inst " "Info: Elaborated megafunction instantiation \"ALU:inst10\|mov:inst13\|74198:inst\"" {  } { { "mov.bdf" "" { Schematic "D:/Monday/Project/HardWiring/alu/mov/mov.bdf" { { 232 600 720 488 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/Controller.bdf 1 1 " "Warning: Using design file controller/Controller.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Info: Found entity 1: Controller" {  } { { "Controller.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst12 " "Info: Elaborating entity \"Controller\" for hierarchy \"Controller:inst12\"" {  } { { "hardwiring.bdf" "inst12" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1024 3216 3352 -448 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/ma/MA.bdf 1 1 " "Warning: Using design file controller/ma/MA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MA " "Info: Found entity 1: MA" {  } { { "MA.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/ma/MA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MA Controller:inst12\|MA:inst11 " "Info: Elaborating entity \"MA\" for hierarchy \"Controller:inst12\|MA:inst11\"" {  } { { "Controller.bdf" "inst11" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -2800 600 712 -2480 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/ra/RA.bdf 1 1 " "Warning: Using design file controller/ra/RA.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RA " "Info: Found entity 1: RA" {  } { { "RA.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/ra/RA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RA Controller:inst12\|RA:inst16 " "Info: Elaborating entity \"RA\" for hierarchy \"Controller:inst12\|RA:inst16\"" {  } { { "Controller.bdf" "inst16" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -2480 600 712 -2128 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/pb/PB.bdf 1 1 " "Warning: Using design file controller/pb/PB.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PB " "Info: Found entity 1: PB" {  } { { "PB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/pb/PB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB Controller:inst12\|PB:inst9 " "Info: Elaborating entity \"PB\" for hierarchy \"Controller:inst12\|PB:inst9\"" {  } { { "Controller.bdf" "inst9" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -2128 600 712 -1872 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/rb/RB.bdf 1 1 " "Warning: Using design file controller/rb/RB.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RB " "Info: Found entity 1: RB" {  } { { "RB.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/rb/RB.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RB Controller:inst12\|RB:inst17 " "Info: Elaborating entity \"RB\" for hierarchy \"Controller:inst12\|RB:inst17\"" {  } { { "Controller.bdf" "inst17" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -1872 600 712 -1552 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/en0/EN0.bdf 1 1 " "Warning: Using design file controller/en0/EN0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EN0 " "Info: Found entity 1: EN0" {  } { { "EN0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/en0/EN0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EN0 Controller:inst12\|EN0:inst10 " "Info: Elaborating entity \"EN0\" for hierarchy \"Controller:inst12\|EN0:inst10\"" {  } { { "Controller.bdf" "inst10" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -1552 600 720 -1072 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR12 inst9 " "Warning: Block or symbol \"OR12\" of instance \"inst9\" overlaps another block or symbol" {  } { { "EN0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/en0/EN0.bdf" { { 456 232 296 664 "inst9" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/en1/EN1.bdf 1 1 " "Warning: Using design file controller/en1/EN1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 EN1 " "Info: Found entity 1: EN1" {  } { { "EN1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/en1/EN1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EN1 Controller:inst12\|EN1:inst6 " "Info: Elaborating entity \"EN1\" for hierarchy \"Controller:inst12\|EN1:inst6\"" {  } { { "Controller.bdf" "inst6" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -1072 600 696 -976 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/cpr0/CPR0.bdf 1 1 " "Warning: Using design file controller/cpr0/CPR0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPR0 " "Info: Found entity 1: CPR0" {  } { { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr0/CPR0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPR0 Controller:inst12\|CPR0:inst18 " "Info: Elaborating entity \"CPR0\" for hierarchy \"Controller:inst12\|CPR0:inst18\"" {  } { { "Controller.bdf" "inst18" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -976 600 728 -624 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR8 inst " "Warning: Block or symbol \"OR8\" of instance \"inst\" overlaps another block or symbol" {  } { { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr0/CPR0.bdf" { { 184 296 360 328 "inst" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/cpr1/CPR1.bdf 1 1 " "Warning: Using design file controller/cpr1/CPR1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPR1 " "Info: Found entity 1: CPR1" {  } { { "CPR1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpr1/CPR1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPR1 Controller:inst12\|CPR1:inst22 " "Info: Elaborating entity \"CPR1\" for hierarchy \"Controller:inst12\|CPR1:inst22\"" {  } { { "Controller.bdf" "inst22" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -624 600 728 -400 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/cppc/CPPC.bdf 1 1 " "Warning: Using design file controller/cppc/CPPC.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPPC " "Info: Found entity 1: CPPC" {  } { { "CPPC.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cppc/CPPC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPPC Controller:inst12\|CPPC:inst3 " "Info: Elaborating entity \"CPPC\" for hierarchy \"Controller:inst12\|CPPC:inst3\"" {  } { { "Controller.bdf" "inst3" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -400 600 728 -112 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/cpir/CPIR.bdf 1 1 " "Warning: Using design file controller/cpir/CPIR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPIR " "Info: Found entity 1: CPIR" {  } { { "CPIR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpir/CPIR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPIR Controller:inst12\|CPIR:inst2 " "Info: Elaborating entity \"CPIR\" for hierarchy \"Controller:inst12\|CPIR:inst2\"" {  } { { "Controller.bdf" "inst2" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -112 600 696 -16 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/rd/RD.bdf 1 1 " "Warning: Using design file controller/rd/RD.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RD " "Info: Found entity 1: RD" {  } { { "RD.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/rd/RD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD Controller:inst12\|RD:inst1 " "Info: Elaborating entity \"RD\" for hierarchy \"Controller:inst12\|RD:inst1\"" {  } { { "Controller.bdf" "inst1" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 368 600 712 688 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/c/C.bdf 1 1 " "Warning: Using design file controller/c/C.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 C " "Info: Found entity 1: C" {  } { { "C.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/c/C.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C Controller:inst12\|C:inst13 " "Info: Elaborating entity \"C\" for hierarchy \"Controller:inst12\|C:inst13\"" {  } { { "Controller.bdf" "inst13" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 880 600 696 1072 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR4 inst " "Warning: Block or symbol \"OR4\" of instance \"inst\" overlaps another block or symbol" {  } { { "C.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/c/C.bdf" { { 208 184 248 288 "inst" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/g/G.bdf 1 1 " "Warning: Using design file controller/g/G.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 G " "Info: Found entity 1: G" {  } { { "G.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/g/G.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "G Controller:inst12\|G:inst15 " "Info: Elaborating entity \"G\" for hierarchy \"Controller:inst12\|G:inst15\"" {  } { { "Controller.bdf" "inst15" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 1072 600 696 1168 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/m/M.bdf 1 1 " "Warning: Using design file controller/m/M.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 M " "Info: Found entity 1: M" {  } { { "M.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/m/M.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M Controller:inst12\|M:inst " "Info: Elaborating entity \"M\" for hierarchy \"Controller:inst12\|M:inst\"" {  } { { "Controller.bdf" "inst" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 1168 600 696 1680 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/s3/S3.bdf 1 1 " "Warning: Using design file controller/s3/S3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S3 " "Info: Found entity 1: S3" {  } { { "S3.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s3/S3.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S3 Controller:inst12\|S3:inst14 " "Info: Elaborating entity \"S3\" for hierarchy \"Controller:inst12\|S3:inst14\"" {  } { { "Controller.bdf" "inst14" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 1680 600 712 2160 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR8 inst16 " "Warning: Block or symbol \"OR8\" of instance \"inst16\" overlaps another block or symbol" {  } { { "S3.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s3/S3.bdf" { { 160 248 312 304 "inst16" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/s2/S2.bdf 1 1 " "Warning: Using design file controller/s2/S2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S2 " "Info: Found entity 1: S2" {  } { { "S2.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s2/S2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S2 Controller:inst12\|S2:inst21 " "Info: Elaborating entity \"S2\" for hierarchy \"Controller:inst12\|S2:inst21\"" {  } { { "Controller.bdf" "inst21" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 2160 600 712 2608 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/s1/S1.bdf 1 1 " "Warning: Using design file controller/s1/S1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S1 " "Info: Found entity 1: S1" {  } { { "S1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s1/S1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S1 Controller:inst12\|S1:inst23 " "Info: Elaborating entity \"S1\" for hierarchy \"Controller:inst12\|S1:inst23\"" {  } { { "Controller.bdf" "inst23" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 2608 600 712 3120 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/s0/S0.bdf 1 1 " "Warning: Using design file controller/s0/S0.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 S0 " "Info: Found entity 1: S0" {  } { { "S0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/s0/S0.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S0 Controller:inst12\|S0:inst24 " "Info: Elaborating entity \"S0\" for hierarchy \"Controller:inst12\|S0:inst24\"" {  } { { "Controller.bdf" "inst24" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 3120 600 712 3568 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/cn/CN.bdf 1 1 " "Warning: Using design file controller/cn/CN.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CN " "Info: Found entity 1: CN" {  } { { "CN.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cn/CN.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CN Controller:inst12\|CN:inst20 " "Info: Elaborating entity \"CN\" for hierarchy \"Controller:inst12\|CN:inst20\"" {  } { { "Controller.bdf" "inst20" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 3568 600 696 3664 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/wr/WR.bdf 1 1 " "Warning: Using design file controller/wr/WR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 WR " "Info: Found entity 1: WR" {  } { { "WR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/wr/WR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WR Controller:inst12\|WR:inst12 " "Info: Elaborating entity \"WR\" for hierarchy \"Controller:inst12\|WR:inst12\"" {  } { { "Controller.bdf" "inst12" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { 688 600 712 880 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR4 inst " "Warning: Block or symbol \"OR4\" of instance \"inst\" overlaps another block or symbol" {  } { { "WR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/wr/WR.bdf" { { 280 248 312 360 "inst" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "controller/cpmar/CPMAR.bdf 1 1 " "Warning: Using design file controller/cpmar/CPMAR.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CPMAR " "Info: Found entity 1: CPMAR" {  } { { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPMAR Controller:inst12\|CPMAR:inst19 " "Info: Elaborating entity \"CPMAR\" for hierarchy \"Controller:inst12\|CPMAR:inst19\"" {  } { { "Controller.bdf" "inst19" { Schematic "D:/Monday/Project/HardWiring/controller/Controller.bdf" { { -16 600 736 368 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR4 inst5 " "Warning: Block or symbol \"OR4\" of instance \"inst5\" overlaps another block or symbol" {  } { { "CPMAR.bdf" "" { Schematic "D:/Monday/Project/HardWiring/controller/cpmar/CPMAR.bdf" { { 192 360 424 272 "inst5" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "beat/beat.bdf 1 1 " "Warning: Using design file beat/beat.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 beat " "Info: Found entity 1: beat" {  } { { "beat.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beat beat:inst " "Info: Elaborating entity \"beat\" for hierarchy \"beat:inst\"" {  } { { "hardwiring.bdf" "inst" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1088 3520 3616 -928 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "beat/2-4.bdf 1 1 " "Warning: Using design file beat/2-4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2-4 " "Info: Found entity 1: 2-4" {  } { { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2-4 beat:inst\|2-4:inst1 " "Info: Elaborating entity \"2-4\" for hierarchy \"beat:inst\|2-4:inst1\"" {  } { { "beat.bdf" "inst1" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 504 488 584 632 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst7 " "Warning: Block or symbol \"NOT\" of instance \"inst7\" overlaps another block or symbol" {  } { { "2-4.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/2-4.bdf" { { 536 432 480 568 "inst7" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "beat/4-1counter.bdf 1 1 " "Warning: Using design file beat/4-1counter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4-1counter " "Info: Found entity 1: 4-1counter" {  } { { "4-1counter.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/4-1counter.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4-1counter beat:inst\|4-1counter:inst " "Info: Elaborating entity \"4-1counter\" for hierarchy \"beat:inst\|4-1counter:inst\"" {  } { { "beat.bdf" "inst" { Schematic "D:/Monday/Project/HardWiring/beat/beat.bdf" { { 504 376 472 600 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "beat/lxmc.bdf 1 1 " "Warning: Using design file beat/lxmc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lxmc " "Info: Found entity 1: lxmc" {  } { { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lxmc lxmc:inst5 " "Info: Elaborating entity \"lxmc\" for hierarchy \"lxmc:inst5\"" {  } { { "hardwiring.bdf" "inst5" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1056 3896 3992 -928 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "VCC inst2 " "Warning: Block or symbol \"VCC\" of instance \"inst2\" overlaps another block or symbol" {  } { { "lxmc.bdf" "" { Schematic "D:/Monday/Project/HardWiring/beat/lxmc.bdf" { { 544 384 400 576 "inst2" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "op/op.bdf 1 1 " "Warning: Using design file op/op.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 op " "Info: Found entity 1: op" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op op:inst3 " "Info: Elaborating entity \"op\" for hierarchy \"op:inst3\"" {  } { { "hardwiring.bdf" "inst3" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -928 3520 3632 -416 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst " "Warning: Block or symbol \"AND6\" of instance \"inst\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 160 568 632 272 "inst" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst12 " "Warning: Block or symbol \"AND6\" of instance \"inst12\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 352 568 632 464 "inst12" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst15 " "Warning: Block or symbol \"AND6\" of instance \"inst15\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -224 568 632 -112 "inst15" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst16 " "Warning: Block or symbol \"AND6\" of instance \"inst16\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -32 568 632 80 "inst16" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst18 " "Warning: Block or symbol \"AND6\" of instance \"inst18\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 544 568 632 656 "inst18" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst20 " "Warning: Block or symbol \"AND6\" of instance \"inst20\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 736 568 632 848 "inst20" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst22 " "Warning: Block or symbol \"AND6\" of instance \"inst22\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 944 568 632 1056 "inst22" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst24 " "Warning: Block or symbol \"AND6\" of instance \"inst24\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 1136 568 632 1248 "inst24" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst26 " "Warning: Block or symbol \"AND6\" of instance \"inst26\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 1328 568 632 1440 "inst26" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst28 " "Warning: Block or symbol \"AND6\" of instance \"inst28\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -816 568 632 -704 "inst28" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst30 " "Warning: Block or symbol \"AND6\" of instance \"inst30\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -624 568 632 -512 "inst30" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst32 " "Warning: Block or symbol \"AND6\" of instance \"inst32\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -432 568 632 -320 "inst32" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst35 " "Warning: Block or symbol \"AND6\" of instance \"inst35\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { 1520 568 632 1632 "inst35" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst43 " "Warning: Block or symbol \"AND6\" of instance \"inst43\" overlaps another block or symbol" {  } { { "op.bdf" "" { Schematic "D:/Monday/Project/HardWiring/op/op.bdf" { { -1008 568 632 -896 "inst43" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "2c1/2C1.bdf 1 1 " "Warning: Using design file 2c1/2C1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2C1 " "Info: Found entity 1: 2C1" {  } { { "2C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/2c1/2C1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2C1 2C1:inst6 " "Info: Elaborating entity \"2C1\" for hierarchy \"2C1:inst6\"" {  } { { "hardwiring.bdf" "inst6" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1312 1376 1728 -1216 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "tri/tri-8.bdf 1 1 " "Warning: Using design file tri/tri-8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tri-8 " "Info: Found entity 1: tri-8" {  } { { "tri-8.bdf" "" { Schematic "D:/Monday/Project/HardWiring/tri/tri-8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri-8 tri-8:inst23 " "Info: Elaborating entity \"tri-8\" for hierarchy \"tri-8:inst23\"" {  } { { "hardwiring.bdf" "inst23" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -1688 3216 3312 -1496 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "39 " "Info: Ignored 39 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "39 " "Info: Ignored 39 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LA12 GND " "Warning (13410): Pin \"LA12\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -304 2696 2872 -288 "LA12" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA13 GND " "Warning (13410): Pin \"LA13\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -288 2696 2872 -272 "LA13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA2 GND " "Warning (13410): Pin \"LA2\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -272 2696 2872 -256 "LA2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA3 GND " "Warning (13410): Pin \"LA3\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -256 2696 2872 -240 "LA3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA4 GND " "Warning (13410): Pin \"LA4\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -240 2696 2872 -224 "LA4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA5 GND " "Warning (13410): Pin \"LA5\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -224 2696 2872 -208 "LA5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA6 GND " "Warning (13410): Pin \"LA6\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -208 2696 2872 -192 "LA6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA7 GND " "Warning (13410): Pin \"LA7\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -192 2696 2872 -176 "LA7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA14 GND " "Warning (13410): Pin \"LA14\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -176 2696 2872 -160 "LA14" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LA15 GND " "Warning (13410): Pin \"LA15\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -160 2696 2872 -144 "LA15" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LR6 GND " "Warning (13410): Pin \"LR6\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -144 2696 2872 -128 "LR6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LR7 GND " "Warning (13410): Pin \"LR7\" is stuck at GND" {  } { { "hardwiring.bdf" "" { Schematic "D:/Monday/Project/HardWiring/hardwiring.bdf" { { -128 2696 2872 -112 "LR7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ALU:inst10\|mov:inst13\|74198:inst\|120 " "Info: Register \"ALU:inst10\|mov:inst13\|74198:inst\|120\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ALU:inst10\|mov:inst13\|74198:inst\|119 " "Info: Register \"ALU:inst10\|mov:inst13\|74198:inst\|119\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ALU:inst10\|mov:inst13\|74198:inst\|118 " "Info: Register \"ALU:inst10\|mov:inst13\|74198:inst\|118\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ALU:inst10\|mov:inst13\|74198:inst\|117 " "Info: Register \"ALU:inst10\|mov:inst13\|74198:inst\|117\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ALU:inst10\|mov:inst13\|74198:inst\|116 " "Info: Register \"ALU:inst10\|mov:inst13\|74198:inst\|116\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ALU:inst10\|mov:inst13\|74198:inst\|115 " "Info: Register \"ALU:inst10\|mov:inst13\|74198:inst\|115\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ALU:inst10\|mov:inst13\|74198:inst\|114 " "Info: Register \"ALU:inst10\|mov:inst13\|74198:inst\|114\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "ALU:inst10\|mov:inst13\|74198:inst\|113 " "Info: Register \"ALU:inst10\|mov:inst13\|74198:inst\|113\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "338 " "Info: Implemented 338 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info: Implemented 56 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Info: Implemented 269 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 26 15:33:30 2018 " "Info: Processing ended: Sat May 26 15:33:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
