<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="BlockRAM_Usage.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Application_BlockRAM_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Application_BlockRAM_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Application_BlockRAM_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Application_BlockRAM_TB_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Application_BlockRAM_TOP.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Application_BlockRAM_TOP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Application_BlockRAM_TOP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Application_BlockRAM_TOP.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Application_BlockRAM_TOP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Application_BlockRAM_TOP.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Application_BlockRAM_TOP.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Application_BlockRAM_TOP.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Application_BlockRAM_TOP.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Application_BlockRAM_TOP.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Application_BlockRAM_TOP.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Application_BlockRAM_TOP.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Application_BlockRAM_TOP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Application_BlockRAM_TOP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Application_BlockRAM_TOP.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Application_BlockRAM_TOP.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Application_BlockRAM_TOP.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Application_BlockRAM_TOP.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Application_BlockRAM_TOP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Application_BlockRAM_TOP_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Application_BlockRAM_TOP_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Application_BlockRAM_TOP_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Application_BlockRAM_TOP_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Application_BlockRAM_TOP_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Application_BlockRAM_TOP_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Application_BlockRAM_TOP_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Application_BlockRAM_TOP_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Application_BlockRAM_TOP_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Application_BlockRAM_TOP_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Application_BlockRAM_TOP_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Application_BlockRAM_TOP_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Application_BlockRAM_TOP_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Application_BlockRAM_TOP_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Application_BlockRAM_TOP_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Application_BlockRAM_TOP_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Application_BlockRAM_TOP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1744125626" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1744125626">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1744125822" xil_pn:in_ck="-6762118222658929347" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1744125822">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Application_BlockRAM_TB.vhd"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.vhd"/>
      <outfile xil_pn:name="Block_RAM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1744125695" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8840934006183256983" xil_pn:start_ts="1744125695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744125695" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4708758223989613287" xil_pn:start_ts="1744125695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744125626" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1812449300476325409" xil_pn:start_ts="1744125626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744125825" xil_pn:in_ck="-6762118222658929347" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1744125825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Application_BlockRAM_TB.vhd"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.vhd"/>
      <outfile xil_pn:name="Block_RAM.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1744125828" xil_pn:in_ck="-6762118222658929347" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2375725693778094766" xil_pn:start_ts="1744125825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Application_BlockRAM_TB_beh.prj"/>
      <outfile xil_pn:name="Application_BlockRAM_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1744125828" xil_pn:in_ck="1923385520730047361" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4513870087239260447" xil_pn:start_ts="1744125828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Application_BlockRAM_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1744125449" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1744125449">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1744125449" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5486812917600660113" xil_pn:start_ts="1744125449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744125449" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1812449300476325409" xil_pn:start_ts="1744125449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744125449" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1744125449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744125449" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2343556331345456147" xil_pn:start_ts="1744125449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744125449" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1744125449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744125449" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2076120685646921877" xil_pn:start_ts="1744125449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744125487" xil_pn:in_ck="-4826425216929321286" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7078348983028282554" xil_pn:start_ts="1744125483">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.lso"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.ngc"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.ngr"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.prj"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.stx"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.syr"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.xst"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1744125493" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="431134878018772200" xil_pn:start_ts="1744125493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1744125497" xil_pn:in_ck="241300406328369110" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3145177669876314188" xil_pn:start_ts="1744125493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.bld"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.ngd"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1744125503" xil_pn:in_ck="241300406328369111" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1744125497">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.pcf"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP_map.map"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP_map.mrp"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP_map.ncd"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP_map.ngm"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP_map.xrpt"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP_summary.xml"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1744125511" xil_pn:in_ck="-1121640023656299920" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1744125503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.ncd"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.pad"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.par"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.ptwx"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.unroutes"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.xpi"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP_pad.csv"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP_pad.txt"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1744125511" xil_pn:in_ck="241300406328368979" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1744125508">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.twr"/>
      <outfile xil_pn:name="Application_BlockRAM_TOP.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
