// Seed: 2595363193
module module_0;
  logic id_1;
  wire  id_2;
  ;
  parameter id_3 = 1;
  assign id_1 = -1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input supply0 id_2,
    output logic id_3,
    output wand id_4
);
  function reg id_6(input integer id_7);
    begin : LABEL_0
      begin : LABEL_1
        id_6 <= 1'b0;
        id_7 <= -1;
        id_3 = -1'h0;
      end
    end
  endfunction
  assign id_3 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_3 = -1;
  wor id_8, id_9, id_10 = 1;
  initial begin
    id_6();
  end
endmodule
