// Seed: 3175882888
module module_0 (
    output tri0 id_0,
    input tri id_1,
    output supply1 id_2,
    input tri id_3,
    input wor id_4,
    output tri0 id_5,
    output tri0 id_6
);
  tri0 id_8;
  assign id_8 = id_4;
  uwire id_9 = 1;
  wire  id_10;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    input tri id_2,
    output tri1 id_3,
    output tri1 id_4,
    output wand id_5,
    input tri id_6,
    output wand id_7,
    input tri id_8,
    input supply0 id_9,
    output tri id_10,
    output tri1 id_11,
    input supply0 id_12,
    output tri0 id_13,
    output wire id_14,
    output uwire id_15,
    input uwire id_16
);
  assign id_0 = 1'b0 * 1;
  module_0(
      id_0, id_16, id_3, id_16, id_9, id_5, id_13
  );
  assign id_14 = 1;
endmodule
