// Seed: 2862227492
module module_0 (
    input  wor  id_0,
    output tri  id_1,
    output tri1 id_2
);
  assign id_2 = id_0 == 1'b0;
  assign module_2._id_14 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    input uwire id_2
    , id_6,
    input supply0 id_3,
    input tri id_4
);
  assign id_6 = id_0;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
  assign id_1 = -1;
  logic [7:0] id_7;
  assign id_1 = -1;
  assign id_7[""] = id_2;
endmodule
macromodule module_0 #(
    parameter id_14 = 32'd30
) (
    input uwire id_0,
    input supply1 id_1,
    output tri id_2,
    output wor id_3,
    input wire id_4,
    output supply0 id_5,
    input supply0 id_6,
    output tri0 id_7,
    input uwire id_8,
    input tri1 id_9,
    output wor id_10,
    input supply0 id_11,
    output tri0 id_12,
    output tri1 module_2,
    input tri1 _id_14
);
  wire [id_14  <=  1 'b0 : -1] id_16;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12
  );
endmodule
