vendor_name = ModelSim
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ROMcontent.mif
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/CPU.vhd
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/somaConstante.vhd
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULASomaSub.vhd
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ROMMIPS.vhd
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/registradorGenerico.vhd
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/bancoRegistradores.vhd
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/estendeSinalGenerico.vhd
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/RAMMIPS.vhd
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/muxGenerico2x1.vhd
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA1Bit.vhd
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/ULA32Bits.vhd
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/unidadeDeControle.vhd
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/unidadeDeControleULA.vhd
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/conversorHex7Seg.vhd
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/output_files/Waveform.vwf
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/Waveform.vwf
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/Waveform1.vwf
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/Waveform2.vwf
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/output_files/Waveform1.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/lucam/Documents/Insper/Descomp/descomp-entregas/MIPS_FUNCIONANDO_FALTAPLACA_restored/db/MIPS.cbx.xml
design_name = CPU
instance = comp, \LEDR[0]~output\, LEDR[0]~output, CPU, 1
instance = comp, \LEDR[1]~output\, LEDR[1]~output, CPU, 1
instance = comp, \LEDR[2]~output\, LEDR[2]~output, CPU, 1
instance = comp, \LEDR[3]~output\, LEDR[3]~output, CPU, 1
instance = comp, \LEDR[4]~output\, LEDR[4]~output, CPU, 1
instance = comp, \LEDR[5]~output\, LEDR[5]~output, CPU, 1
instance = comp, \LEDR[6]~output\, LEDR[6]~output, CPU, 1
instance = comp, \LEDR[7]~output\, LEDR[7]~output, CPU, 1
instance = comp, \LEDR[8]~output\, LEDR[8]~output, CPU, 1
instance = comp, \LEDR[9]~output\, LEDR[9]~output, CPU, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, CPU, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, CPU, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, CPU, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, CPU, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, CPU, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, CPU, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, CPU, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, CPU, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, CPU, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, CPU, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, CPU, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, CPU, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, CPU, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, CPU, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, CPU, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, CPU, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, CPU, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, CPU, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, CPU, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, CPU, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, CPU, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, CPU, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, CPU, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, CPU, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, CPU, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, CPU, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, CPU, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, CPU, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, CPU, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, CPU, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, CPU, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, CPU, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, CPU, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, CPU, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, CPU, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, CPU, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, CPU, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, CPU, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, CPU, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, CPU, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, CPU, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, CPU, 1
instance = comp, \ula_teste[0]~output\, ula_teste[0]~output, CPU, 1
instance = comp, \ula_teste[1]~output\, ula_teste[1]~output, CPU, 1
instance = comp, \ula_teste[2]~output\, ula_teste[2]~output, CPU, 1
instance = comp, \ula_teste[3]~output\, ula_teste[3]~output, CPU, 1
instance = comp, \ula_teste[4]~output\, ula_teste[4]~output, CPU, 1
instance = comp, \ula_teste[5]~output\, ula_teste[5]~output, CPU, 1
instance = comp, \ula_teste[6]~output\, ula_teste[6]~output, CPU, 1
instance = comp, \ula_teste[7]~output\, ula_teste[7]~output, CPU, 1
instance = comp, \ula_teste[8]~output\, ula_teste[8]~output, CPU, 1
instance = comp, \ula_teste[9]~output\, ula_teste[9]~output, CPU, 1
instance = comp, \ula_teste[10]~output\, ula_teste[10]~output, CPU, 1
instance = comp, \ula_teste[11]~output\, ula_teste[11]~output, CPU, 1
instance = comp, \ula_teste[12]~output\, ula_teste[12]~output, CPU, 1
instance = comp, \ula_teste[13]~output\, ula_teste[13]~output, CPU, 1
instance = comp, \ula_teste[14]~output\, ula_teste[14]~output, CPU, 1
instance = comp, \ula_teste[15]~output\, ula_teste[15]~output, CPU, 1
instance = comp, \ula_teste[16]~output\, ula_teste[16]~output, CPU, 1
instance = comp, \ula_teste[17]~output\, ula_teste[17]~output, CPU, 1
instance = comp, \ula_teste[18]~output\, ula_teste[18]~output, CPU, 1
instance = comp, \ula_teste[19]~output\, ula_teste[19]~output, CPU, 1
instance = comp, \ula_teste[20]~output\, ula_teste[20]~output, CPU, 1
instance = comp, \ula_teste[21]~output\, ula_teste[21]~output, CPU, 1
instance = comp, \ula_teste[22]~output\, ula_teste[22]~output, CPU, 1
instance = comp, \ula_teste[23]~output\, ula_teste[23]~output, CPU, 1
instance = comp, \ula_teste[24]~output\, ula_teste[24]~output, CPU, 1
instance = comp, \ula_teste[25]~output\, ula_teste[25]~output, CPU, 1
instance = comp, \ula_teste[26]~output\, ula_teste[26]~output, CPU, 1
instance = comp, \ula_teste[27]~output\, ula_teste[27]~output, CPU, 1
instance = comp, \ula_teste[28]~output\, ula_teste[28]~output, CPU, 1
instance = comp, \ula_teste[29]~output\, ula_teste[29]~output, CPU, 1
instance = comp, \ula_teste[30]~output\, ula_teste[30]~output, CPU, 1
instance = comp, \ula_teste[31]~output\, ula_teste[31]~output, CPU, 1
instance = comp, \instrucao_teste[0]~output\, instrucao_teste[0]~output, CPU, 1
instance = comp, \instrucao_teste[1]~output\, instrucao_teste[1]~output, CPU, 1
instance = comp, \instrucao_teste[2]~output\, instrucao_teste[2]~output, CPU, 1
instance = comp, \instrucao_teste[3]~output\, instrucao_teste[3]~output, CPU, 1
instance = comp, \instrucao_teste[4]~output\, instrucao_teste[4]~output, CPU, 1
instance = comp, \instrucao_teste[5]~output\, instrucao_teste[5]~output, CPU, 1
instance = comp, \instrucao_teste[6]~output\, instrucao_teste[6]~output, CPU, 1
instance = comp, \instrucao_teste[7]~output\, instrucao_teste[7]~output, CPU, 1
instance = comp, \instrucao_teste[8]~output\, instrucao_teste[8]~output, CPU, 1
instance = comp, \instrucao_teste[9]~output\, instrucao_teste[9]~output, CPU, 1
instance = comp, \instrucao_teste[10]~output\, instrucao_teste[10]~output, CPU, 1
instance = comp, \instrucao_teste[11]~output\, instrucao_teste[11]~output, CPU, 1
instance = comp, \instrucao_teste[12]~output\, instrucao_teste[12]~output, CPU, 1
instance = comp, \instrucao_teste[13]~output\, instrucao_teste[13]~output, CPU, 1
instance = comp, \instrucao_teste[14]~output\, instrucao_teste[14]~output, CPU, 1
instance = comp, \instrucao_teste[15]~output\, instrucao_teste[15]~output, CPU, 1
instance = comp, \instrucao_teste[16]~output\, instrucao_teste[16]~output, CPU, 1
instance = comp, \instrucao_teste[17]~output\, instrucao_teste[17]~output, CPU, 1
instance = comp, \instrucao_teste[18]~output\, instrucao_teste[18]~output, CPU, 1
instance = comp, \instrucao_teste[19]~output\, instrucao_teste[19]~output, CPU, 1
instance = comp, \instrucao_teste[20]~output\, instrucao_teste[20]~output, CPU, 1
instance = comp, \instrucao_teste[21]~output\, instrucao_teste[21]~output, CPU, 1
instance = comp, \instrucao_teste[22]~output\, instrucao_teste[22]~output, CPU, 1
instance = comp, \instrucao_teste[23]~output\, instrucao_teste[23]~output, CPU, 1
instance = comp, \instrucao_teste[24]~output\, instrucao_teste[24]~output, CPU, 1
instance = comp, \instrucao_teste[25]~output\, instrucao_teste[25]~output, CPU, 1
instance = comp, \instrucao_teste[26]~output\, instrucao_teste[26]~output, CPU, 1
instance = comp, \instrucao_teste[27]~output\, instrucao_teste[27]~output, CPU, 1
instance = comp, \instrucao_teste[28]~output\, instrucao_teste[28]~output, CPU, 1
instance = comp, \instrucao_teste[29]~output\, instrucao_teste[29]~output, CPU, 1
instance = comp, \instrucao_teste[30]~output\, instrucao_teste[30]~output, CPU, 1
instance = comp, \instrucao_teste[31]~output\, instrucao_teste[31]~output, CPU, 1
instance = comp, \pc_teste[0]~output\, pc_teste[0]~output, CPU, 1
instance = comp, \pc_teste[1]~output\, pc_teste[1]~output, CPU, 1
instance = comp, \pc_teste[2]~output\, pc_teste[2]~output, CPU, 1
instance = comp, \pc_teste[3]~output\, pc_teste[3]~output, CPU, 1
instance = comp, \pc_teste[4]~output\, pc_teste[4]~output, CPU, 1
instance = comp, \pc_teste[5]~output\, pc_teste[5]~output, CPU, 1
instance = comp, \pc_teste[6]~output\, pc_teste[6]~output, CPU, 1
instance = comp, \pc_teste[7]~output\, pc_teste[7]~output, CPU, 1
instance = comp, \pc_teste[8]~output\, pc_teste[8]~output, CPU, 1
instance = comp, \pc_teste[9]~output\, pc_teste[9]~output, CPU, 1
instance = comp, \pc_teste[10]~output\, pc_teste[10]~output, CPU, 1
instance = comp, \pc_teste[11]~output\, pc_teste[11]~output, CPU, 1
instance = comp, \pc_teste[12]~output\, pc_teste[12]~output, CPU, 1
instance = comp, \pc_teste[13]~output\, pc_teste[13]~output, CPU, 1
instance = comp, \pc_teste[14]~output\, pc_teste[14]~output, CPU, 1
instance = comp, \pc_teste[15]~output\, pc_teste[15]~output, CPU, 1
instance = comp, \pc_teste[16]~output\, pc_teste[16]~output, CPU, 1
instance = comp, \pc_teste[17]~output\, pc_teste[17]~output, CPU, 1
instance = comp, \pc_teste[18]~output\, pc_teste[18]~output, CPU, 1
instance = comp, \pc_teste[19]~output\, pc_teste[19]~output, CPU, 1
instance = comp, \pc_teste[20]~output\, pc_teste[20]~output, CPU, 1
instance = comp, \pc_teste[21]~output\, pc_teste[21]~output, CPU, 1
instance = comp, \pc_teste[22]~output\, pc_teste[22]~output, CPU, 1
instance = comp, \pc_teste[23]~output\, pc_teste[23]~output, CPU, 1
instance = comp, \pc_teste[24]~output\, pc_teste[24]~output, CPU, 1
instance = comp, \pc_teste[25]~output\, pc_teste[25]~output, CPU, 1
instance = comp, \pc_teste[26]~output\, pc_teste[26]~output, CPU, 1
instance = comp, \pc_teste[27]~output\, pc_teste[27]~output, CPU, 1
instance = comp, \pc_teste[28]~output\, pc_teste[28]~output, CPU, 1
instance = comp, \pc_teste[29]~output\, pc_teste[29]~output, CPU, 1
instance = comp, \pc_teste[30]~output\, pc_teste[30]~output, CPU, 1
instance = comp, \pc_teste[31]~output\, pc_teste[31]~output, CPU, 1
instance = comp, \SW[0]~input\, SW[0]~input, CPU, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, CPU, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, CPU, 1
instance = comp, \PC|DOUT[6]~DUPLICATE\, PC|DOUT[6]~DUPLICATE, CPU, 1
instance = comp, \PC|DOUT[3]~DUPLICATE\, PC|DOUT[3]~DUPLICATE, CPU, 1
instance = comp, \PC|DOUT[7]~DUPLICATE\, PC|DOUT[7]~DUPLICATE, CPU, 1
instance = comp, \PC|DOUT[4]\, PC|DOUT[4], CPU, 1
instance = comp, \PC|DOUT[5]~DUPLICATE\, PC|DOUT[5]~DUPLICATE, CPU, 1
instance = comp, \ROM|memROM~5\, ROM|memROM~5, CPU, 1
instance = comp, \ROM|memROM~13\, ROM|memROM~13, CPU, 1
instance = comp, \BancoRegistradores|saidaA[0]~6\, BancoRegistradores|saidaA[0]~6, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[31]~32\, MUX_BANCOREG|saida_MUX[31]~32, CPU, 1
instance = comp, \PC|DOUT[2]\, PC|DOUT[2], CPU, 1
instance = comp, \ROM|memROM~3\, ROM|memROM~3, CPU, 1
instance = comp, \UNI_LOG_ULA|Equal0~0\, UNI_LOG_ULA|Equal0~0, CPU, 1
instance = comp, \ROM|memROM~1\, ROM|memROM~1, CPU, 1
instance = comp, \UNI_LOG_ULA|Equal0~1\, UNI_LOG_ULA|Equal0~1, CPU, 1
instance = comp, \UNI_LOG_ULA|ULActrl~1\, UNI_LOG_ULA|ULActrl~1, CPU, 1
instance = comp, \UNI_LOG|Equal4~0\, UNI_LOG|Equal4~0, CPU, 1
instance = comp, \UNI_LOG_ULA|ULActrl~0\, UNI_LOG_ULA|ULActrl~0, CPU, 1
instance = comp, \ULA|ULA24|Equal2~0\, ULA|ULA24|Equal2~0, CPU, 1
instance = comp, \ULA|ULA6|signal_B~1\, ULA|ULA6|signal_B~1, CPU, 1
instance = comp, \ULA|ULA8|signal_B~1\, ULA|ULA8|signal_B~1, CPU, 1
instance = comp, \BancoRegistradores|registrador~1110\, BancoRegistradores|registrador~1110, CPU, 1
instance = comp, \ROM|memROM~9\, ROM|memROM~9, CPU, 1
instance = comp, \BancoRegistradores|registrador~1095\, BancoRegistradores|registrador~1095, CPU, 1
instance = comp, \BancoRegistradores|registrador~67\, BancoRegistradores|registrador~67, CPU, 1
instance = comp, \ROM|memROM~12\, ROM|memROM~12, CPU, 1
instance = comp, \ULA|ULA8|signal_B~0\, ULA|ULA8|signal_B~0, CPU, 1
instance = comp, \BancoRegistradores|registrador~1091\, BancoRegistradores|registrador~1091, CPU, 1
instance = comp, \ULA|ULA29|signal_B~0\, ULA|ULA29|signal_B~0, CPU, 1
instance = comp, \ULA|ULA29|saida~0\, ULA|ULA29|saida~0, CPU, 1
instance = comp, \ULA|ULA29|AxorB\, ULA|ULA29|AxorB, CPU, 1
instance = comp, \BancoRegistradores|saidaA[26]~24\, BancoRegistradores|saidaA[26]~24, CPU, 1
instance = comp, \BancoRegistradores|registrador~62\, BancoRegistradores|registrador~62, CPU, 1
instance = comp, \BancoRegistradores|registrador~1086\, BancoRegistradores|registrador~1086, CPU, 1
instance = comp, \ULA|ULA24|signal_B~0\, ULA|ULA24|signal_B~0, CPU, 1
instance = comp, \ULA|ULA24|saida~1\, ULA|ULA24|saida~1, CPU, 1
instance = comp, \ULA|ULA24|AxorB\, ULA|ULA24|AxorB, CPU, 1
instance = comp, \BancoRegistradores|registrador~60\, BancoRegistradores|registrador~60, CPU, 1
instance = comp, \BancoRegistradores|registrador~1084\, BancoRegistradores|registrador~1084, CPU, 1
instance = comp, \ULA|ULA22|signal_B~0\, ULA|ULA22|signal_B~0, CPU, 1
instance = comp, \BancoRegistradores|registrador~1106\, BancoRegistradores|registrador~1106, CPU, 1
instance = comp, \BancoRegistradores|registrador~59\, BancoRegistradores|registrador~59, CPU, 1
instance = comp, \BancoRegistradores|registrador~1083\, BancoRegistradores|registrador~1083, CPU, 1
instance = comp, \ULA|ULA21|signal_B~0\, ULA|ULA21|signal_B~0, CPU, 1
instance = comp, \BancoRegistradores|registrador~1094\, BancoRegistradores|registrador~1094, CPU, 1
instance = comp, \BancoRegistradores|registrador~310\, BancoRegistradores|registrador~310, CPU, 1
instance = comp, \BancoRegistradores|saidaA[16]~15\, BancoRegistradores|saidaA[16]~15, CPU, 1
instance = comp, \BancoRegistradores|saidaA[15]~14\, BancoRegistradores|saidaA[15]~14, CPU, 1
instance = comp, \ULA|ULA15|saida~2\, ULA|ULA15|saida~2, CPU, 1
instance = comp, \BancoRegistradores|registrador~1102\, BancoRegistradores|registrador~1102, CPU, 1
instance = comp, \BancoRegistradores|registrador~51\, BancoRegistradores|registrador~51, CPU, 1
instance = comp, \BancoRegistradores|registrador~1075\, BancoRegistradores|registrador~1075, CPU, 1
instance = comp, \ULA|ULA13|signal_B~0\, ULA|ULA13|signal_B~0, CPU, 1
instance = comp, \BancoRegistradores|registrador~1101\, BancoRegistradores|registrador~1101, CPU, 1
instance = comp, \BancoRegistradores|registrador~49\, BancoRegistradores|registrador~49, CPU, 1
instance = comp, \BancoRegistradores|registrador~1073\, BancoRegistradores|registrador~1073, CPU, 1
instance = comp, \ULA|ULA11|signal_B~0\, ULA|ULA11|signal_B~0, CPU, 1
instance = comp, \BancoRegistradores|registrador~1100\, BancoRegistradores|registrador~1100, CPU, 1
instance = comp, \BancoRegistradores|registrador~47\, BancoRegistradores|registrador~47, CPU, 1
instance = comp, \BancoRegistradores|registrador~1071\, BancoRegistradores|registrador~1071, CPU, 1
instance = comp, \ULA|ULA9|signal_B~0\, ULA|ULA9|signal_B~0, CPU, 1
instance = comp, \BancoRegistradores|registrador~46\, BancoRegistradores|registrador~46, CPU, 1
instance = comp, \BancoRegistradores|registrador~1070\, BancoRegistradores|registrador~1070, CPU, 1
instance = comp, \ULA|ULA8|signal_B~3\, ULA|ULA8|signal_B~3, CPU, 1
instance = comp, \BancoRegistradores|registrador~44\, BancoRegistradores|registrador~44, CPU, 1
instance = comp, \BancoRegistradores|registrador~1068\, BancoRegistradores|registrador~1068, CPU, 1
instance = comp, \ULA|ULA6|signal_B~0\, ULA|ULA6|signal_B~0, CPU, 1
instance = comp, \BancoRegistradores|registrador~1098\, BancoRegistradores|registrador~1098, CPU, 1
instance = comp, \BancoRegistradores|registrador~43\, BancoRegistradores|registrador~43, CPU, 1
instance = comp, \BancoRegistradores|registrador~1067\, BancoRegistradores|registrador~1067, CPU, 1
instance = comp, \ULA|ULA8|signal_B~2\, ULA|ULA8|signal_B~2, CPU, 1
instance = comp, \ULA|ULA5|signal_B~0\, ULA|ULA5|signal_B~0, CPU, 1
instance = comp, \BancoRegistradores|registrador~1097\, BancoRegistradores|registrador~1097, CPU, 1
instance = comp, \BancoRegistradores|registrador~41\, BancoRegistradores|registrador~41, CPU, 1
instance = comp, \BancoRegistradores|registrador~1065\, BancoRegistradores|registrador~1065, CPU, 1
instance = comp, \ULA|ULA3|signal_B~0\, ULA|ULA3|signal_B~0, CPU, 1
instance = comp, \ROM|memROM~10\, ROM|memROM~10, CPU, 1
instance = comp, \BancoRegistradores|registrador~40\, BancoRegistradores|registrador~40, CPU, 1
instance = comp, \BancoRegistradores|registrador~1064\, BancoRegistradores|registrador~1064, CPU, 1
instance = comp, \ULA|ULA2|signal_B~0\, ULA|ULA2|signal_B~0, CPU, 1
instance = comp, \ULA|ULA2|saida~0\, ULA|ULA2|saida~0, CPU, 1
instance = comp, \BancoRegistradores|registrador~295\, BancoRegistradores|registrador~295, CPU, 1
instance = comp, \BancoRegistradores|saidaA[1]~1\, BancoRegistradores|saidaA[1]~1, CPU, 1
instance = comp, \ROM|memROM~7\, ROM|memROM~7, CPU, 1
instance = comp, \BancoRegistradores|registrador~324\, BancoRegistradores|registrador~324, CPU, 1
instance = comp, \BancoRegistradores|registrador~68\, BancoRegistradores|registrador~68, CPU, 1
instance = comp, \BancoRegistradores|registrador~1092\, BancoRegistradores|registrador~1092, CPU, 1
instance = comp, \ULA|ULA30|signal_B~0\, ULA|ULA30|signal_B~0, CPU, 1
instance = comp, \ULA|ULA30|saida~1\, ULA|ULA30|saida~1, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[30]~30\, MUX_BANCOREG|saida_MUX[30]~30, CPU, 1
instance = comp, \BancoRegistradores|registrador~324DUPLICATE\, BancoRegistradores|registrador~324DUPLICATE, CPU, 1
instance = comp, \ULA|ULA30|saida~2\, ULA|ULA30|saida~2, CPU, 1
instance = comp, \BancoRegistradores|registrador~66\, BancoRegistradores|registrador~66, CPU, 1
instance = comp, \BancoRegistradores|registrador~1090\, BancoRegistradores|registrador~1090, CPU, 1
instance = comp, \ULA|ULA28|signal_B~0\, ULA|ULA28|signal_B~0, CPU, 1
instance = comp, \ULA|ULA28|saida~0\, ULA|ULA28|saida~0, CPU, 1
instance = comp, \BancoRegistradores|registrador~1109\, BancoRegistradores|registrador~1109, CPU, 1
instance = comp, \BancoRegistradores|registrador~65\, BancoRegistradores|registrador~65, CPU, 1
instance = comp, \BancoRegistradores|registrador~1089\, BancoRegistradores|registrador~1089, CPU, 1
instance = comp, \ULA|ULA27|signal_B~0\, ULA|ULA27|signal_B~0, CPU, 1
instance = comp, \ULA|ULA27|AxorB\, ULA|ULA27|AxorB, CPU, 1
instance = comp, \ULA|ULA27|saida~0\, ULA|ULA27|saida~0, CPU, 1
instance = comp, \ULA|ULA27|saida~1\, ULA|ULA27|saida~1, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[27]~27\, MUX_BANCOREG|saida_MUX[27]~27, CPU, 1
instance = comp, \BancoRegistradores|registrador~321\, BancoRegistradores|registrador~321, CPU, 1
instance = comp, \BancoRegistradores|saidaA[27]~25\, BancoRegistradores|saidaA[27]~25, CPU, 1
instance = comp, \ULA|ULA28|AxorB\, ULA|ULA28|AxorB, CPU, 1
instance = comp, \ULA|ULA28|soma\, ULA|ULA28|soma, CPU, 1
instance = comp, \ULA|ULA28|saida~2\, ULA|ULA28|saida~2, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[28]~28\, MUX_BANCOREG|saida_MUX[28]~28, CPU, 1
instance = comp, \BancoRegistradores|registrador~322\, BancoRegistradores|registrador~322, CPU, 1
instance = comp, \BancoRegistradores|saidaA[28]~26\, BancoRegistradores|saidaA[28]~26, CPU, 1
instance = comp, \ULA|ULA28|saida~1\, ULA|ULA28|saida~1, CPU, 1
instance = comp, \ULA|ULA30|AxorB\, ULA|ULA30|AxorB, CPU, 1
instance = comp, \ULA|ULA28|AxBandC\, ULA|ULA28|AxBandC, CPU, 1
instance = comp, \ULA|ULA30|AxBandC\, ULA|ULA30|AxBandC, CPU, 1
instance = comp, \BancoRegistradores|registrador~1111\, BancoRegistradores|registrador~1111, CPU, 1
instance = comp, \BancoRegistradores|registrador~69\, BancoRegistradores|registrador~69, CPU, 1
instance = comp, \BancoRegistradores|registrador~1093\, BancoRegistradores|registrador~1093, CPU, 1
instance = comp, \ULA|ULA31|signal_B~0\, ULA|ULA31|signal_B~0, CPU, 1
instance = comp, \ULA|ULA31|saida~0\, ULA|ULA31|saida~0, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[31]~31\, MUX_BANCOREG|saida_MUX[31]~31, CPU, 1
instance = comp, \BancoRegistradores|registrador~325\, BancoRegistradores|registrador~325, CPU, 1
instance = comp, \ULA|ULA31|soma~0\, ULA|ULA31|soma~0, CPU, 1
instance = comp, \ULA|Equal5~0\, ULA|Equal5~0, CPU, 1
instance = comp, \ULA|saida[0]~4\, ULA|saida[0]~4, CPU, 1
instance = comp, \BancoRegistradores|registrador~294DUPLICATE\, BancoRegistradores|registrador~294DUPLICATE, CPU, 1
instance = comp, \BancoRegistradores|registrador~38\, BancoRegistradores|registrador~38, CPU, 1
instance = comp, \BancoRegistradores|registrador~1062\, BancoRegistradores|registrador~1062, CPU, 1
instance = comp, \ULA|ULA0|signal_B~0\, ULA|ULA0|signal_B~0, CPU, 1
instance = comp, \ULA|ULA0|saida~0\, ULA|ULA0|saida~0, CPU, 1
instance = comp, \BancoRegistradores|registrador~1108\, BancoRegistradores|registrador~1108, CPU, 1
instance = comp, \BancoRegistradores|registrador~63\, BancoRegistradores|registrador~63, CPU, 1
instance = comp, \BancoRegistradores|registrador~1087\, BancoRegistradores|registrador~1087, CPU, 1
instance = comp, \ULA|ULA25|signal_B~0\, ULA|ULA25|signal_B~0, CPU, 1
instance = comp, \ULA|ULA25|saida~1\, ULA|ULA25|saida~1, CPU, 1
instance = comp, \BancoRegistradores|registrador~317\, BancoRegistradores|registrador~317, CPU, 1
instance = comp, \BancoRegistradores|saidaA[23]~21\, BancoRegistradores|saidaA[23]~21, CPU, 1
instance = comp, \ULA|ULA23|AxorB\, ULA|ULA23|AxorB, CPU, 1
instance = comp, \ULA|ULA23|soma\, ULA|ULA23|soma, CPU, 1
instance = comp, \ULA|ULA23|saida~2\, ULA|ULA23|saida~2, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[23]~23\, MUX_BANCOREG|saida_MUX[23]~23, CPU, 1
instance = comp, \BancoRegistradores|registrador~1107\, BancoRegistradores|registrador~1107, CPU, 1
instance = comp, \BancoRegistradores|registrador~61\, BancoRegistradores|registrador~61, CPU, 1
instance = comp, \BancoRegistradores|registrador~1085\, BancoRegistradores|registrador~1085, CPU, 1
instance = comp, \ULA|ULA23|signal_B~0\, ULA|ULA23|signal_B~0, CPU, 1
instance = comp, \ULA|ULA23|saida~1\, ULA|ULA23|saida~1, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[17]~17\, MUX_BANCOREG|saida_MUX[17]~17, CPU, 1
instance = comp, \BancoRegistradores|registrador~311\, BancoRegistradores|registrador~311, CPU, 1
instance = comp, \BancoRegistradores|registrador~1104\, BancoRegistradores|registrador~1104, CPU, 1
instance = comp, \BancoRegistradores|registrador~55\, BancoRegistradores|registrador~55, CPU, 1
instance = comp, \BancoRegistradores|registrador~1079\, BancoRegistradores|registrador~1079, CPU, 1
instance = comp, \ULA|ULA17|signal_B~0\, ULA|ULA17|signal_B~0, CPU, 1
instance = comp, \BancoRegistradores|saidaA[17]~16\, BancoRegistradores|saidaA[17]~16, CPU, 1
instance = comp, \ULA|ULA17|saida~4\, ULA|ULA17|saida~4, CPU, 1
instance = comp, \ULA|ULA17|saida~0\, ULA|ULA17|saida~0, CPU, 1
instance = comp, \ULA|ULA17|saida~3\, ULA|ULA17|saida~3, CPU, 1
instance = comp, \ULA|ULA17|saida~2\, ULA|ULA17|saida~2, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[19]~19\, MUX_BANCOREG|saida_MUX[19]~19, CPU, 1
instance = comp, \BancoRegistradores|registrador~1105\, BancoRegistradores|registrador~1105, CPU, 1
instance = comp, \BancoRegistradores|registrador~57\, BancoRegistradores|registrador~57, CPU, 1
instance = comp, \BancoRegistradores|registrador~313\, BancoRegistradores|registrador~313, CPU, 1
instance = comp, \BancoRegistradores|registrador~1081\, BancoRegistradores|registrador~1081, CPU, 1
instance = comp, \ULA|ULA19|signal_B~0\, ULA|ULA19|signal_B~0, CPU, 1
instance = comp, \BancoRegistradores|saidaA[19]~17\, BancoRegistradores|saidaA[19]~17, CPU, 1
instance = comp, \BancoRegistradores|registrador~312\, BancoRegistradores|registrador~312, CPU, 1
instance = comp, \BancoRegistradores|registrador~56\, BancoRegistradores|registrador~56, CPU, 1
instance = comp, \BancoRegistradores|registrador~1080\, BancoRegistradores|registrador~1080, CPU, 1
instance = comp, \ULA|ULA18|signal_B~0\, ULA|ULA18|signal_B~0, CPU, 1
instance = comp, \ULA|ULA18|AxorB\, ULA|ULA18|AxorB, CPU, 1
instance = comp, \ULA|ULA18|AxBandC\, ULA|ULA18|AxBandC, CPU, 1
instance = comp, \ULA|ULA19|saida~0\, ULA|ULA19|saida~0, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[14]~14\, MUX_BANCOREG|saida_MUX[14]~14, CPU, 1
instance = comp, \BancoRegistradores|registrador~308\, BancoRegistradores|registrador~308, CPU, 1
instance = comp, \BancoRegistradores|registrador~52\, BancoRegistradores|registrador~52, CPU, 1
instance = comp, \BancoRegistradores|registrador~1076\, BancoRegistradores|registrador~1076, CPU, 1
instance = comp, \ULA|ULA14|signal_B~0\, ULA|ULA14|signal_B~0, CPU, 1
instance = comp, \BancoRegistradores|saidaA[14]~13\, BancoRegistradores|saidaA[14]~13, CPU, 1
instance = comp, \BancoRegistradores|saidaA[12]~12\, BancoRegistradores|saidaA[12]~12, CPU, 1
instance = comp, \ULA|ULA12|saida~0\, ULA|ULA12|saida~0, CPU, 1
instance = comp, \ULA|ULA12|saida~1\, ULA|ULA12|saida~1, CPU, 1
instance = comp, \ULA|ULA12|saida~2\, ULA|ULA12|saida~2, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[12]~12\, MUX_BANCOREG|saida_MUX[12]~12, CPU, 1
instance = comp, \BancoRegistradores|registrador~306\, BancoRegistradores|registrador~306, CPU, 1
instance = comp, \BancoRegistradores|registrador~50\, BancoRegistradores|registrador~50, CPU, 1
instance = comp, \BancoRegistradores|registrador~1074\, BancoRegistradores|registrador~1074, CPU, 1
instance = comp, \ULA|ULA12|signal_B~0\, ULA|ULA12|signal_B~0, CPU, 1
instance = comp, \ULA|ULA13|AxorB\, ULA|ULA13|AxorB, CPU, 1
instance = comp, \ULA|ULA13|AxBandC\, ULA|ULA13|AxBandC, CPU, 1
instance = comp, \ULA|ULA14|saida~0\, ULA|ULA14|saida~0, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[10]~10\, MUX_BANCOREG|saida_MUX[10]~10, CPU, 1
instance = comp, \BancoRegistradores|registrador~48\, BancoRegistradores|registrador~48, CPU, 1
instance = comp, \BancoRegistradores|registrador~304\, BancoRegistradores|registrador~304, CPU, 1
instance = comp, \BancoRegistradores|registrador~1072\, BancoRegistradores|registrador~1072, CPU, 1
instance = comp, \ULA|ULA10|signal_B~0\, ULA|ULA10|signal_B~0, CPU, 1
instance = comp, \BancoRegistradores|saidaA[10]~10\, BancoRegistradores|saidaA[10]~10, CPU, 1
instance = comp, \BancoRegistradores|registrador~1099\, BancoRegistradores|registrador~1099, CPU, 1
instance = comp, \BancoRegistradores|registrador~45\, BancoRegistradores|registrador~45, CPU, 1
instance = comp, \BancoRegistradores|registrador~1069\, BancoRegistradores|registrador~1069, CPU, 1
instance = comp, \ULA|ULA7|saida~0\, ULA|ULA7|saida~0, CPU, 1
instance = comp, \ULA|ULA7|signal_B~0\, ULA|ULA7|signal_B~0, CPU, 1
instance = comp, \ULA|ULA7|saida~1\, ULA|ULA7|saida~1, CPU, 1
instance = comp, \ULA|ULA7|saida~2\, ULA|ULA7|saida~2, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[7]~7\, MUX_BANCOREG|saida_MUX[7]~7, CPU, 1
instance = comp, \BancoRegistradores|registrador~301\, BancoRegistradores|registrador~301, CPU, 1
instance = comp, \BancoRegistradores|saidaA[7]~8\, BancoRegistradores|saidaA[7]~8, CPU, 1
instance = comp, \ULA|ULA8|AxorB\, ULA|ULA8|AxorB, CPU, 1
instance = comp, \ULA|ULA8|AxBandC\, ULA|ULA8|AxBandC, CPU, 1
instance = comp, \ULA|ULA9|Carry_Out\, ULA|ULA9|Carry_Out, CPU, 1
instance = comp, \ULA|ULA10|saida~0\, ULA|ULA10|saida~0, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[4]~4\, MUX_BANCOREG|saida_MUX[4]~4, CPU, 1
instance = comp, \BancoRegistradores|registrador~298\, BancoRegistradores|registrador~298, CPU, 1
instance = comp, \BancoRegistradores|saidaA[4]~4\, BancoRegistradores|saidaA[4]~4, CPU, 1
instance = comp, \BancoRegistradores|registrador~42\, BancoRegistradores|registrador~42, CPU, 1
instance = comp, \BancoRegistradores|registrador~1066\, BancoRegistradores|registrador~1066, CPU, 1
instance = comp, \ULA|ULA4|signal_B~0\, ULA|ULA4|signal_B~0, CPU, 1
instance = comp, \ULA|ULA3|AxorB\, ULA|ULA3|AxorB, CPU, 1
instance = comp, \ULA|ULA3|AxBandC\, ULA|ULA3|AxBandC, CPU, 1
instance = comp, \ULA|ULA4|saida~0\, ULA|ULA4|saida~0, CPU, 1
instance = comp, \ULA|saida[0]~5\, ULA|saida[0]~5, CPU, 1
instance = comp, \ULA|saida[0]~6\, ULA|saida[0]~6, CPU, 1
instance = comp, \ULA|saida[0]~7\, ULA|saida[0]~7, CPU, 1
instance = comp, \ULA|saida[0]~8\, ULA|saida[0]~8, CPU, 1
instance = comp, \ULA|saida[0]~9\, ULA|saida[0]~9, CPU, 1
instance = comp, \ULA|saida[0]~10\, ULA|saida[0]~10, CPU, 1
instance = comp, \ULA|ULA23|saida~0\, ULA|ULA23|saida~0, CPU, 1
instance = comp, \ULA|ULA25|AxorB\, ULA|ULA25|AxorB, CPU, 1
instance = comp, \ULA|ULA23|AxBandC\, ULA|ULA23|AxBandC, CPU, 1
instance = comp, \ULA|ULA25|saida~0\, ULA|ULA25|saida~0, CPU, 1
instance = comp, \ULA|saida[0]~11\, ULA|saida[0]~11, CPU, 1
instance = comp, \ULA|saida[0]~12\, ULA|saida[0]~12, CPU, 1
instance = comp, \ULA|saida[0]~13\, ULA|saida[0]~13, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[0]~0\, MUX_BANCOREG|saida_MUX[0]~0, CPU, 1
instance = comp, \BancoRegistradores|registrador~294\, BancoRegistradores|registrador~294, CPU, 1
instance = comp, \BancoRegistradores|saidaA[0]~0\, BancoRegistradores|saidaA[0]~0, CPU, 1
instance = comp, \ULA|ULA0|Carry_Out\, ULA|ULA0|Carry_Out, CPU, 1
instance = comp, \ULA|ULA1|saida~0\, ULA|ULA1|saida~0, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[1]~1\, MUX_BANCOREG|saida_MUX[1]~1, CPU, 1
instance = comp, \BancoRegistradores|registrador~1096\, BancoRegistradores|registrador~1096, CPU, 1
instance = comp, \BancoRegistradores|registrador~39\, BancoRegistradores|registrador~39, CPU, 1
instance = comp, \BancoRegistradores|registrador~1063\, BancoRegistradores|registrador~1063, CPU, 1
instance = comp, \ULA|ULA1|signal_B~0\, ULA|ULA1|signal_B~0, CPU, 1
instance = comp, \ULA|ULA2|saida~1\, ULA|ULA2|saida~1, CPU, 1
instance = comp, \ULA|ULA2|saida~2\, ULA|ULA2|saida~2, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[2]~2\, MUX_BANCOREG|saida_MUX[2]~2, CPU, 1
instance = comp, \BancoRegistradores|registrador~296\, BancoRegistradores|registrador~296, CPU, 1
instance = comp, \BancoRegistradores|saidaA[2]~2\, BancoRegistradores|saidaA[2]~2, CPU, 1
instance = comp, \ULA|ULA2|Carry_Out\, ULA|ULA2|Carry_Out, CPU, 1
instance = comp, \ULA|ULA3|saida~1\, ULA|ULA3|saida~1, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[3]~3\, MUX_BANCOREG|saida_MUX[3]~3, CPU, 1
instance = comp, \BancoRegistradores|registrador~297\, BancoRegistradores|registrador~297, CPU, 1
instance = comp, \BancoRegistradores|saidaA[3]~3\, BancoRegistradores|saidaA[3]~3, CPU, 1
instance = comp, \ULA|ULA3|saida~0\, ULA|ULA3|saida~0, CPU, 1
instance = comp, \ULA|ULA4|Carry_Out\, ULA|ULA4|Carry_Out, CPU, 1
instance = comp, \ULA|ULA5|saida~0\, ULA|ULA5|saida~0, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[5]~5\, MUX_BANCOREG|saida_MUX[5]~5, CPU, 1
instance = comp, \BancoRegistradores|registrador~299\, BancoRegistradores|registrador~299, CPU, 1
instance = comp, \BancoRegistradores|saidaA[5]~5\, BancoRegistradores|saidaA[5]~5, CPU, 1
instance = comp, \ULA|ULA5|Carry_Out\, ULA|ULA5|Carry_Out, CPU, 1
instance = comp, \ULA|ULA6|saida~0\, ULA|ULA6|saida~0, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[6]~6\, MUX_BANCOREG|saida_MUX[6]~6, CPU, 1
instance = comp, \BancoRegistradores|registrador~300\, BancoRegistradores|registrador~300, CPU, 1
instance = comp, \BancoRegistradores|saidaA[6]~7\, BancoRegistradores|saidaA[6]~7, CPU, 1
instance = comp, \ULA|ULA7|Carry_Out\, ULA|ULA7|Carry_Out, CPU, 1
instance = comp, \ULA|ULA8|saida~1\, ULA|ULA8|saida~1, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[8]~8\, MUX_BANCOREG|saida_MUX[8]~8, CPU, 1
instance = comp, \BancoRegistradores|registrador~302\, BancoRegistradores|registrador~302, CPU, 1
instance = comp, \ULA|ULA8|saida~0\, ULA|ULA8|saida~0, CPU, 1
instance = comp, \ULA|ULA9|saida~0\, ULA|ULA9|saida~0, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[9]~9\, MUX_BANCOREG|saida_MUX[9]~9, CPU, 1
instance = comp, \BancoRegistradores|registrador~303\, BancoRegistradores|registrador~303, CPU, 1
instance = comp, \BancoRegistradores|saidaA[9]~9\, BancoRegistradores|saidaA[9]~9, CPU, 1
instance = comp, \ULA|ULA10|Carry_Out\, ULA|ULA10|Carry_Out, CPU, 1
instance = comp, \ULA|ULA11|saida~0\, ULA|ULA11|saida~0, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[11]~11\, MUX_BANCOREG|saida_MUX[11]~11, CPU, 1
instance = comp, \BancoRegistradores|registrador~305\, BancoRegistradores|registrador~305, CPU, 1
instance = comp, \BancoRegistradores|saidaA[11]~11\, BancoRegistradores|saidaA[11]~11, CPU, 1
instance = comp, \ULA|ULA12|Carry_Out\, ULA|ULA12|Carry_Out, CPU, 1
instance = comp, \ULA|ULA13|saida~1\, ULA|ULA13|saida~1, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[13]~13\, MUX_BANCOREG|saida_MUX[13]~13, CPU, 1
instance = comp, \BancoRegistradores|registrador~307\, BancoRegistradores|registrador~307, CPU, 1
instance = comp, \ULA|ULA13|saida~0\, ULA|ULA13|saida~0, CPU, 1
instance = comp, \ULA|ULA15|saida~5\, ULA|ULA15|saida~5, CPU, 1
instance = comp, \ULA|ULA15|saida~0\, ULA|ULA15|saida~0, CPU, 1
instance = comp, \ULA|ULA15|AxorB\, ULA|ULA15|AxorB, CPU, 1
instance = comp, \ULA|ULA15|saida~4\, ULA|ULA15|saida~4, CPU, 1
instance = comp, \ULA|ULA15|saida~3\, ULA|ULA15|saida~3, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[15]~15\, MUX_BANCOREG|saida_MUX[15]~15, CPU, 1
instance = comp, \BancoRegistradores|registrador~309\, BancoRegistradores|registrador~309, CPU, 1
instance = comp, \BancoRegistradores|registrador~1103\, BancoRegistradores|registrador~1103, CPU, 1
instance = comp, \BancoRegistradores|registrador~53\, BancoRegistradores|registrador~53, CPU, 1
instance = comp, \BancoRegistradores|registrador~1077\, BancoRegistradores|registrador~1077, CPU, 1
instance = comp, \ULA|ULA15|signal_B~0\, ULA|ULA15|signal_B~0, CPU, 1
instance = comp, \ULA|ULA15|Carry_Out\, ULA|ULA15|Carry_Out, CPU, 1
instance = comp, \ULA|ULA16|saida~0\, ULA|ULA16|saida~0, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[16]~16\, MUX_BANCOREG|saida_MUX[16]~16, CPU, 1
instance = comp, \BancoRegistradores|registrador~54\, BancoRegistradores|registrador~54, CPU, 1
instance = comp, \BancoRegistradores|registrador~1078\, BancoRegistradores|registrador~1078, CPU, 1
instance = comp, \ULA|ULA16|signal_B~0\, ULA|ULA16|signal_B~0, CPU, 1
instance = comp, \ULA|ULA18|saida~2\, ULA|ULA18|saida~2, CPU, 1
instance = comp, \ULA|ULA18|saida~3\, ULA|ULA18|saida~3, CPU, 1
instance = comp, \ULA|ULA18|saida~4\, ULA|ULA18|saida~4, CPU, 1
instance = comp, \ULA|ULA18|saida~1\, ULA|ULA18|saida~1, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[18]~18\, MUX_BANCOREG|saida_MUX[18]~18, CPU, 1
instance = comp, \BancoRegistradores|registrador~312DUPLICATE\, BancoRegistradores|registrador~312DUPLICATE, CPU, 1
instance = comp, \ULA|ULA18|saida~0\, ULA|ULA18|saida~0, CPU, 1
instance = comp, \ULA|ULA20|saida~2\, ULA|ULA20|saida~2, CPU, 1
instance = comp, \BancoRegistradores|registrador~58\, BancoRegistradores|registrador~58, CPU, 1
instance = comp, \BancoRegistradores|registrador~1082\, BancoRegistradores|registrador~1082, CPU, 1
instance = comp, \ULA|ULA20|signal_B~0\, ULA|ULA20|signal_B~0, CPU, 1
instance = comp, \ULA|ULA20|saida~1\, ULA|ULA20|saida~1, CPU, 1
instance = comp, \ULA|ULA20|saida~0\, ULA|ULA20|saida~0, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[20]~20\, MUX_BANCOREG|saida_MUX[20]~20, CPU, 1
instance = comp, \BancoRegistradores|registrador~314\, BancoRegistradores|registrador~314, CPU, 1
instance = comp, \BancoRegistradores|saidaA[20]~18\, BancoRegistradores|saidaA[20]~18, CPU, 1
instance = comp, \ULA|ULA20|Carry_Out\, ULA|ULA20|Carry_Out, CPU, 1
instance = comp, \ULA|ULA21|saida~0\, ULA|ULA21|saida~0, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[21]~21\, MUX_BANCOREG|saida_MUX[21]~21, CPU, 1
instance = comp, \BancoRegistradores|registrador~315\, BancoRegistradores|registrador~315, CPU, 1
instance = comp, \BancoRegistradores|saidaA[21]~19\, BancoRegistradores|saidaA[21]~19, CPU, 1
instance = comp, \ULA|ULA22|saida~0\, ULA|ULA22|saida~0, CPU, 1
instance = comp, \ULA|ULA22|saida~3\, ULA|ULA22|saida~3, CPU, 1
instance = comp, \ULA|ULA22|saida~4\, ULA|ULA22|saida~4, CPU, 1
instance = comp, \ULA|ULA22|saida~2\, ULA|ULA22|saida~2, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[22]~22\, MUX_BANCOREG|saida_MUX[22]~22, CPU, 1
instance = comp, \BancoRegistradores|registrador~316\, BancoRegistradores|registrador~316, CPU, 1
instance = comp, \BancoRegistradores|saidaA[22]~20\, BancoRegistradores|saidaA[22]~20, CPU, 1
instance = comp, \ULA|ULA24|saida~3\, ULA|ULA24|saida~3, CPU, 1
instance = comp, \ULA|ULA24|saida~4\, ULA|ULA24|saida~4, CPU, 1
instance = comp, \ULA|ULA24|saida~2\, ULA|ULA24|saida~2, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[24]~24\, MUX_BANCOREG|saida_MUX[24]~24, CPU, 1
instance = comp, \BancoRegistradores|registrador~318\, BancoRegistradores|registrador~318, CPU, 1
instance = comp, \BancoRegistradores|saidaA[24]~22\, BancoRegistradores|saidaA[24]~22, CPU, 1
instance = comp, \ULA|ULA25|saida~4\, ULA|ULA25|saida~4, CPU, 1
instance = comp, \ULA|ULA25|saida~3\, ULA|ULA25|saida~3, CPU, 1
instance = comp, \ULA|ULA25|saida~2\, ULA|ULA25|saida~2, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[25]~25\, MUX_BANCOREG|saida_MUX[25]~25, CPU, 1
instance = comp, \BancoRegistradores|registrador~319\, BancoRegistradores|registrador~319, CPU, 1
instance = comp, \BancoRegistradores|saidaA[25]~23\, BancoRegistradores|saidaA[25]~23, CPU, 1
instance = comp, \ULA|ULA25|Carry_Out\, ULA|ULA25|Carry_Out, CPU, 1
instance = comp, \ULA|ULA26|saida~0\, ULA|ULA26|saida~0, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[26]~26\, MUX_BANCOREG|saida_MUX[26]~26, CPU, 1
instance = comp, \BancoRegistradores|registrador~320\, BancoRegistradores|registrador~320, CPU, 1
instance = comp, \BancoRegistradores|registrador~64\, BancoRegistradores|registrador~64, CPU, 1
instance = comp, \BancoRegistradores|registrador~1088\, BancoRegistradores|registrador~1088, CPU, 1
instance = comp, \ULA|ULA26|signal_B~0\, ULA|ULA26|signal_B~0, CPU, 1
instance = comp, \ULA|ULA29|saida~2\, ULA|ULA29|saida~2, CPU, 1
instance = comp, \ULA|ULA29|saida~3\, ULA|ULA29|saida~3, CPU, 1
instance = comp, \ULA|ULA29|saida~1\, ULA|ULA29|saida~1, CPU, 1
instance = comp, \MUX_BANCOREG|saida_MUX[29]~29\, MUX_BANCOREG|saida_MUX[29]~29, CPU, 1
instance = comp, \BancoRegistradores|registrador~323\, BancoRegistradores|registrador~323, CPU, 1
instance = comp, \BancoRegistradores|saidaA[29]~27\, BancoRegistradores|saidaA[29]~27, CPU, 1
instance = comp, \ULA|ULA30|saida~0\, ULA|ULA30|saida~0, CPU, 1
instance = comp, \somaConstante|Add0~1\, somaConstante|Add0~1, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[2]~30\, MUX_PROXPC|saida_MUX[2]~30, CPU, 1
instance = comp, \ULA|ULA31|saida~2\, ULA|ULA31|saida~2, CPU, 1
instance = comp, \ULA|ULA31|saida~3\, ULA|ULA31|saida~3, CPU, 1
instance = comp, \ULA|ULA31|saida~1\, ULA|ULA31|saida~1, CPU, 1
instance = comp, \comb~0\, comb~0, CPU, 1
instance = comp, \comb~1\, comb~1, CPU, 1
instance = comp, \comb~2\, comb~2, CPU, 1
instance = comp, \comb~3\, comb~3, CPU, 1
instance = comp, \comb~4\, comb~4, CPU, 1
instance = comp, \comb~5\, comb~5, CPU, 1
instance = comp, \comb~6\, comb~6, CPU, 1
instance = comp, \comb~7\, comb~7, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[2]~31\, MUX_PROXPC|saida_MUX[2]~31, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[2]~0\, MUX_PROXPC|saida_MUX[2]~0, CPU, 1
instance = comp, \PC|DOUT[2]~DUPLICATE\, PC|DOUT[2]~DUPLICATE, CPU, 1
instance = comp, \somaConstante|Add0~5\, somaConstante|Add0~5, CPU, 1
instance = comp, \somaConstante|Add0~9\, somaConstante|Add0~9, CPU, 1
instance = comp, \somaConstante|Add0~13\, somaConstante|Add0~13, CPU, 1
instance = comp, \ROM|memROM~0\, ROM|memROM~0, CPU, 1
instance = comp, \ROM|memROM~2\, ROM|memROM~2, CPU, 1
instance = comp, \Add0~118\, Add0~118, CPU, 1
instance = comp, \Add0~1\, Add0~1, CPU, 1
instance = comp, \Add0~5\, Add0~5, CPU, 1
instance = comp, \Add0~9\, Add0~9, CPU, 1
instance = comp, \comb~8\, comb~8, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[5]~3\, MUX_PROXPC|saida_MUX[5]~3, CPU, 1
instance = comp, \PC|DOUT[5]\, PC|DOUT[5], CPU, 1
instance = comp, \ROM|memROM~4\, ROM|memROM~4, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[4]~2\, MUX_PROXPC|saida_MUX[4]~2, CPU, 1
instance = comp, \PC|DOUT[4]~DUPLICATE\, PC|DOUT[4]~DUPLICATE, CPU, 1
instance = comp, \ROM|memROM~11\, ROM|memROM~11, CPU, 1
instance = comp, \somaConstante|Add0~21\, somaConstante|Add0~21, CPU, 1
instance = comp, \somaConstante|Add0~17\, somaConstante|Add0~17, CPU, 1
instance = comp, \Add0~17\, Add0~17, CPU, 1
instance = comp, \Add0~13\, Add0~13, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[7]~4\, MUX_PROXPC|saida_MUX[7]~4, CPU, 1
instance = comp, \PC|DOUT[7]\, PC|DOUT[7], CPU, 1
instance = comp, \ROM|memROM~6\, ROM|memROM~6, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[6]~5\, MUX_PROXPC|saida_MUX[6]~5, CPU, 1
instance = comp, \PC|DOUT[6]\, PC|DOUT[6], CPU, 1
instance = comp, \ROM|memROM~8\, ROM|memROM~8, CPU, 1
instance = comp, \UNI_LOG|saida[9]~0\, UNI_LOG|saida[9]~0, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[3]~1\, MUX_PROXPC|saida_MUX[3]~1, CPU, 1
instance = comp, \PC|DOUT[3]\, PC|DOUT[3], CPU, 1
instance = comp, \UNI_LOG_ULA|Equal4~0\, UNI_LOG_ULA|Equal4~0, CPU, 1
instance = comp, \ULA|ULA24|Equal1~0\, ULA|ULA24|Equal1~0, CPU, 1
instance = comp, \ULA|ULA24|saida~0\, ULA|ULA24|saida~0, CPU, 1
instance = comp, \ULA|saida[24]~0\, ULA|saida[24]~0, CPU, 1
instance = comp, \ROM|memROM~14\, ROM|memROM~14, CPU, 1
instance = comp, \somaConstante|Add0~57\, somaConstante|Add0~57, CPU, 1
instance = comp, \Add0~53\, Add0~53, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[8]~14\, MUX_PROXPC|saida_MUX[8]~14, CPU, 1
instance = comp, \PC|DOUT[8]\, PC|DOUT[8], CPU, 1
instance = comp, \somaConstante|Add0~69\, somaConstante|Add0~69, CPU, 1
instance = comp, \Add0~65\, Add0~65, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[9]~17\, MUX_PROXPC|saida_MUX[9]~17, CPU, 1
instance = comp, \PC|DOUT[9]\, PC|DOUT[9], CPU, 1
instance = comp, \somaConstante|Add0~65\, somaConstante|Add0~65, CPU, 1
instance = comp, \Add0~61\, Add0~61, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[10]~16\, MUX_PROXPC|saida_MUX[10]~16, CPU, 1
instance = comp, \PC|DOUT[10]\, PC|DOUT[10], CPU, 1
instance = comp, \somaConstante|Add0~61\, somaConstante|Add0~61, CPU, 1
instance = comp, \Add0~57\, Add0~57, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[11]~15\, MUX_PROXPC|saida_MUX[11]~15, CPU, 1
instance = comp, \PC|DOUT[11]\, PC|DOUT[11], CPU, 1
instance = comp, \somaConstante|Add0~73\, somaConstante|Add0~73, CPU, 1
instance = comp, \Add0~69\, Add0~69, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[12]~18\, MUX_PROXPC|saida_MUX[12]~18, CPU, 1
instance = comp, \PC|DOUT[12]\, PC|DOUT[12], CPU, 1
instance = comp, \somaConstante|Add0~85\, somaConstante|Add0~85, CPU, 1
instance = comp, \Add0~81\, Add0~81, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[13]~21\, MUX_PROXPC|saida_MUX[13]~21, CPU, 1
instance = comp, \PC|DOUT[13]\, PC|DOUT[13], CPU, 1
instance = comp, \somaConstante|Add0~81\, somaConstante|Add0~81, CPU, 1
instance = comp, \Add0~77\, Add0~77, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[14]~20\, MUX_PROXPC|saida_MUX[14]~20, CPU, 1
instance = comp, \PC|DOUT[14]\, PC|DOUT[14], CPU, 1
instance = comp, \somaConstante|Add0~77\, somaConstante|Add0~77, CPU, 1
instance = comp, \Add0~73\, Add0~73, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[15]~19\, MUX_PROXPC|saida_MUX[15]~19, CPU, 1
instance = comp, \PC|DOUT[15]\, PC|DOUT[15], CPU, 1
instance = comp, \somaConstante|Add0~89\, somaConstante|Add0~89, CPU, 1
instance = comp, \Add0~85\, Add0~85, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[16]~22\, MUX_PROXPC|saida_MUX[16]~22, CPU, 1
instance = comp, \PC|DOUT[16]\, PC|DOUT[16], CPU, 1
instance = comp, \somaConstante|Add0~101\, somaConstante|Add0~101, CPU, 1
instance = comp, \Add0~97\, Add0~97, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[17]~25\, MUX_PROXPC|saida_MUX[17]~25, CPU, 1
instance = comp, \PC|DOUT[17]\, PC|DOUT[17], CPU, 1
instance = comp, \somaConstante|Add0~97\, somaConstante|Add0~97, CPU, 1
instance = comp, \Add0~93\, Add0~93, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[18]~24\, MUX_PROXPC|saida_MUX[18]~24, CPU, 1
instance = comp, \PC|DOUT[18]\, PC|DOUT[18], CPU, 1
instance = comp, \somaConstante|Add0~93\, somaConstante|Add0~93, CPU, 1
instance = comp, \Add0~89\, Add0~89, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[19]~23\, MUX_PROXPC|saida_MUX[19]~23, CPU, 1
instance = comp, \PC|DOUT[19]\, PC|DOUT[19], CPU, 1
instance = comp, \somaConstante|Add0~105\, somaConstante|Add0~105, CPU, 1
instance = comp, \Add0~101\, Add0~101, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[20]~26\, MUX_PROXPC|saida_MUX[20]~26, CPU, 1
instance = comp, \PC|DOUT[20]\, PC|DOUT[20], CPU, 1
instance = comp, \somaConstante|Add0~117\, somaConstante|Add0~117, CPU, 1
instance = comp, \Add0~113\, Add0~113, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[21]~29\, MUX_PROXPC|saida_MUX[21]~29, CPU, 1
instance = comp, \PC|DOUT[21]\, PC|DOUT[21], CPU, 1
instance = comp, \somaConstante|Add0~113\, somaConstante|Add0~113, CPU, 1
instance = comp, \Add0~109\, Add0~109, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[22]~28\, MUX_PROXPC|saida_MUX[22]~28, CPU, 1
instance = comp, \PC|DOUT[22]\, PC|DOUT[22], CPU, 1
instance = comp, \somaConstante|Add0~109\, somaConstante|Add0~109, CPU, 1
instance = comp, \Add0~105\, Add0~105, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[23]~27\, MUX_PROXPC|saida_MUX[23]~27, CPU, 1
instance = comp, \PC|DOUT[23]\, PC|DOUT[23], CPU, 1
instance = comp, \somaConstante|Add0~25\, somaConstante|Add0~25, CPU, 1
instance = comp, \Add0~21\, Add0~21, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[24]~6\, MUX_PROXPC|saida_MUX[24]~6, CPU, 1
instance = comp, \PC|DOUT[24]\, PC|DOUT[24], CPU, 1
instance = comp, \MUX_HEX|saida_MUX[24]~0\, MUX_HEX|saida_MUX[24]~0, CPU, 1
instance = comp, \somaConstante|Add0~29\, somaConstante|Add0~29, CPU, 1
instance = comp, \Add0~25\, Add0~25, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[25]~7\, MUX_PROXPC|saida_MUX[25]~7, CPU, 1
instance = comp, \PC|DOUT[25]\, PC|DOUT[25], CPU, 1
instance = comp, \MUX_HEX|saida_MUX[25]~1\, MUX_HEX|saida_MUX[25]~1, CPU, 1
instance = comp, \somaConstante|Add0~33\, somaConstante|Add0~33, CPU, 1
instance = comp, \Add0~29\, Add0~29, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[26]~8\, MUX_PROXPC|saida_MUX[26]~8, CPU, 1
instance = comp, \PC|DOUT[26]\, PC|DOUT[26], CPU, 1
instance = comp, \ULA|saida[26]~1\, ULA|saida[26]~1, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[26]~2\, MUX_HEX|saida_MUX[26]~2, CPU, 1
instance = comp, \somaConstante|Add0~37\, somaConstante|Add0~37, CPU, 1
instance = comp, \Add0~33\, Add0~33, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[27]~9\, MUX_PROXPC|saida_MUX[27]~9, CPU, 1
instance = comp, \PC|DOUT[27]\, PC|DOUT[27], CPU, 1
instance = comp, \MUX_HEX|saida_MUX[27]~3\, MUX_HEX|saida_MUX[27]~3, CPU, 1
instance = comp, \somaConstante|Add0~41\, somaConstante|Add0~41, CPU, 1
instance = comp, \Add0~37\, Add0~37, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[28]~32\, MUX_PROXPC|saida_MUX[28]~32, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[28]~10\, MUX_PROXPC|saida_MUX[28]~10, CPU, 1
instance = comp, \PC|DOUT[28]\, PC|DOUT[28], CPU, 1
instance = comp, \MUX_HEX|saida_MUX[28]~4\, MUX_HEX|saida_MUX[28]~4, CPU, 1
instance = comp, \somaConstante|Add0~45\, somaConstante|Add0~45, CPU, 1
instance = comp, \Add0~41\, Add0~41, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[29]~33\, MUX_PROXPC|saida_MUX[29]~33, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[29]~11\, MUX_PROXPC|saida_MUX[29]~11, CPU, 1
instance = comp, \PC|DOUT[29]\, PC|DOUT[29], CPU, 1
instance = comp, \ULA|saida[29]~2\, ULA|saida[29]~2, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[29]~5\, MUX_HEX|saida_MUX[29]~5, CPU, 1
instance = comp, \somaConstante|Add0~49\, somaConstante|Add0~49, CPU, 1
instance = comp, \Add0~45\, Add0~45, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[30]~34\, MUX_PROXPC|saida_MUX[30]~34, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[30]~12\, MUX_PROXPC|saida_MUX[30]~12, CPU, 1
instance = comp, \PC|DOUT[30]\, PC|DOUT[30], CPU, 1
instance = comp, \MUX_HEX|saida_MUX[30]~6\, MUX_HEX|saida_MUX[30]~6, CPU, 1
instance = comp, \somaConstante|Add0~53\, somaConstante|Add0~53, CPU, 1
instance = comp, \Add0~49\, Add0~49, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[31]~35\, MUX_PROXPC|saida_MUX[31]~35, CPU, 1
instance = comp, \MUX_PROXPC|saida_MUX[31]~13\, MUX_PROXPC|saida_MUX[31]~13, CPU, 1
instance = comp, \PC|DOUT[31]\, PC|DOUT[31], CPU, 1
instance = comp, \ULA|saida[31]~3\, ULA|saida[31]~3, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[31]~7\, MUX_HEX|saida_MUX[31]~7, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[2]~8\, MUX_HEX|saida_MUX[2]~8, CPU, 1
instance = comp, \ULA|saida[3]~15\, ULA|saida[3]~15, CPU, 1
instance = comp, \ULA|saida[1]~16\, ULA|saida[1]~16, CPU, 1
instance = comp, \ULA|saida[0]~14\, ULA|saida[0]~14, CPU, 1
instance = comp, \DISP_HEX0|rascSaida7seg[0]~0\, DISP_HEX0|rascSaida7seg[0]~0, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[3]~9\, MUX_HEX|saida_MUX[3]~9, CPU, 1
instance = comp, \DISP_HEX0|rascSaida7seg[1]~1\, DISP_HEX0|rascSaida7seg[1]~1, CPU, 1
instance = comp, \DISP_HEX0|rascSaida7seg[2]~2\, DISP_HEX0|rascSaida7seg[2]~2, CPU, 1
instance = comp, \DISP_HEX0|rascSaida7seg[1]~3\, DISP_HEX0|rascSaida7seg[1]~3, CPU, 1
instance = comp, \DISP_HEX0|rascSaida7seg[3]~4\, DISP_HEX0|rascSaida7seg[3]~4, CPU, 1
instance = comp, \ULA|saida[2]~17\, ULA|saida[2]~17, CPU, 1
instance = comp, \DISP_HEX0|rascSaida7seg[4]~5\, DISP_HEX0|rascSaida7seg[4]~5, CPU, 1
instance = comp, \DISP_HEX0|rascSaida7seg[5]~6\, DISP_HEX0|rascSaida7seg[5]~6, CPU, 1
instance = comp, \DISP_HEX0|rascSaida7seg[6]~7\, DISP_HEX0|rascSaida7seg[6]~7, CPU, 1
instance = comp, \ULA|saida[4]~18\, ULA|saida[4]~18, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[7]~10\, MUX_HEX|saida_MUX[7]~10, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[6]~11\, MUX_HEX|saida_MUX[6]~11, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[5]~12\, MUX_HEX|saida_MUX[5]~12, CPU, 1
instance = comp, \DISP_HEX1|rascSaida7seg[0]~0\, DISP_HEX1|rascSaida7seg[0]~0, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[4]~13\, MUX_HEX|saida_MUX[4]~13, CPU, 1
instance = comp, \DISP_HEX1|rascSaida7seg[1]~1\, DISP_HEX1|rascSaida7seg[1]~1, CPU, 1
instance = comp, \DISP_HEX1|rascSaida7seg[2]~2\, DISP_HEX1|rascSaida7seg[2]~2, CPU, 1
instance = comp, \DISP_HEX1|rascSaida7seg[3]~3\, DISP_HEX1|rascSaida7seg[3]~3, CPU, 1
instance = comp, \DISP_HEX1|rascSaida7seg[4]~4\, DISP_HEX1|rascSaida7seg[4]~4, CPU, 1
instance = comp, \ULA|saida[7]~19\, ULA|saida[7]~19, CPU, 1
instance = comp, \DISP_HEX1|rascSaida7seg[5]~5\, DISP_HEX1|rascSaida7seg[5]~5, CPU, 1
instance = comp, \DISP_HEX1|rascSaida7seg[6]~6\, DISP_HEX1|rascSaida7seg[6]~6, CPU, 1
instance = comp, \ULA|saida[8]~20\, ULA|saida[8]~20, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[11]~14\, MUX_HEX|saida_MUX[11]~14, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[9]~16\, MUX_HEX|saida_MUX[9]~16, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[10]~15\, MUX_HEX|saida_MUX[10]~15, CPU, 1
instance = comp, \DISP_HEX2|rascSaida7seg[0]~0\, DISP_HEX2|rascSaida7seg[0]~0, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[8]~17\, MUX_HEX|saida_MUX[8]~17, CPU, 1
instance = comp, \DISP_HEX2|rascSaida7seg[1]~1\, DISP_HEX2|rascSaida7seg[1]~1, CPU, 1
instance = comp, \DISP_HEX2|rascSaida7seg[2]~2\, DISP_HEX2|rascSaida7seg[2]~2, CPU, 1
instance = comp, \DISP_HEX2|rascSaida7seg[3]~3\, DISP_HEX2|rascSaida7seg[3]~3, CPU, 1
instance = comp, \DISP_HEX2|rascSaida7seg[4]~4\, DISP_HEX2|rascSaida7seg[4]~4, CPU, 1
instance = comp, \ULA|saida[11]~21\, ULA|saida[11]~21, CPU, 1
instance = comp, \DISP_HEX2|rascSaida7seg[5]~5\, DISP_HEX2|rascSaida7seg[5]~5, CPU, 1
instance = comp, \DISP_HEX2|rascSaida7seg[6]~6\, DISP_HEX2|rascSaida7seg[6]~6, CPU, 1
instance = comp, \ULA|saida[12]~22\, ULA|saida[12]~22, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[14]~19\, MUX_HEX|saida_MUX[14]~19, CPU, 1
instance = comp, \PC|DOUT[15]~DUPLICATE\, PC|DOUT[15]~DUPLICATE, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[15]~18\, MUX_HEX|saida_MUX[15]~18, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[13]~20\, MUX_HEX|saida_MUX[13]~20, CPU, 1
instance = comp, \DISP_HEX3|rascSaida7seg[0]~0\, DISP_HEX3|rascSaida7seg[0]~0, CPU, 1
instance = comp, \ULA|ULA15|saida~1\, ULA|ULA15|saida~1, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[15]~21\, MUX_HEX|saida_MUX[15]~21, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[12]~22\, MUX_HEX|saida_MUX[12]~22, CPU, 1
instance = comp, \DISP_HEX3|rascSaida7seg[1]~1\, DISP_HEX3|rascSaida7seg[1]~1, CPU, 1
instance = comp, \DISP_HEX3|rascSaida7seg[2]~2\, DISP_HEX3|rascSaida7seg[2]~2, CPU, 1
instance = comp, \DISP_HEX3|rascSaida7seg[3]~3\, DISP_HEX3|rascSaida7seg[3]~3, CPU, 1
instance = comp, \DISP_HEX3|rascSaida7seg[4]~4\, DISP_HEX3|rascSaida7seg[4]~4, CPU, 1
instance = comp, \ULA|saida[15]~23\, ULA|saida[15]~23, CPU, 1
instance = comp, \DISP_HEX3|rascSaida7seg[5]~5\, DISP_HEX3|rascSaida7seg[5]~5, CPU, 1
instance = comp, \DISP_HEX3|rascSaida7seg[6]~6\, DISP_HEX3|rascSaida7seg[6]~6, CPU, 1
instance = comp, \ULA|ULA17|saida~1\, ULA|ULA17|saida~1, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[17]~25\, MUX_HEX|saida_MUX[17]~25, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[19]~23\, MUX_HEX|saida_MUX[19]~23, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[18]~24\, MUX_HEX|saida_MUX[18]~24, CPU, 1
instance = comp, \ULA|saida[16]~24\, ULA|saida[16]~24, CPU, 1
instance = comp, \DISP_HEX4|rascSaida7seg[0]~0\, DISP_HEX4|rascSaida7seg[0]~0, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[16]~26\, MUX_HEX|saida_MUX[16]~26, CPU, 1
instance = comp, \DISP_HEX4|rascSaida7seg[1]~1\, DISP_HEX4|rascSaida7seg[1]~1, CPU, 1
instance = comp, \DISP_HEX4|rascSaida7seg[2]~2\, DISP_HEX4|rascSaida7seg[2]~2, CPU, 1
instance = comp, \DISP_HEX4|rascSaida7seg[3]~3\, DISP_HEX4|rascSaida7seg[3]~3, CPU, 1
instance = comp, \DISP_HEX4|rascSaida7seg[4]~4\, DISP_HEX4|rascSaida7seg[4]~4, CPU, 1
instance = comp, \ULA|saida[19]~25\, ULA|saida[19]~25, CPU, 1
instance = comp, \DISP_HEX4|rascSaida7seg[5]~5\, DISP_HEX4|rascSaida7seg[5]~5, CPU, 1
instance = comp, \DISP_HEX4|rascSaida7seg[6]~6\, DISP_HEX4|rascSaida7seg[6]~6, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[23]~27\, MUX_HEX|saida_MUX[23]~27, CPU, 1
instance = comp, \ULA|ULA22|saida~1\, ULA|ULA22|saida~1, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[22]~28\, MUX_HEX|saida_MUX[22]~28, CPU, 1
instance = comp, \ULA|ULA19|Carry_Out\, ULA|ULA19|Carry_Out, CPU, 1
instance = comp, \ULA|saida[20]~26\, ULA|saida[20]~26, CPU, 1
instance = comp, \ULA|saida[21]~27\, ULA|saida[21]~27, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[21]~29\, MUX_HEX|saida_MUX[21]~29, CPU, 1
instance = comp, \DISP_HEX5|rascSaida7seg[0]~0\, DISP_HEX5|rascSaida7seg[0]~0, CPU, 1
instance = comp, \MUX_HEX|saida_MUX[20]~30\, MUX_HEX|saida_MUX[20]~30, CPU, 1
instance = comp, \DISP_HEX5|rascSaida7seg[1]~1\, DISP_HEX5|rascSaida7seg[1]~1, CPU, 1
instance = comp, \DISP_HEX5|rascSaida7seg[2]~2\, DISP_HEX5|rascSaida7seg[2]~2, CPU, 1
instance = comp, \DISP_HEX5|rascSaida7seg[3]~3\, DISP_HEX5|rascSaida7seg[3]~3, CPU, 1
instance = comp, \DISP_HEX5|rascSaida7seg[4]~4\, DISP_HEX5|rascSaida7seg[4]~4, CPU, 1
instance = comp, \ULA|saida[23]~28\, ULA|saida[23]~28, CPU, 1
instance = comp, \DISP_HEX5|rascSaida7seg[5]~5\, DISP_HEX5|rascSaida7seg[5]~5, CPU, 1
instance = comp, \DISP_HEX5|rascSaida7seg[6]~6\, DISP_HEX5|rascSaida7seg[6]~6, CPU, 1
instance = comp, \ULA|saida[5]~29\, ULA|saida[5]~29, CPU, 1
instance = comp, \ULA|saida[6]~30\, ULA|saida[6]~30, CPU, 1
instance = comp, \ULA|saida[9]~31\, ULA|saida[9]~31, CPU, 1
instance = comp, \ULA|saida[10]~32\, ULA|saida[10]~32, CPU, 1
instance = comp, \ULA|saida[13]~33\, ULA|saida[13]~33, CPU, 1
instance = comp, \ULA|saida[14]~34\, ULA|saida[14]~34, CPU, 1
instance = comp, \ULA|saida[17]~35\, ULA|saida[17]~35, CPU, 1
instance = comp, \ULA|saida[18]~36\, ULA|saida[18]~36, CPU, 1
instance = comp, \ULA|saida[22]~37\, ULA|saida[22]~37, CPU, 1
instance = comp, \ULA|saida[25]~38\, ULA|saida[25]~38, CPU, 1
instance = comp, \ULA|saida[27]~39\, ULA|saida[27]~39, CPU, 1
instance = comp, \ULA|saida[28]~40\, ULA|saida[28]~40, CPU, 1
instance = comp, \ULA|saida[30]~41\, ULA|saida[30]~41, CPU, 1
instance = comp, \ROM|memROM~15\, ROM|memROM~15, CPU, 1
instance = comp, \PC|DOUT[25]~DUPLICATE\, PC|DOUT[25]~DUPLICATE, CPU, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, CPU, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, CPU, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, CPU, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, CPU, 1
instance = comp, \SW[1]~input\, SW[1]~input, CPU, 1
instance = comp, \SW[2]~input\, SW[2]~input, CPU, 1
instance = comp, \SW[3]~input\, SW[3]~input, CPU, 1
instance = comp, \SW[4]~input\, SW[4]~input, CPU, 1
instance = comp, \SW[5]~input\, SW[5]~input, CPU, 1
instance = comp, \SW[6]~input\, SW[6]~input, CPU, 1
instance = comp, \SW[7]~input\, SW[7]~input, CPU, 1
instance = comp, \SW[8]~input\, SW[8]~input, CPU, 1
instance = comp, \SW[9]~input\, SW[9]~input, CPU, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, CPU, 1
