INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/StateMachine/StateMachine/StateMachine.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/StateMachine/StateMachine/StateMachine.srcs/sources_1/new/statemachine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module statemachine
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/StateMachine/StateMachine/StateMachine.srcs/sim_1/new/tb_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/StateMachine/StateMachine/StateMachine.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
