============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Thu Oct 27 20:39:23 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(59)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(63)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(70)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(74)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(80)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(81)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(62)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(63)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data3', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_image_process/u_Median_Gray/pre_frame_hsync will be merged to another kept net u_image_process/frame_hsync
SYN-5055 WARNING: The kept net u_image_process/u_Median_Gray/pre_frame_vsync will be merged to another kept net u_image_process/frame_vsync
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detech/oDATA_length[19] will be merged to another kept net u_image_process/oDATA_length1[19]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detech/oDATA_length[18] will be merged to another kept net u_image_process/oDATA_length1[18]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detech/oDATA_length[17] will be merged to another kept net u_image_process/oDATA_length1[17]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detech/oDATA_length[16] will be merged to another kept net u_image_process/oDATA_length1[16]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detech/oDATA_length[15] will be merged to another kept net u_image_process/oDATA_length1[15]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detech/oDATA_length[14] will be merged to another kept net u_image_process/oDATA_length1[14]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 4789 instances
RUN-0007 : 1963 luts, 1699 seqs, 617 mslices, 340 lslices, 144 pads, 10 brams, 7 dsps
RUN-1001 : There are total 5842 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4041 nets have 2 pins
RUN-1001 : 1227 nets have [3 - 5] pins
RUN-1001 : 422 nets have [6 - 10] pins
RUN-1001 : 77 nets have [11 - 20] pins
RUN-1001 : 66 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     76      
RUN-1001 :   No   |  No   |  Yes  |    1140     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     58      
RUN-1001 :   Yes  |  No   |  Yes  |     367     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  28   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 201
PHY-3001 : Initial placement ...
PHY-3001 : design contains 4787 instances, 1963 luts, 1699 seqs, 957 slices, 176 macros(956 instances: 616 mslices 340 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1329 pins
PHY-0007 : Cell area utilization is 19%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 22509, tnet num: 5840, tinst num: 4787, tnode num: 28021, tedge num: 37306.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.071172s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (99.2%)

RUN-1004 : used memory is 239 MB, reserved memory is 217 MB, peak memory is 239 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 5840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.182391s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (99.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.46358e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 4787.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 19%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 999100, overlap = 40.5
PHY-3002 : Step(2): len = 856258, overlap = 42.75
PHY-3002 : Step(3): len = 518948, overlap = 36.9062
PHY-3002 : Step(4): len = 486906, overlap = 40.2188
PHY-3002 : Step(5): len = 375656, overlap = 62.5312
PHY-3002 : Step(6): len = 335013, overlap = 84.4688
PHY-3002 : Step(7): len = 302040, overlap = 79.3438
PHY-3002 : Step(8): len = 274922, overlap = 105.094
PHY-3002 : Step(9): len = 251322, overlap = 114.75
PHY-3002 : Step(10): len = 229106, overlap = 125.156
PHY-3002 : Step(11): len = 207115, overlap = 131.5
PHY-3002 : Step(12): len = 193100, overlap = 144.219
PHY-3002 : Step(13): len = 177700, overlap = 145.562
PHY-3002 : Step(14): len = 166705, overlap = 151.438
PHY-3002 : Step(15): len = 157468, overlap = 154.188
PHY-3002 : Step(16): len = 149513, overlap = 160.844
PHY-3002 : Step(17): len = 143885, overlap = 180.125
PHY-3002 : Step(18): len = 132226, overlap = 193.906
PHY-3002 : Step(19): len = 125321, overlap = 202.344
PHY-3002 : Step(20): len = 123031, overlap = 211.469
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.23755e-05
PHY-3002 : Step(21): len = 130713, overlap = 178.75
PHY-3002 : Step(22): len = 135021, overlap = 174.406
PHY-3002 : Step(23): len = 133755, overlap = 141.656
PHY-3002 : Step(24): len = 138328, overlap = 140.281
PHY-3002 : Step(25): len = 140461, overlap = 133.281
PHY-3002 : Step(26): len = 139183, overlap = 124.062
PHY-3002 : Step(27): len = 134684, overlap = 119.844
PHY-3002 : Step(28): len = 133646, overlap = 110.375
PHY-3002 : Step(29): len = 128489, overlap = 108.312
PHY-3002 : Step(30): len = 127772, overlap = 103.469
PHY-3002 : Step(31): len = 126516, overlap = 102.406
PHY-3002 : Step(32): len = 121118, overlap = 100.438
PHY-3002 : Step(33): len = 119552, overlap = 96.9375
PHY-3002 : Step(34): len = 118492, overlap = 101.438
PHY-3002 : Step(35): len = 117365, overlap = 94.5312
PHY-3002 : Step(36): len = 116550, overlap = 95.2812
PHY-3002 : Step(37): len = 115873, overlap = 98.9688
PHY-3002 : Step(38): len = 111684, overlap = 99.375
PHY-3002 : Step(39): len = 110871, overlap = 100.344
PHY-3002 : Step(40): len = 110269, overlap = 99.8438
PHY-3002 : Step(41): len = 109638, overlap = 103.219
PHY-3002 : Step(42): len = 108260, overlap = 101.938
PHY-3002 : Step(43): len = 106281, overlap = 105.375
PHY-3002 : Step(44): len = 106299, overlap = 106
PHY-3002 : Step(45): len = 105743, overlap = 107.406
PHY-3002 : Step(46): len = 105729, overlap = 107.781
PHY-3002 : Step(47): len = 105274, overlap = 110.312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.4751e-05
PHY-3002 : Step(48): len = 104507, overlap = 107.625
PHY-3002 : Step(49): len = 104458, overlap = 107.844
PHY-3002 : Step(50): len = 104335, overlap = 107.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.9502e-05
PHY-3002 : Step(51): len = 105343, overlap = 110.062
PHY-3002 : Step(52): len = 105647, overlap = 110.312
PHY-3002 : Step(53): len = 105876, overlap = 108.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 9.19858e-05
PHY-3002 : Step(54): len = 105764, overlap = 112
PHY-3002 : Step(55): len = 105826, overlap = 112.219
PHY-3002 : Step(56): len = 109295, overlap = 91.7812
PHY-3002 : Step(57): len = 110183, overlap = 95.8438
PHY-3002 : Step(58): len = 109793, overlap = 94.0312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000183972
PHY-3002 : Step(59): len = 110392, overlap = 93.9062
PHY-3002 : Step(60): len = 110353, overlap = 93.8125
PHY-3002 : Step(61): len = 109897, overlap = 87.5625
PHY-3002 : Step(62): len = 109869, overlap = 89.4375
PHY-3002 : Step(63): len = 114024, overlap = 88.9688
PHY-3002 : Step(64): len = 114243, overlap = 89.0625
PHY-3002 : Step(65): len = 115344, overlap = 79.6562
PHY-3002 : Step(66): len = 115316, overlap = 79.9062
PHY-3002 : Step(67): len = 114949, overlap = 79.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000367943
PHY-3002 : Step(68): len = 115156, overlap = 80.6875
PHY-3002 : Step(69): len = 115150, overlap = 81.4688
PHY-3002 : Step(70): len = 114719, overlap = 85.5938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016803s wall, 0.000000s user + 0.046875s system = 0.046875s CPU (279.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.114261s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (95.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.56628e-06
PHY-3002 : Step(71): len = 118587, overlap = 161.969
PHY-3002 : Step(72): len = 118898, overlap = 164.688
PHY-3002 : Step(73): len = 114544, overlap = 174.375
PHY-3002 : Step(74): len = 114503, overlap = 175.375
PHY-3002 : Step(75): len = 110594, overlap = 176.594
PHY-3002 : Step(76): len = 110347, overlap = 177.656
PHY-3002 : Step(77): len = 108112, overlap = 174.844
PHY-3002 : Step(78): len = 107901, overlap = 174.656
PHY-3002 : Step(79): len = 107796, overlap = 176.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.13255e-06
PHY-3002 : Step(80): len = 106845, overlap = 171.781
PHY-3002 : Step(81): len = 106847, overlap = 171.75
PHY-3002 : Step(82): len = 106844, overlap = 171.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.42651e-05
PHY-3002 : Step(83): len = 108883, overlap = 165.344
PHY-3002 : Step(84): len = 109068, overlap = 165
PHY-3002 : Step(85): len = 111659, overlap = 157.375
PHY-3002 : Step(86): len = 111947, overlap = 156.688
PHY-3002 : Step(87): len = 114655, overlap = 143.656
PHY-3002 : Step(88): len = 115908, overlap = 136.688
PHY-3002 : Step(89): len = 116526, overlap = 137.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.85302e-05
PHY-3002 : Step(90): len = 115241, overlap = 138.406
PHY-3002 : Step(91): len = 115109, overlap = 138.438
PHY-3002 : Step(92): len = 114615, overlap = 136.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 5.70604e-05
PHY-3002 : Step(93): len = 115191, overlap = 132.75
PHY-3002 : Step(94): len = 115423, overlap = 131.781
PHY-3002 : Step(95): len = 116281, overlap = 120.969
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000114121
PHY-3002 : Step(96): len = 119551, overlap = 113.719
PHY-3002 : Step(97): len = 120294, overlap = 112.688
PHY-3002 : Step(98): len = 125570, overlap = 87.0312
PHY-3002 : Step(99): len = 121156, overlap = 97
PHY-3002 : Step(100): len = 120444, overlap = 95.25
PHY-3002 : Step(101): len = 117397, overlap = 94.375
PHY-3002 : Step(102): len = 116607, overlap = 91.9688
PHY-3002 : Step(103): len = 116607, overlap = 91.9688
PHY-3002 : Step(104): len = 116508, overlap = 89.625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000228242
PHY-3002 : Step(105): len = 118953, overlap = 84.75
PHY-3002 : Step(106): len = 118953, overlap = 84.75
PHY-3002 : Step(107): len = 118402, overlap = 83.625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000456484
PHY-3002 : Step(108): len = 120445, overlap = 78.5938
PHY-3002 : Step(109): len = 121150, overlap = 79.6562
PHY-3002 : Step(110): len = 121453, overlap = 78.5625
PHY-3002 : Step(111): len = 121166, overlap = 77.3125
PHY-3002 : Step(112): len = 119684, overlap = 78.4062
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 24%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.106138s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.66525e-05
PHY-3002 : Step(113): len = 121399, overlap = 224
PHY-3002 : Step(114): len = 121842, overlap = 224.531
PHY-3002 : Step(115): len = 121208, overlap = 220.594
PHY-3002 : Step(116): len = 121208, overlap = 220.594
PHY-3002 : Step(117): len = 120197, overlap = 218.125
PHY-3002 : Step(118): len = 120122, overlap = 218.125
PHY-3002 : Step(119): len = 119182, overlap = 204.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.3305e-05
PHY-3002 : Step(120): len = 121287, overlap = 192.438
PHY-3002 : Step(121): len = 121817, overlap = 192.219
PHY-3002 : Step(122): len = 122747, overlap = 186.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00010661
PHY-3002 : Step(123): len = 126856, overlap = 168.219
PHY-3002 : Step(124): len = 127753, overlap = 159.5
PHY-3002 : Step(125): len = 132067, overlap = 140.188
PHY-3002 : Step(126): len = 130290, overlap = 134.219
PHY-3002 : Step(127): len = 130139, overlap = 130.656
PHY-3002 : Step(128): len = 129163, overlap = 129.438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00021322
PHY-3002 : Step(129): len = 131010, overlap = 120.281
PHY-3002 : Step(130): len = 132169, overlap = 116.281
PHY-3002 : Step(131): len = 133370, overlap = 117.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00042644
PHY-3002 : Step(132): len = 134040, overlap = 110.312
PHY-3002 : Step(133): len = 134921, overlap = 109.625
PHY-3002 : Step(134): len = 136459, overlap = 107.781
PHY-3002 : Step(135): len = 137280, overlap = 104.906
PHY-3002 : Step(136): len = 137325, overlap = 107.438
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000852879
PHY-3002 : Step(137): len = 137739, overlap = 105.406
PHY-3002 : Step(138): len = 137875, overlap = 105.188
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00163475
PHY-3002 : Step(139): len = 138318, overlap = 105
PHY-3002 : Step(140): len = 138757, overlap = 102.719
PHY-3002 : Step(141): len = 140244, overlap = 99.2812
PHY-3002 : Step(142): len = 140732, overlap = 99.9688
PHY-3002 : Step(143): len = 140868, overlap = 100.219
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 22509, tnet num: 5840, tinst num: 4787, tnode num: 28021, tedge num: 37306.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.182813s wall, 1.171875s user + 0.015625s system = 1.187500s CPU (100.4%)

RUN-1004 : used memory is 236 MB, reserved memory is 215 MB, peak memory is 247 MB
OPT-1001 : Total overflow 337.78 peak overflow 3.91
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/5842.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 167320, over cnt = 692(1%), over = 2769, worst = 18
PHY-1001 : End global iterations;  0.329214s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (156.6%)

PHY-1001 : Congestion index: top1 = 46.96, top5 = 35.21, top10 = 29.01, top15 = 25.01.
PHY-1001 : End incremental global routing;  0.421314s wall, 0.546875s user + 0.062500s system = 0.609375s CPU (144.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.145588s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.661203s wall, 0.781250s user + 0.062500s system = 0.843750s CPU (127.6%)

OPT-1001 : Current memory(MB): used = 273, reserve = 252, peak = 273.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4279/5842.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 167320, over cnt = 692(1%), over = 2769, worst = 18
PHY-1002 : len = 183184, over cnt = 432(1%), over = 1157, worst = 15
PHY-1002 : len = 190248, over cnt = 190(0%), over = 460, worst = 15
PHY-1002 : len = 194064, over cnt = 49(0%), over = 151, worst = 15
PHY-1002 : len = 196392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.409580s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (122.1%)

PHY-1001 : Congestion index: top1 = 38.41, top5 = 31.55, top10 = 27.62, top15 = 24.79.
OPT-1001 : End congestion update;  0.496571s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (119.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5840 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.106007s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.2%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.602717s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (116.7%)

OPT-1001 : Current memory(MB): used = 277, reserve = 257, peak = 277.
OPT-1001 : End physical optimization;  2.491761s wall, 2.687500s user + 0.078125s system = 2.765625s CPU (111.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 1963 LUT to BLE ...
SYN-4008 : Packed 1963 LUT and 835 SEQ to BLE.
SYN-4003 : Packing 864 remaining SEQ's ...
SYN-4005 : Packed 446 SEQ with LUT/SLICE
SYN-4006 : 804 single LUT's are left
SYN-4006 : 418 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2381/4418 primitive instances ...
PHY-3001 : End packing;  0.213675s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (102.4%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 2466 instances
RUN-1001 : 1148 mslices, 1148 lslices, 144 pads, 10 brams, 7 dsps
RUN-1001 : There are total 5061 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3254 nets have 2 pins
RUN-1001 : 1228 nets have [3 - 5] pins
RUN-1001 : 430 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 2464 instances, 2296 slices, 176 macros(956 instances: 616 mslices 340 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : After packing: Len = 142421, Over = 132.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 19647, tnet num: 5059, tinst num: 2464, tnode num: 23665, tedge num: 33938.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.192393s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (99.6%)

RUN-1004 : used memory is 282 MB, reserved memory is 263 MB, peak memory is 282 MB
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.299563s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.49591e-05
PHY-3002 : Step(144): len = 138045, overlap = 132.5
PHY-3002 : Step(145): len = 136592, overlap = 139.25
PHY-3002 : Step(146): len = 132759, overlap = 152.75
PHY-3002 : Step(147): len = 130510, overlap = 153.5
PHY-3002 : Step(148): len = 130189, overlap = 155
PHY-3002 : Step(149): len = 128912, overlap = 156.25
PHY-3002 : Step(150): len = 128605, overlap = 159.25
PHY-3002 : Step(151): len = 127660, overlap = 161
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.99183e-05
PHY-3002 : Step(152): len = 130742, overlap = 151
PHY-3002 : Step(153): len = 131430, overlap = 150.5
PHY-3002 : Step(154): len = 132897, overlap = 141
PHY-3002 : Step(155): len = 133142, overlap = 142
PHY-3002 : Step(156): len = 134551, overlap = 136.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.98366e-05
PHY-3002 : Step(157): len = 138342, overlap = 128.5
PHY-3002 : Step(158): len = 139188, overlap = 126.75
PHY-3002 : Step(159): len = 143029, overlap = 115.75
PHY-3002 : Step(160): len = 143882, overlap = 110
PHY-3002 : Step(161): len = 144179, overlap = 105.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.331871s wall, 0.203125s user + 0.625000s system = 0.828125s CPU (249.5%)

PHY-3001 : Trial Legalized: Len = 178988
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.102221s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (91.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000204708
PHY-3002 : Step(162): len = 166716, overlap = 12.75
PHY-3002 : Step(163): len = 158235, overlap = 30.75
PHY-3002 : Step(164): len = 154845, overlap = 38.5
PHY-3002 : Step(165): len = 153784, overlap = 41
PHY-3002 : Step(166): len = 152630, overlap = 44
PHY-3002 : Step(167): len = 152195, overlap = 45.25
PHY-3002 : Step(168): len = 152017, overlap = 44
PHY-3002 : Step(169): len = 151297, overlap = 43.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000409415
PHY-3002 : Step(170): len = 152226, overlap = 43
PHY-3002 : Step(171): len = 152665, overlap = 42.5
PHY-3002 : Step(172): len = 153263, overlap = 42.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007290s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 164330, Over = 0
PHY-3001 : Spreading special nets. 26 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017685s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.4%)

PHY-3001 : 34 instances has been re-located, deltaX = 8, deltaY = 24, maxDist = 2.
PHY-3001 : Final: Len = 164928, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 19647, tnet num: 5059, tinst num: 2464, tnode num: 23665, tedge num: 33938.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.219448s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (99.9%)

RUN-1004 : used memory is 279 MB, reserved memory is 262 MB, peak memory is 287 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 221/5061.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 201856, over cnt = 536(1%), over = 872, worst = 9
PHY-1002 : len = 205800, over cnt = 247(0%), over = 353, worst = 6
PHY-1002 : len = 208464, over cnt = 84(0%), over = 122, worst = 4
PHY-1002 : len = 209712, over cnt = 21(0%), over = 31, worst = 4
PHY-1002 : len = 210272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.633334s wall, 0.906250s user + 0.046875s system = 0.953125s CPU (150.5%)

PHY-1001 : Congestion index: top1 = 33.34, top5 = 27.92, top10 = 25.06, top15 = 23.07.
PHY-1001 : End incremental global routing;  0.755085s wall, 1.000000s user + 0.062500s system = 1.062500s CPU (140.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.130614s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (107.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.984928s wall, 1.234375s user + 0.062500s system = 1.296875s CPU (131.7%)

OPT-1001 : Current memory(MB): used = 288, reserve = 268, peak = 288.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4264/5061.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 210272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024320s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.2%)

PHY-1001 : Congestion index: top1 = 33.34, top5 = 27.92, top10 = 25.06, top15 = 23.07.
OPT-1001 : End congestion update;  0.120813s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (103.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.095304s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.4%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.216263s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.1%)

OPT-1001 : Current memory(MB): used = 289, reserve = 270, peak = 289.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.093638s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (100.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4264/5061.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 210272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024384s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.1%)

PHY-1001 : Congestion index: top1 = 33.34, top5 = 27.92, top10 = 25.06, top15 = 23.07.
PHY-1001 : End incremental global routing;  0.121893s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 5059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121961s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (89.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 4264/5061.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 210272, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024618s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.5%)

PHY-1001 : Congestion index: top1 = 33.34, top5 = 27.92, top10 = 25.06, top15 = 23.07.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.099074s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (110.4%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.896552
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.018420s wall, 3.265625s user + 0.062500s system = 3.328125s CPU (110.3%)

RUN-1003 : finish command "place" in  15.114469s wall, 24.156250s user + 6.734375s system = 30.890625s CPU (204.4%)

RUN-1004 : used memory is 267 MB, reserved memory is 247 MB, peak memory is 290 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2466 instances
RUN-1001 : 1148 mslices, 1148 lslices, 144 pads, 10 brams, 7 dsps
RUN-1001 : There are total 5061 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3254 nets have 2 pins
RUN-1001 : 1228 nets have [3 - 5] pins
RUN-1001 : 430 nets have [6 - 10] pins
RUN-1001 : 72 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 19647, tnet num: 5059, tinst num: 2464, tnode num: 23665, tedge num: 33938.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.184404s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (100.3%)

RUN-1004 : used memory is 284 MB, reserved memory is 266 MB, peak memory is 319 MB
PHY-1001 : 1148 mslices, 1148 lslices, 144 pads, 10 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 5059 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 199848, over cnt = 540(1%), over = 872, worst = 9
PHY-1002 : len = 203888, over cnt = 283(0%), over = 405, worst = 9
PHY-1002 : len = 206800, over cnt = 111(0%), over = 150, worst = 5
PHY-1002 : len = 208808, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.594300s wall, 0.812500s user + 0.125000s system = 0.937500s CPU (157.7%)

PHY-1001 : Congestion index: top1 = 32.63, top5 = 27.85, top10 = 25.03, top15 = 23.01.
PHY-1001 : End global routing;  0.708754s wall, 0.937500s user + 0.125000s system = 1.062500s CPU (149.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 317, reserve = 299, peak = 321.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 573, reserve = 558, peak = 573.
PHY-1001 : End build detailed router design. 4.028818s wall, 3.968750s user + 0.062500s system = 4.031250s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 58728, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.541783s wall, 4.531250s user + 0.015625s system = 4.546875s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 607, reserve = 593, peak = 607.
PHY-1001 : End phase 1; 4.548367s wall, 4.531250s user + 0.015625s system = 4.546875s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Patch 2298 net; 2.404886s wall, 2.390625s user + 0.000000s system = 2.390625s CPU (99.4%)

PHY-1022 : len = 542352, over cnt = 200(0%), over = 200, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 610, reserve = 595, peak = 610.
PHY-1001 : End initial routed; 6.986434s wall, 10.218750s user + 0.000000s system = 10.218750s CPU (146.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4198(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.445913s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 615, reserve = 600, peak = 615.
PHY-1001 : End phase 2; 8.432426s wall, 11.656250s user + 0.000000s system = 11.656250s CPU (138.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 542352, over cnt = 200(0%), over = 200, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.019607s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 539888, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.167299s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (149.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 539936, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.071921s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (86.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 540024, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.048729s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (96.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/4198(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.683     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.521360s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (99.6%)

PHY-1001 : Commit to database.....
PHY-1001 : 42 feed throughs used by 33 nets
PHY-1001 : End commit to database; 0.563367s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 643, reserve = 629, peak = 643.
PHY-1001 : End phase 3; 2.561744s wall, 2.656250s user + 0.000000s system = 2.656250s CPU (103.7%)

PHY-1003 : Routed, final wirelength = 540024
PHY-1001 : Current memory(MB): used = 644, reserve = 631, peak = 644.
PHY-1001 : End export database. 0.019138s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.6%)

PHY-1001 : End detail routing;  19.858715s wall, 23.078125s user + 0.078125s system = 23.156250s CPU (116.6%)

RUN-1003 : finish command "route" in  21.968098s wall, 25.421875s user + 0.203125s system = 25.625000s CPU (116.6%)

RUN-1004 : used memory is 584 MB, reserved memory is 571 MB, peak memory is 644 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     3939   out of  19600   20.10%
#reg                     1723   out of  19600    8.79%
#le                      4357
  #lut only              2634   out of   4357   60.45%
  #reg only               418   out of   4357    9.59%
  #lut&reg               1305   out of   4357   29.95%
#dsp                        7   out of     29   24.14%
#bram                       8   out of     64   12.50%
  #bram9k                   0
  #fifo9k                   8
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                 Type               DriverType         Driver                                                               Fanout
#1        u_image_process/u_Median_Gray/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_5.di                                                    702
#2        u_pll/clk0_buf                                           GCLK               pll                u_pll/pll_inst.clkc0                                                 170
#3        vga_clk_dup_1                                            GCLK               pll                u_pll/pll_inst.clkc2                                                 42
#4        u_camera_init/divider2[8]                                GCLK               mslice             u_camera_init/reg3_syn_60.q1                                         24
#5        u_camera_init/u_i2c_write/clk                            GCLK               pll                u_pll/pll_inst.clkc4                                                 22
#6        clk_24m_dup_1                                            GCLK               io                 clk_24m_syn_2.di                                                     20
#7        u_camera_init/divider2[7]                                GCLK               mslice             u_camera_init/reg3_syn_60.q0                                         18
#8        u_image_select/mode[3]_syn_26                            GCLK               lslice             u_image_process/u_Gesture_detech/fingertip_data_b2_n402_syn_90.f0    10
#9        u_image_process/wrreq                                    GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_17.f0                            8
#10       Sdram_Control_4Port/SDRAM_CLK                            GCLK               pll                u_pll/pll_inst.clkc1                                                 0
#11       clk_cam                                                  GCLK               pll                u_pll/pll_inst.clkc3                                                 0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |4357   |2982    |957     |1723    |10      |7       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |705    |460     |136     |401     |2       |0       |
|    command1                          |command                                    |50     |49      |0       |44      |0       |0       |
|    control1                          |control_interface                          |99     |67      |24      |53      |0       |0       |
|    data_path1                        |sdr_data_path                              |16     |16      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |130    |65      |18      |102     |1       |0       |
|      dcfifo_component                |softfifo                                   |130    |65      |18      |102     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |19      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |30     |21      |0       |30      |0       |0       |
|    sdram1                            |sdram                                      |1      |1       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |126    |71      |18      |100     |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |71      |18      |100     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |38     |19      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |25      |0       |32      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |11     |11      |0       |10      |0       |0       |
|  u_cam_vga_out                       |Driver                                     |111    |67      |44      |23      |0       |0       |
|  u_camera_init                       |camera_init                                |579    |564     |15      |88      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |170    |170     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |94     |43      |17      |63      |0       |0       |
|  u_image_process                     |image_process                              |2763   |1760    |740     |1094    |8       |7       |
|    u_Dilation_Detector               |Dilation_Detector                          |179    |111     |45      |81      |2       |0       |
|      u_three_martix_4                |three_martix                               |167    |105     |45      |69      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |177    |112     |45      |79      |2       |0       |
|      u_three_martix_3                |three_martix                               |166    |108     |45      |68      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |959    |657     |261     |251     |0       |3       |
|    u_Median_Gray                     |Median_Gray                                |724    |433     |235     |274     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |499    |306     |190     |140     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |88     |58      |30      |36      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |225    |127     |45      |134     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |121    |59      |34      |65      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |429    |234     |120     |192     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |207    |131     |75      |56      |0       |0       |
|      u_three_martix_2                |three_martix                               |222    |103     |45      |136     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |50     |50      |0       |25      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |26     |9       |5       |18      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3173  
    #2          2       545   
    #3          3       476   
    #4          4       154   
    #5        5-10      440   
    #6        11-50     114   
    #7       51-100      9    
    #8       101-500     2    
    #9        >500       1    
  Average     2.72            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2464
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 5061, pip num: 43118
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 42
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2197 valid insts, and 133130 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  4.217698s wall, 44.593750s user + 0.453125s system = 45.046875s CPU (1068.0%)

RUN-1004 : used memory is 602 MB, reserved memory is 592 MB, peak memory is 771 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221027_203923.log"
