#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 17 15:30:54 2022
# Process ID: 9512
# Current directory: C:/T/T.runs/impl_1
# Command line: vivado.exe -log T_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source T_wrapper.tcl -notrace
# Log file: C:/T/T.runs/impl_1/T_wrapper.vdi
# Journal file: C:/T/T.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source T_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top T_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/T/T.srcs/sources_1/bd/T/ip/T_axi_gpio_0_0/T_axi_gpio_0_0.dcp' for cell 'T_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/T/T.srcs/sources_1/bd/T/ip/T_processing_system7_0_0/T_processing_system7_0_0.dcp' for cell 'T_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/T/T.srcs/sources_1/bd/T/ip/T_rst_ps7_0_100M_0/T_rst_ps7_0_100M_0.dcp' for cell 'T_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/T/T.srcs/sources_1/bd/T/ip/T_util_vector_logic_0_0/T_util_vector_logic_0_0.dcp' for cell 'T_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/T/T.srcs/sources_1/bd/T/ip/T_v_axi4s_vid_out_0_0/T_v_axi4s_vid_out_0_0.dcp' for cell 'T_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/T/T.srcs/sources_1/bd/T/ip/T_v_tc_0_0/T_v_tc_0_0.dcp' for cell 'T_i/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/T/T.srcs/sources_1/bd/T/ip/T_v_tpg_0_0/T_v_tpg_0_0.dcp' for cell 'T_i/v_tpg_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/T/T.srcs/sources_1/bd/T/ip/T_xlslice_0_0/T_xlslice_0_0.dcp' for cell 'T_i/xlslice_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/T/T.srcs/sources_1/bd/T/ip/T_xlslice_0_1/T_xlslice_0_1.dcp' for cell 'T_i/xlslice_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/T/T.srcs/sources_1/bd/T/ip/T_xlslice_0_2/T_xlslice_0_2.dcp' for cell 'T_i/xlslice_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/T/T.srcs/sources_1/bd/T/ip/T_xlslice_0_3/T_xlslice_0_3.dcp' for cell 'T_i/xlslice_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/T/T.srcs/sources_1/bd/T/ip/T_xlslice_4_0/T_xlslice_4_0.dcp' for cell 'T_i/xlslice_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/T/T.srcs/sources_1/bd/T/ip/T_xlslice_4_1/T_xlslice_4_1.dcp' for cell 'T_i/xlslice_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/T/T.srcs/sources_1/bd/T/ip/T_xlslice_4_2/T_xlslice_4_2.dcp' for cell 'T_i/xlslice_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/T/T.srcs/sources_1/bd/T/ip/T_xbar_0/T_xbar_0.dcp' for cell 'T_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/T/T.srcs/sources_1/bd/T/ip/T_auto_pc_0/T_auto_pc_0.dcp' for cell 'T_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 299 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/T/T.srcs/sources_1/bd/T/ip/T_processing_system7_0_0/T_processing_system7_0_0.xdc] for cell 'T_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/T/T.srcs/sources_1/bd/T/ip/T_processing_system7_0_0/T_processing_system7_0_0.xdc] for cell 'T_i/processing_system7_0/inst'
Parsing XDC File [c:/T/T.srcs/sources_1/bd/T/ip/T_axi_gpio_0_0/T_axi_gpio_0_0_board.xdc] for cell 'T_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/T/T.srcs/sources_1/bd/T/ip/T_axi_gpio_0_0/T_axi_gpio_0_0_board.xdc] for cell 'T_i/axi_gpio_0/U0'
Parsing XDC File [c:/T/T.srcs/sources_1/bd/T/ip/T_axi_gpio_0_0/T_axi_gpio_0_0.xdc] for cell 'T_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/T/T.srcs/sources_1/bd/T/ip/T_axi_gpio_0_0/T_axi_gpio_0_0.xdc] for cell 'T_i/axi_gpio_0/U0'
Parsing XDC File [c:/T/T.srcs/sources_1/bd/T/ip/T_rst_ps7_0_100M_0/T_rst_ps7_0_100M_0_board.xdc] for cell 'T_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/T/T.srcs/sources_1/bd/T/ip/T_rst_ps7_0_100M_0/T_rst_ps7_0_100M_0_board.xdc] for cell 'T_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/T/T.srcs/sources_1/bd/T/ip/T_rst_ps7_0_100M_0/T_rst_ps7_0_100M_0.xdc] for cell 'T_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/T/T.srcs/sources_1/bd/T/ip/T_rst_ps7_0_100M_0/T_rst_ps7_0_100M_0.xdc] for cell 'T_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/T/T.srcs/constrs_1/imports/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [C:/T/T.srcs/constrs_1/imports/pynq-z2_v1.0.xdc/PYNQ-Z2 v1.0.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/T/T.srcs/sources_1/bd/T/ip/T_v_axi4s_vid_out_0_0/T_v_axi4s_vid_out_0_0.dcp'
Parsing XDC File [c:/T/T.srcs/sources_1/bd/T/ip/T_v_tc_0_0/T_v_tc_0_0_clocks.xdc] for cell 'T_i/v_tc_0/U0'
Finished Parsing XDC File [c:/T/T.srcs/sources_1/bd/T/ip/T_v_tc_0_0/T_v_tc_0_0_clocks.xdc] for cell 'T_i/v_tc_0/U0'
Parsing XDC File [c:/T/T.srcs/sources_1/bd/T/ip/T_v_axi4s_vid_out_0_0/T_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'T_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/T/T.srcs/sources_1/bd/T/ip/T_v_axi4s_vid_out_0_0/T_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'T_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/T/T.srcs/sources_1/bd/T/ip/T_v_tpg_0_0/T_v_tpg_0_0.xdc] for cell 'T_i/v_tpg_0/inst'
Finished Parsing XDC File [c:/T/T.srcs/sources_1/bd/T/ip/T_v_tpg_0_0/T_v_tpg_0_0.xdc] for cell 'T_i/v_tpg_0/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'T_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'T_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'T_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'T_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'T_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'T_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'T_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'T_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'T_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'T_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'T_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'T_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'T_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'T_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'T_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'T_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

27 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1213.344 ; gain = 928.754
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.589 . Memory (MB): peak = 1213.344 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f07917eb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.637 . Memory (MB): peak = 1213.344 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 112 cells and removed 177 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 113279746

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.826 . Memory (MB): peak = 1213.344 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 30 cells and removed 103 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1593a284b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1213.344 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 539 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1593a284b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.344 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1593a284b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.344 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1213.344 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 159f8a997

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1213.344 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.906 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 5 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 10
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 16c7dbeea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1426.996 ; gain = 0.000
Ending Power Optimization Task | Checksum: 16c7dbeea

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1426.996 ; gain = 213.652

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Remap
Phase 1 Remap | Checksum: 13b3cfb90

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.550 . Memory (MB): peak = 1426.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Remap created 3 cells and removed 6 cells
Ending Logic Optimization Task | Checksum: 13b3cfb90

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.564 . Memory (MB): peak = 1426.996 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1426.996 ; gain = 213.652
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1426.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/T/T.runs/impl_1/T_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file T_wrapper_drc_opted.rpt -pb T_wrapper_drc_opted.pb -rpx T_wrapper_drc_opted.rpx
Command: report_drc -file T_wrapper_drc_opted.rpt -pb T_wrapper_drc_opted.pb -rpx T_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/T/T.runs/impl_1/T_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1426.996 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: eafaa35f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1426.996 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1426.996 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1021670ce

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1426.996 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1812f9080

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1426.996 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1812f9080

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1426.996 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1812f9080

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1426.996 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11f5cb00f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1426.996 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11f5cb00f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1426.996 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23c2db8fa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1426.996 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2325c05de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1426.996 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 180a08e81

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1426.996 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 146e16d26

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1426.996 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 100d26693

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1426.996 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 100d26693

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1426.996 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 100d26693

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1426.996 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 15beefe5a

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 15beefe5a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1426.996 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.119. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: a62f11fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1426.996 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: a62f11fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1426.996 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: a62f11fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1426.996 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: a62f11fa

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1426.996 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 975e7196

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1426.996 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 975e7196

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1426.996 ; gain = 0.000
Ending Placer Task | Checksum: 941c532d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1426.996 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1426.996 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.493 . Memory (MB): peak = 1426.996 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/T/T.runs/impl_1/T_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file T_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1426.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file T_wrapper_utilization_placed.rpt -pb T_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1426.996 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file T_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1426.996 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3b772fd ConstDB: 0 ShapeSum: 9064e030 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15ae17ad0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1426.996 ; gain = 0.000
Post Restoration Checksum: NetGraph: e938b399 NumContArr: 71a8c737 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15ae17ad0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1426.996 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15ae17ad0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1426.996 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15ae17ad0

Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1426.996 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10bb1b68a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1429.547 ; gain = 2.551
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.119  | TNS=0.000  | WHS=-0.176 | THS=-64.311|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1bd86a2b9

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1460.848 ; gain = 33.852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 191045eee

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1465.559 ; gain = 38.562
Phase 2 Router Initialization | Checksum: 165dbaa5f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1465.559 ; gain = 38.562

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1afd029d4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1465.559 ; gain = 38.562

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 464
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.968  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 115413f39

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1465.559 ; gain = 38.562

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.968  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 200af06e8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1465.559 ; gain = 38.562
Phase 4 Rip-up And Reroute | Checksum: 200af06e8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1465.559 ; gain = 38.562

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 200af06e8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1465.559 ; gain = 38.562

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 200af06e8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1465.559 ; gain = 38.562
Phase 5 Delay and Skew Optimization | Checksum: 200af06e8

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1465.559 ; gain = 38.562

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 155f87e6a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1465.559 ; gain = 38.562
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.079  | TNS=0.000  | WHS=-1.580 | THS=-57.469|

Phase 6.1 Hold Fix Iter | Checksum: 1a79195e9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1465.559 ; gain = 38.562
Phase 6 Post Hold Fix | Checksum: 1748f8484

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1465.559 ; gain = 38.562

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.3689 %
  Global Horizontal Routing Utilization  = 1.47304 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 152c7d253

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1465.559 ; gain = 38.562

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 152c7d253

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1465.559 ; gain = 38.562

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10a9aceb0

Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1465.559 ; gain = 38.562

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: e7c2a632

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1465.559 ; gain = 38.562
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.079  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e7c2a632

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1465.559 ; gain = 38.562
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 1465.559 ; gain = 38.562

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 1465.559 ; gain = 38.562
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.641 . Memory (MB): peak = 1465.559 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/T/T.runs/impl_1/T_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file T_wrapper_drc_routed.rpt -pb T_wrapper_drc_routed.pb -rpx T_wrapper_drc_routed.rpx
Command: report_drc -file T_wrapper_drc_routed.rpt -pb T_wrapper_drc_routed.pb -rpx T_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/T/T.runs/impl_1/T_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file T_wrapper_methodology_drc_routed.rpt -pb T_wrapper_methodology_drc_routed.pb -rpx T_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file T_wrapper_methodology_drc_routed.rpt -pb T_wrapper_methodology_drc_routed.pb -rpx T_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/T/T.runs/impl_1/T_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file T_wrapper_power_routed.rpt -pb T_wrapper_power_summary_routed.pb -rpx T_wrapper_power_routed.rpx
Command: report_power -file T_wrapper_power_routed.rpt -pb T_wrapper_power_summary_routed.pb -rpx T_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
102 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file T_wrapper_route_status.rpt -pb T_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file T_wrapper_timing_summary_routed.rpt -rpx T_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file T_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file T_wrapper_clock_utilization_routed.rpt
INFO: [Memdata 28-208] The XPM instance: <T_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <T_i/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force T_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp4_reg_684_reg input T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp4_reg_684_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_63_reg_674_reg input T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_63_reg_674_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_63_reg_674_reg input T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_63_reg_674_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_67_reg_679_reg input T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_67_reg_679_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Aem_U42/T_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/m input T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Aem_U42/T_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_4_U/m/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/T_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p input T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/T_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_wdI_U38/T_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p input T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_wdI_U38/T_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_zec_U41/T_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p input T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_zec_U41/T_v_tpg_0_0_v_tpg_mac_muladd_zec_DSP48_3_U/p/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tmp1_reg_404_reg input T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/tmp1_reg_404_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsPgM_U71/T_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/in00 input T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsPgM_U71/T_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/T_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p output T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/T_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_wdI_U38/T_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p output T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_wdI_U38/T_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_am_addmul_1Ngs_U69/T_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_7_U/m output T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_am_addmul_1Ngs_U69/T_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_7_U/m/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mac_muladd_OgC_U70/T_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p output T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mac_muladd_OgC_U70/T_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsPgM_U71/T_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/in00 output T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsPgM_U71/T_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp4_reg_684_reg multiplier stage T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp4_reg_684_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_63_reg_674_reg multiplier stage T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_63_reg_674_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_67_reg_679_reg multiplier stage T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/tmp_67_reg_679_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/T_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p multiplier stage T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_Bew_U43/T_v_tpg_0_0_v_tpg_mac_muladd_Bew_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_wdI_U38/T_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p multiplier stage T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_429/v_tpg_mac_muladd_wdI_U38/T_v_tpg_0_0_v_tpg_mac_muladd_wdI_DSP48_0_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_am_addmul_1Ngs_U69/T_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_7_U/m multiplier stage T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_am_addmul_1Ngs_U69/T_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_7_U/m/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mac_muladd_OgC_U70/T_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p multiplier stage T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mac_muladd_OgC_U70/T_v_tpg_0_0_v_tpg_mac_muladd_OgC_DSP48_8_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsPgM_U71/T_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/in00 multiplier stage T_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_570/v_tpg_mul_mul_9nsPgM_U71/T_v_tpg_0_0_v_tpg_mul_mul_9nsPgM_DSP48_9_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 23 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./T_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1927.688 ; gain = 434.699
INFO: [Common 17-206] Exiting Vivado at Tue May 17 15:32:54 2022...
