<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › tile › include › arch › sim.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>sim.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2010 Tilera Corporation. All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is free software; you can redistribute it and/or</span>
<span class="cm"> *   modify it under the terms of the GNU General Public License</span>
<span class="cm"> *   as published by the Free Software Foundation, version 2.</span>
<span class="cm"> *</span>
<span class="cm"> *   This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> *   WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *   MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or</span>
<span class="cm"> *   NON INFRINGEMENT.  See the GNU General Public License for</span>
<span class="cm"> *   more details.</span>
<span class="cm"> */</span>

<span class="cm">/**</span>
<span class="cm"> * @file</span>
<span class="cm"> *</span>
<span class="cm"> * Provides an API for controlling the simulator at runtime.</span>
<span class="cm"> */</span>

<span class="cm">/**</span>
<span class="cm"> * @addtogroup arch_sim</span>
<span class="cm"> * @{</span>
<span class="cm"> *</span>
<span class="cm"> * An API for controlling the simulator at runtime.</span>
<span class="cm"> *</span>
<span class="cm"> * The simulator&#39;s behavior can be modified while it is running.</span>
<span class="cm"> * For example, human-readable trace output can be enabled and disabled</span>
<span class="cm"> * around code of interest.</span>
<span class="cm"> *</span>
<span class="cm"> * There are two ways to modify simulator behavior:</span>
<span class="cm"> * programmatically, by calling various sim_* functions, and</span>
<span class="cm"> * interactively, by entering commands like &quot;sim set functional true&quot;</span>
<span class="cm"> * at the tile-monitor prompt.  Typing &quot;sim help&quot; at that prompt provides</span>
<span class="cm"> * a list of interactive commands.</span>
<span class="cm"> *</span>
<span class="cm"> * All interactive commands can also be executed programmatically by</span>
<span class="cm"> * passing a string to the sim_command function.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ARCH_SIM_H__</span>
<span class="cp">#define __ARCH_SIM_H__</span>

<span class="cp">#include &lt;arch/sim_def.h&gt;</span>
<span class="cp">#include &lt;arch/abi.h&gt;</span>

<span class="cp">#ifndef __ASSEMBLER__</span>

<span class="cp">#include &lt;arch/spr_def.h&gt;</span>


<span class="cm">/**</span>
<span class="cm"> * Return true if the current program is running under a simulator,</span>
<span class="cm"> * rather than on real hardware.  If running on hardware, other &quot;sim_xxx()&quot;</span>
<span class="cm"> * calls have no useful effect.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span>
<span class="nf">sim_is_simulator</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">return</span> <span class="n">__insn_mfspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Checkpoint the simulator state to a checkpoint file.</span>
<span class="cm"> *</span>
<span class="cm"> * The checkpoint file name is either the default or the name specified</span>
<span class="cm"> * on the command line with &quot;--checkpoint-file&quot;.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_checkpoint</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
  <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span> <span class="n">SIM_CONTROL_CHECKPOINT</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Report whether or not various kinds of simulator tracing are enabled.</span>
<span class="cm"> *</span>
<span class="cm"> * @return The bitwise OR of these values:</span>
<span class="cm"> *</span>
<span class="cm"> * SIM_TRACE_CYCLES (--trace-cycles),</span>
<span class="cm"> * SIM_TRACE_ROUTER (--trace-router),</span>
<span class="cm"> * SIM_TRACE_REGISTER_WRITES (--trace-register-writes),</span>
<span class="cm"> * SIM_TRACE_DISASM (--trace-disasm),</span>
<span class="cm"> * SIM_TRACE_STALL_INFO (--trace-stall-info)</span>
<span class="cm"> * SIM_TRACE_MEMORY_CONTROLLER (--trace-memory-controller)</span>
<span class="cm"> * SIM_TRACE_L2_CACHE (--trace-l2)</span>
<span class="cm"> * SIM_TRACE_LINES (--trace-lines)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">unsigned</span> <span class="kt">int</span>
<span class="nf">sim_get_tracing</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">return</span> <span class="n">__insn_mfspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SIM_TRACE_FLAG_MASK</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Turn on or off different kinds of simulator tracing.</span>
<span class="cm"> *</span>
<span class="cm"> * @param mask Either one of these special values:</span>
<span class="cm"> *</span>
<span class="cm"> * SIM_TRACE_NONE (turns off tracing),</span>
<span class="cm"> * SIM_TRACE_ALL (turns on all possible tracing).</span>
<span class="cm"> *</span>
<span class="cm"> * or the bitwise OR of these values:</span>
<span class="cm"> *</span>
<span class="cm"> * SIM_TRACE_CYCLES (--trace-cycles),</span>
<span class="cm"> * SIM_TRACE_ROUTER (--trace-router),</span>
<span class="cm"> * SIM_TRACE_REGISTER_WRITES (--trace-register-writes),</span>
<span class="cm"> * SIM_TRACE_DISASM (--trace-disasm),</span>
<span class="cm"> * SIM_TRACE_STALL_INFO (--trace-stall-info)</span>
<span class="cm"> * SIM_TRACE_MEMORY_CONTROLLER (--trace-memory-controller)</span>
<span class="cm"> * SIM_TRACE_L2_CACHE (--trace-l2)</span>
<span class="cm"> * SIM_TRACE_LINES (--trace-lines)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_set_tracing</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
  <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span> <span class="n">SIM_TRACE_SPR_ARG</span><span class="p">(</span><span class="n">mask</span><span class="p">));</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Request dumping of different kinds of simulator state.</span>
<span class="cm"> *</span>
<span class="cm"> * @param mask Either this special value:</span>
<span class="cm"> *</span>
<span class="cm"> * SIM_DUMP_ALL (dump all known state)</span>
<span class="cm"> *</span>
<span class="cm"> * or the bitwise OR of these values:</span>
<span class="cm"> *</span>
<span class="cm"> * SIM_DUMP_REGS (the register file),</span>
<span class="cm"> * SIM_DUMP_SPRS (the SPRs),</span>
<span class="cm"> * SIM_DUMP_ITLB (the iTLB),</span>
<span class="cm"> * SIM_DUMP_DTLB (the dTLB),</span>
<span class="cm"> * SIM_DUMP_L1I (the L1 I-cache),</span>
<span class="cm"> * SIM_DUMP_L1D (the L1 D-cache),</span>
<span class="cm"> * SIM_DUMP_L2 (the L2 cache),</span>
<span class="cm"> * SIM_DUMP_SNREGS (the switch register file),</span>
<span class="cm"> * SIM_DUMP_SNITLB (the switch iTLB),</span>
<span class="cm"> * SIM_DUMP_SNL1I (the switch L1 I-cache),</span>
<span class="cm"> * SIM_DUMP_BACKTRACE (the current backtrace)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_dump</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
  <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span> <span class="n">SIM_DUMP_SPR_ARG</span><span class="p">(</span><span class="n">mask</span><span class="p">));</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Print a string to the simulator stdout.</span>
<span class="cm"> *</span>
<span class="cm"> * @param str The string to be written.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_print</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span><span class="o">*</span> <span class="n">str</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">for</span> <span class="p">(</span> <span class="p">;</span> <span class="o">*</span><span class="n">str</span> <span class="o">!=</span> <span class="sc">&#39;\0&#39;</span><span class="p">;</span> <span class="n">str</span><span class="o">++</span><span class="p">)</span>
  <span class="p">{</span>
    <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span> <span class="n">SIM_CONTROL_PUTC</span> <span class="o">|</span>
                 <span class="p">(</span><span class="o">*</span><span class="n">str</span> <span class="o">&lt;&lt;</span> <span class="n">_SIM_CONTROL_OPERATOR_BITS</span><span class="p">));</span>
  <span class="p">}</span>
  <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span> <span class="n">SIM_CONTROL_PUTC</span> <span class="o">|</span>
               <span class="p">(</span><span class="n">SIM_PUTC_FLUSH_BINARY</span> <span class="o">&lt;&lt;</span> <span class="n">_SIM_CONTROL_OPERATOR_BITS</span><span class="p">));</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Print a string to the simulator stdout.</span>
<span class="cm"> *</span>
<span class="cm"> * @param str The string to be written (a newline is automatically added).</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_print_string</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span><span class="o">*</span> <span class="n">str</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">for</span> <span class="p">(</span> <span class="p">;</span> <span class="o">*</span><span class="n">str</span> <span class="o">!=</span> <span class="sc">&#39;\0&#39;</span><span class="p">;</span> <span class="n">str</span><span class="o">++</span><span class="p">)</span>
  <span class="p">{</span>
    <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span> <span class="n">SIM_CONTROL_PUTC</span> <span class="o">|</span>
                 <span class="p">(</span><span class="o">*</span><span class="n">str</span> <span class="o">&lt;&lt;</span> <span class="n">_SIM_CONTROL_OPERATOR_BITS</span><span class="p">));</span>
  <span class="p">}</span>
  <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span> <span class="n">SIM_CONTROL_PUTC</span> <span class="o">|</span>
               <span class="p">(</span><span class="n">SIM_PUTC_FLUSH_STRING</span> <span class="o">&lt;&lt;</span> <span class="n">_SIM_CONTROL_OPERATOR_BITS</span><span class="p">));</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Execute a simulator command string.</span>
<span class="cm"> *</span>
<span class="cm"> * Type &#39;sim help&#39; at the tile-monitor prompt to learn what commands</span>
<span class="cm"> * are available.  Note the use of the tile-monitor &quot;sim&quot; command to</span>
<span class="cm"> * pass commands to the simulator.</span>
<span class="cm"> *</span>
<span class="cm"> * The argument to sim_command() does not include the leading &quot;sim&quot;</span>
<span class="cm"> * prefix used at the tile-monitor prompt; for example, you might call</span>
<span class="cm"> * sim_command(&quot;trace disasm&quot;).</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_command</span><span class="p">(</span><span class="k">const</span> <span class="kt">char</span><span class="o">*</span> <span class="n">str</span><span class="p">)</span>
<span class="p">{</span>
  <span class="kt">int</span> <span class="n">c</span><span class="p">;</span>
  <span class="k">do</span>
  <span class="p">{</span>
    <span class="n">c</span> <span class="o">=</span> <span class="o">*</span><span class="n">str</span><span class="o">++</span><span class="p">;</span>
    <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span> <span class="n">SIM_CONTROL_COMMAND</span> <span class="o">|</span>
                 <span class="p">(</span><span class="n">c</span> <span class="o">&lt;&lt;</span> <span class="n">_SIM_CONTROL_OPERATOR_BITS</span><span class="p">));</span>
  <span class="p">}</span>
  <span class="k">while</span> <span class="p">(</span><span class="n">c</span><span class="p">);</span>
<span class="p">}</span>



<span class="cp">#ifndef __DOXYGEN__</span>

<span class="cm">/**</span>
<span class="cm"> * The underlying implementation of &quot;_sim_syscall()&quot;.</span>
<span class="cm"> *</span>
<span class="cm"> * We use extra &quot;and&quot; instructions to ensure that all the values</span>
<span class="cm"> * we are passing to the simulator are actually valid in the registers</span>
<span class="cm"> * (i.e. returned from memory) prior to the SIM_CONTROL spr.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">long</span> <span class="nf">_sim_syscall0</span><span class="p">(</span><span class="kt">int</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
  <span class="kt">long</span> <span class="n">result</span><span class="p">;</span>
  <span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;mtspr SIM_CONTROL, r0&quot;</span>
                        <span class="o">:</span> <span class="s">&quot;=R00&quot;</span> <span class="p">(</span><span class="n">result</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;R00&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">));</span>
  <span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">long</span> <span class="nf">_sim_syscall1</span><span class="p">(</span><span class="kt">int</span> <span class="n">val</span><span class="p">,</span> <span class="kt">long</span> <span class="n">arg1</span><span class="p">)</span>
<span class="p">{</span>
  <span class="kt">long</span> <span class="n">result</span><span class="p">;</span>
  <span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;{ and zero, r1, r1; mtspr SIM_CONTROL, r0 }&quot;</span>
                        <span class="o">:</span> <span class="s">&quot;=R00&quot;</span> <span class="p">(</span><span class="n">result</span><span class="p">)</span> <span class="o">:</span> <span class="s">&quot;R00&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">),</span> <span class="s">&quot;R01&quot;</span> <span class="p">(</span><span class="n">arg1</span><span class="p">));</span>
  <span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">long</span> <span class="nf">_sim_syscall2</span><span class="p">(</span><span class="kt">int</span> <span class="n">val</span><span class="p">,</span> <span class="kt">long</span> <span class="n">arg1</span><span class="p">,</span> <span class="kt">long</span> <span class="n">arg2</span><span class="p">)</span>
<span class="p">{</span>
  <span class="kt">long</span> <span class="n">result</span><span class="p">;</span>
  <span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;{ and zero, r1, r2; mtspr SIM_CONTROL, r0 }&quot;</span>
                        <span class="o">:</span> <span class="s">&quot;=R00&quot;</span> <span class="p">(</span><span class="n">result</span><span class="p">)</span>
                        <span class="o">:</span> <span class="s">&quot;R00&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">),</span> <span class="s">&quot;R01&quot;</span> <span class="p">(</span><span class="n">arg1</span><span class="p">),</span> <span class="s">&quot;R02&quot;</span> <span class="p">(</span><span class="n">arg2</span><span class="p">));</span>
  <span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Note that _sim_syscall3() and higher are technically at risk of</span>
<span class="cm">   receiving an interrupt right before the mtspr bundle, in which case</span>
<span class="cm">   the register values for arguments 3 and up may still be in flight</span>
<span class="cm">   to the core from a stack frame reload. */</span>

<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">long</span> <span class="nf">_sim_syscall3</span><span class="p">(</span><span class="kt">int</span> <span class="n">val</span><span class="p">,</span> <span class="kt">long</span> <span class="n">arg1</span><span class="p">,</span> <span class="kt">long</span> <span class="n">arg2</span><span class="p">,</span> <span class="kt">long</span> <span class="n">arg3</span><span class="p">)</span>
<span class="p">{</span>
  <span class="kt">long</span> <span class="n">result</span><span class="p">;</span>
  <span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;{ and zero, r3, r3 };&quot;</span>
                        <span class="s">&quot;{ and zero, r1, r2; mtspr SIM_CONTROL, r0 }&quot;</span>
                        <span class="o">:</span> <span class="s">&quot;=R00&quot;</span> <span class="p">(</span><span class="n">result</span><span class="p">)</span>
                        <span class="o">:</span> <span class="s">&quot;R00&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">),</span> <span class="s">&quot;R01&quot;</span> <span class="p">(</span><span class="n">arg1</span><span class="p">),</span> <span class="s">&quot;R02&quot;</span> <span class="p">(</span><span class="n">arg2</span><span class="p">),</span>
                          <span class="s">&quot;R03&quot;</span> <span class="p">(</span><span class="n">arg3</span><span class="p">));</span>
  <span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">long</span> <span class="nf">_sim_syscall4</span><span class="p">(</span><span class="kt">int</span> <span class="n">val</span><span class="p">,</span> <span class="kt">long</span> <span class="n">arg1</span><span class="p">,</span> <span class="kt">long</span> <span class="n">arg2</span><span class="p">,</span> <span class="kt">long</span> <span class="n">arg3</span><span class="p">,</span>
                                  <span class="kt">long</span> <span class="n">arg4</span><span class="p">)</span>
<span class="p">{</span>
  <span class="kt">long</span> <span class="n">result</span><span class="p">;</span>
  <span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;{ and zero, r3, r4 };&quot;</span>
                        <span class="s">&quot;{ and zero, r1, r2; mtspr SIM_CONTROL, r0 }&quot;</span>
                        <span class="o">:</span> <span class="s">&quot;=R00&quot;</span> <span class="p">(</span><span class="n">result</span><span class="p">)</span>
                        <span class="o">:</span> <span class="s">&quot;R00&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">),</span> <span class="s">&quot;R01&quot;</span> <span class="p">(</span><span class="n">arg1</span><span class="p">),</span> <span class="s">&quot;R02&quot;</span> <span class="p">(</span><span class="n">arg2</span><span class="p">),</span>
                          <span class="s">&quot;R03&quot;</span> <span class="p">(</span><span class="n">arg3</span><span class="p">),</span> <span class="s">&quot;R04&quot;</span> <span class="p">(</span><span class="n">arg4</span><span class="p">));</span>
  <span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">long</span> <span class="nf">_sim_syscall5</span><span class="p">(</span><span class="kt">int</span> <span class="n">val</span><span class="p">,</span> <span class="kt">long</span> <span class="n">arg1</span><span class="p">,</span> <span class="kt">long</span> <span class="n">arg2</span><span class="p">,</span> <span class="kt">long</span> <span class="n">arg3</span><span class="p">,</span>
                                  <span class="kt">long</span> <span class="n">arg4</span><span class="p">,</span> <span class="kt">long</span> <span class="n">arg5</span><span class="p">)</span>
<span class="p">{</span>
  <span class="kt">long</span> <span class="n">result</span><span class="p">;</span>
  <span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;{ and zero, r3, r4; and zero, r5, r5 };&quot;</span>
                        <span class="s">&quot;{ and zero, r1, r2; mtspr SIM_CONTROL, r0 }&quot;</span>
                        <span class="o">:</span> <span class="s">&quot;=R00&quot;</span> <span class="p">(</span><span class="n">result</span><span class="p">)</span>
                        <span class="o">:</span> <span class="s">&quot;R00&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">),</span> <span class="s">&quot;R01&quot;</span> <span class="p">(</span><span class="n">arg1</span><span class="p">),</span> <span class="s">&quot;R02&quot;</span> <span class="p">(</span><span class="n">arg2</span><span class="p">),</span>
                          <span class="s">&quot;R03&quot;</span> <span class="p">(</span><span class="n">arg3</span><span class="p">),</span> <span class="s">&quot;R04&quot;</span> <span class="p">(</span><span class="n">arg4</span><span class="p">),</span> <span class="s">&quot;R05&quot;</span> <span class="p">(</span><span class="n">arg5</span><span class="p">));</span>
  <span class="k">return</span> <span class="n">result</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * Make a special syscall to the simulator itself, if running under</span>
<span class="cm"> * simulation. This is used as the implementation of other functions</span>
<span class="cm"> * and should not be used outside this file.</span>
<span class="cm"> *</span>
<span class="cm"> * @param syscall_num The simulator syscall number.</span>
<span class="cm"> * @param nr The number of additional arguments provided.</span>
<span class="cm"> *</span>
<span class="cm"> * @return Varies by syscall.</span>
<span class="cm"> */</span>
<span class="cp">#define _sim_syscall(syscall_num, nr, args...) \</span>
<span class="cp">  _sim_syscall##nr( \</span>
<span class="cp">    ((syscall_num) &lt;&lt; _SIM_CONTROL_OPERATOR_BITS) | SIM_CONTROL_SYSCALL, \</span>
<span class="cp">    ##args)</span>


<span class="cm">/* Values for the &quot;access_mask&quot; parameters below. */</span>
<span class="cp">#define SIM_WATCHPOINT_READ    1</span>
<span class="cp">#define SIM_WATCHPOINT_WRITE   2</span>
<span class="cp">#define SIM_WATCHPOINT_EXECUTE 4</span>


<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">int</span>
<span class="nf">sim_add_watchpoint</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">process_id</span><span class="p">,</span>
                   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">address</span><span class="p">,</span>
                   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span>
                   <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">access_mask</span><span class="p">,</span>
                   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">user_data</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">return</span> <span class="n">_sim_syscall</span><span class="p">(</span><span class="n">SIM_SYSCALL_ADD_WATCHPOINT</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="n">process_id</span><span class="p">,</span>
                     <span class="n">address</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">access_mask</span><span class="p">,</span> <span class="n">user_data</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">int</span>
<span class="nf">sim_remove_watchpoint</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">process_id</span><span class="p">,</span>
                      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">address</span><span class="p">,</span>
                      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">,</span>
                      <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">access_mask</span><span class="p">,</span>
                      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">user_data</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">return</span> <span class="n">_sim_syscall</span><span class="p">(</span><span class="n">SIM_SYSCALL_REMOVE_WATCHPOINT</span><span class="p">,</span> <span class="mi">5</span><span class="p">,</span> <span class="n">process_id</span><span class="p">,</span>
                     <span class="n">address</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">access_mask</span><span class="p">,</span> <span class="n">user_data</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Return value from sim_query_watchpoint.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">SimQueryWatchpointStatus</span>
<span class="p">{</span>
  <span class="cm">/**</span>
<span class="cm">   * 0 if a watchpoint fired, 1 if no watchpoint fired, or -1 for</span>
<span class="cm">   * error (meaning a bad process_id).</span>
<span class="cm">   */</span>
  <span class="kt">int</span> <span class="n">syscall_status</span><span class="p">;</span>

  <span class="cm">/**</span>
<span class="cm">   * The address of the watchpoint that fired (this is the address</span>
<span class="cm">   * passed to sim_add_watchpoint, not an address within that range</span>
<span class="cm">   * that actually triggered the watchpoint).</span>
<span class="cm">   */</span>
  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">address</span><span class="p">;</span>

  <span class="cm">/** The arbitrary user_data installed by sim_add_watchpoint. */</span>
  <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">user_data</span><span class="p">;</span>
<span class="p">};</span>


<span class="k">static</span> <span class="kr">__inline</span> <span class="k">struct</span> <span class="n">SimQueryWatchpointStatus</span>
<span class="nf">sim_query_watchpoint</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">process_id</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">struct</span> <span class="n">SimQueryWatchpointStatus</span> <span class="n">status</span><span class="p">;</span>
  <span class="kt">long</span> <span class="n">val</span> <span class="o">=</span> <span class="n">SIM_CONTROL_SYSCALL</span> <span class="o">|</span>
    <span class="p">(</span><span class="n">SIM_SYSCALL_QUERY_WATCHPOINT</span> <span class="o">&lt;&lt;</span> <span class="n">_SIM_CONTROL_OPERATOR_BITS</span><span class="p">);</span>
  <span class="n">__asm__</span> <span class="n">__volatile__</span> <span class="p">(</span><span class="s">&quot;{ and zero, r1, r1; mtspr SIM_CONTROL, r0 }&quot;</span>
                        <span class="o">:</span> <span class="s">&quot;=R00&quot;</span> <span class="p">(</span><span class="n">status</span><span class="p">.</span><span class="n">syscall_status</span><span class="p">),</span>
                          <span class="s">&quot;=R01&quot;</span> <span class="p">(</span><span class="n">status</span><span class="p">.</span><span class="n">address</span><span class="p">),</span>
                          <span class="s">&quot;=R02&quot;</span> <span class="p">(</span><span class="n">status</span><span class="p">.</span><span class="n">user_data</span><span class="p">)</span>
                        <span class="o">:</span> <span class="s">&quot;R00&quot;</span> <span class="p">(</span><span class="n">val</span><span class="p">),</span> <span class="s">&quot;R01&quot;</span> <span class="p">(</span><span class="n">process_id</span><span class="p">));</span>
  <span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/* On the simulator, confirm lines have been evicted everywhere. */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_validate_lines_evicted</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span> <span class="n">pa</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">length</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#ifdef __LP64__</span>
  <span class="n">_sim_syscall</span><span class="p">(</span><span class="n">SIM_SYSCALL_VALIDATE_LINES_EVICTED</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">pa</span><span class="p">,</span> <span class="n">length</span><span class="p">);</span>
<span class="cp">#else</span>
  <span class="n">_sim_syscall</span><span class="p">(</span><span class="n">SIM_SYSCALL_VALIDATE_LINES_EVICTED</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>
               <span class="mi">0</span> <span class="cm">/* dummy */</span><span class="p">,</span> <span class="p">(</span><span class="kt">long</span><span class="p">)(</span><span class="n">pa</span><span class="p">),</span> <span class="p">(</span><span class="kt">long</span><span class="p">)(</span><span class="n">pa</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">),</span> <span class="n">length</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>


<span class="cm">/* Return the current CPU speed in cycles per second. */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">long</span>
<span class="nf">sim_query_cpu_speed</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">return</span> <span class="n">_sim_syscall</span><span class="p">(</span><span class="n">SIM_SYSCALL_QUERY_CPU_SPEED</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* !__DOXYGEN__ */</span><span class="cp"></span>




<span class="cm">/**</span>
<span class="cm"> * Modify the shaping parameters of a shim.</span>
<span class="cm"> *</span>
<span class="cm"> * @param shim The shim to modify. One of:</span>
<span class="cm"> *   SIM_CONTROL_SHAPING_GBE_0</span>
<span class="cm"> *   SIM_CONTROL_SHAPING_GBE_1</span>
<span class="cm"> *   SIM_CONTROL_SHAPING_GBE_2</span>
<span class="cm"> *   SIM_CONTROL_SHAPING_GBE_3</span>
<span class="cm"> *   SIM_CONTROL_SHAPING_XGBE_0</span>
<span class="cm"> *   SIM_CONTROL_SHAPING_XGBE_1</span>
<span class="cm"> *</span>
<span class="cm"> * @param type The type of shaping. This should be the same type of</span>
<span class="cm"> * shaping that is already in place on the shim. One of:</span>
<span class="cm"> *   SIM_CONTROL_SHAPING_MULTIPLIER</span>
<span class="cm"> *   SIM_CONTROL_SHAPING_PPS</span>
<span class="cm"> *   SIM_CONTROL_SHAPING_BPS</span>
<span class="cm"> *</span>
<span class="cm"> * @param units The magnitude of the rate. One of:</span>
<span class="cm"> *   SIM_CONTROL_SHAPING_UNITS_SINGLE</span>
<span class="cm"> *   SIM_CONTROL_SHAPING_UNITS_KILO</span>
<span class="cm"> *   SIM_CONTROL_SHAPING_UNITS_MEGA</span>
<span class="cm"> *   SIM_CONTROL_SHAPING_UNITS_GIGA</span>
<span class="cm"> *</span>
<span class="cm"> * @param rate The rate to which to change it. This must fit in</span>
<span class="cm"> * SIM_CONTROL_SHAPING_RATE_BITS bits or a warning is issued and</span>
<span class="cm"> * the shaping is not changed.</span>
<span class="cm"> *</span>
<span class="cm"> * @return 0 if no problems were detected in the arguments to sim_set_shaping</span>
<span class="cm"> * or 1 if problems were detected (for example, rate does not fit in 17 bits).</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">int</span>
<span class="nf">sim_set_shaping</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">shim</span><span class="p">,</span>
                <span class="kt">unsigned</span> <span class="n">type</span><span class="p">,</span>
                <span class="kt">unsigned</span> <span class="n">units</span><span class="p">,</span>
                <span class="kt">unsigned</span> <span class="n">rate</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">if</span> <span class="p">((</span><span class="n">rate</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">SIM_CONTROL_SHAPING_RATE_BITS</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span>
    <span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

  <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span> <span class="n">SIM_SHAPING_SPR_ARG</span><span class="p">(</span><span class="n">shim</span><span class="p">,</span> <span class="n">type</span><span class="p">,</span> <span class="n">units</span><span class="p">,</span> <span class="n">rate</span><span class="p">));</span>
  <span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef __tilegx__</span>

<span class="cm">/** Enable a set of mPIPE links.  Pass a -1 link_mask to enable all links. */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_enable_mpipe_links</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">mpipe</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">link_mask</span><span class="p">)</span>
<span class="p">{</span>
  <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span>
               <span class="p">(</span><span class="n">SIM_CONTROL_ENABLE_MPIPE_LINK_MAGIC_BYTE</span> <span class="o">|</span>
                <span class="p">(</span><span class="n">mpipe</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">uint_reg_t</span><span class="p">)</span><span class="n">link_mask</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)));</span>
<span class="p">}</span>

<span class="cm">/** Disable a set of mPIPE links.  Pass a -1 link_mask to disable all links. */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_disable_mpipe_links</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">mpipe</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">link_mask</span><span class="p">)</span>
<span class="p">{</span>
  <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span>
               <span class="p">(</span><span class="n">SIM_CONTROL_ENABLE_MPIPE_LINK_MAGIC_BYTE</span> <span class="o">|</span>
                <span class="p">(</span><span class="n">mpipe</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">0</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">uint_reg_t</span><span class="p">)</span><span class="n">link_mask</span> <span class="o">&lt;&lt;</span> <span class="mi">32</span><span class="p">)));</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* __tilegx__ */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * An API for changing &quot;functional&quot; mode.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __DOXYGEN__</span>

<span class="cp">#define sim_enable_functional() \</span>
<span class="cp">  __insn_mtspr(SPR_SIM_CONTROL, SIM_CONTROL_ENABLE_FUNCTIONAL)</span>

<span class="cp">#define sim_disable_functional() \</span>
<span class="cp">  __insn_mtspr(SPR_SIM_CONTROL, SIM_CONTROL_DISABLE_FUNCTIONAL)</span>

<span class="cp">#endif </span><span class="cm">/* __DOXYGEN__ */</span><span class="cp"></span>


<span class="cm">/*</span>
<span class="cm"> * Profiler support.</span>
<span class="cm"> */</span>

<span class="cm">/**</span>
<span class="cm"> * Turn profiling on for the current task.</span>
<span class="cm"> *</span>
<span class="cm"> * Note that this has no effect if run in an environment without</span>
<span class="cm"> * profiling support (thus, the proper flags to the simulator must</span>
<span class="cm"> * be supplied).</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_profiler_enable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
  <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span> <span class="n">SIM_CONTROL_PROFILER_ENABLE</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/** Turn profiling off for the current task. */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_profiler_disable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
  <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span> <span class="n">SIM_CONTROL_PROFILER_DISABLE</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Turn profiling on or off for the current task.</span>
<span class="cm"> *</span>
<span class="cm"> * @param enabled If true, turns on profiling. If false, turns it off.</span>
<span class="cm"> *</span>
<span class="cm"> * Note that this has no effect if run in an environment without</span>
<span class="cm"> * profiling support (thus, the proper flags to the simulator must</span>
<span class="cm"> * be supplied).</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_profiler_set_enabled</span><span class="p">(</span><span class="kt">int</span> <span class="n">enabled</span><span class="p">)</span>
<span class="p">{</span>
  <span class="kt">int</span> <span class="n">val</span> <span class="o">=</span>
    <span class="n">enabled</span> <span class="o">?</span> <span class="n">SIM_CONTROL_PROFILER_ENABLE</span> <span class="o">:</span> <span class="n">SIM_CONTROL_PROFILER_DISABLE</span><span class="p">;</span>
  <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Return true if and only if profiling is currently enabled</span>
<span class="cm"> * for the current task.</span>
<span class="cm"> *</span>
<span class="cm"> * This returns false even if sim_profiler_enable() was called</span>
<span class="cm"> * if the current execution environment does not support profiling.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">int</span>
<span class="nf">sim_profiler_is_enabled</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
  <span class="k">return</span> <span class="p">((</span><span class="n">__insn_mfspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">SIM_PROFILER_ENABLED_MASK</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Reset profiling counters to zero for the current task.</span>
<span class="cm"> *</span>
<span class="cm"> * Resetting can be done while profiling is enabled.  It does not affect</span>
<span class="cm"> * the chip-wide profiling counters.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_profiler_clear</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
  <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span> <span class="n">SIM_CONTROL_PROFILER_CLEAR</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Enable specified chip-level profiling counters.</span>
<span class="cm"> *</span>
<span class="cm"> * Does not affect the per-task profiling counters.</span>
<span class="cm"> *</span>
<span class="cm"> * @param mask Either this special value:</span>
<span class="cm"> *</span>
<span class="cm"> * SIM_CHIP_ALL (enables all chip-level components).</span>
<span class="cm"> *</span>
<span class="cm"> * or the bitwise OR of these values:</span>
<span class="cm"> *</span>
<span class="cm"> * SIM_CHIP_MEMCTL (enable all memory controllers)</span>
<span class="cm"> * SIM_CHIP_XAUI (enable all XAUI controllers)</span>
<span class="cm"> * SIM_CHIP_MPIPE (enable all MPIPE controllers)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_profiler_chip_enable</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
  <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span> <span class="n">SIM_PROFILER_CHIP_ENABLE_SPR_ARG</span><span class="p">(</span><span class="n">mask</span><span class="p">));</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Disable specified chip-level profiling counters.</span>
<span class="cm"> *</span>
<span class="cm"> * Does not affect the per-task profiling counters.</span>
<span class="cm"> *</span>
<span class="cm"> * @param mask Either this special value:</span>
<span class="cm"> *</span>
<span class="cm"> * SIM_CHIP_ALL (disables all chip-level components).</span>
<span class="cm"> *</span>
<span class="cm"> * or the bitwise OR of these values:</span>
<span class="cm"> *</span>
<span class="cm"> * SIM_CHIP_MEMCTL (disable all memory controllers)</span>
<span class="cm"> * SIM_CHIP_XAUI (disable all XAUI controllers)</span>
<span class="cm"> * SIM_CHIP_MPIPE (disable all MPIPE controllers)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_profiler_chip_disable</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
  <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span> <span class="n">SIM_PROFILER_CHIP_DISABLE_SPR_ARG</span><span class="p">(</span><span class="n">mask</span><span class="p">));</span>
<span class="p">}</span>


<span class="cm">/**</span>
<span class="cm"> * Reset specified chip-level profiling counters to zero.</span>
<span class="cm"> *</span>
<span class="cm"> * Does not affect the per-task profiling counters.</span>
<span class="cm"> *</span>
<span class="cm"> * @param mask Either this special value:</span>
<span class="cm"> *</span>
<span class="cm"> * SIM_CHIP_ALL (clears all chip-level components).</span>
<span class="cm"> *</span>
<span class="cm"> * or the bitwise OR of these values:</span>
<span class="cm"> *</span>
<span class="cm"> * SIM_CHIP_MEMCTL (clear all memory controllers)</span>
<span class="cm"> * SIM_CHIP_XAUI (clear all XAUI controllers)</span>
<span class="cm"> * SIM_CHIP_MPIPE (clear all MPIPE controllers)</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_profiler_chip_clear</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
  <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_SIM_CONTROL</span><span class="p">,</span> <span class="n">SIM_PROFILER_CHIP_CLEAR_SPR_ARG</span><span class="p">(</span><span class="n">mask</span><span class="p">));</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Event support.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __DOXYGEN__</span>

<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_event_begin</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">x</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(__tile__) &amp;&amp; !defined(__NO_EVENT_SPR__)</span>
  <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_EVENT_BEGIN</span><span class="p">,</span> <span class="n">x</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">__inline</span> <span class="kt">void</span>
<span class="nf">sim_event_end</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">x</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(__tile__) &amp;&amp; !defined(__NO_EVENT_SPR__)</span>
  <span class="n">__insn_mtspr</span><span class="p">(</span><span class="n">SPR_EVENT_END</span><span class="p">,</span> <span class="n">x</span><span class="p">);</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cp">#endif </span><span class="cm">/* !__DOXYGEN__ */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* !__ASSEMBLER__ */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* !__ARCH_SIM_H__ */</span><span class="cp"></span>

<span class="cm">/** @} */</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
