# ğŸ” AES Accelerator

Thiáº¿t káº¿ lÃµi IP mÃ£ hÃ³a AES vá»›i Caravel Platform

## ğŸ¯ TÃ­nh NÄƒng ChÃ­nh

- âœ… **AES-128/256**: Há»— trá»£ khÃ³a 128-bit vÃ  256-bit
- âœ… **NIST FIPS 197**: TuÃ¢n thá»§ chuáº©n quá»‘c táº¿
- âœ… **Wishbone Bus**: Giao diá»‡n bus chuáº©n
- âœ… **Caravel Integration**: TÃ­ch há»£p vá»›i Caravel Platform
- âœ… **Open Source**: MÃ£ nguá»“n má»Ÿ

## ğŸš€ Main flow

* [Step 1 - Theory](docs/01_theory.md) - LÃ½ thuyáº¿t vá» chuáº©n mÃ£ hÃ³a AES
* [Step 2 - RTL design](docs/02_rtl_design.md) - Kiáº¿n trÃºc RTL vÃ  luá»“ng thá»±c thi CPU
* [Step 3 - RTL testbench](docs/03_rtl_testbench.md) - Tá»•ng quan testbench vÃ  káº¿t quáº£
* [Step 4 - Build project, step by step](docs/04_build_project.md) - HÆ°á»›ng dáº«n build project
* [Step 5 - Future devs](docs/05_future_devs.md) - HÆ°á»›ng phÃ¡t triá»ƒn tÆ°Æ¡ng lai
* [Step 6 - References](docs/06_references.md) - TÃ i liá»‡u tham kháº£o

## Slides

[Slides AES](https://www.canva.com/design/DAGxPfxMKw8/jJ9o1JvW7bEDDSjY-YTZOA/edit)