

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium_3'
================================================================
* Date:           Thu Apr 13 22:47:20 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Latency
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.122 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1027|     1027| 10.270 us | 10.270 us |  1027|  1027|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_pqcrystals_dilithium2_ref_poly_reduce_label2  |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +--------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|     146|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      75|    -|
|Register         |        -|      -|      95|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      1|      95|     221|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      730|    740|  269200|  134600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |pqcrystals_dilithlbW_U64  |pqcrystals_dilithlbW  | i0 + i1 * i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln187_fu_114_p2       |     +    |      0|  0|  18|          11|           1|
    |add_ln33_fu_164_p2        |     +    |      0|  0|  19|          12|          12|
    |add_ln36_fu_181_p2        |     +    |      0|  0|  39|          32|          23|
    |i_8_fu_175_p2             |     +    |      0|  0|  16|           9|           1|
    |i_fu_120_p2               |     +    |      0|  0|  12|           3|           1|
    |icmp_ln187_fu_108_p2      |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln32_fu_126_p2       |   icmp   |      0|  0|  13|           9|          10|
    |select_ln188_1_fu_140_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln188_fu_132_p3    |  select  |      0|  0|   9|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 146|          92|          67|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_90_p4  |   9|          2|    3|          6|
    |i_0_i_reg_97                 |   9|          2|    9|         18|
    |i_0_reg_86                   |   9|          2|    3|          6|
    |indvar_flatten_reg_75        |   9|          2|   11|         22|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  75|         16|   29|         60|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |i_0_i_reg_97                             |   9|   0|    9|          0|
    |i_0_reg_86                               |   3|   0|    3|          0|
    |icmp_ln187_reg_208                       |   1|   0|    1|          0|
    |icmp_ln187_reg_208_pp0_iter1_reg         |   1|   0|    1|          0|
    |indvar_flatten_reg_75                    |  11|   0|   11|          0|
    |select_ln188_1_reg_217                   |   3|   0|    3|          0|
    |trunc_ln_reg_238                         |   9|   0|    9|          0|
    |v_vec_coeffs_addr_reg_222                |  10|   0|   10|          0|
    |v_vec_coeffs_addr_reg_222_pp0_iter1_reg  |  10|   0|   10|          0|
    |v_vec_coeffs_load_reg_233                |  32|   0|   32|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |  95|   0|   95|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.3 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.3 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | pqcrystals_dilithium.3 | return value |
|ap_done                | out |    1| ap_ctrl_hs | pqcrystals_dilithium.3 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | pqcrystals_dilithium.3 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | pqcrystals_dilithium.3 | return value |
|v_vec_coeffs_address0  | out |   10|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_ce0       | out |    1|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_q0        |  in |   32|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_address1  | out |   10|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_ce1       | out |    1|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_we1       | out |    1|  ap_memory |      v_vec_coeffs      |     array    |
|v_vec_coeffs_d1        | out |   32|  ap_memory |      v_vec_coeffs      |     array    |
+-----------------------+-----+-----+------------+------------------------+--------------+

