--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Adder_4bits.twx Adder_4bits.ncd -o Adder_4bits.twr
Adder_4bits.pcf -ucf Adder_4bits.ucf

Design file:              Adder_4bits.ncd
Physical constraint file: Adder_4bits.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |Cout           |   12.969|
A<0>           |Sum<0>         |    9.553|
A<0>           |Sum<1>         |   10.317|
A<0>           |Sum<2>         |   12.493|
A<0>           |Sum<3>         |   12.929|
A<1>           |Cout           |   12.264|
A<1>           |Sum<1>         |    9.519|
A<1>           |Sum<2>         |   11.788|
A<1>           |Sum<3>         |   12.224|
A<2>           |Cout           |    9.645|
A<2>           |Sum<2>         |    9.591|
A<2>           |Sum<3>         |    9.605|
A<3>           |Cout           |   10.099|
A<3>           |Sum<3>         |    9.722|
B<0>           |Cout           |   12.863|
B<0>           |Sum<0>         |    9.447|
B<0>           |Sum<1>         |   10.211|
B<0>           |Sum<2>         |   12.387|
B<0>           |Sum<3>         |   12.823|
B<1>           |Cout           |   11.962|
B<1>           |Sum<1>         |    8.720|
B<1>           |Sum<2>         |   11.486|
B<1>           |Sum<3>         |   11.922|
B<2>           |Cout           |   10.694|
B<2>           |Sum<2>         |    9.137|
B<2>           |Sum<3>         |   10.654|
B<3>           |Cout           |   11.498|
B<3>           |Sum<3>         |   10.984|
Cin            |Cout           |   13.274|
Cin            |Sum<0>         |    9.858|
Cin            |Sum<1>         |   10.622|
Cin            |Sum<2>         |   12.798|
Cin            |Sum<3>         |   13.234|
---------------+---------------+---------+


Analysis completed Fri Aug 29 01:47:07 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 347 MB



