digraph "CFG for '_Z17nonMaxSuppressioniiiPhS_' function" {
	label="CFG for '_Z17nonMaxSuppressioniiiPhS_' function";

	Node0x518b2e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = mul i32 %6, %11\l  %13 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %14 = add i32 %12, %13\l  %15 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %16 = getelementptr i8, i8 addrspace(4)* %7, i64 6\l  %17 = bitcast i8 addrspace(4)* %16 to i16 addrspace(4)*\l  %18 = load i16, i16 addrspace(4)* %17, align 2, !range !4, !invariant.load !5\l  %19 = zext i16 %18 to i32\l  %20 = mul i32 %15, %19\l  %21 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %22 = add i32 %20, %21\l  %23 = icmp slt i32 %14, %1\l  %24 = icmp slt i32 %22, %2\l  %25 = select i1 %23, i1 %24, i1 false\l  br i1 %25, label %26, label %106\l|{<s0>T|<s1>F}}"];
	Node0x518b2e0:s0 -> Node0x518ed50;
	Node0x518b2e0:s1 -> Node0x518ede0;
	Node0x518ed50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e36c5570",label="{%26:\l26:                                               \l  %27 = mul nsw i32 %22, %1\l  %28 = add nsw i32 %27, %14\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds i8, i8 addrspace(1)* %3, i64 %29\l  %31 = load i8, i8 addrspace(1)* %30, align 1, !tbaa !7, !amdgpu.noclobber !5\l  switch i8 %31, label %106 [\l    i8 0, label %32\l    i8 45, label %50\l    i8 90, label %70\l    i8 -121, label %84\l  ]\l|{<s0>def|<s1>0|<s2>45|<s3>90|<s4>-121}}"];
	Node0x518ed50:s0 -> Node0x518ede0;
	Node0x518ed50:s1 -> Node0x518f370;
	Node0x518ed50:s2 -> Node0x518f430;
	Node0x518ed50:s3 -> Node0x518f4f0;
	Node0x518ed50:s4 -> Node0x518f5b0;
	Node0x518f370 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e5d8d170",label="{%32:\l32:                                               \l  %33 = getelementptr inbounds i8, i8 addrspace(1)* %4, i64 %29\l  %34 = load i8, i8 addrspace(1)* %33, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %35 = add nsw i32 %22, 1\l  %36 = mul nsw i32 %35, %1\l  %37 = add nsw i32 %36, %14\l  %38 = sext i32 %37 to i64\l  %39 = getelementptr inbounds i8, i8 addrspace(1)* %4, i64 %38\l  %40 = load i8, i8 addrspace(1)* %39, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %41 = icmp ult i8 %34, %40\l  br i1 %41, label %104, label %42\l|{<s0>T|<s1>F}}"];
	Node0x518f370:s0 -> Node0x5190460;
	Node0x518f370:s1 -> Node0x51904f0;
	Node0x51904f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bbd1f870",label="{%42:\l42:                                               \l  %43 = add nsw i32 %22, -1\l  %44 = mul nsw i32 %43, %1\l  %45 = add nsw i32 %44, %14\l  %46 = sext i32 %45 to i64\l  %47 = getelementptr inbounds i8, i8 addrspace(1)* %4, i64 %46\l  %48 = load i8, i8 addrspace(1)* %47, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %49 = icmp ult i8 %34, %48\l  br i1 %49, label %104, label %106\l|{<s0>T|<s1>F}}"];
	Node0x51904f0:s0 -> Node0x5190460;
	Node0x51904f0:s1 -> Node0x518ede0;
	Node0x518f430 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8d6cc70",label="{%50:\l50:                                               \l  %51 = getelementptr inbounds i8, i8 addrspace(1)* %4, i64 %29\l  %52 = load i8, i8 addrspace(1)* %51, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %53 = add nsw i32 %22, 1\l  %54 = mul nsw i32 %53, %1\l  %55 = add nsw i32 %14, -1\l  %56 = add i32 %55, %54\l  %57 = sext i32 %56 to i64\l  %58 = getelementptr inbounds i8, i8 addrspace(1)* %4, i64 %57\l  %59 = load i8, i8 addrspace(1)* %58, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %60 = icmp ult i8 %52, %59\l  br i1 %60, label %104, label %61\l|{<s0>T|<s1>F}}"];
	Node0x518f430:s0 -> Node0x5190460;
	Node0x518f430:s1 -> Node0x5191070;
	Node0x5191070 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{%61:\l61:                                               \l  %62 = add nsw i32 %22, -1\l  %63 = mul nsw i32 %62, %1\l  %64 = add nsw i32 %14, 1\l  %65 = add i32 %64, %63\l  %66 = sext i32 %65 to i64\l  %67 = getelementptr inbounds i8, i8 addrspace(1)* %4, i64 %66\l  %68 = load i8, i8 addrspace(1)* %67, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %69 = icmp ult i8 %52, %68\l  br i1 %69, label %104, label %106\l|{<s0>T|<s1>F}}"];
	Node0x5191070:s0 -> Node0x5190460;
	Node0x5191070:s1 -> Node0x518ede0;
	Node0x518f4f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8d6cc70",label="{%70:\l70:                                               \l  %71 = getelementptr inbounds i8, i8 addrspace(1)* %4, i64 %29\l  %72 = load i8, i8 addrspace(1)* %71, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %73 = add nsw i32 %28, 1\l  %74 = sext i32 %73 to i64\l  %75 = getelementptr inbounds i8, i8 addrspace(1)* %4, i64 %74\l  %76 = load i8, i8 addrspace(1)* %75, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %77 = icmp ult i8 %72, %76\l  br i1 %77, label %104, label %78\l|{<s0>T|<s1>F}}"];
	Node0x518f4f0:s0 -> Node0x5190460;
	Node0x518f4f0:s1 -> Node0x5191ca0;
	Node0x5191ca0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{%78:\l78:                                               \l  %79 = add nsw i32 %28, -1\l  %80 = sext i32 %79 to i64\l  %81 = getelementptr inbounds i8, i8 addrspace(1)* %4, i64 %80\l  %82 = load i8, i8 addrspace(1)* %81, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %83 = icmp ult i8 %72, %82\l  br i1 %83, label %104, label %106\l|{<s0>T|<s1>F}}"];
	Node0x5191ca0:s0 -> Node0x5190460;
	Node0x5191ca0:s1 -> Node0x518ede0;
	Node0x518f5b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e8d6cc70",label="{%84:\l84:                                               \l  %85 = getelementptr inbounds i8, i8 addrspace(1)* %4, i64 %29\l  %86 = load i8, i8 addrspace(1)* %85, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %87 = add nsw i32 %22, 1\l  %88 = mul nsw i32 %87, %1\l  %89 = add nsw i32 %14, 1\l  %90 = add i32 %89, %88\l  %91 = sext i32 %90 to i64\l  %92 = getelementptr inbounds i8, i8 addrspace(1)* %4, i64 %91\l  %93 = load i8, i8 addrspace(1)* %92, align 1, !tbaa !7, !amdgpu.noclobber !5\l  %94 = icmp ult i8 %86, %93\l  br i1 %94, label %104, label %95\l|{<s0>T|<s1>F}}"];
	Node0x518f5b0:s0 -> Node0x5190460;
	Node0x518f5b0:s1 -> Node0x51926d0;
	Node0x51926d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5d6f270",label="{%95:\l95:                                               \l  %96 = add nsw i32 %22, -1\l  %97 = mul nsw i32 %96, %1\l  %98 = add nsw i32 %14, -1\l  %99 = add i32 %98, %97\l  %100 = sext i32 %99 to i64\l  %101 = getelementptr inbounds i8, i8 addrspace(1)* %4, i64 %100\l  %102 = load i8, i8 addrspace(1)* %101, align 1, !tbaa !7, !amdgpu.noclobber\l... !5\l  %103 = icmp ult i8 %86, %102\l  br i1 %103, label %104, label %106\l|{<s0>T|<s1>F}}"];
	Node0x51926d0:s0 -> Node0x5190460;
	Node0x51926d0:s1 -> Node0x518ede0;
	Node0x5190460 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%104:\l104:                                              \l  %105 = phi i8 addrspace(1)* [ %33, %42 ], [ %33, %32 ], [ %51, %61 ], [ %51,\l... %50 ], [ %71, %78 ], [ %71, %70 ], [ %85, %95 ], [ %85, %84 ]\l  store i8 0, i8 addrspace(1)* %105, align 1, !tbaa !7\l  br label %106\l}"];
	Node0x5190460 -> Node0x518ede0;
	Node0x518ede0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%106:\l106:                                              \l  ret void\l}"];
}
