
---------- Begin Simulation Statistics ----------
simSeconds                                   0.049522                       # Number of seconds simulated (Second)
simTicks                                  49522465296                       # Number of ticks simulated (Tick)
finalTick                                 49522465296                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    731.60                       # Real time elapsed on the host (Second)
hostTickRate                                 67690254                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     802344                       # Number of bytes of host memory used (Byte)
simInsts                                    417347895                       # Number of instructions simulated (Count)
simOps                                      417349938                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   570456                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     570458                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       142277553                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      130881222                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    2952                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     130031571                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  5055                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             1232003                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          1014737                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                543                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          142186773                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.914512                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.163244                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 68083766     47.88%     47.88% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 41146911     28.94%     76.82% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 16925513     11.90%     88.73% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 12162094      8.55%     97.28% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  1896716      1.33%     98.61% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  1358520      0.96%     99.57% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                   259581      0.18%     99.75% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   218974      0.15%     99.91% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   134698      0.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            142186773                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  18316      0.05%      0.05% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult              12919413     37.52%     37.57% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv               20982990     60.93%     98.50% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                   18      0.00%     98.50% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     98.50% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     98.50% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult               31011      0.09%     98.59% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     98.59% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                 9081      0.03%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                1292      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                     0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     98.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                472743      1.37%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                  997      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              118      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite              10      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         1373      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     57808326     44.46%     44.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult      1328631      1.02%     45.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv      2114766      1.63%     47.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd     11678049      8.98%     56.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp           11      0.00%     56.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt       262183      0.20%     56.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult     11416673      8.78%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv       291848      0.22%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc       729084      0.56%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            1      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      6126770      4.71%     70.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      2129147      1.64%     72.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     24173950     18.59%     90.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite     11970759      9.21%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     130031571                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.913929                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                           34435989                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.264828                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               315604288                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               69931202                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       69335323                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                121086671                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                62185574                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        60464355                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  103902099                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    60564088                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        129811880                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     30245979                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                   219691                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          44345624                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                      17527541                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                    14099645                       # Number of stores executed (Count)
system.cpu0.numRate                          0.912385                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                            670                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                          90780                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                     6438561                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.committedInsts                  129651547                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                    129652170                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              1.097384                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         1.097384                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.911258                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.911258                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                 130194788                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 50473864                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   60201682                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  48494275                       # Number of floating regfile writes (Count)
system.cpu0.miscRegfileReads                108491422                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                24376099                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      31045321                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     14110412                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads     26603975                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores     13381106                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups               22659516                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted         20518714                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect           760538                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups            19375213                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits               19373205                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.999896                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                 796094                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 8                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups            415                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits                85                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses             330                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          117                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        1228732                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls           2409                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           760051                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    141401210                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.916910                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.415489                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0       75483466     53.38%     53.38% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       26151552     18.49%     71.88% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2       33318418     23.56%     95.44% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1848325      1.31%     96.75% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         990547      0.70%     97.45% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         282357      0.20%     97.65% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         169048      0.12%     97.77% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         329430      0.23%     98.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        2828067      2.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    141401210                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted           129651547                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted             129652170                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   44309900                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     30216472                       # Number of loads committed (Count)
system.cpu0.commit.amos                           640                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                       1161                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                  17495999                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  60459728                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                  105000802                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls               790614                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         1178      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     57527675     44.37%     44.37% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult      1326089      1.02%     45.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv      2111229      1.63%     47.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd     11677376      9.01%     56.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp           11      0.00%     56.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt       262162      0.20%     56.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult     11415744      8.80%     65.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv       291776      0.23%     65.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc       729029      0.56%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            1      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.82% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      6103178      4.71%     70.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      2123093      1.64%     72.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead     24113934     18.60%     90.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite     11969695      9.23%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    129652170                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      2828067                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     42431151                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         42431151                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     42431151                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        42431151                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       376049                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         376049                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       376049                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        376049                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data  11505983724                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  11505983724                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data  11505983724                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  11505983724                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     42807200                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     42807200                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     42807200                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     42807200                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.008785                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.008785                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.008785                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.008785                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 30597.033163                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 30597.033163                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 30597.033163                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 30597.033163                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs        18208                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          347                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs          340                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            2                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     53.552941                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   173.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       161651                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           161651                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       115988                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       115988                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       115988                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       115988                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       260061                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       260061                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       260061                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       260061                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   5051342598                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   5051342598                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   5051342598                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   5051342598                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.006075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.006075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.006075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.006075                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 19423.683667                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 19423.683667                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 19423.683667                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 19423.683667                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                254522                       # number of replacements (Count)
system.cpu0.dcache.LoadLockedReq.hits::cpu0.data          199                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total          199                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.misses::cpu0.data          294                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.misses::total          294                       # number of LoadLockedReq misses (Count)
system.cpu0.dcache.LoadLockedReq.missLatency::cpu0.data      7813179                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.missLatency::total      7813179                       # number of LoadLockedReq miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.accesses::cpu0.data          493                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total          493                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.missRate::cpu0.data     0.596349                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.missRate::total     0.596349                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMissLatency::cpu0.data 26575.438776                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMissLatency::total 26575.438776                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.mshrHits::cpu0.data          152                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrHits::total          152                       # number of LoadLockedReq MSHR hits (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::cpu0.data          142                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMisses::total          142                       # number of LoadLockedReq MSHR misses (Count)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::cpu0.data      4456206                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissLatency::total      4456206                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::cpu0.data     0.288032                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.mshrMissRate::total     0.288032                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::cpu0.data 31381.732394                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.avgMshrMissLatency::total 31381.732394                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.hits::cpu0.data     28480804                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       28480804                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       234010                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       234010                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data   2410350237                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total   2410350237                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     28714814                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     28714814                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.008149                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.008149                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 10300.201859                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 10300.201859                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data        11504                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total        11504                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       222506                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       222506                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data   2090189718                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total   2090189718                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.007749                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.007749                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data  9393.857775                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total  9393.857775                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.missLatency::cpu0.data      1157175                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.missLatency::total      1157175                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.avgMissLatency::cpu0.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.mshrMissLatency::cpu0.data      1137195                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.mshrMissLatency::total      1137195                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondFailReq.avgMshrMissLatency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::cpu0.data          174                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total          174                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.misses::cpu0.data          156                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.misses::total          156                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.missLatency::cpu0.data      3077919                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.missLatency::total      3077919                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.accesses::cpu0.data          330                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total          330                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.missRate::cpu0.data     0.472727                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.missRate::total     0.472727                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMissLatency::cpu0.data 19730.250000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMissLatency::total 19730.250000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.mshrMisses::cpu0.data          156                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMisses::total          156                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::cpu0.data      2994003                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::total      2994003                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissRate::cpu0.data     0.472727                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.mshrMissRate::total     0.472727                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::cpu0.data 19192.326923                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::total 19192.326923                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.hits::cpu0.data          421                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.hits::total            421                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.misses::cpu0.data          219                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.misses::total          219                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.missLatency::cpu0.data      7878780                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.missLatency::total      7878780                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.accesses::cpu0.data          640                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.accesses::total          640                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.missRate::cpu0.data     0.342187                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.missRate::total     0.342187                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMissLatency::cpu0.data 35976.164384                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMissLatency::total 35976.164384                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.mshrHits::cpu0.data           59                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrHits::total           59                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrMisses::cpu0.data          160                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMisses::total          160                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMissLatency::cpu0.data      7732926                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissLatency::total      7732926                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissRate::cpu0.data     0.250000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.mshrMissRate::total     0.250000                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMshrMissLatency::cpu0.data 48330.787500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMshrMissLatency::total 48330.787500                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data     13950347                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      13950347                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       142039                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       142039                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   9095633487                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   9095633487                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     14092386                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     14092386                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.010079                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.010079                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 64036.169552                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 64036.169552                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data       104484                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total       104484                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        37555                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        37555                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   2961152880                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   2961152880                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.002665                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.002665                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 78848.432432                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 78848.432432                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          511.132276                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            42701297                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            256072                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            166.755042                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             195138                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   511.132276                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998305                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998305                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          504                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           49                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          182                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          269                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024     0.984375                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         342725376                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        342725376                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 7291779                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            114762255                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  5091790                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             14279742                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                761207                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            15681786                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  506                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             141056359                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 1848                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           5284476                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     170806125                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                   22659516                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches          20169384                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    136140298                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                1523400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles           40                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  5210564                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 4976                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         142186773                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.201288                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            2.743592                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               116709891     82.08%     82.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 1970894      1.39%     83.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  480715      0.34%     83.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  937402      0.66%     84.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  900199      0.63%     85.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 1823732      1.28%     86.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 1187793      0.84%     87.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  192652      0.14%     87.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                17983495     12.65%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           142186773                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.159263                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.200514                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      5209558                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          5209558                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      5209558                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         5209558                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         1005                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           1005                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         1005                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          1005                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst     78794791                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total     78794791                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst     78794791                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total     78794791                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      5210563                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      5210563                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      5210563                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      5210563                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000193                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000193                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000193                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000193                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 78402.777114                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 78402.777114                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 78402.777114                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 78402.777114                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1796                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           12                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs    149.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks          212                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total              212                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          291                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          291                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          291                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          291                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst          714                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total          714                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst          714                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total          714                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst     58972301                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total     58972301                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst     58972301                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total     58972301                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000137                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000137                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000137                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000137                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 82594.259104                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 82594.259104                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 82594.259104                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 82594.259104                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                   212                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      5209558                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        5209558                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         1005                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         1005                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst     78794791                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total     78794791                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      5210563                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      5210563                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000193                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000193                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 78402.777114                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 78402.777114                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          291                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          291                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst          714                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total          714                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst     58972301                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total     58972301                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000137                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000137                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 82594.259104                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 82594.259104                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          447.782531                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             5210272                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs               714                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           7297.299720                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              92241                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   447.782531                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.874575                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.874575                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          502                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          132                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           47                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          323                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.980469                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          41685218                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         41685218                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   761207                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   5163469                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 1343418                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             130884174                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts              780718                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                31045321                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               14110412                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                 1594                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   495295                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  277158                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           617                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect        755567                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         5637                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              761204                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               129801470                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              129799678                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 68967795                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 74502038                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.912299                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.925717                       # Average fanout of values written-back ((Count/Count))
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::cpu0.inst           13                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::cpu0.data       201625                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total          201638                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::cpu0.inst           13                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::cpu0.data       201625                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total         201638                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::cpu0.inst          701                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::cpu0.data        54364                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total         55065                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.inst          701                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::cpu0.data        54364                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total        55065                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::cpu0.inst     58160781                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::cpu0.data   3315159189                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total   3373319970                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.inst     58160781                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::cpu0.data   3315159189                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total   3373319970                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::cpu0.inst          714                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::cpu0.data       255989                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total       256703                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.inst          714                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::cpu0.data       255989                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total       256703                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::cpu0.inst     0.981793                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::cpu0.data     0.212369                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.214509                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.inst     0.981793                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::cpu0.data     0.212369                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.214509                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::cpu0.inst 82968.303852                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::cpu0.data 60980.781197                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 61260.691365                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.inst 82968.303852                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::cpu0.data 60980.781197                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 61260.691365                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks         5382                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total            5382                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.inst          701                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::cpu0.data        54364                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total        55065                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.inst          701                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::cpu0.data        54364                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total        55065                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.inst     53492121                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::cpu0.data   2952748629                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total   3006240750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.inst     53492121                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::cpu0.data   2952748629                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total   3006240750                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::cpu0.inst     0.981793                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::cpu0.data     0.212369                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.214509                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.inst     0.981793                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::cpu0.data     0.212369                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.214509                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.inst 76308.303852                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::cpu0.data 54314.410805                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 54594.402070                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.inst 76308.303852                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::cpu0.data 54314.410805                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 54594.402070                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.replacements                 5932                       # number of replacements (Count)
system.cpu0.l2cache.InvalidateReq.hits::cpu0.data            1                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.hits::total            1                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.misses::cpu0.data            1                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::total            1                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.accesses::cpu0.data            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::total            2                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.missRate::cpu0.data     0.500000                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::total     0.500000                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMisses::cpu0.data            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::cpu0.data        30969                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::total        30969                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::cpu0.data     0.500000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::total     0.500000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::cpu0.data        30969                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::total        30969                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.hits::cpu0.inst           13                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total           13                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::cpu0.inst          701                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total          701                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::cpu0.inst     58160781                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total     58160781                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::cpu0.inst          714                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total          714                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::cpu0.inst     0.981793                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.981793                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::cpu0.inst 82968.303852                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 82968.303852                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::cpu0.inst          701                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total          701                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::cpu0.inst     53492121                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total     53492121                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::cpu0.inst     0.981793                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.981793                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::cpu0.inst 76308.303852                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 76308.303852                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::cpu0.data          117                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total          117                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::cpu0.data        33224                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total        33224                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::cpu0.data   2854756719                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total   2854756719                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::cpu0.data        33341                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total        33341                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::cpu0.data     0.996491                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.996491                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::cpu0.data 85924.534042                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 85924.534042                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::cpu0.data        33224                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total        33224                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::cpu0.data   2633138559                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total   2633138559                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::cpu0.data     0.996491                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.996491                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::cpu0.data 79254.110252                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 79254.110252                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::cpu0.data       201508                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total       201508                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::cpu0.data        21140                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total        21140                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::cpu0.data    460402470                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total    460402470                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::cpu0.data       222648                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total       222648                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::cpu0.data     0.094948                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.094948                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::cpu0.data 21778.735572                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 21778.735572                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrMisses::cpu0.data        21140                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total        21140                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::cpu0.data    319610070                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total    319610070                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::cpu0.data     0.094948                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.094948                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::cpu0.data 15118.735572                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 15118.735572                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeFailReq.missLatency::cpu0.data      1107225                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeFailReq.missLatency::total      1107225                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeFailReq.avgMissLatency::cpu0.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeFailReq.mshrMissLatency::cpu0.data       907425                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeFailReq.mshrMissLatency::total       907425                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeFailReq.avgMshrMissLatency::cpu0.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.hits::cpu0.data            7                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2cache.SCUpgradeReq.hits::total            7                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2cache.SCUpgradeReq.misses::cpu0.data          149                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2cache.SCUpgradeReq.misses::total          149                       # number of SCUpgradeReq misses (Count)
system.cpu0.l2cache.SCUpgradeReq.missLatency::cpu0.data      2819178                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.missLatency::total      2819178                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.accesses::cpu0.data          156                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.accesses::total          156                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.missRate::cpu0.data     0.955128                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.missRate::total     0.955128                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.avgMissLatency::cpu0.data 18920.657718                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMissLatency::total 18920.657718                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.mshrMisses::cpu0.data          149                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2cache.SCUpgradeReq.mshrMisses::total          149                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu0.l2cache.SCUpgradeReq.mshrMissLatency::cpu0.data      2026638                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.mshrMissLatency::total      2026638                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.SCUpgradeReq.mshrMissRate::cpu0.data     0.955128                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.mshrMissRate::total     0.955128                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu0.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu0.data 13601.597315                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.avgMshrMissLatency::total 13601.597315                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.hits::cpu0.data         1444                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total         1444                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::cpu0.data         2988                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total         2988                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::cpu0.data     63993940                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total     63993940                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::cpu0.data         4432                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total         4432                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::cpu0.data     0.674188                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.674188                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::cpu0.data 21416.981258                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 21416.981258                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::cpu0.data         2988                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total         2988                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::cpu0.data     44553400                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total     44553400                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::cpu0.data     0.674188                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.674188                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::cpu0.data 14910.776439                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 14910.776439                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WritebackClean.hits::writebacks          212                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total          212                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks          212                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total          212                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks       161651                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total       161651                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks       161651                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total       161651                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse       16548.647195                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs             516104                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs            55336                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             9.326731                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick             85248                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks    40.948940                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.inst   119.614364                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::cpu0.data 16388.083891                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.001250                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.inst     0.003650                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::cpu0.data     0.500125                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.505025                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.occupanciesTaskId::1024        21563                       # Occupied blocks per task id (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::0          260                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::1          244                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::2         1061                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::3         4453                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ageTaskId_1024::4        15545                       # Occupied blocks per task id, per block age (Count)
system.cpu0.l2cache.tags.ratioOccsTaskId::1024     0.658051                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.l2cache.tags.tagAccesses          8311768                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses         8311768                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                    1527593                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 828849                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  28                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                617                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 16984                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                   3                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                   329                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          30216472                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             3.605065                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev            3.012675                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              29983957     99.23%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                 484      0.00%     99.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              201199      0.67%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                5746      0.02%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                 244      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                 384      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               16974      0.06%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                6369      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                 133      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                 211      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                44      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                26      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169                12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219                15      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               114      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239               216      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                47      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                22      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                31      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                21      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows              91      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1091                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            30216472                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu0.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu0.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu0.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu0.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu0.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions            150                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples           75                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 28587543.840000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::stdev 81125189.758708                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value        12654                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value    405417843                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total           75                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  47378399508                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED   2144065788                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                761207                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                13060470                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               52110483                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         91215                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 13288458                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             62874940                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             132458645                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                17949                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              56308902                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               1191319                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               6140218                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          101534989                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  194348533                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               132887288                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 60362540                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             98853301                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 2681688                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    787                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                787                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                105842698                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       269445699                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      262547418                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               129651547                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 129652170                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadResp        228941                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadRespWithInvalidate            4                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty       167033                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean          212                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict        93421                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq        31944                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeReq          325                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp         4836                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeFailReq           45                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeFailResp           57                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq        33516                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp        33526                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq          714                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq       274660                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateReq            2                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateResp            2                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         1640                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       781753                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total            783393                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        59264                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     27101760                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total           27161024                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                      91918                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic               712000                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples       347138                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.062995                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.242955                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0             325270     93.70%     93.70% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1              21868      6.30%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total         347138                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy     279638413                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy       713286                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy    257316093                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy      5847147                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests       516027                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests       259400                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops        21868                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops        21868                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.workload.numSyscalls                  189                       # Number of system calls (Count)
system.cpu1.numCycles                       105360944                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       90613237                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                    2745                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      89880970                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  1367                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             1014825                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined           856738                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                460                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          105346039                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.853197                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.008391                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 49595519     47.08%     47.08% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                 33127779     31.45%     78.53% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                 12192898     11.57%     90.10% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  9523500      9.04%     99.14% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   786475      0.75%     99.89% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                    86301      0.08%     99.97% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                    21546      0.02%     99.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                     5954      0.01%     99.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                     6067      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            105346039                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                    442      0.21%      0.21% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                 91401     44.12%     44.33% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                  66495     32.10%     76.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                   19      0.01%     76.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     76.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     76.44% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult               35308     17.04%     93.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     93.49% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                10555      5.10%     98.58% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                1461      0.71%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     99.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   876      0.42%     99.71% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                  471      0.23%     99.94% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead              128      0.06%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass         1359      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     36622049     40.75%     40.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult        11832      0.01%     40.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        12254      0.01%     40.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd     10334851     11.50%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt          129      0.00%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult     10335048     11.50%     63.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv        33795      0.04%     63.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc       663702      0.74%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead        56613      0.06%     64.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite        18311      0.02%     64.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead     21422535     23.83%     88.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite     10368492     11.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      89880970                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.853077                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             207161                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.002305                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               178951822                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               36969532                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       36573975                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                106364685                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                54661612                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        53104035                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   36880744                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    53206028                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         89685633                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     21430016                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                   195337                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          31817284                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                      11820151                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                    10387268                       # Number of stores executed (Count)
system.cpu1.numRate                          0.851223                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            238                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          14905                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                    43314436                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   89600618                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     89601157                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              1.175895                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         1.175895                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.850416                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.850416                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  81919938                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 24739253                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   53102907                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                  42735750                       # Number of floating regfile writes (Count)
system.cpu1.miscRegfileReads                 95175570                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                21365377                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      22145317                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     10391570                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads     21089970                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores     10369015                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups               16438822                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted         16413304                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect           684647                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups            15610026                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits               15609185                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999946                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                   5187                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups             20                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses              20                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            4                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        1014956                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls           2285                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts           684518                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    104650113                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.856197                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.096310                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       52828060     50.48%     50.48% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1       20637749     19.72%     70.20% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2       29013188     27.72%     97.93% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         834984      0.80%     98.72% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         544699      0.52%     99.24% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5          15420      0.01%     99.26% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6           1406      0.00%     99.26% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          29108      0.03%     99.29% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         745499      0.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    104650113                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            89600618                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              89601157                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                   31802136                       # Number of memory references committed (Count)
system.cpu1.commit.loads                     21416190                       # Number of loads committed (Count)
system.cpu1.commit.amos                           583                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                       1005                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                  11804502                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  53098390                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   68224411                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                 3800                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass         1005      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     36409487     40.64%     40.64% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult        11216      0.01%     40.65% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        11936      0.01%     40.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd     10334016     11.53%     52.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     52.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt          129      0.00%     52.20% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult     10333888     11.53%     63.73% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv        33728      0.04%     63.77% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc       663616      0.74%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead        51521      0.06%     64.56% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite        17602      0.02%     64.58% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead     21365252     23.84%     88.43% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite     10367761     11.57%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     89601157                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       745499                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data     31600877                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         31600877                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     31600877                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        31600877                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       210401                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         210401                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       210401                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        210401                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data   2614740273                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   2614740273                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data   2614740273                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   2614740273                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     31811278                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     31811278                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     31811278                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     31811278                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.006614                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.006614                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.006614                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.006614                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 12427.413715                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 12427.413715                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 12427.413715                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 12427.413715                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs         4190                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets          217                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs          131                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     31.984733                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          217                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        87327                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            87327                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data        28113                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total        28113                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data        28113                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total        28113                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       182288                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       182288                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       182288                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       182288                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   1968828200                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   1968828200                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   1968828200                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   1968828200                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.005730                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.005730                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.005730                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.005730                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 10800.646230                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 10800.646230                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 10800.646230                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 10800.646230                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                169015                       # number of replacements (Count)
system.cpu1.dcache.LoadLockedReq.hits::cpu1.data          149                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.hits::total          149                       # number of LoadLockedReq hits (Count)
system.cpu1.dcache.LoadLockedReq.misses::cpu1.data          262                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.misses::total          262                       # number of LoadLockedReq misses (Count)
system.cpu1.dcache.LoadLockedReq.missLatency::cpu1.data      6705954                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.missLatency::total      6705954                       # number of LoadLockedReq miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.accesses::cpu1.data          411                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.accesses::total          411                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu1.dcache.LoadLockedReq.missRate::cpu1.data     0.637470                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.missRate::total     0.637470                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMissLatency::cpu1.data 25595.244275                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMissLatency::total 25595.244275                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.mshrHits::cpu1.data          143                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrHits::total          143                       # number of LoadLockedReq MSHR hits (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::cpu1.data          119                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMisses::total          119                       # number of LoadLockedReq MSHR misses (Count)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::cpu1.data      3700296                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissLatency::total      3700296                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::cpu1.data     0.289538                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.mshrMissRate::total     0.289538                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::cpu1.data 31094.924370                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LoadLockedReq.avgMshrMissLatency::total 31094.924370                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.hits::cpu1.data     21240783                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       21240783                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       185475                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       185475                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data   2106300258                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total   2106300258                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     21426258                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     21426258                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.008656                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.008656                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 11356.248864                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 11356.248864                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data        15344                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total        15344                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       170131                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       170131                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data   1718453160                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   1718453160                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.007940                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.007940                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 10100.764470                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 10100.764470                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.missLatency::cpu1.data       980685                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.missLatency::total       980685                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.avgMissLatency::cpu1.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.mshrMissLatency::cpu1.data       964035                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.mshrMissLatency::total       964035                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondFailReq.avgMshrMissLatency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.hits::cpu1.data          133                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.hits::total          133                       # number of StoreCondReq hits (Count)
system.cpu1.dcache.StoreCondReq.misses::cpu1.data          142                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.misses::total          142                       # number of StoreCondReq misses (Count)
system.cpu1.dcache.StoreCondReq.missLatency::cpu1.data      2966697                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.missLatency::total      2966697                       # number of StoreCondReq miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.accesses::cpu1.data          275                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.accesses::total          275                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu1.dcache.StoreCondReq.missRate::cpu1.data     0.516364                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.missRate::total     0.516364                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMissLatency::cpu1.data 20892.232394                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMissLatency::total 20892.232394                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.mshrMisses::cpu1.data          142                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMisses::total          142                       # number of StoreCondReq MSHR misses (Count)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::cpu1.data      2888775                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissLatency::total      2888775                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu1.dcache.StoreCondReq.mshrMissRate::cpu1.data     0.516364                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.mshrMissRate::total     0.516364                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::cpu1.data 20343.485915                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.StoreCondReq.avgMshrMissLatency::total 20343.485915                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.hits::cpu1.data          374                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.hits::total            374                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.misses::cpu1.data          209                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.misses::total          209                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.missLatency::cpu1.data      7629696                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.missLatency::total      7629696                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.accesses::cpu1.data          583                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.accesses::total          583                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.missRate::cpu1.data     0.358491                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.missRate::total     0.358491                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMissLatency::cpu1.data 36505.722488                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMissLatency::total 36505.722488                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.mshrHits::cpu1.data           56                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrHits::total           56                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrMisses::cpu1.data          153                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMisses::total          153                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMissLatency::cpu1.data      7490502                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissLatency::total      7490502                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissRate::cpu1.data     0.262436                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.mshrMissRate::total     0.262436                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMshrMissLatency::cpu1.data 48957.529412                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMshrMissLatency::total 48957.529412                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data     10360094                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total      10360094                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        24926                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        24926                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data    508440015                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total    508440015                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data     10385020                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total     10385020                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.002400                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.002400                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 20397.978617                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 20397.978617                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data        12769                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total        12769                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        12157                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        12157                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data    250375040                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    250375040                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.001171                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.001171                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 20595.133668                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 20595.133668                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          419.559863                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            31808483                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            170572                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            186.481269                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick         8843119695                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   419.559863                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.819453                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.819453                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          490                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1           98                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2          388                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.957031                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses         254670948                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses        254670948                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 5447425                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             85413341                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  2884979                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles             10915113                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                685181                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved            12278844                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  133                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              99774211                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  500                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           2009293                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                     126583025                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                   16438822                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches          15614372                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    102651435                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                1370620                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.cacheLines                  1953941                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 4453                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         105346039                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             1.201601                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            2.794638                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                87696270     83.25%     83.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  885622      0.84%     84.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                   62558      0.06%     84.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  894046      0.85%     84.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  149843      0.14%     85.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  948576      0.90%     86.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                   20286      0.02%     86.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                   83591      0.08%     86.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                14605247     13.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           105346039                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.156024                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       1.201423                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1953641                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1953641                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1953641                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1953641                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          300                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            300                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          300                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           300                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     15404580                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     15404580                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     15404580                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     15404580                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1953941                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1953941                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1953941                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1953941                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000154                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000154                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000154                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000154                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 51348.600000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 51348.600000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 51348.600000                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 51348.600000                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          211                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           211                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.demandMshrHits::cpu1.inst           94                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           94                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           94                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           94                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          206                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          206                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          206                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          206                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     10812177                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     10812177                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     10812177                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     10812177                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000105                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000105                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000105                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000105                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 52486.296117                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 52486.296117                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 52486.296117                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 52486.296117                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     0                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1953641                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1953641                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          300                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          300                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     15404580                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     15404580                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1953941                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1953941                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000154                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000154                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 51348.600000                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 51348.600000                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           94                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           94                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          206                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          206                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     10812177                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     10812177                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000105                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000105                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 52486.296117                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 52486.296117                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          134.707324                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1953847                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               206                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           9484.694175                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick         8843092056                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   134.707324                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.263100                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.263100                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          206                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1           39                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          164                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.402344                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          15631734                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         15631734                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   685181                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   2170878                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  180935                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              90615982                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts              704742                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                22145317                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               10391570                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                 1582                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     1676                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                   90700                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           356                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect        681671                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect         3346                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts              685017                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                89678765                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               89678010                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 44904826                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 46339725                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.851150                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.969035                       # Average fanout of values written-back ((Count/Count))
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::cpu1.data       145172                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total          145172                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::cpu1.data       145172                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total         145172                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::cpu1.inst          206                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::cpu1.data        25315                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total         25521                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.inst          206                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::cpu1.data        25315                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total        25521                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::cpu1.inst     10604718                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::cpu1.data    544603851                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total    555208569                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.inst     10604718                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::cpu1.data    544603851                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total    555208569                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::cpu1.inst          206                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::cpu1.data       170487                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total       170693                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.inst          206                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::cpu1.data       170487                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total       170693                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::cpu1.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::cpu1.data     0.148486                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.149514                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::cpu1.data     0.148486                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.149514                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::cpu1.inst 51479.213592                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::cpu1.data 21513.089117                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 21754.969202                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.inst 51479.213592                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::cpu1.data 21513.089117                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 21754.969202                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.writebacks::writebacks         1516                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total            1516                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.inst          206                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::cpu1.data        25315                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total        25521                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.inst          206                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::cpu1.data        25315                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total        25521                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.inst      9232758                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::cpu1.data    375613011                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total    384845769                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.inst      9232758                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::cpu1.data    375613011                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total    384845769                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::cpu1.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::cpu1.data     0.148486                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.149514                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::cpu1.data     0.148486                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.149514                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.inst 44819.213592                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::cpu1.data 14837.567095                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 15079.572470                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.inst 44819.213592                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::cpu1.data 14837.567095                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 15079.572470                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.replacements                 1673                       # number of replacements (Count)
system.cpu1.l2cache.InvalidateReq.misses::cpu1.data            1                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.misses::total            1                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.accesses::cpu1.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::total            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.missRate::cpu1.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.missRate::total            1                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMisses::cpu1.data            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::cpu1.data        30636                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::total        30636                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::cpu1.data        30636                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::total        30636                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.misses::cpu1.inst          206                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total          206                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::cpu1.inst     10604718                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total     10604718                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::cpu1.inst          206                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total          206                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::cpu1.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::cpu1.inst 51479.213592                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 51479.213592                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::cpu1.inst          206                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total          206                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::cpu1.inst      9232758                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total      9232758                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::cpu1.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::cpu1.inst 44819.213592                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 44819.213592                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::cpu1.data          115                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total          115                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::cpu1.data          121                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total          121                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::cpu1.data      9427563                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total      9427563                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::cpu1.data          236                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total          236                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::cpu1.data     0.512712                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.512712                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::cpu1.data 77913.743802                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 77913.743802                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::cpu1.data          121                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total          121                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::cpu1.data      8228763                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total      8228763                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::cpu1.data     0.512712                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.512712                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::cpu1.data 68006.305785                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 68006.305785                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::cpu1.data       145057                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total       145057                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::cpu1.data        25194                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total        25194                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::cpu1.data    535176288                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total    535176288                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::cpu1.data       170251                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total       170251                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::cpu1.data     0.147982                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.147982                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::cpu1.data 21242.211955                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 21242.211955                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::cpu1.data        25194                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total        25194                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::cpu1.data    367384248                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total    367384248                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::cpu1.data     0.147982                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.147982                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::cpu1.data 14582.211955                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 14582.211955                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeFailReq.missLatency::cpu1.data       939060                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeFailReq.missLatency::total       939060                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeFailReq.avgMissLatency::cpu1.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeFailReq.mshrMissLatency::cpu1.data       772560                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeFailReq.mshrMissLatency::total       772560                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeFailReq.avgMshrMissLatency::cpu1.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.hits::cpu1.data            2                       # number of SCUpgradeReq hits (Count)
system.cpu1.l2cache.SCUpgradeReq.hits::total            2                       # number of SCUpgradeReq hits (Count)
system.cpu1.l2cache.SCUpgradeReq.misses::cpu1.data          140                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2cache.SCUpgradeReq.misses::total          140                       # number of SCUpgradeReq misses (Count)
system.cpu1.l2cache.SCUpgradeReq.missLatency::cpu1.data      2757906                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.missLatency::total      2757906                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.accesses::cpu1.data          142                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.SCUpgradeReq.accesses::total          142                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.SCUpgradeReq.missRate::cpu1.data     0.985915                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.missRate::total     0.985915                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.avgMissLatency::cpu1.data 19699.328571                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.avgMissLatency::total 19699.328571                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.mshrMisses::cpu1.data          140                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2cache.SCUpgradeReq.mshrMisses::total          140                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu1.l2cache.SCUpgradeReq.mshrMissLatency::cpu1.data      1992006                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.mshrMissLatency::total      1992006                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.SCUpgradeReq.mshrMissRate::cpu1.data     0.985915                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.mshrMissRate::total     0.985915                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu1.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu1.data 14228.614286                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.SCUpgradeReq.avgMshrMissLatency::total 14228.614286                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::cpu1.data         1487                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total         1487                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::cpu1.data        10643                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total        10643                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::cpu1.data    223590184                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total    223590184                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::cpu1.data        12130                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total        12130                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::cpu1.data     0.877411                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.877411                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::cpu1.data 21008.191675                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 21008.191675                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::cpu1.data        10643                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total        10643                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::cpu1.data    153100744                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total    153100744                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::cpu1.data     0.877411                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.877411                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::cpu1.data 14385.111717                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 14385.111717                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WritebackDirty.hits::writebacks        87327                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total        87327                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks        87327                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total        87327                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse       10672.315679                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs             352064                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs            25626                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs            13.738547                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick        8843085063                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     1.233027                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.inst   112.625568                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::cpu1.data 10558.457083                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.inst     0.003437                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::cpu1.data     0.322219                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.325693                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.occupanciesTaskId::1024        20535                       # Occupied blocks per task id (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::1          133                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::2          899                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::3         4549                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ageTaskId_1024::4        14954                       # Occupied blocks per task id, per block age (Count)
system.cpu1.l2cache.tags.ratioOccsTaskId::1024     0.626678                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.l2cache.tags.tagAccesses          5657322                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses         5657322                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                       2627                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 729127                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                356                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                  5624                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                   125                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          21416190                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             3.749822                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev            3.321590                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              21232677     99.14%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                 185      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              144633      0.68%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                2441      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                 273      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                 376      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               28505      0.13%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                6827      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                 125      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                 109      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109                13      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows               1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             350                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            21416190                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu1.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu1.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu1.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu1.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu1.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions            152                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples           76                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 73429878.197368                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 126971878.169289                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value        15651                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value    464529672                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total           76                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  43941794553                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED   5580670743                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                685181                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 9832619                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               40261162                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         88001                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  9245411                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             45233665                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              92027072                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                17388                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents              44497978                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents               1238736                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                  2543                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           69752342                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  138289644                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                84279758                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 53252484                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             67414434                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 2337908                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                    835                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                835                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 83173105                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       194517100                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      181928163                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                89600618                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  89601157                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadResp        174650                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadRespWithInvalidate            2                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty        88843                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict        81845                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq        15265                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::SCUpgradeReq          297                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp        12516                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::SCUpgradeFailReq           48                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeFailResp           52                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq          391                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp          400                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq          206                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq       194569                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateReq            1                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          412                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       539190                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total            539602                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        13184                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     16782400                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total           16795584                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                      34139                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic               373952                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples       212450                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.073128                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.260347                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0             196914     92.69%     92.69% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1              15536      7.31%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total         212450                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy     175370119                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy       205794                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy    174459366                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy      4431897                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests       351981                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests       181379                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops        15536                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops        15536                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.numCycles                       111334713                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       95750153                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                    2551                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      94974190                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                  1396                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined             1071601                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined           908186                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                578                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          111323340                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.853138                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.008266                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 52412060     47.08%     47.08% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                 35003982     31.44%     78.52% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                 12888830     11.58%     90.10% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                 10060120      9.04%     99.14% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   832134      0.75%     99.89% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                    91985      0.08%     99.97% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                    22128      0.02%     99.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                     5849      0.01%     99.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                     6252      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            111323340                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                    408      0.19%      0.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                 91613     43.69%     43.88% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                  65885     31.42%     75.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                   18      0.01%     75.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     75.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     75.31% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult               37484     17.88%     93.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     93.19% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                11224      5.35%     98.54% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                1654      0.79%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   864      0.41%     99.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                  405      0.19%     99.93% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead              137      0.07%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass         1081      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     38693464     40.74%     40.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult        11899      0.01%     40.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv        12303      0.01%     40.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd     10922439     11.50%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult     10922760     11.50%     63.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv        35847      0.04%     63.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc       701514      0.74%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead        56472      0.06%     64.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite        17531      0.02%     64.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead     22640775     23.84%     88.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite     10958105     11.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      94974190                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.853051                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                             209697                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.002208                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               189069384                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               39052292                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       38635704                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                112413429                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                57772370                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        56123876                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   38950844                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    56231962                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         94767132                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                     22645208                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                   207058                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                          33621322                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                      12487390                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                    10976114                       # Number of stores executed (Count)
system.cpu2.numRate                          0.851191                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            220                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          11373                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                    37340666                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   94680634                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     94681103                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              1.175897                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         1.175897                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.850414                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.850414                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  86560194                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 26134090                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                   56122836                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                  45165978                       # Number of floating regfile writes (Count)
system.cpu2.miscRegfileReads                100587457                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                22580544                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads      23401553                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores     10980955                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads     22287175                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores     10958510                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups               17365993                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted         17342247                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect           723498                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups            16493235                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits               16492608                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999962                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                   4256                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups             20                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses              20                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            4                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts        1071707                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls           1973                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts           723378                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    110588553                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.856156                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.096734                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       55838240     50.49%     50.49% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1       21805597     19.72%     70.21% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2       30644237     27.71%     97.92% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         883059      0.80%     98.72% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         579912      0.52%     99.24% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5          16067      0.01%     99.26% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6           1418      0.00%     99.26% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7          30820      0.03%     99.29% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         789203      0.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    110588553                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            94680634                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              94681103                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                   33605993                       # Number of memory references committed (Count)
system.cpu2.commit.loads                     22631022                       # Number of loads committed (Count)
system.cpu2.commit.amos                           595                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                        926                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                  12471309                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                  56118540                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   72089209                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                 3481                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          926      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     38470472     40.63%     40.63% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult        11232      0.01%     40.64% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv        11936      0.01%     40.66% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd     10921664     11.54%     52.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     52.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     52.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult     10921664     11.54%     63.73% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv        35776      0.04%     63.77% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc       701440      0.74%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.51% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead        51073      0.05%     64.56% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite        16924      0.02%     64.58% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead     22580544     23.85%     88.43% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite     10957452     11.57%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     94681103                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       789203                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data     33391511                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total         33391511                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data     33391511                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total        33391511                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data       223925                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         223925                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data       223925                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        223925                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data   2789502669                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total   2789502669                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data   2789502669                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total   2789502669                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data     33615436                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     33615436                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data     33615436                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     33615436                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.006661                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.006661                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.006661                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.006661                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 12457.307889                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 12457.307889                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 12457.307889                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 12457.307889                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs         4359                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets          175                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs          115                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     37.904348                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets          175                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks        93483                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total            93483                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data        30946                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total        30946                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data        30946                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total        30946                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       192979                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       192979                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       192979                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       192979                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data   2082910670                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total   2082910670                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data   2082910670                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total   2082910670                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.005741                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.005741                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.005741                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.005741                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 10793.457682                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 10793.457682                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 10793.457682                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 10793.457682                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                178580                       # number of replacements (Count)
system.cpu2.dcache.LoadLockedReq.hits::cpu2.data          134                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.hits::total          134                       # number of LoadLockedReq hits (Count)
system.cpu2.dcache.LoadLockedReq.misses::cpu2.data          236                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.misses::total          236                       # number of LoadLockedReq misses (Count)
system.cpu2.dcache.LoadLockedReq.missLatency::cpu2.data      5895765                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.missLatency::total      5895765                       # number of LoadLockedReq miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.accesses::cpu2.data          370                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.accesses::total          370                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu2.dcache.LoadLockedReq.missRate::cpu2.data     0.637838                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.missRate::total     0.637838                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMissLatency::cpu2.data 24982.055085                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMissLatency::total 24982.055085                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.mshrHits::cpu2.data          148                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrHits::total          148                       # number of LoadLockedReq MSHR hits (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::cpu2.data           88                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMisses::total           88                       # number of LoadLockedReq MSHR misses (Count)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::cpu2.data      2927403                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissLatency::total      2927403                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::cpu2.data     0.237838                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.mshrMissRate::total     0.237838                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::cpu2.data 33265.943182                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LoadLockedReq.avgMshrMissLatency::total 33265.943182                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.hits::cpu2.data     22445244                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       22445244                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data       196113                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total       196113                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data   2220094683                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total   2220094683                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data     22641357                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     22641357                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.008662                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.008662                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 11320.487081                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 11320.487081                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data        16556                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total        16556                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       179557                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       179557                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data   1804895631                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total   1804895631                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.007930                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.007930                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 10051.936884                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 10051.936884                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondFailReq.missLatency::cpu2.data       899433                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu2.dcache.StoreCondFailReq.missLatency::total       899433                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu2.dcache.StoreCondFailReq.avgMissLatency::cpu2.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondFailReq.mshrMissLatency::cpu2.data       885447                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondFailReq.mshrMissLatency::total       885447                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondFailReq.avgMshrMissLatency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.hits::cpu2.data          124                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.hits::total          124                       # number of StoreCondReq hits (Count)
system.cpu2.dcache.StoreCondReq.misses::cpu2.data          124                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.misses::total          124                       # number of StoreCondReq misses (Count)
system.cpu2.dcache.StoreCondReq.missLatency::cpu2.data      2576754                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.missLatency::total      2576754                       # number of StoreCondReq miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.accesses::cpu2.data          248                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.accesses::total          248                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu2.dcache.StoreCondReq.missRate::cpu2.data     0.500000                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.missRate::total     0.500000                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMissLatency::cpu2.data 20780.274194                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMissLatency::total 20780.274194                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.mshrMisses::cpu2.data          123                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMisses::total          123                       # number of StoreCondReq MSHR misses (Count)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::cpu2.data      2508822                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissLatency::total      2508822                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu2.dcache.StoreCondReq.mshrMissRate::cpu2.data     0.495968                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.mshrMissRate::total     0.495968                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::cpu2.data 20396.926829                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.StoreCondReq.avgMshrMissLatency::total 20396.926829                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.hits::cpu2.data          408                       # number of SwapReq hits (Count)
system.cpu2.dcache.SwapReq.hits::total            408                       # number of SwapReq hits (Count)
system.cpu2.dcache.SwapReq.misses::cpu2.data          187                       # number of SwapReq misses (Count)
system.cpu2.dcache.SwapReq.misses::total          187                       # number of SwapReq misses (Count)
system.cpu2.dcache.SwapReq.missLatency::cpu2.data      6626034                       # number of SwapReq miss ticks (Tick)
system.cpu2.dcache.SwapReq.missLatency::total      6626034                       # number of SwapReq miss ticks (Tick)
system.cpu2.dcache.SwapReq.accesses::cpu2.data          595                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu2.dcache.SwapReq.accesses::total          595                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu2.dcache.SwapReq.missRate::cpu2.data     0.314286                       # miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.missRate::total     0.314286                       # miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.avgMissLatency::cpu2.data 35433.336898                       # average SwapReq miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.avgMissLatency::total 35433.336898                       # average SwapReq miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.mshrHits::cpu2.data           47                       # number of SwapReq MSHR hits (Count)
system.cpu2.dcache.SwapReq.mshrHits::total           47                       # number of SwapReq MSHR hits (Count)
system.cpu2.dcache.SwapReq.mshrMisses::cpu2.data          140                       # number of SwapReq MSHR misses (Count)
system.cpu2.dcache.SwapReq.mshrMisses::total          140                       # number of SwapReq MSHR misses (Count)
system.cpu2.dcache.SwapReq.mshrMissLatency::cpu2.data      6501492                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu2.dcache.SwapReq.mshrMissLatency::total      6501492                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu2.dcache.SwapReq.mshrMissRate::cpu2.data     0.235294                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.mshrMissRate::total     0.235294                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu2.dcache.SwapReq.avgMshrMissLatency::cpu2.data 46439.228571                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SwapReq.avgMshrMissLatency::total 46439.228571                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data     10946267                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total      10946267                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data        27812                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        27812                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data    569407986                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total    569407986                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data     10974079                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total     10974079                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.002534                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.002534                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 20473.464188                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 20473.464188                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::cpu2.data        14390                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total        14390                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data        13422                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total        13422                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data    278015039                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total    278015039                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.001223                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.001223                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 20713.383922                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 20713.383922                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          419.888277                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            33612350                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            179961                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs            186.775746                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick         8844563916                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   419.888277                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.820094                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.820094                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          501                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1           94                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2          403                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.978516                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses         269113153                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses        269113153                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 5758014                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             90259162                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  3049290                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles             11533041                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                723833                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved            12974429                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  124                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts             105429154                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  482                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           2120500                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                     133751287                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                   17365993                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches          16496864                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    108478874                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                1447906                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                  2064361                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                 4562                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         111323340                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             1.201475                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            2.794460                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                92672706     83.25%     83.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  936597      0.84%     84.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                   65288      0.06%     84.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  945934      0.85%     85.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  158141      0.14%     85.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                 1003603      0.90%     86.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                   21475      0.02%     86.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                   88936      0.08%     86.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                15430660     13.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           111323340                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.155980                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       1.201344                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      2064085                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          2064085                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      2064085                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         2064085                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          276                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            276                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          276                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           276                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     11816171                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     11816171                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     11816171                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     11816171                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      2064361                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      2064361                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      2064361                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      2064361                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000134                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000134                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000134                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000134                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 42812.213768                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 42812.213768                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 42812.213768                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 42812.213768                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs           67                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs     33.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.demandMshrHits::cpu2.inst           71                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           71                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           71                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           71                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst          205                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          205                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          205                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          205                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst      8681642                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      8681642                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst      8681642                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      8681642                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000099                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000099                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000099                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000099                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 42349.473171                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 42349.473171                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 42349.473171                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 42349.473171                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     0                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      2064085                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        2064085                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          276                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          276                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     11816171                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     11816171                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      2064361                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      2064361                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000134                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000134                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 42812.213768                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 42812.213768                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           71                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           71                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          205                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          205                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst      8681642                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      8681642                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000099                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000099                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 42349.473171                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 42349.473171                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          136.529628                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             2064290                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               205                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          10069.707317                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick         8844536277                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   136.529628                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.266659                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.266659                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          205                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::1           37                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          168                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.400391                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses          16515093                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses         16515093                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                   723833                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   2354457                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                  188824                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              95752704                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts              747911                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                23401553                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts               10980955                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                 1413                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     1763                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                   92875                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents           373                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect        720518                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect         3308                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts              723826                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                94760174                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               94759580                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 47459451                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 48981852                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.851123                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.968919                       # Average fanout of values written-back ((Count/Count))
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.demandHits::cpu2.data       153749                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.demandHits::total          153749                       # number of demand (read+write) hits (Count)
system.cpu2.l2cache.overallHits::cpu2.data       153749                       # number of overall hits (Count)
system.cpu2.l2cache.overallHits::total         153749                       # number of overall hits (Count)
system.cpu2.l2cache.demandMisses::cpu2.inst          205                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::cpu2.data        26118                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.demandMisses::total         26323                       # number of demand (read+write) misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.inst          205                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::cpu2.data        26118                       # number of overall misses (Count)
system.cpu2.l2cache.overallMisses::total        26323                       # number of overall misses (Count)
system.cpu2.l2cache.demandMissLatency::cpu2.inst      8474517                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::cpu2.data    560144628                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.demandMissLatency::total    568619145                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.inst      8474517                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::cpu2.data    560144628                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.overallMissLatency::total    568619145                       # number of overall miss ticks (Tick)
system.cpu2.l2cache.demandAccesses::cpu2.inst          205                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::cpu2.data       179867                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.demandAccesses::total       180072                       # number of demand (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.inst          205                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::cpu2.data       179867                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.overallAccesses::total       180072                       # number of overall (read+write) accesses (Count)
system.cpu2.l2cache.demandMissRate::cpu2.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::cpu2.data     0.145207                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.demandMissRate::total     0.146180                       # miss rate for demand accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::cpu2.data     0.145207                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.overallMissRate::total     0.146180                       # miss rate for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMissLatency::cpu2.inst 41339.107317                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.demandAvgMissLatency::cpu2.data 21446.689180                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.demandAvgMissLatency::total 21601.608669                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.inst 41339.107317                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::cpu2.data 21446.689180                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMissLatency::total 21601.608669                       # average overall miss latency ((Tick/Count))
system.cpu2.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.l2cache.writebacks::writebacks         1541                       # number of writebacks (Count)
system.cpu2.l2cache.writebacks::total            1541                       # number of writebacks (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.inst          205                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::cpu2.data        26118                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.demandMshrMisses::total        26323                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.inst          205                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::cpu2.data        26118                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.overallMshrMisses::total        26323                       # number of overall MSHR misses (Count)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.inst      7109217                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::cpu2.data    385899048                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissLatency::total    393008265                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.inst      7109217                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::cpu2.data    385899048                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.overallMshrMissLatency::total    393008265                       # number of overall MSHR miss ticks (Tick)
system.cpu2.l2cache.demandMshrMissRate::cpu2.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::cpu2.data     0.145207                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.demandMshrMissRate::total     0.146180                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::cpu2.data     0.145207                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.overallMshrMissRate::total     0.146180                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.inst 34679.107317                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::cpu2.data 14775.214335                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.demandAvgMshrMissLatency::total 14930.223189                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.inst 34679.107317                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::cpu2.data 14775.214335                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.overallAvgMshrMissLatency::total 14930.223189                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.l2cache.replacements                 1694                       # number of replacements (Count)
system.cpu2.l2cache.InvalidateReq.hits::cpu2.data           27                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.hits::total           27                       # number of InvalidateReq hits (Count)
system.cpu2.l2cache.InvalidateReq.misses::cpu2.data            1                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.misses::total            1                       # number of InvalidateReq misses (Count)
system.cpu2.l2cache.InvalidateReq.accesses::cpu2.data           28                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.accesses::total           28                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu2.l2cache.InvalidateReq.missRate::cpu2.data     0.035714                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.missRate::total     0.035714                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.mshrMisses::cpu2.data            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::cpu2.data        30969                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissLatency::total        30969                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::cpu2.data     0.035714                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.mshrMissRate::total     0.035714                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::cpu2.data        30969                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.InvalidateReq.avgMshrMissLatency::total        30969                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.misses::cpu2.inst          205                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.misses::total          205                       # number of ReadCleanReq misses (Count)
system.cpu2.l2cache.ReadCleanReq.missLatency::cpu2.inst      8474517                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.missLatency::total      8474517                       # number of ReadCleanReq miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.accesses::cpu2.inst          205                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.accesses::total          205                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadCleanReq.missRate::cpu2.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::cpu2.inst 41339.107317                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMissLatency::total 41339.107317                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.mshrMisses::cpu2.inst          205                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMisses::total          205                       # number of ReadCleanReq MSHR misses (Count)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::cpu2.inst      7109217                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissLatency::total      7109217                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::cpu2.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::cpu2.inst 34679.107317                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadCleanReq.avgMshrMissLatency::total 34679.107317                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.hits::cpu2.data          104                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.hits::total          104                       # number of ReadExReq hits (Count)
system.cpu2.l2cache.ReadExReq.misses::cpu2.data          115                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.misses::total          115                       # number of ReadExReq misses (Count)
system.cpu2.l2cache.ReadExReq.missLatency::cpu2.data      8833158                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.missLatency::total      8833158                       # number of ReadExReq miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.accesses::cpu2.data          219                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.accesses::total          219                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadExReq.missRate::cpu2.data     0.525114                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.missRate::total     0.525114                       # miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMissLatency::cpu2.data 76810.069565                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMissLatency::total 76810.069565                       # average ReadExReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.mshrMisses::cpu2.data          115                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMisses::total          115                       # number of ReadExReq MSHR misses (Count)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::cpu2.data      7767558                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissLatency::total      7767558                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadExReq.mshrMissRate::cpu2.data     0.525114                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.mshrMissRate::total     0.525114                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::cpu2.data 67543.982609                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadExReq.avgMshrMissLatency::total 67543.982609                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.hits::cpu2.data       153645                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.hits::total       153645                       # number of ReadSharedReq hits (Count)
system.cpu2.l2cache.ReadSharedReq.misses::cpu2.data        26003                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.misses::total        26003                       # number of ReadSharedReq misses (Count)
system.cpu2.l2cache.ReadSharedReq.missLatency::cpu2.data    551311470                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.missLatency::total    551311470                       # number of ReadSharedReq miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.accesses::cpu2.data       179648                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.accesses::total       179648                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu2.l2cache.ReadSharedReq.missRate::cpu2.data     0.144744                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.missRate::total     0.144744                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::cpu2.data 21201.840941                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMissLatency::total 21201.840941                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.mshrMisses::cpu2.data        26003                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMisses::total        26003                       # number of ReadSharedReq MSHR misses (Count)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::cpu2.data    378131490                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissLatency::total    378131490                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::cpu2.data     0.144744                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.mshrMissRate::total     0.144744                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::cpu2.data 14541.840941                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.ReadSharedReq.avgMshrMissLatency::total 14541.840941                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeFailReq.missLatency::cpu2.data       864468                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeFailReq.missLatency::total       864468                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeFailReq.avgMissLatency::cpu2.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeFailReq.mshrMissLatency::cpu2.data       724608                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeFailReq.mshrMissLatency::total       724608                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeFailReq.avgMshrMissLatency::cpu2.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.misses::cpu2.data          123                       # number of SCUpgradeReq misses (Count)
system.cpu2.l2cache.SCUpgradeReq.misses::total          123                       # number of SCUpgradeReq misses (Count)
system.cpu2.l2cache.SCUpgradeReq.missLatency::cpu2.data      2406924                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.missLatency::total      2406924                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.accesses::cpu2.data          123                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.SCUpgradeReq.accesses::total          123                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.SCUpgradeReq.missRate::cpu2.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.avgMissLatency::cpu2.data 19568.487805                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.avgMissLatency::total 19568.487805                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.mshrMisses::cpu2.data          123                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu2.l2cache.SCUpgradeReq.mshrMisses::total          123                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu2.l2cache.SCUpgradeReq.mshrMissLatency::cpu2.data      1727604                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.mshrMissLatency::total      1727604                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.SCUpgradeReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu2.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu2.data 14045.560976                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.SCUpgradeReq.avgMshrMissLatency::total 14045.560976                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.hits::cpu2.data         1578                       # number of UpgradeReq hits (Count)
system.cpu2.l2cache.UpgradeReq.hits::total         1578                       # number of UpgradeReq hits (Count)
system.cpu2.l2cache.UpgradeReq.misses::cpu2.data        11785                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.misses::total        11785                       # number of UpgradeReq misses (Count)
system.cpu2.l2cache.UpgradeReq.missLatency::cpu2.data    249035380                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.missLatency::total    249035380                       # number of UpgradeReq miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.accesses::cpu2.data        13363                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.accesses::total        13363                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu2.l2cache.UpgradeReq.missRate::cpu2.data     0.881913                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.missRate::total     0.881913                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMissLatency::cpu2.data 21131.555367                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMissLatency::total 21131.555367                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.mshrMisses::cpu2.data        11785                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMisses::total        11785                       # number of UpgradeReq MSHR misses (Count)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::cpu2.data    170846980                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissLatency::total    170846980                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::cpu2.data     0.881913                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.mshrMissRate::total     0.881913                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::cpu2.data 14496.985999                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.UpgradeReq.avgMshrMissLatency::total 14496.985999                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu2.l2cache.WritebackDirty.hits::writebacks        93483                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.hits::total        93483                       # number of WritebackDirty hits (Count)
system.cpu2.l2cache.WritebackDirty.accesses::writebacks        93483                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.WritebackDirty.accesses::total        93483                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.l2cache.tags.tagsInUse       10902.628242                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.l2cache.tags.totalRefs             372231                       # Total number of references to valid blocks. (Count)
system.cpu2.l2cache.tags.sampledRefs            26443                       # Sample count of references to valid blocks. (Count)
system.cpu2.l2cache.tags.avgRefs            14.076731                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.l2cache.tags.warmupTick        8844529284                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.l2cache.tags.occupancies::writebacks     3.000091                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.inst   102.438305                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.occupancies::cpu2.data 10797.189846                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.l2cache.tags.avgOccs::writebacks     0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.inst     0.003126                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::cpu2.data     0.329504                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.avgOccs::total      0.332722                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.l2cache.tags.occupanciesTaskId::1024        21010                       # Occupied blocks per task id (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::1          106                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::2         1033                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::3         4371                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ageTaskId_1024::4        15500                       # Occupied blocks per task id, per block age (Count)
system.cpu2.l2cache.tags.ratioOccsTaskId::1024     0.641174                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.l2cache.tags.tagAccesses          5981099                       # Number of tag accesses (Count)
system.cpu2.l2cache.tags.dataAccesses         5981099                       # Number of data accesses (Count)
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                       2768                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                 770531                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                373                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                  5984                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                   110                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples          22631022                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean             3.749567                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev            3.314903                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9              22436844     99.14%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                 227      0.00%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              153281      0.68%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                2416      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                 358      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                 393      0.00%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               31299      0.14%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                5888      0.03%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                  85      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                 197      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                 7      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129                16      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279                 1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value             279                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total            22631022                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu2.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu2.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu2.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu2.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu2.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu2.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu2.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu2.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions            128                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples           64                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean 56093079.937500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::stdev 112914685.049496                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10           64    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value        11655                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value    400889043                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total           64                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  45932508180                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED   3589957116                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                723833                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                10391652                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               42574075                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles         69045                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  9771379                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             47793356                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              97247589                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                17083                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents              47015587                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents               1313418                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                  3761                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           73710659                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                  146145523                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                89059583                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 56285655                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             71238274                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                 2472385                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                    594                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                595                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                 87869918                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       205550964                       # The number of ROB reads (Count)
system.cpu2.rob.writes                      192240426                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                94680634                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  94681103                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.toL2Bus.transDist::ReadResp        187210                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadRespWithInvalidate            5                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::WritebackDirty        95024                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::CleanEvict        85250                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeReq        16835                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::SCUpgradeReq          264                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeResp        13758                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::SCUpgradeFailReq           39                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::UpgradeFailResp           38                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExReq          370                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadExResp          348                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadCleanReq          205                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::ReadSharedReq       211537                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateReq           28                       # Transaction distribution (Count)
system.cpu2.toL2Bus.transDist::InvalidateResp           28                       # Transaction distribution (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          410                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port       573143                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktCount::total            573553                       # Packet count per connected requestor and responder (Count)
system.cpu2.toL2Bus.pktSize_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        13120                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     17976256                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.pktSize::total           17989376                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu2.toL2Bus.snoops                      45187                       # Total snoops (Count)
system.cpu2.toL2Bus.snoopTraffic               576256                       # Total snoop traffic (Byte)
system.cpu2.toL2Bus.snoopFanout::samples       230972                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::mean        0.110516                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::stdev       0.313532                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::0             205446     88.95%     88.95% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::1              25526     11.05%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.snoopFanout::total         230972                       # Request fanout histogram (Count)
system.cpu2.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.toL2Bus.reqLayer0.occupancy     186191620                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer0.occupancy       204795                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.respLayer1.occupancy    184231251                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoopLayer0.occupancy      7568091                       # Layer occupancy (ticks) (Tick)
system.cpu2.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu2.toL2Bus.snoop_filter.totRequests       372166                       # Total number of requests made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleRequests       192139                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.totSnoops        25526                       # Total number of snoops made to the snoop filter. (Count)
system.cpu2.toL2Bus.snoop_filter.hitSingleSnoops        25526                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu2.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.numCycles                       121681124                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                      104583802                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                    2548                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                     103733108                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                  1432                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined             1170842                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined           991232                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                680                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          121670646                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.852573                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.006223                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 57230584     47.04%     47.04% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                 38352572     31.52%     78.56% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                 14076920     11.57%     90.13% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                 10992396      9.03%     99.16% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   893856      0.73%     99.90% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                    90622      0.07%     99.97% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                    21548      0.02%     99.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                     5498      0.00%     99.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                     6650      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            121670646                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                    501      0.25%      0.25% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                 88747     44.98%     45.24% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                  62378     31.62%     76.85% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                   25      0.01%     76.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     76.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     76.86% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult               32999     16.73%     93.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     93.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                 9843      4.99%     98.58% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                1385      0.70%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     99.28% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   865      0.44%     99.72% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                  457      0.23%     99.95% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead               93      0.05%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite               5      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass         1001      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     42255507     40.73%     40.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult        11982      0.01%     40.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv        12258      0.01%     40.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd     11938419     11.51%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     52.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult     11938838     11.51%     63.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv        31758      0.03%     63.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc       762838      0.74%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead        58724      0.06%     64.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite        19008      0.02%     64.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead     24732781     23.84%     88.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite     11969994     11.54%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total     103733108                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.852500                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                             197298                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.001902                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               206541978                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               42643444                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       42187213                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                122793614                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                63114138                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        61314182                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   42510427                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    61418978                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                        103508249                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                     24736018                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                   224859                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                          36725441                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                      13635259                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                    11989423                       # Number of stores executed (Count)
system.cpu3.numRate                          0.850652                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            201                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          10478                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                    26994256                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                  103415096                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                    103415508                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              1.176628                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         1.176628                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.849886                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.849886                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  94548371                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 28536623                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                   61313245                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                  49344438                       # Number of floating regfile writes (Count)
system.cpu3.miscRegfileReads                109894986                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                24669376                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads      25564222                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores     11994819                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads     24417766                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores     11970911                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups               18978971                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted         18954687                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect           791931                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups            18040441                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits               18039829                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999966                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                   4459                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups             21                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses              21                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            4                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts        1170950                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls           1868                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts           791809                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    120866223                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.855620                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.092288                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       60919518     50.40%     50.40% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1       23896325     19.77%     70.17% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2       33642553     27.83%     98.01% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         920961      0.76%     98.77% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         584994      0.48%     99.25% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5          18016      0.01%     99.27% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6           1236      0.00%     99.27% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7          27238      0.02%     99.29% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         855382      0.71%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    120866223                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted           103415096                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted             103415508                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                   36709478                       # Number of memory references committed (Count)
system.cpu3.commit.loads                     24721708                       # Number of loads committed (Count)
system.cpu3.commit.amos                           596                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                        861                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                  13617689                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                  61307916                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   78734884                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                 3654                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          861      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     42012625     40.63%     40.63% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult        11232      0.01%     40.64% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv        11936      0.01%     40.65% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd     11937472     11.54%     52.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     52.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     52.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult     11937472     11.54%     63.73% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.73% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv        31680      0.03%     63.77% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc       762752      0.74%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.50% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead        52928      0.05%     64.55% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite        18010      0.02%     64.57% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead     24669376     23.85%     88.43% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite     11969164     11.57%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total    103415508                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       855382                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data     36483634                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total         36483634                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data     36483634                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total        36483634                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data       235421                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         235421                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data       235421                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        235421                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data   2864527568                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total   2864527568                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data   2864527568                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total   2864527568                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data     36719055                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     36719055                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data     36719055                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     36719055                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.006411                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.006411                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.006411                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.006411                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 12167.680742                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 12167.680742                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 12167.680742                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 12167.680742                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs         3568                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets          133                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs          111                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     32.144144                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets          133                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       102417                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           102417                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data        27868                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total        27868                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data        27868                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total        27868                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       207553                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       207553                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       207553                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       207553                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data   2177666153                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total   2177666153                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data   2177666153                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total   2177666153                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.005652                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.005652                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.005652                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.005652                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 10492.096732                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 10492.096732                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 10492.096732                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 10492.096732                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                194856                       # number of replacements (Count)
system.cpu3.dcache.LoadLockedReq.hits::cpu3.data          115                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.hits::total          115                       # number of LoadLockedReq hits (Count)
system.cpu3.dcache.LoadLockedReq.misses::cpu3.data          221                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.misses::total          221                       # number of LoadLockedReq misses (Count)
system.cpu3.dcache.LoadLockedReq.missLatency::cpu3.data      5464863                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.missLatency::total      5464863                       # number of LoadLockedReq miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.accesses::cpu3.data          336                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.accesses::total          336                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu3.dcache.LoadLockedReq.missRate::cpu3.data     0.657738                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.missRate::total     0.657738                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMissLatency::cpu3.data 24727.886878                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMissLatency::total 24727.886878                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.mshrHits::cpu3.data          146                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrHits::total          146                       # number of LoadLockedReq MSHR hits (Count)
system.cpu3.dcache.LoadLockedReq.mshrMisses::cpu3.data           75                       # number of LoadLockedReq MSHR misses (Count)
system.cpu3.dcache.LoadLockedReq.mshrMisses::total           75                       # number of LoadLockedReq MSHR misses (Count)
system.cpu3.dcache.LoadLockedReq.mshrMissLatency::cpu3.data      2468862                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.mshrMissLatency::total      2468862                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu3.dcache.LoadLockedReq.mshrMissRate::cpu3.data     0.223214                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.mshrMissRate::total     0.223214                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu3.dcache.LoadLockedReq.avgMshrMissLatency::cpu3.data 32918.160000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LoadLockedReq.avgMshrMissLatency::total 32918.160000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.hits::cpu3.data     24521321                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       24521321                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data       210831                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total       210831                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data   2329922412                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total   2329922412                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data     24732152                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     24732152                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.008525                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.008525                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 11051.137698                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 11051.137698                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data        15155                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total        15155                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       195676                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       195676                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data   1916011737                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total   1916011737                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.007912                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.007912                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data  9791.756460                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total  9791.756460                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.missLatency::cpu3.data       582750                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.missLatency::total       582750                       # number of StoreCondFailReq miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.avgMissLatency::cpu3.data          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.avgMissLatency::total          inf                       # average StoreCondFailReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.mshrMissLatency::cpu3.data       572760                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.mshrMissLatency::total       572760                       # number of StoreCondFailReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondFailReq.avgMshrMissLatency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondFailReq.avgMshrMissLatency::total          inf                       # average StoreCondFailReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.hits::cpu3.data          113                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.hits::total          113                       # number of StoreCondReq hits (Count)
system.cpu3.dcache.StoreCondReq.misses::cpu3.data          117                       # number of StoreCondReq misses (Count)
system.cpu3.dcache.StoreCondReq.misses::total          117                       # number of StoreCondReq misses (Count)
system.cpu3.dcache.StoreCondReq.missLatency::cpu3.data      2552112                       # number of StoreCondReq miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.missLatency::total      2552112                       # number of StoreCondReq miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.accesses::cpu3.data          230                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.accesses::total          230                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu3.dcache.StoreCondReq.missRate::cpu3.data     0.508696                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.missRate::total     0.508696                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.avgMissLatency::cpu3.data 21812.923077                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.avgMissLatency::total 21812.923077                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.mshrMisses::cpu3.data          117                       # number of StoreCondReq MSHR misses (Count)
system.cpu3.dcache.StoreCondReq.mshrMisses::total          117                       # number of StoreCondReq MSHR misses (Count)
system.cpu3.dcache.StoreCondReq.mshrMissLatency::cpu3.data      2484180                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.mshrMissLatency::total      2484180                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu3.dcache.StoreCondReq.mshrMissRate::cpu3.data     0.508696                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.mshrMissRate::total     0.508696                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu3.dcache.StoreCondReq.avgMshrMissLatency::cpu3.data 21232.307692                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.StoreCondReq.avgMshrMissLatency::total 21232.307692                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.hits::cpu3.data          446                       # number of SwapReq hits (Count)
system.cpu3.dcache.SwapReq.hits::total            446                       # number of SwapReq hits (Count)
system.cpu3.dcache.SwapReq.misses::cpu3.data          150                       # number of SwapReq misses (Count)
system.cpu3.dcache.SwapReq.misses::total          150                       # number of SwapReq misses (Count)
system.cpu3.dcache.SwapReq.missLatency::cpu3.data      5347314                       # number of SwapReq miss ticks (Tick)
system.cpu3.dcache.SwapReq.missLatency::total      5347314                       # number of SwapReq miss ticks (Tick)
system.cpu3.dcache.SwapReq.accesses::cpu3.data          596                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu3.dcache.SwapReq.accesses::total          596                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu3.dcache.SwapReq.missRate::cpu3.data     0.251678                       # miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.missRate::total     0.251678                       # miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.avgMissLatency::cpu3.data 35648.760000                       # average SwapReq miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.avgMissLatency::total 35648.760000                       # average SwapReq miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.mshrHits::cpu3.data           39                       # number of SwapReq MSHR hits (Count)
system.cpu3.dcache.SwapReq.mshrHits::total           39                       # number of SwapReq MSHR hits (Count)
system.cpu3.dcache.SwapReq.mshrMisses::cpu3.data          111                       # number of SwapReq MSHR misses (Count)
system.cpu3.dcache.SwapReq.mshrMisses::total          111                       # number of SwapReq MSHR misses (Count)
system.cpu3.dcache.SwapReq.mshrMissLatency::cpu3.data      5247414                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu3.dcache.SwapReq.mshrMissLatency::total      5247414                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu3.dcache.SwapReq.mshrMissRate::cpu3.data     0.186242                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.mshrMissRate::total     0.186242                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu3.dcache.SwapReq.avgMshrMissLatency::cpu3.data        47274                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SwapReq.avgMshrMissLatency::total        47274                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data     11962313                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total      11962313                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data        24590                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        24590                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data    534605156                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total    534605156                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data     11986903                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total     11986903                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.002051                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.002051                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 21740.754616                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 21740.754616                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::cpu3.data        12713                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total        12713                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data        11877                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total        11877                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data    261654416                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total    261654416                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.000991                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.000991                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 22030.345710                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 22030.345710                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          419.993362                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            36715870                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            196029                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs            187.298155                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick         8845813665                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data   419.993362                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.820300                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.820300                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024          507                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          192                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2          311                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.990234                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses         293957765                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses        293957765                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 6268083                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             98686801                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  3312684                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles             12610774                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                792304                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved            14183581                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  127                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts             115184451                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  463                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           2192834                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                     146223183                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                   18978971                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches          18044288                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    118685385                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                1584852                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.cacheLines                  2132776                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                 4098                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         121670646                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             1.201802                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.797267                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               101335413     83.29%     83.29% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                 1025603      0.84%     84.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                   72987      0.06%     84.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  981138      0.81%     85.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  164399      0.14%     85.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                 1045516      0.86%     85.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                   23718      0.02%     86.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                   93404      0.08%     86.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                16928468     13.91%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           121670646                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.155973                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       1.201692                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      2132498                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          2132498                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      2132498                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         2132498                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          278                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            278                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          278                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           278                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst     10682640                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     10682640                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst     10682640                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     10682640                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      2132776                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      2132776                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      2132776                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      2132776                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000130                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000130                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000130                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000130                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 38426.762590                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 38426.762590                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 38426.762590                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 38426.762590                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs           65                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs     32.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.demandMshrHits::cpu3.inst           69                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           69                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           69                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           69                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst          209                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          209                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          209                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          209                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst      8309682                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      8309682                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst      8309682                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      8309682                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 39759.244019                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 39759.244019                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 39759.244019                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 39759.244019                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     0                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      2132498                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        2132498                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          278                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          278                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst     10682640                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     10682640                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      2132776                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      2132776                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000130                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000130                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 38426.762590                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 38426.762590                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           69                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           69                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          209                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          209                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst      8309682                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      8309682                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 39759.244019                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 39759.244019                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          137.642576                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             2132707                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               209                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          10204.339713                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick         8845786026                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   137.642576                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.268833                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.268833                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          209                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::1           38                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          171                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.408203                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses          17062417                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses         17062417                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                   792304                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   2434775                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                  187864                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts             104586350                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts              814735                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                25564222                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts               11994819                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                 1426                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     1659                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                   84755                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents           435                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect        789160                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect         3094                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts              792254                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit               103501963                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount              103501395                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 51810678                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 53408679                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.850595                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.970080                       # Average fanout of values written-back ((Count/Count))
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.demandHits::cpu3.data       171104                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.demandHits::total          171104                       # number of demand (read+write) hits (Count)
system.cpu3.l2cache.overallHits::cpu3.data       171104                       # number of overall hits (Count)
system.cpu3.l2cache.overallHits::total         171104                       # number of overall hits (Count)
system.cpu3.l2cache.demandMisses::cpu3.inst          209                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::cpu3.data        24854                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.demandMisses::total         25063                       # number of demand (read+write) misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.inst          209                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::cpu3.data        24854                       # number of overall misses (Count)
system.cpu3.l2cache.overallMisses::total        25063                       # number of overall misses (Count)
system.cpu3.l2cache.demandMissLatency::cpu3.inst      8098227                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::cpu3.data    532016784                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.demandMissLatency::total    540115011                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.inst      8098227                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::cpu3.data    532016784                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.overallMissLatency::total    540115011                       # number of overall miss ticks (Tick)
system.cpu3.l2cache.demandAccesses::cpu3.inst          209                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::cpu3.data       195958                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.demandAccesses::total       196167                       # number of demand (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.inst          209                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::cpu3.data       195958                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.overallAccesses::total       196167                       # number of overall (read+write) accesses (Count)
system.cpu3.l2cache.demandMissRate::cpu3.inst            1                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::cpu3.data     0.126833                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.demandMissRate::total     0.127764                       # miss rate for demand accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.inst            1                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::cpu3.data     0.126833                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.overallMissRate::total     0.127764                       # miss rate for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMissLatency::cpu3.inst 38747.497608                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.demandAvgMissLatency::cpu3.data 21405.680534                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.demandAvgMissLatency::total 21550.293700                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.inst 38747.497608                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::cpu3.data 21405.680534                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMissLatency::total 21550.293700                       # average overall miss latency ((Tick/Count))
system.cpu3.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.l2cache.writebacks::writebacks          217                       # number of writebacks (Count)
system.cpu3.l2cache.writebacks::total             217                       # number of writebacks (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.inst          209                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::cpu3.data        24854                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.demandMshrMisses::total        25063                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.inst          209                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::cpu3.data        24854                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.overallMshrMisses::total        25063                       # number of overall MSHR misses (Count)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.inst      6706287                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::cpu3.data    366282684                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissLatency::total    372988971                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.inst      6706287                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::cpu3.data    366282684                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.overallMshrMissLatency::total    372988971                       # number of overall MSHR miss ticks (Tick)
system.cpu3.l2cache.demandMshrMissRate::cpu3.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::cpu3.data     0.126833                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.demandMshrMissRate::total     0.127764                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::cpu3.data     0.126833                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.overallMshrMissRate::total     0.127764                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.inst 32087.497608                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::cpu3.data 14737.373622                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.demandAvgMshrMissLatency::total 14882.056059                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.inst 32087.497608                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::cpu3.data 14737.373622                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.overallAvgMshrMissLatency::total 14882.056059                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.l2cache.replacements                  305                       # number of replacements (Count)
system.cpu3.l2cache.InvalidateReq.hits::cpu3.data           23                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.hits::total           23                       # number of InvalidateReq hits (Count)
system.cpu3.l2cache.InvalidateReq.misses::cpu3.data            3                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.misses::total            3                       # number of InvalidateReq misses (Count)
system.cpu3.l2cache.InvalidateReq.accesses::cpu3.data           26                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.accesses::total           26                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu3.l2cache.InvalidateReq.missRate::cpu3.data     0.115385                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.missRate::total     0.115385                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.mshrMisses::cpu3.data            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::cpu3.data        59274                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissLatency::total        59274                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::cpu3.data     0.115385                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.mshrMissRate::total     0.115385                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::cpu3.data        19758                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.InvalidateReq.avgMshrMissLatency::total        19758                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.misses::cpu3.inst          209                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.misses::total          209                       # number of ReadCleanReq misses (Count)
system.cpu3.l2cache.ReadCleanReq.missLatency::cpu3.inst      8098227                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.missLatency::total      8098227                       # number of ReadCleanReq miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.accesses::cpu3.inst          209                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.accesses::total          209                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadCleanReq.missRate::cpu3.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.missRate::total            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::cpu3.inst 38747.497608                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMissLatency::total 38747.497608                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.mshrMisses::cpu3.inst          209                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMisses::total          209                       # number of ReadCleanReq MSHR misses (Count)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::cpu3.inst      6706287                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissLatency::total      6706287                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::cpu3.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::cpu3.inst 32087.497608                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadCleanReq.avgMshrMissLatency::total 32087.497608                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.hits::cpu3.data           92                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.hits::total           92                       # number of ReadExReq hits (Count)
system.cpu3.l2cache.ReadExReq.misses::cpu3.data          114                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.misses::total          114                       # number of ReadExReq misses (Count)
system.cpu3.l2cache.ReadExReq.missLatency::cpu3.data      7612047                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.missLatency::total      7612047                       # number of ReadExReq miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.accesses::cpu3.data          206                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.accesses::total          206                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadExReq.missRate::cpu3.data     0.553398                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.missRate::total     0.553398                       # miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMissLatency::cpu3.data 66772.342105                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMissLatency::total 66772.342105                       # average ReadExReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.mshrMisses::cpu3.data          114                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMisses::total          114                       # number of ReadExReq MSHR misses (Count)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::cpu3.data      6646347                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissLatency::total      6646347                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadExReq.mshrMissRate::cpu3.data     0.553398                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.mshrMissRate::total     0.553398                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::cpu3.data 58301.289474                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadExReq.avgMshrMissLatency::total 58301.289474                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.hits::cpu3.data       171012                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.hits::total       171012                       # number of ReadSharedReq hits (Count)
system.cpu3.l2cache.ReadSharedReq.misses::cpu3.data        24740                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.misses::total        24740                       # number of ReadSharedReq misses (Count)
system.cpu3.l2cache.ReadSharedReq.missLatency::cpu3.data    524404737                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.missLatency::total    524404737                       # number of ReadSharedReq miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.accesses::cpu3.data       195752                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.accesses::total       195752                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu3.l2cache.ReadSharedReq.missRate::cpu3.data     0.126384                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.missRate::total     0.126384                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::cpu3.data 21196.634479                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMissLatency::total 21196.634479                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.mshrMisses::cpu3.data        24740                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMisses::total        24740                       # number of ReadSharedReq MSHR misses (Count)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::cpu3.data    359636337                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissLatency::total    359636337                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::cpu3.data     0.126384                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.mshrMissRate::total     0.126384                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::cpu3.data 14536.634479                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.ReadSharedReq.avgMshrMissLatency::total 14536.634479                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeFailReq.missLatency::cpu3.data       557775                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeFailReq.missLatency::total       557775                       # number of SCUpgradeFailReq miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeFailReq.avgMissLatency::cpu3.data          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeFailReq.avgMissLatency::total          inf                       # average SCUpgradeFailReq miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeFailReq.mshrMissLatency::cpu3.data       457875                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeFailReq.mshrMissLatency::total       457875                       # number of SCUpgradeFailReq MSHR miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeFailReq.avgMshrMissLatency::cpu3.data          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeFailReq.avgMshrMissLatency::total          inf                       # average SCUpgradeFailReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeReq.misses::cpu3.data          117                       # number of SCUpgradeReq misses (Count)
system.cpu3.l2cache.SCUpgradeReq.misses::total          117                       # number of SCUpgradeReq misses (Count)
system.cpu3.l2cache.SCUpgradeReq.missLatency::cpu3.data      2382282                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeReq.missLatency::total      2382282                       # number of SCUpgradeReq miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeReq.accesses::cpu3.data          117                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.SCUpgradeReq.accesses::total          117                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.SCUpgradeReq.missRate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu3.l2cache.SCUpgradeReq.missRate::total            1                       # miss rate for SCUpgradeReq accesses (Ratio)
system.cpu3.l2cache.SCUpgradeReq.avgMissLatency::cpu3.data 20361.384615                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeReq.avgMissLatency::total 20361.384615                       # average SCUpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeReq.mshrMisses::cpu3.data          117                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu3.l2cache.SCUpgradeReq.mshrMisses::total          117                       # number of SCUpgradeReq MSHR misses (Count)
system.cpu3.l2cache.SCUpgradeReq.mshrMissLatency::cpu3.data      1702962                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeReq.mshrMissLatency::total      1702962                       # number of SCUpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.SCUpgradeReq.mshrMissRate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu3.l2cache.SCUpgradeReq.mshrMissRate::total            1                       # mshr miss rate for SCUpgradeReq accesses (Ratio)
system.cpu3.l2cache.SCUpgradeReq.avgMshrMissLatency::cpu3.data 14555.230769                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.SCUpgradeReq.avgMshrMissLatency::total 14555.230769                       # average SCUpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.hits::cpu3.data          285                       # number of UpgradeReq hits (Count)
system.cpu3.l2cache.UpgradeReq.hits::total          285                       # number of UpgradeReq hits (Count)
system.cpu3.l2cache.UpgradeReq.misses::cpu3.data        11510                       # number of UpgradeReq misses (Count)
system.cpu3.l2cache.UpgradeReq.misses::total        11510                       # number of UpgradeReq misses (Count)
system.cpu3.l2cache.UpgradeReq.missLatency::cpu3.data    243544544                       # number of UpgradeReq miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.missLatency::total    243544544                       # number of UpgradeReq miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.accesses::cpu3.data        11795                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.accesses::total        11795                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu3.l2cache.UpgradeReq.missRate::cpu3.data     0.975837                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.missRate::total     0.975837                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.avgMissLatency::cpu3.data 21159.386968                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.avgMissLatency::total 21159.386968                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.mshrMisses::cpu3.data        11510                       # number of UpgradeReq MSHR misses (Count)
system.cpu3.l2cache.UpgradeReq.mshrMisses::total        11510                       # number of UpgradeReq MSHR misses (Count)
system.cpu3.l2cache.UpgradeReq.mshrMissLatency::cpu3.data    167094404                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.mshrMissLatency::total    167094404                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu3.l2cache.UpgradeReq.mshrMissRate::cpu3.data     0.975837                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.mshrMissRate::total     0.975837                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu3.l2cache.UpgradeReq.avgMshrMissLatency::cpu3.data 14517.324414                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.UpgradeReq.avgMshrMissLatency::total 14517.324414                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu3.l2cache.WritebackDirty.hits::writebacks       102417                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.hits::total       102417                       # number of WritebackDirty hits (Count)
system.cpu3.l2cache.WritebackDirty.accesses::writebacks       102417                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.WritebackDirty.accesses::total       102417                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.l2cache.tags.tagsInUse       11332.967103                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.l2cache.tags.totalRefs             403004                       # Total number of references to valid blocks. (Count)
system.cpu3.l2cache.tags.sampledRefs            25138                       # Sample count of references to valid blocks. (Count)
system.cpu3.l2cache.tags.avgRefs            16.031665                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.l2cache.tags.warmupTick        8845779033                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.l2cache.tags.occupancies::writebacks     2.780771                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.inst    79.825004                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.occupancies::cpu3.data 11250.361328                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.l2cache.tags.avgOccs::writebacks     0.000085                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.inst     0.002436                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::cpu3.data     0.343334                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.avgOccs::total      0.345855                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.l2cache.tags.occupanciesTaskId::1024        21549                       # Occupied blocks per task id (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::1          208                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::2         1042                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::3         4449                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ageTaskId_1024::4        15850                       # Occupied blocks per task id, per block age (Count)
system.cpu3.l2cache.tags.ratioOccsTaskId::1024     0.657623                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.l2cache.tags.tagAccesses          6472514                       # Number of tag accesses (Count)
system.cpu3.l2cache.tags.dataAccesses         6472514                       # Number of data accesses (Count)
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                       3036                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                 842514                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                435                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                  7049                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                    98                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples          24721708                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean             3.739530                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev            3.194345                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9              24512810     99.16%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                 216      0.00%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              169446      0.69%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                2509      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                 286      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                 343      0.00%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               30383      0.12%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                5403      0.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                  95      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                 170      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                23      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows               1      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value             352                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total            24721708                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.readHits                        0                       # read hits (Count)
system.cpu3.mmu.dtb.readMisses                      0                       # read misses (Count)
system.cpu3.mmu.dtb.readAccesses                    0                       # read accesses (Count)
system.cpu3.mmu.dtb.writeHits                       0                       # write hits (Count)
system.cpu3.mmu.dtb.writeMisses                     0                       # write misses (Count)
system.cpu3.mmu.dtb.writeAccesses                   0                       # write accesses (Count)
system.cpu3.mmu.dtb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu3.mmu.dtb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu3.mmu.dtb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.readHits                        0                       # read hits (Count)
system.cpu3.mmu.itb.readMisses                      0                       # read misses (Count)
system.cpu3.mmu.itb.readAccesses                    0                       # read accesses (Count)
system.cpu3.mmu.itb.writeHits                       0                       # write hits (Count)
system.cpu3.mmu.itb.writeMisses                     0                       # write misses (Count)
system.cpu3.mmu.itb.writeAccesses                   0                       # write accesses (Count)
system.cpu3.mmu.itb.hits                            0                       # Total TLB (read and write) hits (Count)
system.cpu3.mmu.itb.misses                          0                       # Total TLB (read and write) misses (Count)
system.cpu3.mmu.itb.accesses                        0                       # Total TLB (read and write) accesses (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions            108                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples           54                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean 2654620.500000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 2439524.013271                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10           54    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value        11655                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value      8098227                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total           54                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  49379115789                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED    143349507                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                792304                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                11339276                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               46565972                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles         62244                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                 10659074                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             52251776                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts             106216428                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                17275                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents              51638973                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents               1208090                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                  3508                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           80515252                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  159631387                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                97278497                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 61482857                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             77813713                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                 2701539                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                    567                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                570                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                 96141576                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       224596168                       # The number of ROB reads (Count)
system.cpu3.rob.writes                      209977353                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts               103415096                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                 103415508                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.toL2Bus.transDist::ReadResp        204489                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadRespWithInvalidate            1                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::WritebackDirty       102634                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::CleanEvict        92527                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeReq        14856                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::SCUpgradeReq          222                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeResp        12148                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::SCUpgradeFailReq           35                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::UpgradeFailResp           35                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExReq          364                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadExResp          321                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadCleanReq          209                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::ReadSharedReq       229236                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateReq           26                       # Transaction distribution (Count)
system.cpu3.toL2Bus.transDist::InvalidateResp           26                       # Transaction distribution (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          418                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       619563                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktCount::total            619981                       # Packet count per connected requestor and responder (Count)
system.cpu3.toL2Bus.pktSize_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        13376                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     19651456                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.pktSize::total           19664832                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu3.toL2Bus.snoops                      46063                       # Total snoops (Count)
system.cpu3.toL2Bus.snoopTraffic               566400                       # Total snoop traffic (Byte)
system.cpu3.toL2Bus.snoopFanout::samples       245253                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::mean        0.117108                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::stdev       0.321549                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::0             216532     88.29%     88.29% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::1              28721     11.71%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::3                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::4                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.snoopFanout::total         245253                       # Request fanout histogram (Count)
system.cpu3.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.toL2Bus.reqLayer0.occupancy     202396067                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer0.occupancy       208791                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.respLayer1.occupancy    199768032                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoopLayer0.occupancy      8718273                       # Layer occupancy (ticks) (Tick)
system.cpu3.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu3.toL2Bus.snoop_filter.totRequests       402961                       # Total number of requests made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleRequests       206834                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.totSnoops        28721                       # Total number of snoops made to the snoop filter. (Count)
system.cpu3.toL2Bus.snoop_filter.hitSingleSnoops        28721                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu3.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       333                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l3.demandHits::cpu0.inst                    43                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                  4774                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   120                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                  1523                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.inst                   155                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.data                  1599                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.inst                   161                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.data                   306                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                      8681                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                   43                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                 4774                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  120                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                 1523                       # number of overall hits (Count)
system.l3.overallHits::cpu2.inst                  155                       # number of overall hits (Count)
system.l3.overallHits::cpu2.data                 1599                       # number of overall hits (Count)
system.l3.overallHits::cpu3.inst                  161                       # number of overall hits (Count)
system.l3.overallHits::cpu3.data                  306                       # number of overall hits (Count)
system.l3.overallHits::total                     8681                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                 658                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data               33297                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                  86                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data                  61                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.inst                  50                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.data                  61                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.inst                  48                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.data                  61                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                   34322                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst                658                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data              33297                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst                 86                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data                 61                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.inst                 50                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.data                 61                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.inst                 48                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.data                 61                       # number of overall misses (Count)
system.l3.overallMisses::total                  34322                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst       47756196                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data     2398724208                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst        5984676                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data        4938723                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.inst        3375288                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.data        4998996                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.inst        2847816                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.data        4317012                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         2472942915                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst      47756196                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data    2398724208                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst       5984676                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data       4938723                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.inst       3375288                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.data       4998996                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.inst       2847816                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.data       4317012                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        2472942915                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst               701                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data             38071                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst               206                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data              1584                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.inst               205                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.data              1660                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.inst               209                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.data               367                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                 43003                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst              701                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data            38071                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst              206                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data             1584                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.inst              205                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.data             1660                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.inst              209                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.data              367                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total                43003                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.938659                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.874603                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.417476                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.038510                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.inst          0.243902                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.data          0.036747                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.inst          0.229665                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.data          0.166213                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.798130                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.938659                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.874603                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.417476                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.038510                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.inst         0.243902                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.data         0.036747                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.inst         0.229665                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.data         0.166213                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.798130                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 72577.805471                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu0.data 72040.250113                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.inst 69589.255814                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu1.data 80962.672131                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu2.inst 67505.760000                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu2.data 81950.754098                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu3.inst 59329.500000                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::cpu3.data 70770.688525                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    72051.247451                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.inst 72577.805471                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu0.data 72040.250113                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.inst 69589.255814                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu1.data 80962.672131                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu2.inst 67505.760000                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu2.data 81950.754098                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu3.inst 59329.500000                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::cpu3.data 70770.688525                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   72051.247451                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.demandMshrHits::cpu0.inst                 5                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu1.inst                30                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu2.inst                12                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::cpu3.inst                26                       # number of demand (read+write) MSHR hits (Count)
system.l3.demandMshrHits::total                    73                       # number of demand (read+write) MSHR hits (Count)
system.l3.overallMshrHits::cpu0.inst                5                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu1.inst               30                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu2.inst               12                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::cpu3.inst               26                       # number of overall MSHR hits (Count)
system.l3.overallMshrHits::total                   73                       # number of overall MSHR hits (Count)
system.l3.demandMshrMisses::cpu0.inst             653                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data           33297                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst              56                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data              61                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.inst              38                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.data              61                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.inst              22                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.data              61                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total               34249                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst            653                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data          33297                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst             56                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data             61                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.inst             38                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.data             61                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.inst             22                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.data             61                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total              34249                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst     43045439                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data   2171438308                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst      3903304                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data      4521085                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.inst      2357309                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.data      4582710                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.inst      1328731                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.data      3900404                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     2235077290                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst     43045439                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data   2171438308                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst      3903304                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data      4521085                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.inst      2357309                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.data      4582710                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.inst      1328731                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.data      3900404                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    2235077290                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.931526                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.874603                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.271845                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.038510                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.inst      0.185366                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.data      0.036747                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.inst      0.105263                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.data      0.166213                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.796433                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.931526                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.874603                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.271845                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.038510                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.inst     0.185366                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.data     0.036747                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.inst     0.105263                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.data     0.166213                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.796433                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 65919.508423                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 65214.232754                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 69701.857143                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 74116.147541                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu2.inst 62034.447368                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu2.data 75126.393443                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu3.inst 60396.863636                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::cpu3.data 63941.049180                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 65259.636486                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 65919.508423                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 65214.232754                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 69701.857143                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 74116.147541                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu2.inst 62034.447368                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu2.data 75126.393443                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu3.inst 60396.863636                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::cpu3.data 63941.049180                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 65259.636486                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                              0                       # number of replacements (Count)
system.l3.dataExpansions                         4325                       # number of data expansions (Count)
system.l3.dataContractions                          1                       # number of data contractions (Count)
system.l3.InvalidateReq.hits::cpu3.data             2                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.hits::total                 2                       # number of InvalidateReq hits (Count)
system.l3.InvalidateReq.misses::cpu0.data            1                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::cpu1.data            1                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::cpu2.data            1                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::cpu3.data            1                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.misses::total               4                       # number of InvalidateReq misses (Count)
system.l3.InvalidateReq.accesses::cpu0.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::cpu1.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::cpu2.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::cpu3.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.accesses::total             6                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l3.InvalidateReq.missRate::cpu0.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::cpu1.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::cpu2.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::cpu3.data     0.333333                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.missRate::total      0.666667                       # miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMisses::cpu0.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::cpu1.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::cpu2.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::cpu3.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMisses::total            4                       # number of InvalidateReq MSHR misses (Count)
system.l3.InvalidateReq.mshrMissLatency::cpu0.data        16879                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::cpu1.data        15681                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::cpu2.data        16735                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::cpu3.data        16497                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissLatency::total        65792                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l3.InvalidateReq.mshrMissRate::cpu0.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::cpu3.data     0.333333                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.mshrMissRate::total     0.666667                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l3.InvalidateReq.avgMshrMissLatency::cpu0.data        16879                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::cpu1.data        15681                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::cpu2.data        16735                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::cpu3.data        16497                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.InvalidateReq.avgMshrMissLatency::total        16448                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.hits::cpu0.data                19                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data                 3                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu3.data                 6                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                    28                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data           33150                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data              58                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu2.data              58                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu3.data              58                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               33324                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data   2387145465                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data      4646682                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu2.data      4762233                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu3.data      4066929                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     2400621309                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data         33169                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data            61                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu2.data            58                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu3.data            64                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             33352                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.999427                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.950820                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu2.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu3.data      0.906250                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.999160                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 72010.421267                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 80115.206897                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu2.data 82107.465517                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu3.data 70119.465517                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 72038.810137                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data        33150                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data           58                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu2.data           58                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu3.data           58                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           33324                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data   2160861696                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data      4249676                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu2.data      4366203                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu3.data      3671175                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   2173148750                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.999427                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.950820                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu3.data     0.906250                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.999160                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 65184.364887                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 73270.275862                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu2.data 75279.362069                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu3.data 63296.120690                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 65212.722062                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst            43                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data          4755                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           120                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data          1520                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.inst           155                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.data          1599                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.inst           161                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.data           300                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total              8653                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst          658                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data          147                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst           86                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.inst           50                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.data            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.inst           48                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.data            3                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total             998                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst     47756196                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data     11578743                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst      5984676                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data       292041                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.inst      3375288                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.data       236763                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.inst      2847816                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.data       250083                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total     72321606                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst          701                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data         4902                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst          206                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data         1523                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.inst          205                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.data         1602                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.inst          209                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.data          303                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total          9651                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.938659                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.029988                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.417476                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.001970                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.inst     0.243902                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.data     0.001873                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.inst     0.229665                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.data     0.009901                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.103409                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 72577.805471                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 78766.959184                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 69589.255814                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data        97347                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.inst 67505.760000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.data        78921                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.inst 59329.500000                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.data        83361                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 72466.539078                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrHits::cpu0.inst            5                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu1.inst           30                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu2.inst           12                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::cpu3.inst           26                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrHits::total            73                       # number of ReadSharedReq MSHR hits (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.inst          653                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data          147                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst           56                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data            3                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.inst           38                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.data            3                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.inst           22                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.data            3                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total          925                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst     43045439                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data     10576612                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst      3903304                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data       271409                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.inst      2357309                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.data       216507                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.inst      1328731                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.data       229229                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total     61928540                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.931526                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.029988                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.271845                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.001970                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.inst     0.185366                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.data     0.001873                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.inst     0.105263                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.data     0.009901                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.095845                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 65919.508423                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 71949.741497                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 69701.857143                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 90469.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.inst 62034.447368                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.data        72169                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.inst 60396.863636                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.data 76409.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 66949.772973                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.SCUpgradeReq.hits::cpu0.data             37                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::cpu1.data             41                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::cpu2.data             31                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::cpu3.data             27                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.hits::total                136                       # number of SCUpgradeReq hits (Count)
system.l3.SCUpgradeReq.accesses::cpu0.data           37                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::cpu1.data           41                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::cpu2.data           31                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::cpu3.data           27                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.SCUpgradeReq.accesses::total            136                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.hits::cpu0.data              316                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data              183                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu2.data              343                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu3.data              347                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                 1189                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.accesses::cpu0.data          316                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data          183                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu2.data          343                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu3.data          347                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total             1189                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.WritebackDirty.hits::writebacks         8656                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total             8656                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks         8656                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total         8656                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.compressor.compressions               42905                       # Total number of compressions (Count)
system.l3.compressor.failedCompressions          9333                       # Total number of failed compressions (Count)
system.l3.compressor.compressionSize::0             0                       # Number of blocks that compressed to fit in 0 bits (Count)
system.l3.compressor.compressionSize::1             0                       # Number of blocks that compressed to fit in 1 bits (Count)
system.l3.compressor.compressionSize::2             0                       # Number of blocks that compressed to fit in 2 bits (Count)
system.l3.compressor.compressionSize::4             0                       # Number of blocks that compressed to fit in 4 bits (Count)
system.l3.compressor.compressionSize::8             0                       # Number of blocks that compressed to fit in 8 bits (Count)
system.l3.compressor.compressionSize::16        33379                       # Number of blocks that compressed to fit in 16 bits (Count)
system.l3.compressor.compressionSize::32           15                       # Number of blocks that compressed to fit in 32 bits (Count)
system.l3.compressor.compressionSize::64           38                       # Number of blocks that compressed to fit in 64 bits (Count)
system.l3.compressor.compressionSize::128           53                       # Number of blocks that compressed to fit in 128 bits (Count)
system.l3.compressor.compressionSize::256           87                       # Number of blocks that compressed to fit in 256 bits (Count)
system.l3.compressor.compressionSize::512         9333                       # Number of blocks that compressed to fit in 512 bits (Count)
system.l3.compressor.compressionSizeBits      5203105                       # Total compressed data size (Bit)
system.l3.compressor.avgCompressionSizeBits   121.270365                       # Average compression size ((Bit/Count))
system.l3.compressor.decompressions               143                       # Total number of decompressions (Count)
system.l3.compressor.patterns::ZERO_RUN        536916                       # Number of data entries that match pattern ZERO_RUN (Count)
system.l3.compressor.patterns::SignExtended4Bits          221                       # Number of data entries that match pattern SignExtended4Bits (Count)
system.l3.compressor.patterns::SignExtended1Byte          223                       # Number of data entries that match pattern SignExtended1Byte (Count)
system.l3.compressor.patterns::SignExtendedHalfword          132                       # Number of data entries that match pattern SignExtendedHalfword (Count)
system.l3.compressor.patterns::ZeroPaddedHalfword          865                       # Number of data entries that match pattern ZeroPaddedHalfword (Count)
system.l3.compressor.patterns::SignExtendedTwoHalfwords           50                       # Number of data entries that match pattern SignExtendedTwoHalfwords (Count)
system.l3.compressor.patterns::RepBytes            64                       # Number of data entries that match pattern RepBytes (Count)
system.l3.compressor.patterns::Uncompressed       148009                       # Number of data entries that match pattern Uncompressed (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                 18352.717042                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                        53023                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      34251                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       1.548072                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       78000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks       0.798506                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst      473.053361                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data    31474.830021                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst       39.426539                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data       48.455133                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.inst        8.075562                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.data       48.460680                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.inst       17.238417                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.data       47.714916                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.002406                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.160089                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.000201                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.000246                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.inst            0.000041                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.data            0.000246                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.inst            0.000088                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.data            0.000243                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.163564                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024          34249                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  147                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                  107                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                    1                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                33994                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024         0.174199                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                    1308651                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                   2583051                       # Number of data accesses (Count)
system.l3.tags.evictionsReplacement::0          38577                       # Number of replacements that caused the eviction of 0 blocks (Count)
system.l3.tags.evictionsReplacement::1              0                       # Number of replacements that caused the eviction of 1 blocks (Count)
system.l3.tags.evictionsReplacement::2              0                       # Number of replacements that caused the eviction of 2 blocks (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_cpu0.inst::samples       653.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples     33297.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples        61.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.inst::samples        38.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.data::samples        61.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.inst::samples        22.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.data::samples        61.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000000576020                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               81111                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       34249                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     34249                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 34249                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   33463                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                     413                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                     204                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     100                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      40                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 2191936                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              44261447.54504065                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys                0.00000000                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   49522380048                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    1445951.12                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst        41792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data      2131008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         3584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data         3904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.inst         2432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.data         3904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.inst         1408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.data         3904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 843899.829101916752                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 43031137.227575071156                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 72371.195145034202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 78832.908997269406                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.inst 49109.025276987501                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.data 78832.908997269406                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.inst 28431.540949834867                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.data 78832.908997269406                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst          653                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data        33297                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data           61                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.inst           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.data           61                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.data           61                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     18271093                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data    918505274                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      1773678                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data      2185254                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.inst       917720                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.data      2241572                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.inst       495000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.data      1572145                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     27980.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     27585.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     31672.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     35823.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.inst     24150.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.data     36747.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.inst     22500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.data     25772.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst        41792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data      2131008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         3584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data         3904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst         2432                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data         3904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst         1408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data         3904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        2191936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst        41792                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         3584                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst         2432                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst         1408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        49216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst          653                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data        33297                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst           56                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data           61                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst           38                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data           61                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst           22                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data           61                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           34249                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst        843900                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data      43031137                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst         72371                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data         78833                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst         49109                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data         78833                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst         28432                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data         78833                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          44261448                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst       843900                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst        72371                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst        49109                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst        28432                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        993812                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst       843900                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data     43031137                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst        72371                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data        78833                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst        49109                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data        78833                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst        28432                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data        78833                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total         44261448                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                34249                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         2273                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         2131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         2084                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         2109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         2065                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         2146                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         2155                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         2239                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         2078                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         2086                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         2132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         2238                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         2110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         2102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         2110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         2191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               303792986                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             171245000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          945961736                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                 8870.13                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           27620.13                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               25262                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            73.76                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         8982                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   243.894010                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   232.682008                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    73.159498                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127          422      4.70%      4.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          738      8.22%     12.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         7732     86.08%     99.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           26      0.29%     99.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           11      0.12%     99.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           10      0.11%     99.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            3      0.03%     99.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           10      0.11%     99.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           30      0.33%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         8982                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               2191936                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten                  0                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               44.261448                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.35                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.35                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               73.76                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        31980060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        16994010                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      122822280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 3909110400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   2678327400                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  16761193440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   23520427590                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   474.944602                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  43551663065                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1653600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4317202231                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        32187120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        17092680                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      121715580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 3909110400.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   2640061590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  16793417280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   23513584650                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   474.806424                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  43635838756                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1653600000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4233026540                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 925                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq             35552                       # Transaction distribution (Count)
system.membus.transDist::SCUpgradeReq             302                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              33530                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             33324                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            925                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              4                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       104562                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  104562                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      2191936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  2191936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                            36060                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              70313                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    70313    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                70313                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            45184152                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          182053308                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          70313                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        36060                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp              98397                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadRespWithInvalidate            1                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty         8656                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict              316                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq            36741                       # Transaction distribution (Count)
system.tol3bus.transDist::SCUpgradeReq            438                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp           37179                       # Transaction distribution (Count)
system.tol3bus.transDist::SCUpgradeFailReq           91                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeFailResp           91                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             33759                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            33759                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq         98398                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateReq             6                       # Transaction distribution (Count)
system.tol3bus.transDist::InvalidateResp            6                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port       102832                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port        39939                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port        42096                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port        37872                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktCount::total                 222739                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.cpu0.l2cache.mem_side_port::system.l3.cpu_side_port      2825856                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu1.l2cache.mem_side_port::system.l3.cpu_side_port       211584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu2.l2cache.mem_side_port::system.l3.cpu_side_port       217984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize_system.cpu3.l2cache.mem_side_port::system.l3.cpu_side_port        50752                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.pktSize::total                 3306176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                          125099                       # Total snoops (Count)
system.tol3bus.snoopTraffic                   5711680                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            169433                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             1.064444                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.875950                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                   42430     25.04%     25.04% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                   91118     53.78%     78.82% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::2                   18421     10.87%     89.69% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::3                   17464     10.31%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               3                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              169433                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED  49522465296                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy           65177419                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy          56111822                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer1.occupancy          29154101                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer2.occupancy          30313965                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer3.occupancy          28954628                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        178405                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests        62146                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests        73829                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
