
---------- Begin Simulation Statistics ----------
final_tick                               514064849500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89312                       # Simulator instruction rate (inst/s)
host_mem_usage                                 655756                       # Number of bytes of host memory used
host_op_rate                                   164529                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1119.67                       # Real time elapsed on the host
host_tick_rate                              459121294                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184218810                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.514065                       # Number of seconds simulated
sim_ticks                                514064849500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184218810                       # Number of ops (including micro ops) committed
system.cpu.cpi                              10.281297                       # CPI: cycles per instruction
system.cpu.discardedOps                          4413                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       806437048                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.097264                       # IPC: instructions per cycle
system.cpu.numCycles                       1028129699                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640467     53.00%     53.00% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114702      0.06%     53.06% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               24      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.06% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.20% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84380913     45.80%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184218810                       # Class of committed instruction
system.cpu.tickCycles                       221692651                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5255093                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10518975                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          624                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5269418                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          640                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10539958                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            640                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10658248                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10650012                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1452                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10650211                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10648852                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987240                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2716                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             196                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 19                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              177                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     75850179                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         75850179                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     75850213                       # number of overall hits
system.cpu.dcache.overall_hits::total        75850213                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10530446                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10530446                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10530483                       # number of overall misses
system.cpu.dcache.overall_misses::total      10530483                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 877239284998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 877239284998                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 877239284998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 877239284998                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380625                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380625                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380696                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380696                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121907                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121907                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121908                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121908                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 83305.045674                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 83305.045674                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 83304.752973                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 83304.752973                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          314                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5266275                       # number of writebacks
system.cpu.dcache.writebacks::total           5266275                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5260547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5260547                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5260547                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5260547                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5269899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5269899                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5269931                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5269931                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 432207175500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 432207175500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 432209608000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 432209608000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061008                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061008                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061008                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061008                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82014.318586                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82014.318586                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82014.282160                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82014.282160                       # average overall mshr miss latency
system.cpu.dcache.replacements                5269418                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2040310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2040310                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3697                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3697                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     73447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     73447500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001809                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001809                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19866.783879                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19866.783879                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3658                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     67719500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     67719500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001790                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18512.711864                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18512.711864                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     73809869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73809869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10526749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10526749                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 877165837498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 877165837498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336618                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83327.325226                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83327.325226                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5260508                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5260508                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5266241                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5266241                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 432139456000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 432139456000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062443                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062443                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 82058.427634                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82058.427634                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            34                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           37                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.521127                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2432500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2432500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.450704                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.450704                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76015.625000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76015.625000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 514064849500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.902488                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81120211                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5269930                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.393034                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.902488                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999810                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          91650694                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         91650694                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 514064849500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 514064849500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 514064849500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            45071029                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            2086415                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169125                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32144868                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32144868                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32144868                       # number of overall hits
system.cpu.icache.overall_hits::total        32144868                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          609                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            609                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          609                       # number of overall misses
system.cpu.icache.overall_misses::total           609                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47922500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47922500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47922500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47922500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32145477                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32145477                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32145477                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32145477                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78690.476190                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78690.476190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78690.476190                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78690.476190                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          609                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          609                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          609                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          609                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     47313500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47313500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     47313500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47313500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77690.476190                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77690.476190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77690.476190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77690.476190                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32144868                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32144868                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          609                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           609                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47922500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47922500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32145477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32145477                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78690.476190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78690.476190                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          609                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          609                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     47313500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47313500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77690.476190                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77690.476190                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 514064849500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.980931                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32145477                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               609                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          52784.034483                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.980931                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.495099                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.495099                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          609                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          609                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.594727                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1028655873                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1028655873                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 514064849500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 514064849500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 514064849500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 514064849500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000000                       # Number of Instructions committed
system.cpu.thread0.numOps                   184218810                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   19                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 6619                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6638                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  19                       # number of overall hits
system.l2.overall_hits::.cpu.data                6619                       # number of overall hits
system.l2.overall_hits::total                    6638                       # number of overall hits
system.l2.demand_misses::.cpu.inst                590                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5263312                       # number of demand (read+write) misses
system.l2.demand_misses::total                5263902                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               590                       # number of overall misses
system.l2.overall_misses::.cpu.data           5263312                       # number of overall misses
system.l2.overall_misses::total               5263902                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     46180500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 424225116500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     424271297000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     46180500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 424225116500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    424271297000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              609                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5269931                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5270540                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             609                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5269931                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5270540                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.968801                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998744                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998741                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.968801                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998744                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998741                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78272.033898                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80600.412155                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80600.151181                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78272.033898                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80600.412155                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80600.151181                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5254860                       # number of writebacks
system.l2.writebacks::total                   5254860                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5263306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5263895                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5263306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5263895                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40226500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 371591669000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 371631895500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40226500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 371591669000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 371631895500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.967159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998739                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.967159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998739                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68296.264856                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70600.430414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70600.172591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68296.264856                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70600.430414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70600.172591                       # average overall mshr miss latency
system.l2.replacements                        5255710                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5266275                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5266275                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5266275                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5266275                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              3217                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3217                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5263024                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5263024                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 424200791500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  424200791500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5266241                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5266241                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999389                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80600.200854                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80600.200854                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5263024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5263024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 371570561500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 371570561500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999389                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999389                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70600.202754                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70600.202754                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              590                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46180500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46180500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          609                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            609                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.968801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.968801                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78272.033898                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78272.033898                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          589                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          589                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40226500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40226500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.967159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.967159                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68296.264856                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68296.264856                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3402                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3402                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          288                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             288                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     24325000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24325000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.078049                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.078049                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84461.805556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84461.805556                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     21107500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     21107500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.076423                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.076423                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74849.290780                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74849.290780                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 514064849500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8153.494379                       # Cycle average of tags in use
system.l2.tags.total_refs                    10539315                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5263902                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.002187                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.004407                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         2.601834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8150.888138                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995300                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          930                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7161                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26342570                       # Number of tag accesses
system.l2.tags.data_accesses                 26342570                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 514064849500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5254860.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5263305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000593352500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328384                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328384                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15575667                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4936089                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5263894                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5254860                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5263894                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5254860                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5263894                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5254860                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5262915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 326188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 330782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328384                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.029651                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.005250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.246655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        328379    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328384                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001915                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.079137                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           328154     99.93%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              224      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328384                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               336889216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336311040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    655.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    654.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  514064820000                       # Total gap between requests
system.mem_ctrls.avgGap                      48871.27                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        37696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    336851520                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336309120                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 73329.269715026487                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 655270478.671387910843                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 654215358.873705744743                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          589                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5263305                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5254860                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16117500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 157038667250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 12613087493250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27364.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29836.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2400270.89                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        37696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    336851520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     336889216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        37696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        37696                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336311040                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336311040                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          589                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5263305                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5263894                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5254860                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5254860                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        73329                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    655270479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        655343808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        73329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        73329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    654219094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       654219094                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    654219094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        73329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    655270479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1309562902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5263894                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5254830                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       328922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       329090                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       329059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       329078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       328991                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       329077                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       329081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       329025                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       328902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       328864                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       328904                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       328922                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       329020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       329023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       328993                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       328943                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328542                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328521                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328522                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328494                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328320                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328375                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328449                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328401                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             58356772250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26319470000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       157054784750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11086.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29836.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4834543                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4881356                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.84                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.89                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       802824                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   838.537164                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   726.160296                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   303.253967                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        26614      3.32%      3.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        36646      4.56%      7.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        31394      3.91%     11.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        41763      5.20%     16.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        41532      5.17%     22.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        35270      4.39%     26.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        25374      3.16%     29.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        40902      5.09%     34.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       523329     65.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       802824                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             336889216                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336309120                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              655.343808                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              654.215359                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.23                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 514064849500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2866188780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1523411670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18794786220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13717142100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 40579762080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 122976147960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  93842040960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  294299479770                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   572.494852                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 240153127500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17165720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 256746002000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2865981720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1523305410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18789416940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13713070500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 40579762080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 123045171540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  93783915840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  294300624030                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   572.497078                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 240002578000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17165720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 256896551500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 514064849500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                871                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5254860                       # Transaction distribution
system.membus.trans_dist::CleanEvict              221                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5263023                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5263023                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           871                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15782869                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15782869                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    673200256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               673200256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5263894                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5263894    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5263894                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 514064849500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31561035000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27686182750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              4299                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10521135                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3993                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5266241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5266240                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           609                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3690                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1218                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15809279                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15810497                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        38976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    674317120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              674356096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5255710                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336311040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10526250                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000120                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010957                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10524986     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1264      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10526250                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 514064849500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        10536254000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            913999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7904897994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
