Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Jan 12 00:13:51 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_3_18_10_64_2048_2_16_1/post_synth_power.rpt
| Design           : C_LSTM_stage_3_18_10_64_2048_2_16_1
| Device           : xc7z020clg484-3
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 298.718      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 193.261      |
| Device Static (mW)       | 105.457      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 96.6         |
| Junction Temperature (C) | 28.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+------------+----------+-----------+-----------------+
| On-Chip                 | Power (mW) | Used     | Available | Utilization (%) |
+-------------------------+------------+----------+-----------+-----------------+
| Clocks                  |    85.956  |        3 |       --- |             --- |
| Slice Logic             |    36.548  |    23569 |       --- |             --- |
|   LUT as Logic          |    19.813  |     5545 |     53200 |           10.42 |
|   CARRY4                |     8.510  |     1678 |     13300 |           12.62 |
|   Register              |     5.174  |    14797 |    106400 |           13.91 |
|   LUT as Shift Register |     3.052  |      416 |     17400 |            2.39 |
|   Others                |     0.000  |      579 |       --- |             --- |
| Signals                 |    26.909  |    17298 |       --- |             --- |
| DSPs                    |    43.847  |      102 |       220 |           46.36 |
| Static Power            |   105.457  |          |           |                 |
| Total                   |   298.718  |          |           |                 |
+-------------------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.201 |       0.193 |      0.008 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                          | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------+------------+
| Name                                                      | Power (mW) |
+-----------------------------------------------------------+------------+
| C_LSTM_stage_3_18_10_64_2048_2_16_1                       |   193.261  |
|   multiple_c_matrix_vec_mult_and_sum_18_10_16_1_2_64_inst |   186.737  |
|     c_matrix_vec_mult_core_18_10_16_2_1_inst              |    78.259  |
|       dft_16_top_18_inst                                  |    39.271  |
|       elementwise_add_core_18_18_9_inst_0                 |     2.122  |
|       elementwise_add_core_18_18_9_inst_1                 |     2.122  |
|       elementwise_mult_core_18_1810_9_1_inst_0_imag_imag  |     2.587  |
|       elementwise_mult_core_18_1810_9_1_inst_0_imag_real  |     2.342  |
|       elementwise_mult_core_18_1810_9_1_inst_0_real_imag  |     2.334  |
|       elementwise_mult_core_18_1810_9_1_inst_0_real_real  |     3.001  |
|       elementwise_mult_core_18_1810_9_1_inst_1_imag_imag  |     2.544  |
|       elementwise_mult_core_18_1810_9_1_inst_1_imag_real  |     2.342  |
|       elementwise_mult_core_18_1810_9_1_inst_1_real_imag  |     2.334  |
|       elementwise_mult_core_18_1810_9_1_inst_1_real_real  |     3.001  |
|       elementwise_sub_core_18_18_9_inst_0                 |     2.742  |
|       elementwise_sub_core_18_18_9_inst_1                 |     2.728  |
|     idft_16_top_18_inst_0                                 |    45.530  |
|       codeBlock98050_18_inst                              |    33.609  |
|       codeBlock99168_18_inst                              |    11.920  |
|     idft_16_top_18_inst_1                                 |    45.626  |
|       codeBlock98050_18_inst                              |    33.722  |
|       codeBlock99168_18_inst                              |    11.904  |
|     shift_register_group_18_16_1_inst_imag_0              |     1.800  |
|       shift_register_unit_18_1_inst_1                     |     0.128  |
|       shift_register_unit_18_1_inst_10                    |     0.129  |
|       shift_register_unit_18_1_inst_11                    |     0.129  |
|       shift_register_unit_18_1_inst_12                    |     0.129  |
|       shift_register_unit_18_1_inst_13                    |     0.129  |
|       shift_register_unit_18_1_inst_14                    |     0.129  |
|       shift_register_unit_18_1_inst_15                    |     0.129  |
|       shift_register_unit_18_1_inst_2                     |     0.128  |
|       shift_register_unit_18_1_inst_3                     |     0.128  |
|       shift_register_unit_18_1_inst_4                     |     0.128  |
|       shift_register_unit_18_1_inst_5                     |     0.128  |
|       shift_register_unit_18_1_inst_6                     |     0.128  |
|       shift_register_unit_18_1_inst_7                     |     0.128  |
|       shift_register_unit_18_1_inst_9                     |     0.129  |
|     shift_register_group_18_16_1_inst_imag_1              |     1.800  |
|       shift_register_unit_18_1_inst_1                     |     0.128  |
|       shift_register_unit_18_1_inst_10                    |     0.129  |
|       shift_register_unit_18_1_inst_11                    |     0.129  |
|       shift_register_unit_18_1_inst_12                    |     0.129  |
|       shift_register_unit_18_1_inst_13                    |     0.129  |
|       shift_register_unit_18_1_inst_14                    |     0.129  |
|       shift_register_unit_18_1_inst_15                    |     0.129  |
|       shift_register_unit_18_1_inst_2                     |     0.128  |
|       shift_register_unit_18_1_inst_3                     |     0.128  |
|       shift_register_unit_18_1_inst_4                     |     0.128  |
|       shift_register_unit_18_1_inst_5                     |     0.128  |
|       shift_register_unit_18_1_inst_6                     |     0.128  |
|       shift_register_unit_18_1_inst_7                     |     0.128  |
|       shift_register_unit_18_1_inst_9                     |     0.129  |
|     shift_register_group_18_16_1_inst_real_0              |     2.056  |
|       shift_register_unit_18_1_inst_0                     |     0.128  |
|       shift_register_unit_18_1_inst_1                     |     0.128  |
|       shift_register_unit_18_1_inst_10                    |     0.128  |
|       shift_register_unit_18_1_inst_11                    |     0.128  |
|       shift_register_unit_18_1_inst_12                    |     0.128  |
|       shift_register_unit_18_1_inst_13                    |     0.128  |
|       shift_register_unit_18_1_inst_14                    |     0.128  |
|       shift_register_unit_18_1_inst_15                    |     0.128  |
|       shift_register_unit_18_1_inst_2                     |     0.128  |
|       shift_register_unit_18_1_inst_3                     |     0.128  |
|       shift_register_unit_18_1_inst_4                     |     0.128  |
|       shift_register_unit_18_1_inst_5                     |     0.128  |
|       shift_register_unit_18_1_inst_6                     |     0.128  |
|       shift_register_unit_18_1_inst_7                     |     0.128  |
|       shift_register_unit_18_1_inst_8                     |     0.128  |
|       shift_register_unit_18_1_inst_9                     |     0.128  |
|     shift_register_group_18_16_1_inst_real_1              |     2.056  |
|       shift_register_unit_18_1_inst_0                     |     0.128  |
|       shift_register_unit_18_1_inst_1                     |     0.128  |
|       shift_register_unit_18_1_inst_10                    |     0.128  |
|       shift_register_unit_18_1_inst_11                    |     0.128  |
|       shift_register_unit_18_1_inst_12                    |     0.128  |
|       shift_register_unit_18_1_inst_13                    |     0.128  |
|       shift_register_unit_18_1_inst_14                    |     0.128  |
|       shift_register_unit_18_1_inst_15                    |     0.128  |
|       shift_register_unit_18_1_inst_2                     |     0.128  |
|       shift_register_unit_18_1_inst_3                     |     0.128  |
|       shift_register_unit_18_1_inst_4                     |     0.128  |
|       shift_register_unit_18_1_inst_5                     |     0.128  |
|       shift_register_unit_18_1_inst_6                     |     0.128  |
|       shift_register_unit_18_1_inst_7                     |     0.128  |
|       shift_register_unit_18_1_inst_8                     |     0.128  |
|       shift_register_unit_18_1_inst_9                     |     0.128  |
|     sum_complex_vector_unit_18_18_16_64_inst_0            |     4.052  |
|     sum_complex_vector_unit_18_18_16_64_inst_1            |     4.044  |
|   shift_register_group_18_16_3_mt_holder                  |     6.100  |
|     shift_register_unit_18_3_inst_0                       |     0.381  |
|     shift_register_unit_18_3_inst_1                       |     0.381  |
|     shift_register_unit_18_3_inst_10                      |     0.381  |
|     shift_register_unit_18_3_inst_11                      |     0.381  |
|     shift_register_unit_18_3_inst_12                      |     0.381  |
|     shift_register_unit_18_3_inst_13                      |     0.381  |
|     shift_register_unit_18_3_inst_14                      |     0.381  |
|     shift_register_unit_18_3_inst_15                      |     0.381  |
|     shift_register_unit_18_3_inst_2                       |     0.381  |
|     shift_register_unit_18_3_inst_3                       |     0.381  |
|     shift_register_unit_18_3_inst_4                       |     0.381  |
|     shift_register_unit_18_3_inst_5                       |     0.381  |
|     shift_register_unit_18_3_inst_6                       |     0.381  |
|     shift_register_unit_18_3_inst_7                       |     0.381  |
|     shift_register_unit_18_3_inst_8                       |     0.381  |
|     shift_register_unit_18_3_inst_9                       |     0.381  |
|   shift_register_unit_18_3_valid_holder                   |     0.025  |
+-----------------------------------------------------------+------------+


