{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 06 21:01:04 2023 " "Info: Processing started: Thu Jul 06 21:01:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off project -c revision --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off project -c revision --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "full\$latch " "Warning: Node \"full\$latch\" is a latch" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 83 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "empty\$latch " "Warning: Node \"empty\$latch\" is a latch" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 83 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "almost_full\$latch " "Warning: Node \"almost_full\$latch\" is a latch" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 96 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "almost_empty\$latch " "Warning: Node \"almost_empty\$latch\" is a latch" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 96 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } } { "d:/applications/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/applications/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Equal2~0 " "Info: Detected gated clock \"Equal2~0\" as buffer" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 95 -1 0 } } { "d:/applications/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/applications/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "data_avail\[2\]~reg0 " "Info: Detected ripple clock \"data_avail\[2\]~reg0\" as buffer" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } } { "d:/applications/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/applications/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_avail\[2\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "data_avail\[1\]~reg0 " "Info: Detected ripple clock \"data_avail\[1\]~reg0\" as buffer" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } } { "d:/applications/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/applications/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_avail\[1\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "data_avail\[0\]~reg0 " "Info: Detected ripple clock \"data_avail\[0\]~reg0\" as buffer" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } } { "d:/applications/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/applications/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_avail\[0\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "data_avail\[3\]~reg0 " "Info: Detected ripple clock \"data_avail\[3\]~reg0\" as buffer" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } } { "d:/applications/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/applications/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_avail\[3\]~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 85 -1 0 } } { "d:/applications/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/applications/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register empty\$latch memory dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0 404.04 MHz 2.475 ns Internal " "Info: Clock \"clk\" has Internal fmax of 404.04 MHz between source register \"empty\$latch\" and destination memory \"dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0\" (period= 2.475 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.090 ns + Longest register memory " "Info: + Longest register to memory delay is 1.090 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns empty\$latch 1 REG LCCOMB_X17_Y7_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 4; REG Node = 'empty\$latch'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { empty$latch } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 83 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.053 ns) 0.294 ns ren_con 2 COMB LCCOMB_X17_Y7_N24 5 " "Info: 2: + IC(0.241 ns) + CELL(0.053 ns) = 0.294 ns; Loc. = LCCOMB_X17_Y7_N24; Fanout = 5; COMB Node = 'ren_con'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.294 ns" { empty$latch ren_con } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.453 ns) 1.090 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M512_X16_Y7 8 " "Info: 3: + IC(0.343 ns) + CELL(0.453 ns) = 1.090 ns; Loc. = M512_X16_Y7; Fanout = 8; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { ren_con dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.506 ns ( 46.42 % ) " "Info: Total cell delay = 0.506 ns ( 46.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.584 ns ( 53.58 % ) " "Info: Total interconnect delay = 0.584 ns ( 53.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { empty$latch ren_con dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "1.090 ns" { empty$latch {} ren_con {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.241ns 0.343ns } { 0.000ns 0.053ns 0.453ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.363 ns - Smallest " "Info: - Smallest clock skew is -1.363 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.305 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 29 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk~clkctrl'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.471 ns) 2.305 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M512_X16_Y7 8 " "Info: 3: + IC(0.637 ns) + CELL(0.471 ns) = 2.305 ns; Loc. = M512_X16_Y7; Fanout = 8; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.325 ns ( 57.48 % ) " "Info: Total cell delay = 1.325 ns ( 57.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 42.52 % ) " "Info: Total interconnect delay = 0.980 ns ( 42.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { clk clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { clk {} clk~combout {} clk~clkctrl {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.668 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.192 ns) + CELL(0.712 ns) 2.758 ns data_avail\[3\]~reg0 2 REG LCFF_X17_Y7_N23 8 " "Info: 2: + IC(1.192 ns) + CELL(0.712 ns) = 2.758 ns; Loc. = LCFF_X17_Y7_N23; Fanout = 8; REG Node = 'data_avail\[3\]~reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.904 ns" { clk data_avail[3]~reg0 } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 78 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.346 ns) 3.405 ns Equal0~0 3 COMB LCCOMB_X17_Y7_N10 2 " "Info: 3: + IC(0.301 ns) + CELL(0.346 ns) = 3.405 ns; Loc. = LCCOMB_X17_Y7_N10; Fanout = 2; COMB Node = 'Equal0~0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.647 ns" { data_avail[3]~reg0 Equal0~0 } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 3.668 ns empty\$latch 4 REG LCCOMB_X17_Y7_N0 4 " "Info: 4: + IC(0.210 ns) + CELL(0.053 ns) = 3.668 ns; Loc. = LCCOMB_X17_Y7_N0; Fanout = 4; REG Node = 'empty\$latch'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.263 ns" { Equal0~0 empty$latch } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 83 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.965 ns ( 53.57 % ) " "Info: Total cell delay = 1.965 ns ( 53.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.703 ns ( 46.43 % ) " "Info: Total interconnect delay = 1.703 ns ( 46.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.668 ns" { clk data_avail[3]~reg0 Equal0~0 empty$latch } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "3.668 ns" { clk {} clk~combout {} data_avail[3]~reg0 {} Equal0~0 {} empty$latch {} } { 0.000ns 0.000ns 1.192ns 0.301ns 0.210ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { clk clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { clk {} clk~combout {} clk~clkctrl {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.668 ns" { clk data_avail[3]~reg0 Equal0~0 empty$latch } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "3.668 ns" { clk {} clk~combout {} data_avail[3]~reg0 {} Equal0~0 {} empty$latch {} } { 0.000ns 0.000ns 1.192ns 0.301ns 0.210ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 83 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { empty$latch ren_con dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "1.090 ns" { empty$latch {} ren_con {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.241ns 0.343ns } { 0.000ns 0.053ns 0.453ns } "" } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { clk clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { clk {} clk~combout {} clk~clkctrl {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.668 ns" { clk data_avail[3]~reg0 Equal0~0 empty$latch } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "3.668 ns" { clk {} clk~combout {} data_avail[3]~reg0 {} Equal0~0 {} empty$latch {} } { 0.000ns 0.000ns 1.192ns 0.301ns 0.210ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_we_reg wren clk 4.031 ns memory " "Info: tsu for memory \"dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"wren\", clock pin = \"clk\") is 4.031 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.301 ns + Longest pin memory " "Info: + Longest pin to memory delay is 6.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns wren 1 PIN PIN_V9 11 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_V9; Fanout = 11; PIN Node = 'wren'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wren } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.474 ns) + CELL(0.053 ns) 5.326 ns wen_con 2 COMB LCCOMB_X19_Y7_N30 15 " "Info: 2: + IC(4.474 ns) + CELL(0.053 ns) = 5.326 ns; Loc. = LCCOMB_X19_Y7_N30; Fanout = 15; COMB Node = 'wen_con'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.527 ns" { wren wen_con } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.440 ns) 6.301 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M512_X16_Y7 0 " "Info: 3: + IC(0.535 ns) + CELL(0.440 ns) = 6.301 ns; Loc. = M512_X16_Y7; Fanout = 0; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { wen_con dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.292 ns ( 20.50 % ) " "Info: Total cell delay = 1.292 ns ( 20.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.009 ns ( 79.50 % ) " "Info: Total interconnect delay = 5.009 ns ( 79.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.301 ns" { wren wen_con dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "6.301 ns" { wren {} wren~combout {} wen_con {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 4.474ns 0.535ns } { 0.000ns 0.799ns 0.053ns 0.440ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.292 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to destination memory is 2.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 29 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk~clkctrl'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.458 ns) 2.292 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M512_X16_Y7 0 " "Info: 3: + IC(0.637 ns) + CELL(0.458 ns) = 2.292 ns; Loc. = M512_X16_Y7; Fanout = 0; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 57.24 % ) " "Info: Total cell delay = 1.312 ns ( 57.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 42.76 % ) " "Info: Total interconnect delay = 0.980 ns ( 42.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { clk clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.292 ns" { clk {} clk~combout {} clk~clkctrl {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.301 ns" { wren wen_con dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "6.301 ns" { wren {} wren~combout {} wen_con {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 4.474ns 0.535ns } { 0.000ns 0.799ns 0.053ns 0.440ns } "" } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.292 ns" { clk clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.292 ns" { clk {} clk~combout {} clk~clkctrl {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk rddata\[6\] dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0 8.215 ns memory " "Info: tco from clock \"clk\" to destination pin \"rddata\[6\]\" through memory \"dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0\" is 8.215 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.305 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 29 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk~clkctrl'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.471 ns) 2.305 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M512_X16_Y7 8 " "Info: 3: + IC(0.637 ns) + CELL(0.471 ns) = 2.305 ns; Loc. = M512_X16_Y7; Fanout = 8; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.325 ns ( 57.48 % ) " "Info: Total cell delay = 1.325 ns ( 57.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 42.52 % ) " "Info: Total interconnect delay = 0.980 ns ( 42.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { clk clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { clk {} clk~combout {} clk~clkctrl {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.770 ns + Longest memory pin " "Info: + Longest memory to pin delay is 5.770 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M512_X16_Y7 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X16_Y7; Fanout = 8; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a6 2 MEM M512_X16_Y7 1 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M512_X16_Y7; Fanout = 1; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a6'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a6 } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 213 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.995 ns) + CELL(1.982 ns) 5.770 ns rddata\[6\] 3 PIN PIN_C16 0 " "Info: 3: + IC(1.995 ns) + CELL(1.982 ns) = 5.770 ns; Loc. = PIN_C16; Fanout = 0; PIN Node = 'rddata\[6\]'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.977 ns" { dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a6 rddata[6] } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.775 ns ( 65.42 % ) " "Info: Total cell delay = 3.775 ns ( 65.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.995 ns ( 34.58 % ) " "Info: Total interconnect delay = 1.995 ns ( 34.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.770 ns" { dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a6 rddata[6] } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "5.770 ns" { dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a6 {} rddata[6] {} } { 0.000ns 0.000ns 1.995ns } { 0.000ns 1.793ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { clk clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { clk {} clk~combout {} clk~clkctrl {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.471ns } "" } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.770 ns" { dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a6 rddata[6] } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "5.770 ns" { dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~portb_address_reg0 {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a6 {} rddata[6] {} } { 0.000ns 0.000ns 1.995ns } { 0.000ns 1.793ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_datain_reg7 wrdata\[7\] clk -2.505 ns memory " "Info: th for memory \"dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_datain_reg7\" (data pin = \"wrdata\[7\]\", clock pin = \"clk\") is -2.505 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.293 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to destination memory is 2.293 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'clk'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 29 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 29; COMB Node = 'clk~clkctrl'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.459 ns) 2.293 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_datain_reg7 3 MEM M512_X16_Y7 1 " "Info: 3: + IC(0.637 ns) + CELL(0.459 ns) = 2.293 ns; Loc. = M512_X16_Y7; Fanout = 1; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 57.26 % ) " "Info: Total cell delay = 1.313 ns ( 57.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.980 ns ( 42.74 % ) " "Info: Total interconnect delay = 0.980 ns ( 42.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { clk clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.293 ns" { clk {} clk~combout {} clk~clkctrl {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.001 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 5.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns wrdata\[7\] 1 PIN PIN_V12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V12; Fanout = 1; PIN Node = 'wrdata\[7\]'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrdata[7] } "NODE_NAME" } } { "revision.v" "" { Text "D:/Applications/Quartus/quartus/revision.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.040 ns) + CELL(0.134 ns) 5.001 ns dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_datain_reg7 2 MEM M512_X16_Y7 1 " "Info: 2: + IC(4.040 ns) + CELL(0.134 ns) = 5.001 ns; Loc. = M512_X16_Y7; Fanout = 1; MEM Node = 'dual_port_ram:u_RAM\|altsyncram:ram_rtl_0\|altsyncram_1hf1:auto_generated\|ram_block1a0~porta_datain_reg7'" {  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.174 ns" { wrdata[7] dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_1hf1.tdf" "" { Text "D:/Applications/Quartus/quartus/db/altsyncram_1hf1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.961 ns ( 19.22 % ) " "Info: Total cell delay = 0.961 ns ( 19.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.040 ns ( 80.78 % ) " "Info: Total interconnect delay = 4.040 ns ( 80.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.001 ns" { wrdata[7] dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "5.001 ns" { wrdata[7] {} wrdata[7]~combout {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 4.040ns } { 0.000ns 0.827ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { clk clk~clkctrl dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "2.293 ns" { clk {} clk~combout {} clk~clkctrl {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 0.343ns 0.637ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/applications/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.001 ns" { wrdata[7] dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg7 } "NODE_NAME" } } { "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/applications/quartus/quartus/bin/Technology_Viewer.qrui" "5.001 ns" { wrdata[7] {} wrdata[7]~combout {} dual_port_ram:u_RAM|altsyncram:ram_rtl_0|altsyncram_1hf1:auto_generated|ram_block1a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 4.040ns } { 0.000ns 0.827ns 0.134ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 06 21:01:05 2023 " "Info: Processing ended: Thu Jul 06 21:01:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
