#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5632c1bc4630 .scope module, "ATAN_ROM" "ATAN_ROM" 2 36;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "addr"
    .port_info 1 /OUTPUT 32 "data"
P_0x5632c1bbd580 .param/str "ATANLUT_FILENAME" 0 2 42, "../simdata/atanLUTd.hex";
P_0x5632c1bbd5c0 .param/l "ROMSIZE" 0 2 41, +C4<00000000000000000000000000100000>;
L_0x5632c1bc79e0 .functor BUFZ 32, L_0x5632c1bf1bd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5632c1bbbd60_0 .net *"_s0", 31 0, L_0x5632c1bf1bd0;  1 drivers
v0x5632c1bb9320_0 .net *"_s2", 6 0, L_0x5632c1bf1cd0;  1 drivers
L_0x7fb4b45d5018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5632c1bb9770_0 .net *"_s5", 0 0, L_0x7fb4b45d5018;  1 drivers
o0x7fb4b461e0a8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x5632c1beef80_0 .net "addr", 5 0, o0x7fb4b461e0a8;  0 drivers
v0x5632c1bef060 .array "atanLUT", 31 0, 31 0;
v0x5632c1bef170_0 .net "data", 31 0, L_0x5632c1bc79e0;  1 drivers
L_0x5632c1bf1bd0 .array/port v0x5632c1bef060, L_0x5632c1bf1cd0;
L_0x5632c1bf1cd0 .concat [ 6 1 0 0], o0x7fb4b461e0a8, L_0x7fb4b45d5018;
S_0x5632c1bc6d80 .scope module, "ITERCOUNTER" "ITERCOUNTER" 3 28;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /INPUT 1 "enable"
    .port_info 4 /OUTPUT 6 "count"
o0x7fb4b461e168 .functor BUFZ 1, C4<z>; HiZ drive
v0x5632c1bef2d0_0 .net "clock", 0 0, o0x7fb4b461e168;  0 drivers
v0x5632c1bef3b0_0 .var "count", 5 0;
o0x7fb4b461e1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5632c1bef490_0 .net "enable", 0 0, o0x7fb4b461e1c8;  0 drivers
o0x7fb4b461e1f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5632c1bef530_0 .net "reset", 0 0, o0x7fb4b461e1f8;  0 drivers
o0x7fb4b461e228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5632c1bef5f0_0 .net "start", 0 0, o0x7fb4b461e228;  0 drivers
E_0x5632c1b8e830 .event posedge, v0x5632c1bef2d0_0;
S_0x5632c1bc6f00 .scope module, "MODSCALE" "MODSCALE" 4 29;
 .timescale 0 0;
    .port_info 0 /INPUT 34 "XF"
    .port_info 1 /OUTPUT 32 "MODUL"
P_0x5632c1bca0a0 .param/l "CORDIC_SCALE_FACTOR" 0 4 34, C4<00000000000000000000000000000000100110110111010100>;
v0x5632c1bef7a0_0 .net "MODUL", 31 0, L_0x5632c1c02710;  1 drivers
o0x7fb4b461e378 .functor BUFZ 34, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5632c1bef8a0_0 .net "XF", 33 0, o0x7fb4b461e378;  0 drivers
v0x5632c1bef980_0 .net *"_s1", 0 0, L_0x5632c1bf1e40;  1 drivers
v0x5632c1befa40_0 .net *"_s10", 49 0, L_0x5632c1c025e0;  1 drivers
v0x5632c1befb20_0 .net *"_s12", 31 0, L_0x5632c1c024f0;  1 drivers
v0x5632c1befc50_0 .net *"_s2", 15 0, L_0x5632c1bf1f10;  1 drivers
v0x5632c1befd30_0 .net *"_s4", 49 0, L_0x5632c1bf2240;  1 drivers
L_0x7fb4b45d5060 .functor BUFT 1, C4<00000000000000000000000000000000100110110111010100>, C4<0>, C4<0>, C4<0>;
v0x5632c1befe10_0 .net/2s *"_s6", 49 0, L_0x7fb4b45d5060;  1 drivers
v0x5632c1befef0_0 .net/s *"_s9", 49 0, L_0x5632c1c02380;  1 drivers
L_0x5632c1bf1e40 .part o0x7fb4b461e378, 33, 1;
LS_0x5632c1bf1f10_0_0 .concat [ 1 1 1 1], L_0x5632c1bf1e40, L_0x5632c1bf1e40, L_0x5632c1bf1e40, L_0x5632c1bf1e40;
LS_0x5632c1bf1f10_0_4 .concat [ 1 1 1 1], L_0x5632c1bf1e40, L_0x5632c1bf1e40, L_0x5632c1bf1e40, L_0x5632c1bf1e40;
LS_0x5632c1bf1f10_0_8 .concat [ 1 1 1 1], L_0x5632c1bf1e40, L_0x5632c1bf1e40, L_0x5632c1bf1e40, L_0x5632c1bf1e40;
LS_0x5632c1bf1f10_0_12 .concat [ 1 1 1 1], L_0x5632c1bf1e40, L_0x5632c1bf1e40, L_0x5632c1bf1e40, L_0x5632c1bf1e40;
L_0x5632c1bf1f10 .concat [ 4 4 4 4], LS_0x5632c1bf1f10_0_0, LS_0x5632c1bf1f10_0_4, LS_0x5632c1bf1f10_0_8, LS_0x5632c1bf1f10_0_12;
L_0x5632c1bf2240 .concat [ 34 16 0 0], o0x7fb4b461e378, L_0x5632c1bf1f10;
L_0x5632c1c02380 .arith/mult 50, L_0x5632c1bf2240, L_0x7fb4b45d5060;
L_0x5632c1c024f0 .part L_0x5632c1c02380, 18, 32;
L_0x5632c1c025e0 .extend/s 50, L_0x5632c1c024f0;
L_0x5632c1c02710 .part L_0x5632c1c025e0, 0, 32;
S_0x5632c1bc8530 .scope module, "rec2pol_tb" "rec2pol_tb" 5 27;
 .timescale -9 -12;
v0x5632c1bf0e50_0 .var/real "PI", 0 0;
v0x5632c1bf0f30_0 .var/real "Xr", 0 0;
v0x5632c1bf0ff0_0 .var/real "Yr", 0 0;
o0x7fb4b461e5b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5632c1bf1090_0 .net/s "angle", 31 0, o0x7fb4b461e5b8;  0 drivers
v0x5632c1bf1150_0 .var "clock", 0 0;
v0x5632c1bf11f0_0 .var "enable", 0 0;
v0x5632c1bf12c0_0 .var/real "err_atan", 0 0;
v0x5632c1bf1360_0 .var/real "err_mod", 0 0;
v0x5632c1bf1400_0 .var/real "fracfactor", 0 0;
v0x5632c1bf14a0_0 .var/real "fracfactorangle", 0 0;
o0x7fb4b461e648 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5632c1bf1560_0 .net/s "mod", 31 0, o0x7fb4b461e648;  0 drivers
v0x5632c1bf1650_0 .var/i "printresults", 31 0;
v0x5632c1bf1710_0 .var/real "real_atan", 0 0;
v0x5632c1bf17d0_0 .var/real "real_mod", 0 0;
v0x5632c1bf1890_0 .var "reset", 0 0;
v0x5632c1bf1960_0 .var "start", 0 0;
v0x5632c1bf1a30_0 .var "x0", 31 0;
v0x5632c1bf1b00_0 .var "y0", 31 0;
E_0x5632c1bc3b90 .event negedge, v0x5632c1bf0970_0;
S_0x5632c1bf0050 .scope task, "execcordic" "execcordic" 5 124, 5 124 0, S_0x5632c1bc8530;
 .timescale -9 -12;
v0x5632c1bf0230_0 .var/s "X", 15 0;
v0x5632c1bf0330_0 .var/s "Y", 15 0;
E_0x5632c1bc34c0 .event negedge, v0x5632c1bf0730_0;
TD_rec2pol_tb.execcordic ;
    %load/vec4 v0x5632c1bf0230_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x5632c1bf1a30_0, 0, 32;
    %load/vec4 v0x5632c1bf0330_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x5632c1bf1b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5632c1bf1960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5632c1bf11f0_0, 0, 1;
    %wait E_0x5632c1bc34c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632c1bf1960_0, 0, 1;
    %pushi/vec4 32, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5632c1bc34c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632c1bf11f0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_0.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.3, 5;
    %jmp/1 T_0.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5632c1bc34c0;
    %jmp T_0.2;
T_0.3 ;
    %pop/vec4 1;
    %load/vec4 v0x5632c1bf1650_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x5632c1bf0230_0;
    %cvt/rv/s;
    %store/real v0x5632c1bf0f30_0;
    %load/vec4 v0x5632c1bf0330_0;
    %cvt/rv/s;
    %store/real v0x5632c1bf0ff0_0;
    %load/real v0x5632c1bf0f30_0;
    %load/real v0x5632c1bf0f30_0;
    %mul/wr;
    %load/real v0x5632c1bf0ff0_0;
    %load/real v0x5632c1bf0ff0_0;
    %mul/wr;
    %add/wr;
    %vpi_func/r 5 150 "$sqrt", W<0,r> {0 1 0};
    %store/real v0x5632c1bf17d0_0;
    %vpi_func/r 5 151 "$atan2", v0x5632c1bf0ff0_0, v0x5632c1bf0f30_0 {0 0 0};
    %pushi/vec4 180, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %load/real v0x5632c1bf0e50_0;
    %div/wr;
    %store/real v0x5632c1bf1710_0;
    %load/real v0x5632c1bf17d0_0;
    %load/vec4 v0x5632c1bf1560_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x5632c1bf1400_0;
    %div/wr;
    %sub/wr;
    %pushi/vec4 100, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %load/vec4 v0x5632c1bf1560_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x5632c1bf1400_0;
    %div/wr;
    %div/wr;
    %store/real v0x5632c1bf1360_0;
    %load/real v0x5632c1bf1710_0;
    %load/vec4 v0x5632c1bf1090_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x5632c1bf14a0_0;
    %div/wr;
    %sub/wr;
    %pushi/vec4 100, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %mul/wr;
    %load/vec4 v0x5632c1bf1090_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x5632c1bf14a0_0;
    %div/wr;
    %div/wr;
    %store/real v0x5632c1bf12c0_0;
    %load/vec4 v0x5632c1bf1560_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x5632c1bf1400_0;
    %div/wr;
    %load/vec4 v0x5632c1bf1090_0;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x5632c1bf14a0_0;
    %div/wr;
    %vpi_call 5 155 "$display", "Xi=%d, Yi = %d, Mod=%f  Angle=%f drg Exptd: M=%f, A=%f drg (ERRORs = %f%% %f%%)", v0x5632c1bf0230_0, v0x5632c1bf0330_0, W<1,r>, W<0,r>, v0x5632c1bf17d0_0, v0x5632c1bf1710_0, v0x5632c1bf1360_0, v0x5632c1bf12c0_0 {0 2 0};
T_0.4 ;
    %end;
S_0x5632c1bf0410 .scope module, "uut" "rec2pol" 5 42, 6 37 0, S_0x5632c1bc8530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /INPUT 1 "start"
    .port_info 4 /INPUT 32 "x"
    .port_info 5 /INPUT 32 "y"
    .port_info 6 /OUTPUT 32 "mod"
    .port_info 7 /OUTPUT 32 "angle"
v0x5632c1bf0650_0 .net/s "angle", 31 0, o0x7fb4b461e5b8;  alias, 0 drivers
v0x5632c1bf0730_0 .net "clock", 0 0, v0x5632c1bf1150_0;  1 drivers
v0x5632c1bf07f0_0 .net "enable", 0 0, v0x5632c1bf11f0_0;  1 drivers
v0x5632c1bf0890_0 .net/s "mod", 31 0, o0x7fb4b461e648;  alias, 0 drivers
v0x5632c1bf0970_0 .net "reset", 0 0, v0x5632c1bf1890_0;  1 drivers
v0x5632c1bf0a80_0 .net "start", 0 0, v0x5632c1bf1960_0;  1 drivers
v0x5632c1bf0b40_0 .net/s "x", 31 0, v0x5632c1bf1a30_0;  1 drivers
v0x5632c1bf0c20_0 .net/s "y", 31 0, v0x5632c1bf1b00_0;  1 drivers
    .scope S_0x5632c1bc4630;
T_1 ;
    %vpi_call 2 47 "$readmemh", P_0x5632c1bbd580, v0x5632c1bef060 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5632c1bc6d80;
T_2 ;
    %wait E_0x5632c1b8e830;
    %load/vec4 v0x5632c1bef530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5632c1bef3b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5632c1bef490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5632c1bef5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5632c1bef3b0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x5632c1bef3b0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5632c1bef3b0_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5632c1bc8530;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5632c1bf1650_0, 0, 32;
    %pushi/real 1073741824, 4082; load=65536.0
    %store/real v0x5632c1bf1400_0;
    %pushi/real 1073741824, 4090; load=1.67772e+07
    %store/real v0x5632c1bf14a0_0;
    %pushi/real 1686629713, 4067; load=3.14159
    %pushi/real 296672, 4045; load=3.14159
    %add/wr;
    %store/real v0x5632c1bf0e50_0;
    %end;
    .thread T_3;
    .scope S_0x5632c1bc8530;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632c1bf1150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632c1bf1890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632c1bf11f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632c1bf1960_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5632c1bf1a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5632c1bf1b00_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x5632c1bc8530;
T_5 ;
    %delay 11000, 0;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5632c1bf1150_0;
    %inv;
    %store/vec4 v0x5632c1bf1150_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5632c1bc8530;
T_6 ;
    %delay 101000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5632c1bf1890_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632c1bf1890_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x5632c1bc8530;
T_7 ;
    %delay 10000, 0;
    %wait E_0x5632c1bc3b90;
    %pushi/vec4 10, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5632c1bc34c0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %pushi/vec4 123, 0, 16;
    %store/vec4 v0x5632c1bf0230_0, 0, 16;
    %pushi/vec4 456, 0, 16;
    %store/vec4 v0x5632c1bf0330_0, 0, 16;
    %fork TD_rec2pol_tb.execcordic, S_0x5632c1bf0050;
    %join;
    %vpi_call 5 102 "$stop" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "../src/verilog-IPs/ATAN_ROM.v";
    "../src/verilog-IPs/ITERCOUNTER.v";
    "../src/verilog-IPs/MODSCALE.v";
    "../src/verilog-tb/rec2pol_tb.v";
    "../src/verilog-rtl/rec2pol.v";
