{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662291397122 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662291397133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 04 14:36:37 2022 " "Processing started: Sun Sep 04 14:36:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662291397133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662291397133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exam -c Q2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exam -c Q2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662291397133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662291397383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662291397383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "odd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file odd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 odd-parity " "Found design unit 1: odd-parity" {  } { { "odd.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2013/Synthesis - Quartus/odd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662291405262 ""} { "Info" "ISGN_ENTITY_NAME" "1 odd " "Found entity 1: odd" {  } { { "odd.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2013/Synthesis - Quartus/odd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662291405262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662291405262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countx.vhd 4 2 " "Found 4 design units, including 2 entities, in source file countx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countx-one " "Found design unit 1: countx-one" {  } { { "countx.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2013/Synthesis - Quartus/countx.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662291405262 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 count-one " "Found design unit 2: count-one" {  } { { "countx.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2013/Synthesis - Quartus/countx.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662291405262 ""} { "Info" "ISGN_ENTITY_NAME" "1 countx " "Found entity 1: countx" {  } { { "countx.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2013/Synthesis - Quartus/countx.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662291405262 ""} { "Info" "ISGN_ENTITY_NAME" "2 count " "Found entity 2: count" {  } { { "countx.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2013/Synthesis - Quartus/countx.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662291405262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662291405262 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "countx " "Elaborating entity \"countx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662291405288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:a " "Elaborating entity \"count\" for hierarchy \"count:a\"" {  } { { "countx.vhd" "a" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2013/Synthesis - Quartus/countx.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662291405295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:b " "Elaborating entity \"count\" for hierarchy \"count:b\"" {  } { { "countx.vhd" "b" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2013/Synthesis - Quartus/countx.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662291405300 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count:a\|q\[0\] count:a\|q\[0\]~_emulated count:a\|q\[0\]~1 " "Register \"count:a\|q\[0\]\" is converted into an equivalent circuit using register \"count:a\|q\[0\]~_emulated\" and latch \"count:a\|q\[0\]~1\"" {  } { { "countx.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2013/Synthesis - Quartus/countx.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662291405562 "|countx|count:a|q[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count:a\|q\[3\] count:a\|q\[3\]~_emulated count:a\|q\[0\]~1 " "Register \"count:a\|q\[3\]\" is converted into an equivalent circuit using register \"count:a\|q\[3\]~_emulated\" and latch \"count:a\|q\[0\]~1\"" {  } { { "countx.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2013/Synthesis - Quartus/countx.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662291405562 "|countx|count:a|q[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count:b\|q\[1\] count:b\|q\[1\]~_emulated count:a\|q\[0\]~1 " "Register \"count:b\|q\[1\]\" is converted into an equivalent circuit using register \"count:b\|q\[1\]~_emulated\" and latch \"count:a\|q\[0\]~1\"" {  } { { "countx.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2013/Synthesis - Quartus/countx.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662291405562 "|countx|count:b|q[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count:b\|q\[2\] count:b\|q\[2\]~_emulated count:a\|q\[0\]~1 " "Register \"count:b\|q\[2\]\" is converted into an equivalent circuit using register \"count:b\|q\[2\]~_emulated\" and latch \"count:a\|q\[0\]~1\"" {  } { { "countx.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2013/Synthesis - Quartus/countx.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662291405562 "|countx|count:b|q[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "count:b\|q\[3\] count:b\|q\[3\]~_emulated count:a\|q\[0\]~1 " "Register \"count:b\|q\[3\]\" is converted into an equivalent circuit using register \"count:b\|q\[3\]~_emulated\" and latch \"count:a\|q\[0\]~1\"" {  } { { "countx.vhd" "" { Text "C:/Users/ariel/Desktop/works/HIT/VHDL Lab/Examples of Exams/2013/Synthesis - Quartus/countx.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1662291405562 "|countx|count:b|q[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1662291405562 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662291405623 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662291405902 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662291405902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662291405923 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662291405923 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662291405923 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662291405923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662291405934 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 04 14:36:45 2022 " "Processing ended: Sun Sep 04 14:36:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662291405934 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662291405934 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662291405934 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662291405934 ""}
