Release 8.2.02i Xflow I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  
.... Copying flowfile /opt/Xilinx/xilinx/data/fpga.flw into working directory
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation 

Using Flow File:
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/fpga.flw 
Using Option File(s): 
 /home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 8.2.02i - ngdbuild I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
'/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/system.ngc' ...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ppc405_0_wrapper.ngc"
...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ppc405_1_wrapper.ngc"
...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/jtagppc_0_wrapper.ngc
"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/reset_block_wrapper.n
gc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/plb_wrapper.ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/opb_wrapper.ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/plb2opb_wrapper.ngc".
..
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/rs232_uart_1_wrapper.
ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ethernet_mac_wrapper.
ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/sysace_compactflash_w
rapper.ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ddr_128mb_16mx64_rank
1_row13_col9_cl2_5_wrapper.ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/plb_bram_if_cntlr_1_w
rapper.ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/plb_bram_if_cntlr_1_b
ram_wrapper.ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/opb_intc_0_wrapper.ng
c"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/sysclk_inv_wrapper.ng
c"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/clk90_inv_wrapper.ngc
"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/ddr_clk90_inv_wrapper
.ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/dcm_0_wrapper.ngc"...
Loading design module
"/home/proyecto/Proyecto/XUPV2P-MicheAngelo/implementation/dcm_1_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...
INFO:coreutil - License for component <opb_ethernetlite_v1> allows you to use
   this component, but does not give you access to source code implementing this
   component.
   

The license for this core was generated for jenzetin@gmail.com on
   10/05/2012It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%
   CLKFX: TS_dcm_0_dcm_0_CLKFX_BUF=PERIOD dcm_0_dcm_0_CLKFX_BUF TS_sys_clk_pin/3
HIGH 50%

Processing BMM file ...

Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/collision_sync' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIF
   O/BU10' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIF
   O/BU15' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIF
   O/BU20' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIF
   O/BU25' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIF
   O/BU30' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIF
   O/BU35' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIF
   O/BU130' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/rx/inst_rx_intrfce/V2_DMEM.I_RX_FIF
   O/BU237' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIF
   O/BU10' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIF
   O/BU15' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIF
   O/BU20' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIF
   O/BU25' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIF
   O/BU30' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIF
   O/BU35' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIF
   O/BU130' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ethernet_mac/ethernet_mac/XEMAC_I/EMAC_I/tx/inst_tx_intrfce/V2_DMEM.I_TX_FIF
   O/BU237' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.DATASM_I/W_BURST.READCNTR_I/CARRY_OUT_I
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0to3' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0to3' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0to3' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0to3' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[4].I_FDRSE_BE4to7' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[5].I_FDRSE_BE4to7' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[6].I_FDRSE_BE4to7' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BUS_ADDRES
   S_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_4to7[7].I_FDRSE_BE4to7' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[0].I_ADDR
   _S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[1].I_ADDR
   _S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_S_H_ADDR_REG[2].I_ADDR
   _S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].
   I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].
   I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].
   I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG0' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG1' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/I_CS_SIZE_REG2' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDR
   ESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_STEER_ADDR
   ESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[0].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[1].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[2].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[3].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[4].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[5].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[6].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[7].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[8].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[9].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[10].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[11].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[12].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[13].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[14].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[15].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[16].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[17].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[18].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[19].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[20].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[21].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[22].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[23].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[24].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[25].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[26].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[27].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[28].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[29].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[30].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[31].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[32].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[33].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[34].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[35].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[36].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[37].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[38].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[39].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[40].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[41].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[42].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[43].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[44].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[45].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[46].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[47].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[48].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[49].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[50].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[51].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[52].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[53].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[54].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[55].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[56].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[57].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[58].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[59].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[60].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[61].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[62].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_R
   EGS_GEN[63].RDDATA_LOREG' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[0].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[1].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[2].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[3].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[4].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[5].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[6].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU11' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU16' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU21' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU26' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU31' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU36' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU41' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU46' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU133' has unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.DDR_CTRL_I/WO_ECC_BUS1XDDR.RDDATA_PATH_I/GEN_RD_DATA_BUS1XDDR.FIFO
   _GEN[7].V2_ASYNCH_FIFO_I/BU240' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPP
   ORT/CONTROL_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected output
   pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_128mb_16mx64_rank1_row13_col9_cl2_5/ddr_128mb_16mx64_rank1_row13_col9_cl
   2_5/WO_ECC.PLB_IPIF_I/I_SLAVE_ATTACHMENT/GEN_FAST_MODE_BURSTXFER.I_BURST_SUPP
   ORT/RESPONSE_DBEAT_CNTR_I/I_UP_DWN_COUNTER/I_CARRY_OUT' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/GEN_SL
   OW_MODE_BURSTXFER.I_ADDRESS_COUNTER/GEN_S_H_SIZE_REG[1].I_SIZE_S_H_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[0].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[1].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_S_H_ADDR_REG[2].I_ADDR_S_H_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_CE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG0' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG1' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'plb_bram_if_cntlr_1/plb_bram_if_cntlr_1/I_PLB_IPIF/I_SLAVE_ATTACHMENT/I_DECO
   DER/I_CS_SIZE_REG2' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[0].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[1].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[2].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[3].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[4].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[5].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[6].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[7].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[8].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[9].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[10].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[11].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[12].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[13].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[14].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[15].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[16].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[17].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[18].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[19].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[20].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[21].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[22].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[23].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[24].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[25].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[26].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[30].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_ABUS_REG_GEN[31].OPB_ABUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[0].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[1].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[2].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[3].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[4].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[5].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[6].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[7].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[8].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[9].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[10].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[11].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[12].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[13].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[14].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[15].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[16].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[17].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[18].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[19].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[20].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[21].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[22].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[23].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[24].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[25].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[26].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[27].OPB_DBUS_REG_BIT_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'opb_intc_0/opb_intc_0/OPB_INTFC_I/OPB_DBUS_REG_GEN[28].OPB_DBUS_REG_BIT_I'
   has unconnected output pin

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 254

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#
Release 8.2.02i - Map I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Running related packing...
Writing design file "system_map.ncd"...

Design Summary:
Number of errors:      0
Number of warnings:   16
Logic Utilization:
  Number of Slice Flip Flops:       2,249 out of  27,392    8%
  Number of 4 input LUTs:           2,225 out of  27,392    8%
Logic Distribution:
  Number of occupied Slices:        2,314 out of  13,696   16%
  Number of Slices containing only related logic:   2,314 out of   2,314  100%
  Number of Slices containing unrelated logic:          0 out of   2,314    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number 4 input LUTs:          2,858 out of  27,392   10%
  Number used as logic:             2,225
  Number used as a route-thru:        143
  Number used for Dual Port RAMs:     358
    (Two LUTs used per Dual Port RAM)
  Number used as 16x1 RAMs:             4
  Number used as Shift registers:     128

  Number of bonded IOBs:              164 out of     556   29%
    IOB Flip Flops:                   300
    IOB Dual-Data Rate Flops:          23
  Number of PPC405s:                   2 out of       2  100%
  Number of JTAGPPCs:                  1 out of       1  100%
  Number of Block RAMs:                68 out of     136   50%
  Number of GCLKs:                      8 out of      16   50%
  Number of DCMs:                       2 out of       8   25%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  4,561,801
Additional JTAG gate count for IOBs:  7,872
Peak Memory Usage:  263 MB

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 8.2.02i - par I.34
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment /opt/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7

Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)


Device speed data version:  "PRODUCTION 1.92 2006-08-18".


Device Utilization Summary:

   Number of BUFGMUXs                  8 out of 16     50%
   Number of DCMs                      2 out of 8      25%
   Number of External IOBs           164 out of 556    29%
      Number of LOCed IOBs           164 out of 164   100%

   Number of JTAGPPCs                  1 out of 1     100%
   Number of PPC405s                   2 out of 2     100%
   Number of RAMB16s                  68 out of 136    50%
   Number of SLICEs                 2314 out of 13696  16%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 6 secs 
Finished initial Timing Analysis.  REAL time: 6 secs 


Starting Placer

Phase 1.1
Phase 1.1 (Checksum:9938fd) REAL time: 7 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 7 secs 

Phase 3.31
WARNING:Place:479 - Use of the left PPC405 has been detected. The left processor requires specialdesign considerations
   when operating above 350 MHz in the -7 speed grade part.Please see Xilinx Application Note XAPP755 for details.
Phase 3.31 (Checksum:1c9c37d) REAL time: 7 secs 

Phase 4.2
......
.....................


Phase 4.2 (Checksum:99341b) REAL time: 13 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 13 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 13 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 13 secs 

Phase 8.8
..................................
.........
.........................
.......
........
..
Phase 8.8 (Checksum:1190107) REAL time: 21 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 21 secs 

Phase 10.18
Phase 10.18 (Checksum:5f5e0f6) REAL time: 29 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 29 secs 

Phase 12.27
Phase 12.27 (Checksum:7270df4) REAL time: 30 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 30 secs 

Writing design to file system.ncd


Total REAL time to Placer completion: 33 secs 
Total CPU time to Placer completion: 30 secs 

Starting Router

Phase 1: 22048 unrouted;       REAL time: 39 secs 

Phase 2: 18597 unrouted;       REAL time: 40 secs 

Phase 3: 3331 unrouted;       REAL time: 43 secs 

Phase 4: 3331 unrouted; (800)      REAL time: 44 secs 

Phase 5: 3336 unrouted; (0)      REAL time: 44 secs 

Phase 6: 3336 unrouted; (0)      REAL time: 44 secs 

Phase 7: 0 unrouted; (0)      REAL time: 47 secs 

Phase 8: 0 unrouted; (0)      REAL time: 49 secs 

WARNING:Route:447 - CLK Net:fpga_0_Ethernet_MAC_PHY_tx_clk_pin_BUFGP may have excessive skew because 
   1 NON-CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 50 secs 
Total CPU time to Router completion: 46 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|plb_bram_if_cntlr_1_ |              |      |      |            |             |
|       port_BRAM_Clk |     BUFGMUX6P| No   | 1642 |  0.280     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  202 |  0.147     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
|PHY_tx_clk_pin_BUFGP |              |      |      |            |             |
|                     |     BUFGMUX3P| No   |   20 |  0.091     |  1.256      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Ethernet_MAC_ |              |      |      |            |             |
|PHY_rx_clk_pin_BUFGP |              |      |      |            |             |
|                     |     BUFGMUX0S| No   |   19 |  0.014     |  1.134      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP |     BUFGMUX1S| No   |   62 |  0.136     |  1.241      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX4P| No   |   50 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|          proc_clk_s |     BUFGMUX5S| No   |    1 |  0.000     |  1.132      |
+---------------------+--------------+------+------+------------+-------------+
|jtagppc_0_0_JTGC405T |              |      |      |            |             |
|                  CK |         Local|      |    2 |  1.792     |  4.548      |
+---------------------+--------------+------+------+------------+-------------+
|opb_intc_0/opb_intc_ |              |      |      |            |             |
|0/INTC_CORE_I/MANY_I |              |      |      |            |             |
|NTR_DET_GEN.INTR_DET |              |      |      |            |             |
|    _I/interrupts<2> |         Local|      |    1 |  0.000     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|opb_intc_0/opb_intc_ |              |      |      |            |             |
|0/INTC_CORE_I/MANY_I |              |      |      |            |             |
|NTR_DET_GEN.INTR_DET |              |      |      |            |             |
|    _I/interrupts<1> |         Local|      |    1 |  0.000     |  0.373      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

Timing Score: 0

Number of Timing Constraints that were not applied: 2

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                | Requested  | Actual     | Logic  | Absolute   |Number of
                                            |            |            | Levels | Slack      |errors   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLKFX_BUF = PERIOD TIMEGRP | 3.333ns    | 3.210ns    | 1      | 0.123ns    | 0       
   "dcm_0_dcm_0_CLKFX_BUF"         TS_sys_c |            |            |        |            |         
  lk_pin / 3 HIGH 50%                       |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_B | 2.000ns    | 1.812ns    | 0      | 0.188ns    | 0       
  UFGP" MAXSKEW = 2 ns                      |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | 10.000ns   | 9.686ns    | 0      | 0.314ns    | 0       
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     |            |            |        |            |         
       HIGH 50%                             |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | 10.000ns   | 9.631ns    | 0      | 0.369ns    | 0       
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c |            |            |        |            |         
  lk_pin PHASE 2.5 ns HIGH 50%              |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TSRXIN_Ethernet_MAC = MAXDELAY FROM TIMEG | 6.000ns    | 5.157ns    | 2      | 0.843ns    | 0       
  RP "PADS" TO TIMEGRP         "RXCLK_GRP_E |            |            |        |            |         
  thernet_MAC" 6 ns                         |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_B | 2.000ns    | 0.182ns    | 0      | 1.818ns    | 0       
  UFGP" MAXSKEW = 2 ns                      |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | 10.000ns   | 4.641ns    | 0      | 5.359ns    | 0       
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ |            |            |        |            |         
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TSTXOUT_Ethernet_MAC = MAXDELAY FROM TIME | 10.000ns   | 3.009ns    | 0      | 6.991ns    | 0       
  GRP "TXCLK_GRP_Ethernet_MAC" TO         T |            |            |        |            |         
  IMEGRP "PADS" 10 ns                       |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_rx_clk_pin_B | 40.000ns   | 27.498ns   | 1      | 12.502ns   | 0       
  UFGP" PERIOD = 40 ns HIGH 14 ns           |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  NET "fpga_0_Ethernet_MAC_PHY_tx_clk_pin_B | 40.000ns   | 16.682ns   | 0      | 23.318ns   | 0       
  UFGP" PERIOD = 40 ns HIGH 14 ns           |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | 30.000ns   | 4.491ns    | 1      | 25.509ns   | 0       
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         |            |            |        |            |         
   HIGH 50%                                 |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | N/A        | N/A        | N/A    | N/A        | N/A     
  pin" 10 ns HIGH 50%                       |            |            |        |            |         
------------------------------------------------------------------------------------------------------
  PATH "TS_RST1_path" TIG                   | N/A        | 3.864ns    | 1      | N/A        | N/A     
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | N/A        | N/A        | N/A    | N/A        | N/A     
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           |            |            |        |            |         
------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.


Generating Pad Report.

All signals are completely routed.

Total REAL time to PAR completion: 52 secs 
Total CPU time to PAR completion: 48 secs 

Peak Memory Usage:  299 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 8.2.02i - Trace 
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
/opt/Xilinx.
   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7
--------------------------------------------------------------------------------
Release 8.2.02i Trace 
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.92 2006-08-18)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 77583 paths, 2 nets, and 18816 connections

Design statistics:
   Minimum period:   9.686ns (Maximum frequency: 103.242MHz)
   Maximum path delay from/to any node:   5.157ns
   Maximum net skew:   1.812ns


Analysis completed Fri Oct 19 14:55:20 2012
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 1
Total time: 6 secs 


