{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652335432366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652335432368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 12 08:03:51 2022 " "Processing started: Thu May 12 08:03:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652335432368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335432368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0-nano-test-setup -c de0-nano-test-setup " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0-nano-test-setup -c de0-nano-test-setup" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335432368 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652335433513 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652335433513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_regfile-neorv32_cpu_regfile_rtl " "Found design unit 1: neorv32_cpu_regfile-neorv32_cpu_regfile_rtl" {  } { { "../../rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_regfile.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452958 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_regfile " "Found entity 1: neorv32_cpu_regfile" {  } { { "../../rtl/core/neorv32_cpu_regfile.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_regfile.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335452958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_application_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_application_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_application_image (neorv32) " "Found design unit 1: neorv32_application_image (neorv32)" {  } { { "../../rtl/core/neorv32_application_image.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_application_image.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335452962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_bootloader_image.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_bootloader_image.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bootloader_image (neorv32) " "Found design unit 1: neorv32_bootloader_image (neorv32)" {  } { { "../../rtl/core/neorv32_bootloader_image.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_bootloader_image.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335452962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_boot_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_boot_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_boot_rom-neorv32_boot_rom_rtl " "Found design unit 1: neorv32_boot_rom-neorv32_boot_rom_rtl" {  } { { "../../rtl/core/neorv32_boot_rom.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_boot_rom.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452972 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_boot_rom " "Found entity 1: neorv32_boot_rom" {  } { { "../../rtl/core/neorv32_boot_rom.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_boot_rom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335452972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_busswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_busswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_busswitch-neorv32_busswitch_rtl " "Found design unit 1: neorv32_busswitch-neorv32_busswitch_rtl" {  } { { "../../rtl/core/neorv32_busswitch.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_busswitch.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452972 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_busswitch " "Found entity 1: neorv32_busswitch" {  } { { "../../rtl/core/neorv32_busswitch.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_busswitch.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335452972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_bus_keeper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_bus_keeper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_bus_keeper-neorv32_bus_keeper_rtl " "Found design unit 1: neorv32_bus_keeper-neorv32_bus_keeper_rtl" {  } { { "../../rtl/core/neorv32_bus_keeper.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_bus_keeper.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452980 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_bus_keeper " "Found entity 1: neorv32_bus_keeper" {  } { { "../../rtl/core/neorv32_bus_keeper.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_bus_keeper.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335452980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cfs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cfs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cfs-neorv32_cfs_rtl " "Found design unit 1: neorv32_cfs-neorv32_cfs_rtl" {  } { { "../../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cfs.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452981 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cfs " "Found entity 1: neorv32_cfs" {  } { { "../../rtl/core/neorv32_cfs.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cfs.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335452981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu-neorv32_cpu_rtl " "Found design unit 1: neorv32_cpu-neorv32_cpu_rtl" {  } { { "../../rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452981 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu " "Found entity 1: neorv32_cpu" {  } { { "../../rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu.vhd" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335452981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_alu-neorv32_cpu_cpu_rtl " "Found design unit 1: neorv32_cpu_alu-neorv32_cpu_cpu_rtl" {  } { { "../../rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_alu.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452991 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_alu " "Found entity 1: neorv32_cpu_alu" {  } { { "../../rtl/core/neorv32_cpu_alu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_alu.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335452991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_bus.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_bus.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_bus-neorv32_cpu_bus_rtl " "Found design unit 1: neorv32_cpu_bus-neorv32_cpu_bus_rtl" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_bus.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452995 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_bus " "Found entity 1: neorv32_cpu_bus" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_bus.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335452995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335452995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_control-neorv32_cpu_control_rtl " "Found design unit 1: neorv32_cpu_control-neorv32_cpu_control_rtl" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 139 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453009 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_control " "Found entity 1: neorv32_cpu_control" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl " "Found design unit 1: neorv32_cpu_cp_bitmanip-neorv32_cpu_cp_bitmanip_rtl" {  } { { "../../rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453011 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_bitmanip " "Found entity 1: neorv32_cpu_cp_bitmanip" {  } { { "../../rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl " "Found design unit 1: neorv32_cpu_cp_fpu-neorv32_cpu_cp_fpu_rtl" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453018 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl " "Found design unit 2: neorv32_cpu_cp_fpu_normalizer-neorv32_cpu_cp_fpu_normalizer_rtl" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1234 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453018 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl " "Found design unit 3: neorv32_cpu_cp_fpu_f2i-neorv32_cpu_cp_fpu_f2i_rtl" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1619 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453018 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_fpu " "Found entity 1: neorv32_cpu_cp_fpu" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453018 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_cpu_cp_fpu_normalizer " "Found entity 2: neorv32_cpu_cp_fpu_normalizer" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453018 ""} { "Info" "ISGN_ENTITY_NAME" "3 neorv32_cpu_cp_fpu_f2i " "Found entity 3: neorv32_cpu_cp_fpu_f2i" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl " "Found design unit 1: neorv32_cpu_cp_muldiv-neorv32_cpu_cp_muldiv_rtl" {  } { { "../../rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453029 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_muldiv " "Found entity 1: neorv32_cpu_cp_muldiv" {  } { { "../../rtl/core/neorv32_cpu_cp_muldiv.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_muldiv.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl " "Found design unit 1: neorv32_cpu_cp_shifter-neorv32_cpu_cp_shifter_rtl" {  } { { "../../rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453030 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_cp_shifter " "Found entity 1: neorv32_cpu_cp_shifter" {  } { { "../../rtl/core/neorv32_cpu_cp_shifter.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_shifter.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_decompressor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl " "Found design unit 1: neorv32_cpu_decompressor-neorv32_cpu_decompressor_rtl" {  } { { "../../rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453037 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_cpu_decompressor " "Found entity 1: neorv32_cpu_decompressor" {  } { { "../../rtl/core/neorv32_cpu_decompressor.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_decompressor.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_debug_dm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_debug_dm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dm-neorv32_debug_dm_rtl " "Found design unit 1: neorv32_debug_dm-neorv32_debug_dm_rtl" {  } { { "../../rtl/core/neorv32_debug_dm.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_debug_dm.vhd" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453047 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dm " "Found entity 1: neorv32_debug_dm" {  } { { "../../rtl/core/neorv32_debug_dm.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_debug_dm.vhd" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_debug_dtm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_debug_dtm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_debug_dtm-neorv32_debug_dtm_rtl " "Found design unit 1: neorv32_debug_dtm-neorv32_debug_dtm_rtl" {  } { { "../../rtl/core/neorv32_debug_dtm.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_debug_dtm.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453047 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_debug_dtm " "Found entity 1: neorv32_debug_dtm" {  } { { "../../rtl/core/neorv32_debug_dtm.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_debug_dtm.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_dmem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_dmem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_dmem " "Found entity 1: neorv32_dmem" {  } { { "../../rtl/core/neorv32_dmem.entity.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_dmem.entity.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_fifo-neorv32_fifo_rtl " "Found design unit 1: neorv32_fifo-neorv32_fifo_rtl" {  } { { "../../rtl/core/neorv32_fifo.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_fifo.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453055 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_fifo " "Found entity 1: neorv32_fifo" {  } { { "../../rtl/core/neorv32_fifo.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_gpio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_gpio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gpio-neorv32_gpio_rtl " "Found design unit 1: neorv32_gpio-neorv32_gpio_rtl" {  } { { "../../rtl/core/neorv32_gpio.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_gpio.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453065 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gpio " "Found entity 1: neorv32_gpio" {  } { { "../../rtl/core/neorv32_gpio.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_gpio.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_gptmr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_gptmr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_gptmr-neorv32_gptmr_rtl " "Found design unit 1: neorv32_gptmr-neorv32_gptmr_rtl" {  } { { "../../rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_gptmr.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453065 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_gptmr " "Found entity 1: neorv32_gptmr" {  } { { "../../rtl/core/neorv32_gptmr.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_gptmr.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_icache.vhd 4 2 " "Found 4 design units, including 2 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_icache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_icache-neorv32_icache_rtl " "Found design unit 1: neorv32_icache-neorv32_icache_rtl" {  } { { "../../rtl/core/neorv32_icache.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_icache.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453075 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_icache_memory-neorv32_icache_memory_rtl " "Found design unit 2: neorv32_icache_memory-neorv32_icache_memory_rtl" {  } { { "../../rtl/core/neorv32_icache.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_icache.vhd" 403 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453075 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_icache " "Found entity 1: neorv32_icache" {  } { { "../../rtl/core/neorv32_icache.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_icache.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453075 ""} { "Info" "ISGN_ENTITY_NAME" "2 neorv32_icache_memory " "Found entity 2: neorv32_icache_memory" {  } { { "../../rtl/core/neorv32_icache.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_icache.vhd" 376 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_imem.entity.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_imem.entity.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 neorv32_imem " "Found entity 1: neorv32_imem" {  } { { "../../rtl/core/neorv32_imem.entity.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_imem.entity.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_mtime.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_mtime.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_mtime-neorv32_mtime_rtl " "Found design unit 1: neorv32_mtime-neorv32_mtime_rtl" {  } { { "../../rtl/core/neorv32_mtime.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_mtime.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453083 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_mtime " "Found entity 1: neorv32_mtime" {  } { { "../../rtl/core/neorv32_mtime.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_mtime.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_neoled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_neoled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_neoled-neorv32_neoled_rtl " "Found design unit 1: neorv32_neoled-neorv32_neoled_rtl" {  } { { "../../rtl/core/neorv32_neoled.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_neoled.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453084 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_neoled " "Found entity 1: neorv32_neoled" {  } { { "../../rtl/core/neorv32_neoled.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_neoled.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_package (neorv32) " "Found design unit 1: neorv32_package (neorv32)" {  } { { "../../rtl/core/neorv32_package.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_package.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453103 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neorv32_package-body " "Found design unit 2: neorv32_package-body" {  } { { "../../rtl/core/neorv32_package.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_package.vhd" 2202 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_pwm-neorv32_pwm_rtl " "Found design unit 1: neorv32_pwm-neorv32_pwm_rtl" {  } { { "../../rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_pwm.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453104 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_pwm " "Found entity 1: neorv32_pwm" {  } { { "../../rtl/core/neorv32_pwm.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_pwm.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_slink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_slink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_slink-neorv32_slink_rtl " "Found design unit 1: neorv32_slink-neorv32_slink_rtl" {  } { { "../../rtl/core/neorv32_slink.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_slink.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453112 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_slink " "Found entity 1: neorv32_slink" {  } { { "../../rtl/core/neorv32_slink.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_slink.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_spi-neorv32_spi_rtl " "Found design unit 1: neorv32_spi-neorv32_spi_rtl" {  } { { "../../rtl/core/neorv32_spi.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_spi.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453112 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_spi " "Found entity 1: neorv32_spi" {  } { { "../../rtl/core/neorv32_spi.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_spi.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_sysinfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_sysinfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_sysinfo-neorv32_sysinfo_rtl " "Found design unit 1: neorv32_sysinfo-neorv32_sysinfo_rtl" {  } { { "../../rtl/core/neorv32_sysinfo.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_sysinfo.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453122 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_sysinfo " "Found entity 1: neorv32_sysinfo" {  } { { "../../rtl/core/neorv32_sysinfo.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_sysinfo.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_top-neorv32_top_rtl " "Found design unit 1: neorv32_top-neorv32_top_rtl" {  } { { "../../rtl/core/neorv32_top.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 236 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453131 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_top " "Found entity 1: neorv32_top" {  } { { "../../rtl/core/neorv32_top.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd 6 3 " "Found 6 design units, including 3 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_trng-neorv32_trng_rtl " "Found design unit 1: neorv32_trng-neorv32_trng_rtl" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453140 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 neoTRNG-neoTRNG_rtl " "Found design unit 2: neoTRNG-neoTRNG_rtl" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 249 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453140 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 neoTRNG_cell-neoTRNG_cell_rtl " "Found design unit 3: neoTRNG_cell-neoTRNG_cell_rtl" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 476 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453140 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_trng " "Found entity 1: neorv32_trng" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453140 ""} { "Info" "ISGN_ENTITY_NAME" "2 neoTRNG " "Found entity 2: neoTRNG" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453140 ""} { "Info" "ISGN_ENTITY_NAME" "3 neoTRNG_cell " "Found entity 3: neoTRNG_cell" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 462 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_twi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_twi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_twi-neorv32_twi_rtl " "Found design unit 1: neorv32_twi-neorv32_twi_rtl" {  } { { "../../rtl/core/neorv32_twi.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_twi.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453140 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_twi " "Found entity 1: neorv32_twi" {  } { { "../../rtl/core/neorv32_twi.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_twi.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_uart-neorv32_uart_rtl " "Found design unit 1: neorv32_uart-neorv32_uart_rtl" {  } { { "../../rtl/core/neorv32_uart.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_uart.vhd" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453150 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_uart " "Found entity 1: neorv32_uart" {  } { { "../../rtl/core/neorv32_uart.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_uart.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_wdt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_wdt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wdt-neorv32_wdt_rtl " "Found design unit 1: neorv32_wdt-neorv32_wdt_rtl" {  } { { "../../rtl/core/neorv32_wdt.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_wdt.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453150 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wdt " "Found entity 1: neorv32_wdt" {  } { { "../../rtl/core/neorv32_wdt.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_wdt.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_wishbone.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_wishbone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_wishbone-neorv32_wishbone_rtl " "Found design unit 1: neorv32_wishbone-neorv32_wishbone_rtl" {  } { { "../../rtl/core/neorv32_wishbone.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_wishbone.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453158 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_wishbone " "Found entity 1: neorv32_wishbone" {  } { { "../../rtl/core/neorv32_wishbone.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_wishbone.vhd" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_xirq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/neorv32_xirq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_xirq-neorv32_xirq_rtl " "Found design unit 1: neorv32_xirq-neorv32_xirq_rtl" {  } { { "../../rtl/core/neorv32_xirq.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_xirq.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453158 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_xirq " "Found entity 1: neorv32_xirq" {  } { { "../../rtl/core/neorv32_xirq.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_xirq.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/mem/neorv32_dmem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/mem/neorv32_dmem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_dmem-neorv32_dmem_rtl " "Found design unit 1: neorv32_dmem-neorv32_dmem_rtl" {  } { { "../../rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/mem/neorv32_dmem.default.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/mem/neorv32_imem.default.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/mpolj/documents/diplomska/neorw/neorv32/rtl/core/mem/neorv32_imem.default.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_imem-neorv32_imem_rtl " "Found design unit 1: neorv32_imem-neorv32_imem_rtl" {  } { { "../../rtl/core/mem/neorv32_imem.default.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/mem/neorv32_imem.default.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neorv32_test_setup_bootloader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file neorv32_test_setup_bootloader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 neorv32_test_setup_bootloader-neorv32_test_setup_bootloader_rtl " "Found design unit 1: neorv32_test_setup_bootloader-neorv32_test_setup_bootloader_rtl" {  } { { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453178 ""} { "Info" "ISGN_ENTITY_NAME" "1 neorv32_test_setup_bootloader " "Found entity 1: neorv32_test_setup_bootloader" {  } { { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iomodul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file iomodul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IOmodul-Opis " "Found design unit 1: IOmodul-Opis" {  } { { "IOmodul.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/IOmodul.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453178 ""} { "Info" "ISGN_ENTITY_NAME" "1 IOmodul " "Found entity 1: IOmodul" {  } { { "IOmodul.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/IOmodul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652335453178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453178 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "neorv32_test_setup_bootloader " "Elaborating entity \"neorv32_test_setup_bootloader\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652335453697 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "con_gpio_i\[63..26\] neorv32_test_setup_bootloader.vhd(81) " "Using initial value X (don't care) for net \"con_gpio_i\[63..26\]\" at neorv32_test_setup_bootloader.vhd(81)" {  } { { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 81 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453741 "|neorv32_test_setup_bootloader"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "con_xirq_i\[31..2\] neorv32_test_setup_bootloader.vhd(83) " "Using initial value X (don't care) for net \"con_xirq_i\[31..2\]\" at neorv32_test_setup_bootloader.vhd(83)" {  } { { "neorv32_test_setup_bootloader.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 83 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335453742 "|neorv32_test_setup_bootloader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_top neorv32_top:neorv32_top_inst " "Elaborating entity \"neorv32_top\" for hierarchy \"neorv32_top:neorv32_top_inst\"" {  } { { "neorv32_test_setup_bootloader.vhd" "neorv32_top_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335453822 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dmi neorv32_top.vhd(309) " "Verilog HDL or VHDL warning at neorv32_top.vhd(309): object \"dmi\" assigned a value but never read" {  } { { "../../rtl/core/neorv32_top.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652335453836 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xip_enable neorv32_top.vhd(355) " "Verilog HDL or VHDL warning at neorv32_top.vhd(355): object \"xip_enable\" assigned a value but never read" {  } { { "../../rtl/core/neorv32_top.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 355 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652335453837 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xip_page neorv32_top.vhd(356) " "Verilog HDL or VHDL warning at neorv32_top.vhd(356): object \"xip_page\" assigned a value but never read" {  } { { "../../rtl/core/neorv32_top.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 356 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652335453837 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_mode neorv32_top.vhd(357) " "Verilog HDL or VHDL warning at neorv32_top.vhd(357): object \"debug_mode\" assigned a value but never read" {  } { { "../../rtl/core/neorv32_top.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 357 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1652335453837 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR IO Configuration: GPIO MTIME UART0 UART1 SPI PWM TRNG XIRQ GPTMR \" neorv32_top.vhd(363) " "VHDL Assertion Statement at neorv32_top.vhd(363): assertion is false - report \"NEORV32 PROCESSOR IO Configuration: GPIO MTIME UART0 UART1 SPI PWM TRNG XIRQ GPTMR \" (NOTE)" {  } { { "../../rtl/core/neorv32_top.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 363 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1652335453837 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Indirect boot via bootloader (processor-internal BOOTROM).\" neorv32_top.vhd(387) " "VHDL Assertion Statement at neorv32_top.vhd(387): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Boot configuration: Indirect boot via bootloader (processor-internal BOOTROM).\" (NOTE)" {  } { { "../../rtl/core/neorv32_top.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 387 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1652335453837 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst " "Elaborating entity \"neorv32_cpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "neorv32_cpu_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335453988 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU ISA Configuration (MARCH): RV32IMACBU_Zicsr_Zicntr_Zihpm_Zifencei_Zfinx\" neorv32_cpu.vhd(171) " "VHDL Assertion Statement at neorv32_cpu.vhd(171): assertion is false - report \"NEORV32 CPU ISA Configuration (MARCH): RV32IMACBU_Zicsr_Zicntr_Zihpm_Zifencei_Zfinx\" (NOTE)" {  } { { "../../rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu.vhd" 171 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1652335453989 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU INFO: Seems like this is real hardware.\" neorv32_cpu.vhd(195) " "VHDL Assertion Statement at neorv32_cpu.vhd(195): assertion is false - report \"NEORV32 CPU INFO: Seems like this is real hardware.\" (NOTE)" {  } { { "../../rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu.vhd" 195 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1652335453989 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU CONFIG NOTE: Implementing NO dedicated hardware reset for uncritical registers (default).\" neorv32_cpu.vhd(198) " "VHDL Assertion Statement at neorv32_cpu.vhd(198): assertion is false - report \"NEORV32 CPU CONFIG NOTE: Implementing NO dedicated hardware reset for uncritical registers (default).\" (NOTE)" {  } { { "../../rtl/core/neorv32_cpu.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu.vhd" 198 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1652335453989 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_control neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst " "Elaborating entity \"neorv32_cpu_control\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\"" {  } { { "../../rtl/core/neorv32_cpu.vhd" "neorv32_cpu_control_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335454068 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(264) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(264): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 264 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335454068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(265) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(265): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 265 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335454068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(267) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(267): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 267 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335454068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(268) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(268): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 268 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335454068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(269) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(269): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 269 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335454068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(298) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(298): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 298 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335454068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(370) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(370): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 370 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335454068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2553) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2553): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 2553 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335454068 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cnt_event neorv32_cpu_control.vhd(369) " "VHDL Signal Declaration warning at neorv32_cpu_control.vhd(369): used implicit default value for signal \"cnt_event\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 369 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652335454085 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "neorv32_cpu_control.vhd(1193) " "Verilog HDL or VHDL warning at neorv32_cpu_control.vhd(1193): conditional expression evaluates to a constant" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 1193 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1652335454167 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "trap_ctrl neorv32_cpu_control.vhd(1517) " "VHDL Process Statement warning at neorv32_cpu_control.vhd(1517): inferring latch(es) for signal or variable \"trap_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 1517 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652335454249 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "csr neorv32_cpu_control.vhd(1782) " "VHDL Process Statement warning at neorv32_cpu_control.vhd(1782): inferring latch(es) for signal or variable \"csr\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 1782 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652335454399 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2125) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2125): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 2125 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335454416 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_control.vhd(2516) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_control.vhd(2516): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 2516 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335454655 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "neorv32_cpu_control.vhd(2585) " "VHDL warning at neorv32_cpu_control.vhd(2585): ignored assignment of value to null range" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 2585 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1652335454693 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trap_ctrl.irq_buf\[19\] neorv32_cpu_control.vhd(1517) " "Inferred latch for \"trap_ctrl.irq_buf\[19\]\" at neorv32_cpu_control.vhd(1517)" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 1517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335454742 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trap_ctrl.irq_buf\[20\] neorv32_cpu_control.vhd(1517) " "Inferred latch for \"trap_ctrl.irq_buf\[20\]\" at neorv32_cpu_control.vhd(1517)" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 1517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335454758 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trap_ctrl.exc_buf\[10\] neorv32_cpu_control.vhd(1517) " "Inferred latch for \"trap_ctrl.exc_buf\[10\]\" at neorv32_cpu_control.vhd(1517)" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 1517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335454758 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trap_ctrl.exc_buf\[11\] neorv32_cpu_control.vhd(1517) " "Inferred latch for \"trap_ctrl.exc_buf\[11\]\" at neorv32_cpu_control.vhd(1517)" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 1517 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335454758 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_control:neorv32_cpu_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_fifo:\\prefetch_buffer:0:prefetch_buffer_inst\"" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "\\prefetch_buffer:0:prefetch_buffer_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335455231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_decompressor neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst " "Elaborating entity \"neorv32_cpu_decompressor\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_control:neorv32_cpu_control_inst\|neorv32_cpu_decompressor:\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst\"" {  } { { "../../rtl/core/neorv32_cpu_control.vhd" "\\neorv32_cpu_decompressor_inst_true:neorv32_cpu_decompressor_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_control.vhd" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335455267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_regfile neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst " "Elaborating entity \"neorv32_cpu_regfile\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_regfile:neorv32_cpu_regfile_inst\"" {  } { { "../../rtl/core/neorv32_cpu.vhd" "neorv32_cpu_regfile_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335455315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_alu neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst " "Elaborating entity \"neorv32_cpu_alu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\"" {  } { { "../../rtl/core/neorv32_cpu.vhd" "neorv32_cpu_alu_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335455360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_shifter neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst " "Elaborating entity \"neorv32_cpu_cp_shifter\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_shifter:neorv32_cpu_cp_shifter_inst\"" {  } { { "../../rtl/core/neorv32_cpu_alu.vhd" "neorv32_cpu_cp_shifter_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_alu.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335455436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_muldiv neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst " "Elaborating entity \"neorv32_cpu_cp_muldiv\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_muldiv:\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst\"" {  } { { "../../rtl/core/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_muldiv_inst_true:neorv32_cpu_cp_muldiv_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_alu.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335455473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_bitmanip neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_bitmanip:\\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst " "Elaborating entity \"neorv32_cpu_cp_bitmanip\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_bitmanip:\\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst\"" {  } { { "../../rtl/core/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_alu.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335455557 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 CPU: Implementing bit-manipulation (B) sub-extensions Zba Zbb Zbc Zbs \" neorv32_cpu_cp_bitmanip.vhd(172) " "VHDL Assertion Statement at neorv32_cpu_cp_bitmanip.vhd(172): assertion is false - report \"NEORV32 CPU: Implementing bit-manipulation (B) sub-extensions Zba Zbb Zbc Zbs \" (NOTE)" {  } { { "../../rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 172 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1652335455561 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "neorv32_cpu_cp_bitmanip.vhd(434) " "Verilog HDL or VHDL warning at neorv32_cpu_cp_bitmanip.vhd(434): conditional expression evaluates to a constant" {  } { { "../../rtl/core/neorv32_cpu_cp_bitmanip.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_bitmanip.vhd" 434 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1652335455568 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_alu:neorv32_cpu_alu_inst|neorv32_cpu_cp_bitmanip:\neorv32_cpu_cp_bitmanip_inst_true:neorv32_cpu_cp_bitmanip_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_fpu neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst " "Elaborating entity \"neorv32_cpu_cp_fpu\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\"" {  } { { "../../rtl/core/neorv32_cpu_alu.vhd" "\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_alu.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335455685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_fpu_f2i neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst " "Elaborating entity \"neorv32_cpu_cp_fpu_f2i\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_f2i:neorv32_cpu_cp_fpu_f2i_inst\"" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "neorv32_cpu_cp_fpu_f2i_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335455843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_cp_fpu_normalizer neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst " "Elaborating entity \"neorv32_cpu_cp_fpu_normalizer\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_alu:neorv32_cpu_alu_inst\|neorv32_cpu_cp_fpu:\\neorv32_cpu_cp_fpu_inst_true:neorv32_cpu_cp_fpu_inst\|neorv32_cpu_cp_fpu_normalizer:neorv32_cpu_cp_fpu_normalizer_inst\"" {  } { { "../../rtl/core/neorv32_cpu_cp_fpu.vhd" "neorv32_cpu_cp_fpu_normalizer_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_cp_fpu.vhd" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335455923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_cpu_bus neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_bus:neorv32_cpu_bus_inst " "Elaborating entity \"neorv32_cpu_bus\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_cpu:neorv32_cpu_inst\|neorv32_cpu_bus:neorv32_cpu_bus_inst\"" {  } { { "../../rtl/core/neorv32_cpu.vhd" "neorv32_cpu_bus_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335455985 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(130) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(130): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_bus.vhd" 130 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335455985 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(131) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(131): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_bus.vhd" 131 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335455985 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(132) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(132): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_bus.vhd" 132 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335455985 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(133) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(133): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_bus.vhd" 133 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335455985 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(134) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(134): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_bus.vhd" 134 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335455985 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(368) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(368): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_bus.vhd" 368 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335455994 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_cpu_bus.vhd(387) " "VHDL Subtype or Type Declaration warning at neorv32_cpu_bus.vhd(387): subtype or type has null range" {  } { { "../../rtl/core/neorv32_cpu_bus.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_cpu_bus.vhd" 387 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335455994 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_cpu:neorv32_cpu_inst|neorv32_cpu_bus:neorv32_cpu_bus_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_busswitch neorv32_top:neorv32_top_inst\|neorv32_busswitch:neorv32_busswitch_inst " "Elaborating entity \"neorv32_busswitch\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_busswitch:neorv32_busswitch_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "neorv32_busswitch_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335456041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_bus_keeper neorv32_top:neorv32_top_inst\|neorv32_bus_keeper:neorv32_bus_keeper_inst " "Elaborating entity \"neorv32_bus_keeper\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_bus_keeper:neorv32_bus_keeper_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "neorv32_bus_keeper_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335456070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_imem neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst " "Elaborating entity \"neorv32_imem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_imem:\\neorv32_int_imem_inst_true:neorv32_int_imem_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_int_imem_inst_true:neorv32_int_imem_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335456091 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic IMEM.\" neorv32_imem.default.vhd(89) " "VHDL Assertion Statement at neorv32_imem.default.vhd(89): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic IMEM.\" (NOTE)" {  } { { "../../rtl/core/mem/neorv32_imem.default.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/mem/neorv32_imem.default.vhd" 89 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1652335456315 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (32768 bytes).\" neorv32_imem.default.vhd(93) " "VHDL Assertion Statement at neorv32_imem.default.vhd(93): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal IMEM as blank RAM (32768 bytes).\" (NOTE)" {  } { { "../../rtl/core/mem/neorv32_imem.default.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/mem/neorv32_imem.default.vhd" 93 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1652335456315 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_imem:\neorv32_int_imem_inst_true:neorv32_int_imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_dmem neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst " "Elaborating entity \"neorv32_dmem\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_dmem:\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335456380 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic DMEM.\" neorv32_dmem.default.vhd(72) " "VHDL Assertion Statement at neorv32_dmem.default.vhd(72): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Using DEFAULT platform-agnostic DMEM.\" (NOTE)" {  } { { "../../rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/mem/neorv32_dmem.default.vhd" 72 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1652335456452 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal DMEM (RAM, 16384 bytes).\" neorv32_dmem.default.vhd(73) " "VHDL Assertion Statement at neorv32_dmem.default.vhd(73): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing processor-internal DMEM (RAM, 16384 bytes).\" (NOTE)" {  } { { "../../rtl/core/mem/neorv32_dmem.default.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/mem/neorv32_dmem.default.vhd" 73 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1652335456453 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_dmem:\neorv32_int_dmem_inst_true:neorv32_int_dmem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_boot_rom neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst " "Elaborating entity \"neorv32_boot_rom\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_boot_rom:\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335456480 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes).\" neorv32_boot_rom.vhd(81) " "VHDL Assertion Statement at neorv32_boot_rom.vhd(81): assertion is false - report \"NEORV32 PROCESSOR CONFIG NOTE: Implementing internal bootloader ROM (4096 bytes).\" (NOTE)" {  } { { "../../rtl/core/neorv32_boot_rom.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_boot_rom.vhd" 81 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1652335456512 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_boot_rom:\neorv32_boot_rom_inst_true:neorv32_boot_rom_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gpio neorv32_top:neorv32_top_inst\|neorv32_gpio:\\neorv32_gpio_inst_true:neorv32_gpio_inst " "Elaborating entity \"neorv32_gpio\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gpio:\\neorv32_gpio_inst_true:neorv32_gpio_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_gpio_inst_true:neorv32_gpio_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 1003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335456605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_mtime neorv32_top:neorv32_top_inst\|neorv32_mtime:\\neorv32_mtime_inst_true:neorv32_mtime_inst " "Elaborating entity \"neorv32_mtime\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_mtime:\\neorv32_mtime_inst_true:neorv32_mtime_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_mtime_inst_true:neorv32_mtime_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 1072 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335456647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_uart neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst " "Elaborating entity \"neorv32_uart\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_uart0_inst_true:neorv32_uart0_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335456693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:tx_engine_fifo_inst\"" {  } { { "../../rtl/core/neorv32_uart.vhd" "tx_engine_fifo_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_uart.vhd" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335456759 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_fifo.vhd(127) " "VHDL Subtype or Type Declaration warning at neorv32_fifo.vhd(127): subtype or type has null range" {  } { { "../../rtl/core/neorv32_fifo.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_fifo.vhd" 127 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335456760 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_fifo.vhd(169) " "VHDL Subtype or Type Declaration warning at neorv32_fifo.vhd(169): subtype or type has null range" {  } { { "../../rtl/core/neorv32_fifo.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_fifo.vhd" 169 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335456764 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:tx_engine_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_fifo neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:rx_engine_fifo_inst " "Elaborating entity \"neorv32_fifo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart0_inst_true:neorv32_uart0_inst\|neorv32_fifo:rx_engine_fifo_inst\"" {  } { { "../../rtl/core/neorv32_uart.vhd" "rx_engine_fifo_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_uart.vhd" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335456781 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_fifo.vhd(127) " "VHDL Subtype or Type Declaration warning at neorv32_fifo.vhd(127): subtype or type has null range" {  } { { "../../rtl/core/neorv32_fifo.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_fifo.vhd" 127 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335456785 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "neorv32_fifo.vhd(169) " "VHDL Subtype or Type Declaration warning at neorv32_fifo.vhd(169): subtype or type has null range" {  } { { "../../rtl/core/neorv32_fifo.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_fifo.vhd" 169 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1652335456785 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_uart:\neorv32_uart0_inst_true:neorv32_uart0_inst|neorv32_fifo:rx_engine_fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_uart neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart1_inst_true:neorv32_uart1_inst " "Elaborating entity \"neorv32_uart\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_uart:\\neorv32_uart1_inst_true:neorv32_uart1_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_uart1_inst_true:neorv32_uart1_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335456802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_spi neorv32_top:neorv32_top_inst\|neorv32_spi:\\neorv32_spi_inst_true:neorv32_spi_inst " "Elaborating entity \"neorv32_spi\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_spi:\\neorv32_spi_inst_true:neorv32_spi_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_spi_inst_true:neorv32_spi_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335456872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_pwm neorv32_top:neorv32_top_inst\|neorv32_pwm:\\neorv32_pwm_inst_true:neorv32_pwm_inst " "Elaborating entity \"neorv32_pwm\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_pwm:\\neorv32_pwm_inst_true:neorv32_pwm_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_pwm_inst_true:neorv32_pwm_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 1294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335456916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_trng neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst " "Elaborating entity \"neorv32_trng\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_trng_inst_true:neorv32_trng_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335456973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neoTRNG neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\|neoTRNG:neoTRNG_inst " "Elaborating entity \"neoTRNG\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\|neoTRNG:neoTRNG_inst\"" {  } { { "../../rtl/core/neorv32_trng.vhd" "neoTRNG_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335456990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neoTRNG_cell neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\|neoTRNG:neoTRNG_inst\|neoTRNG_cell:\\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i " "Elaborating entity \"neoTRNG_cell\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\|neoTRNG:neoTRNG_inst\|neoTRNG_cell:\\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i\"" {  } { { "../../rtl/core/neorv32_trng.vhd" "\\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335457007 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inv_chain_s neorv32_trng.vhd(495) " "VHDL Process Statement warning at neorv32_trng.vhd(495): inferring latch(es) for signal or variable \"inv_chain_s\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652335457008 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inv_chain_l neorv32_trng.vhd(511) " "VHDL Process Statement warning at neorv32_trng.vhd(511): inferring latch(es) for signal or variable \"inv_chain_l\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652335457008 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[0\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[0\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457010 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[1\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[1\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457010 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[2\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[2\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457010 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[3\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[3\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457010 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[4\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[4\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457010 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[0\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[0\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457010 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[1\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[1\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457010 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[2\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[2\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457010 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:0:neoTRNG_cell_inst_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neoTRNG_cell neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\|neoTRNG:neoTRNG_inst\|neoTRNG_cell:\\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i " "Elaborating entity \"neoTRNG_cell\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\|neoTRNG:neoTRNG_inst\|neoTRNG_cell:\\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i\"" {  } { { "../../rtl/core/neorv32_trng.vhd" "\\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335457023 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inv_chain_s neorv32_trng.vhd(495) " "VHDL Process Statement warning at neorv32_trng.vhd(495): inferring latch(es) for signal or variable \"inv_chain_s\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652335457023 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inv_chain_l neorv32_trng.vhd(511) " "VHDL Process Statement warning at neorv32_trng.vhd(511): inferring latch(es) for signal or variable \"inv_chain_l\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652335457023 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[0\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[0\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457023 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[1\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[1\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457023 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[2\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[2\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457023 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[3\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[3\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457023 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[4\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[4\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457023 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[5\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[5\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457023 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[6\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[6\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457023 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[0\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[0\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457023 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[1\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[1\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457023 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[2\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[2\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457023 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[3\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[3\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457028 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[4\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[4\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457028 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:1:neoTRNG_cell_inst_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neoTRNG_cell neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\|neoTRNG:neoTRNG_inst\|neoTRNG_cell:\\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i " "Elaborating entity \"neoTRNG_cell\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_trng:\\neorv32_trng_inst_true:neorv32_trng_inst\|neoTRNG:neoTRNG_inst\|neoTRNG_cell:\\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i\"" {  } { { "../../rtl/core/neorv32_trng.vhd" "\\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335457043 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inv_chain_s neorv32_trng.vhd(495) " "VHDL Process Statement warning at neorv32_trng.vhd(495): inferring latch(es) for signal or variable \"inv_chain_s\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652335457045 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inv_chain_l neorv32_trng.vhd(511) " "VHDL Process Statement warning at neorv32_trng.vhd(511): inferring latch(es) for signal or variable \"inv_chain_l\", which holds its previous value in one or more paths through the process" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1652335457046 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[0\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[0\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457046 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[1\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[1\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457048 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[2\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[2\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457048 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[3\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[3\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457048 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[4\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[4\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457048 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[5\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[5\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457049 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[6\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[6\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457049 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[7\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[7\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457049 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_l\[8\] neorv32_trng.vhd(511) " "Inferred latch for \"inv_chain_l\[8\]\" at neorv32_trng.vhd(511)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 511 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457049 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[0\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[0\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457049 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[1\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[1\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457049 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[2\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[2\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457049 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[3\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[3\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457049 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[4\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[4\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457049 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[5\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[5\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457050 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inv_chain_s\[6\] neorv32_trng.vhd(495) " "Inferred latch for \"inv_chain_s\[6\]\" at neorv32_trng.vhd(495)" {  } { { "../../rtl/core/neorv32_trng.vhd" "" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_trng.vhd" 495 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457050 "|neorv32_test_setup_bootloader|neorv32_top:neorv32_top_inst|neorv32_trng:\neorv32_trng_inst_true:neorv32_trng_inst|neoTRNG:neoTRNG_inst|neoTRNG_cell:\neoTRNG_cell_inst:2:neoTRNG_cell_inst_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_xirq neorv32_top:neorv32_top_inst\|neorv32_xirq:\\neorv32_xirq_inst_true:neorv32_slink_inst " "Elaborating entity \"neorv32_xirq\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_xirq:\\neorv32_xirq_inst_true:neorv32_slink_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_xirq_inst_true:neorv32_slink_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335457067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_gptmr neorv32_top:neorv32_top_inst\|neorv32_gptmr:\\neorv32_gptmr_inst_true:neorv32_gptmr_inst " "Elaborating entity \"neorv32_gptmr\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_gptmr:\\neorv32_gptmr_inst_true:neorv32_gptmr_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "\\neorv32_gptmr_inst_true:neorv32_gptmr_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335457095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neorv32_sysinfo neorv32_top:neorv32_top_inst\|neorv32_sysinfo:neorv32_sysinfo_inst " "Elaborating entity \"neorv32_sysinfo\" for hierarchy \"neorv32_top:neorv32_top_inst\|neorv32_sysinfo:neorv32_sysinfo_inst\"" {  } { { "../../rtl/core/neorv32_top.vhd" "neorv32_sysinfo_inst" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/rtl/core/neorv32_top.vhd" 1503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335457136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IOmodul IOmodul:u " "Elaborating entity \"IOmodul\" for hierarchy \"IOmodul:u\"" {  } { { "neorv32_test_setup_bootloader.vhd" "u" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/neorv32_test_setup_bootloader.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652335457170 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u0 vio " "Node instance \"u0\" instantiates undefined entity \"vio\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "IOmodul.vhd" "u0" { Text "C:/Users/mpolj/Documents/diplomska/neorw/neorv32/setups/test_full_gpio_lesd/IOmodul.vhd" 176 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1652335457227 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 40 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652335457591 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 12 08:04:17 2022 " "Processing ended: Thu May 12 08:04:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652335457591 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652335457591 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652335457591 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335457591 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 40 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 40 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652335458507 ""}
