{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 14489, "design__instance__area": 133991, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 182, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 5, "power__internal__total": 0.015102450735867023, "power__switching__total": 0.006599967367947102, "power__leakage__total": 1.749858569155549e-07, "power__total": 0.021702593192458153, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.0495097310495749, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.0495097310495749, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.34395531840697646, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.077724717750768, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 20, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 182, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 5, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.07463030404901679, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.07463030404901679, "timing__hold__ws__corner:nom_ss_100C_1v60": -0.31971670660324036, "timing__setup__ws__corner:nom_ss_100C_1v60": -2.5635547743532703, "timing__hold__tns__corner:nom_ss_100C_1v60": -2.122865943119498, "timing__setup__tns__corner:nom_ss_100C_1v60": -70.7837790638355, "timing__hold__wns__corner:nom_ss_100C_1v60": -0.31971670660324036, "timing__setup__wns__corner:nom_ss_100C_1v60": -2.5635547743532703, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 7, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 53, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 182, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 5, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.03595396304666967, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.03595396304666967, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.1252140648829897, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.095745636351545, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 58, "design__max_fanout_violation__count": 182, "design__max_cap_violation__count": 5, "clock__skew__worst_hold": 0.0843278803987788, "clock__skew__worst_setup": 0.03084799170086061, "timing__hold__ws": -0.3952172034835691, "timing__setup__ws": -3.0328620473467947, "timing__hold__tns": -2.655797656963058, "timing__setup__tns": -85.22107705181156, "timing__hold__wns": -0.3952172034835691, "timing__setup__wns": -3.0328620473467947, "timing__hold_vio__count": 21, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 159, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 468.445 479.165", "design__core__bbox": "5.52 10.88 462.76 467.84", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 78, "design__die__area": 224462, "design__core__area": 208940, "design__instance__count__stdcell": 14489, "design__instance__area__stdcell": 133991, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.641288, "design__instance__utilization__stdcell": 0.641288, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9283843, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 398663, "design__violations": 0, "design__instance__count__setup_buffer": 2, "design__instance__count__hold_buffer": 2370, "antenna__violating__nets": 34, "antenna__violating__pins": 41, "route__antenna_violation__count": 34, "route__net": 11394, "route__net__special": 2, "route__drc_errors__iter:1": 16979, "route__wirelength__iter:1": 522769, "route__drc_errors__iter:2": 7403, "route__wirelength__iter:2": 517387, "route__drc_errors__iter:3": 6783, "route__wirelength__iter:3": 515563, "route__drc_errors__iter:4": 1359, "route__wirelength__iter:4": 514769, "route__drc_errors__iter:5": 184, "route__wirelength__iter:5": 514732, "route__drc_errors__iter:6": 42, "route__wirelength__iter:6": 514719, "route__drc_errors__iter:7": 10, "route__wirelength__iter:7": 514720, "route__drc_errors__iter:8": 4, "route__wirelength__iter:8": 514729, "route__drc_errors__iter:9": 4, "route__wirelength__iter:9": 514729, "route__drc_errors__iter:10": 0, "route__wirelength__iter:10": 514712, "route__drc_errors": 0, "route__wirelength": 514712, "route__vias": 102875, "route__vias__singlecut": 102875, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1173.65, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 172, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 172, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 172, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 182, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.04271016994295341, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.04271016994295341, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3386138132398318, "timing__setup__ws__corner:min_tt_025C_1v80": 2.36914627954817, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 172, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 10, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 182, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.06625544744820226, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.06625544744820226, "timing__hold__ws__corner:min_ss_100C_1v60": -0.2177824648928041, "timing__setup__ws__corner:min_ss_100C_1v60": -2.0323716618229484, "timing__hold__tns__corner:min_ss_100C_1v60": -1.4155335082526765, "timing__setup__tns__corner:min_ss_100C_1v60": -55.439203241762506, "timing__hold__wns__corner:min_ss_100C_1v60": -0.2177824648928041, "timing__setup__wns__corner:min_ss_100C_1v60": -2.0323716618229484, "timing__hold_vio__count__corner:min_ss_100C_1v60": 7, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 53, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 172, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 182, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.03084799170086061, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.03084799170086061, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.12151957561945728, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.286159104511847, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 172, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 182, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 5, "clock__skew__worst_hold__corner:max_tt_025C_1v80": 0.055985551113059674, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.055985551113059674, "timing__hold__ws__corner:max_tt_025C_1v80": 0.35050463523677006, "timing__setup__ws__corner:max_tt_025C_1v80": 1.8147879268571727, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 172, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 58, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 182, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 5, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.0843278803987788, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.0843278803987788, "timing__hold__ws__corner:max_ss_100C_1v60": -0.3952172034835691, "timing__setup__ws__corner:max_ss_100C_1v60": -3.0328620473467947, "timing__hold__tns__corner:max_ss_100C_1v60": -2.655797656963058, "timing__setup__tns__corner:max_ss_100C_1v60": -85.22107705181156, "timing__hold__wns__corner:max_ss_100C_1v60": -0.3952172034835691, "timing__setup__wns__corner:max_ss_100C_1v60": -3.0328620473467947, "timing__hold_vio__count__corner:max_ss_100C_1v60": 7, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 53, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 172, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 182, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 5, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.040686122289515306, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.040686122289515306, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12998269495322576, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.9163553508698987, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 172, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 172, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79894, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79974, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.0010624, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00103053, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000249093, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00103053, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000256, "ir__drop__worst": 0.00106, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}