[14:16:38.768] <TB1>     INFO: *** Welcome to pxar ***
[14:16:38.768] <TB1>     INFO: *** Today: 2016/05/18
[14:16:38.775] <TB1>     INFO: *** Version: b2a7-dirty
[14:16:38.775] <TB1>     INFO: readRocDacs: /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C15.dat
[14:16:38.776] <TB1>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:16:38.776] <TB1>     INFO: readMaskFile: /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//defaultMaskFile.dat
[14:16:38.776] <TB1>     INFO: readTrimFile: /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters_C15.dat
[14:16:38.853] <TB1>     INFO:         clk: 4
[14:16:38.853] <TB1>     INFO:         ctr: 4
[14:16:38.853] <TB1>     INFO:         sda: 19
[14:16:38.853] <TB1>     INFO:         tin: 9
[14:16:38.853] <TB1>     INFO:         level: 15
[14:16:38.853] <TB1>     INFO:         triggerdelay: 0
[14:16:38.853] <TB1>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:16:38.853] <TB1>     INFO: Log level: DEBUG
[14:16:38.863] <TB1>     INFO: Found DTB DTB_WRECOM
[14:16:38.872] <TB1>    QUIET: Connection to board DTB_WRECOM opened.
[14:16:38.875] <TB1>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    26
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRECOM
MAC address: 40D85511801A
Hostname:    pixelDTB026
Comment:     
------------------------------------------------------
[14:16:38.878] <TB1>     INFO: RPC call hashes of host and DTB match: 398089610
[14:16:40.439] <TB1>     INFO: DUT info: 
[14:16:40.439] <TB1>     INFO: The DUT currently contains the following objects:
[14:16:40.439] <TB1>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:16:40.439] <TB1>     INFO: 	TBM Core alpha (0): 7 registers set
[14:16:40.439] <TB1>     INFO: 	TBM Core beta  (1): 7 registers set
[14:16:40.439] <TB1>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:16:40.439] <TB1>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:40.439] <TB1>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:40.439] <TB1>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:40.439] <TB1>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:40.439] <TB1>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:40.439] <TB1>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:40.439] <TB1>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:40.440] <TB1>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:40.440] <TB1>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:40.440] <TB1>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:40.440] <TB1>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:40.440] <TB1>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:40.440] <TB1>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:40.440] <TB1>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:40.440] <TB1>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:40.440] <TB1>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:16:40.440] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:16:40.441] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:16:40.442] <TB1>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:16:40.444] <TB1>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 29536256
[14:16:40.444] <TB1>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xd11f90
[14:16:40.444] <TB1>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xc88770
[14:16:40.444] <TB1>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f35ddd94010
[14:16:40.444] <TB1>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f35e3fff510
[14:16:40.444] <TB1>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 29601792 fPxarMemory = 0x7f35ddd94010
[14:16:40.446] <TB1>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 376.2mA
[14:16:40.447] <TB1>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 465.5mA
[14:16:40.447] <TB1>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.5 C
[14:16:40.447] <TB1>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:16:40.847] <TB1>     INFO: enter 'restricted' command line mode
[14:16:40.847] <TB1>     INFO: enter test to run
[14:16:40.847] <TB1>     INFO:   test: FPIXTest no parameter change
[14:16:40.847] <TB1>     INFO:   running: fpixtest
[14:16:40.848] <TB1>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:16:40.851] <TB1>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:16:40.851] <TB1>     INFO: ######################################################################
[14:16:40.851] <TB1>     INFO: PixTestFPIXTest::doTest()
[14:16:40.851] <TB1>     INFO: ######################################################################
[14:16:40.854] <TB1>     INFO: ######################################################################
[14:16:40.854] <TB1>     INFO: PixTestPretest::doTest()
[14:16:40.854] <TB1>     INFO: ######################################################################
[14:16:40.857] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:40.857] <TB1>     INFO:    PixTestPretest::programROC() 
[14:16:40.857] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:58.873] <TB1>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:16:58.874] <TB1>     INFO: IA differences per ROC:  18.5 17.7 20.1 16.1 17.7 18.5 19.3 19.3 20.1 20.1 20.1 20.1 17.7 20.1 20.1 20.1
[14:16:58.942] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:58.942] <TB1>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:16:58.942] <TB1>     INFO:    ----------------------------------------------------------------------
[14:16:59.045] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 69.2812 mA
[14:16:59.146] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.1188 mA
[14:16:59.247] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  83 Ia 24.7188 mA
[14:16:59.347] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 23.9188 mA
[14:16:59.449] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.3188 mA
[14:16:59.550] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  88 Ia 24.7188 mA
[14:16:59.650] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  85 Ia 23.9188 mA
[14:16:59.752] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.7188 mA
[14:16:59.853] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  75 Ia 23.9188 mA
[14:16:59.955] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 20.7188 mA
[14:17:00.055] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  98 Ia 24.7188 mA
[14:17:00.156] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  95 Ia 23.9188 mA
[14:17:00.258] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.3188 mA
[14:17:00.359] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  88 Ia 24.7188 mA
[14:17:00.460] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  85 Ia 24.7188 mA
[14:17:00.560] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  82 Ia 23.9188 mA
[14:17:00.662] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.1188 mA
[14:17:00.763] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  83 Ia 24.7188 mA
[14:17:00.863] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  80 Ia 23.9188 mA
[14:17:00.965] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.9188 mA
[14:17:01.066] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.9188 mA
[14:17:01.168] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.7188 mA
[14:17:01.268] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  75 Ia 24.7188 mA
[14:17:01.369] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  72 Ia 23.1188 mA
[14:17:01.470] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  77 Ia 24.7188 mA
[14:17:01.571] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  74 Ia 23.9188 mA
[14:17:01.673] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.7188 mA
[14:17:01.773] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  75 Ia 23.9188 mA
[14:17:01.875] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.7188 mA
[14:17:01.976] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  75 Ia 23.9188 mA
[14:17:02.078] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 24.7188 mA
[14:17:02.178] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  75 Ia 23.9188 mA
[14:17:02.281] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.3188 mA
[14:17:02.382] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  88 Ia 23.9188 mA
[14:17:02.483] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.9188 mA
[14:17:02.585] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.9188 mA
[14:17:02.687] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.7188 mA
[14:17:02.788] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  75 Ia 23.9188 mA
[14:17:02.817] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  80
[14:17:02.817] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  85
[14:17:02.817] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  75
[14:17:02.817] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  95
[14:17:02.817] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  82
[14:17:02.817] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  80
[14:17:02.818] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[14:17:02.818] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  78
[14:17:02.818] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  74
[14:17:02.818] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  75
[14:17:02.818] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  75
[14:17:02.818] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  75
[14:17:02.818] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  88
[14:17:02.819] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  78
[14:17:02.819] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  78
[14:17:02.819] <TB1>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  75
[14:17:04.644] <TB1>     INFO: PixTestPretest::setVana() done, Module Ia 382.7 mA = 23.9187 mA/ROC
[14:17:04.644] <TB1>     INFO: i(loss) [mA/ROC]:     19.3  19.3  19.3  18.5  18.5  18.5  18.5  18.5  18.5  19.3  19.3  18.5  19.3  19.3  19.3  18.5
[14:17:04.682] <TB1>     INFO:    ----------------------------------------------------------------------
[14:17:04.682] <TB1>     INFO:    PixTestPretest::findWorkingPixel()
[14:17:04.682] <TB1>     INFO:    ----------------------------------------------------------------------
[14:17:04.819] <TB1>     INFO: Expecting 231680 events.
[14:17:12.884] <TB1>     INFO: 231680 events read in total (7348ms).
[14:17:13.039] <TB1>     INFO: Test took 8353ms.
[14:17:13.241] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 78 and Delta(CalDel) = 62
[14:17:13.244] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 87 and Delta(CalDel) = 60
[14:17:13.248] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 90 and Delta(CalDel) = 61
[14:17:13.251] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 75 and Delta(CalDel) = 63
[14:17:13.255] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 65 and Delta(CalDel) = 61
[14:17:13.258] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 84 and Delta(CalDel) = 61
[14:17:13.262] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 77 and Delta(CalDel) = 61
[14:17:13.265] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 91 and Delta(CalDel) = 62
[14:17:13.269] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 75 and Delta(CalDel) = 59
[14:17:13.272] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 93 and Delta(CalDel) = 62
[14:17:13.276] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 90 and Delta(CalDel) = 62
[14:17:13.280] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 82 and Delta(CalDel) = 61
[14:17:13.283] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 91 and Delta(CalDel) = 62
[14:17:13.287] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:17:13.290] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 108 and Delta(CalDel) = 58
[14:17:13.294] <TB1>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 83 and Delta(CalDel) = 68
[14:17:13.335] <TB1>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:17:13.373] <TB1>     INFO:    ----------------------------------------------------------------------
[14:17:13.374] <TB1>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:17:13.374] <TB1>     INFO:    ----------------------------------------------------------------------
[14:17:13.509] <TB1>     INFO: Expecting 231680 events.
[14:17:21.581] <TB1>     INFO: 231680 events read in total (7357ms).
[14:17:21.586] <TB1>     INFO: Test took 8209ms.
[14:17:21.608] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30.5
[14:17:21.922] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 30.5
[14:17:21.926] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[14:17:21.929] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[14:17:21.933] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 30.5
[14:17:21.937] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30.5
[14:17:21.940] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[14:17:21.944] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31
[14:17:21.948] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 30
[14:17:21.951] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 156 +/- 31.5
[14:17:21.955] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30.5
[14:17:21.959] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 30
[14:17:21.962] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 30.5
[14:17:21.966] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30
[14:17:21.970] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 29
[14:17:21.973] <TB1>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 34
[14:17:22.011] <TB1>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:17:22.011] <TB1>     INFO: CalDel:      133   144   133   140   144   133   142   140   127   156   134   138   146   131   124   154
[14:17:22.011] <TB1>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:17:22.017] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C0.dat
[14:17:22.017] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C1.dat
[14:17:22.017] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C2.dat
[14:17:22.017] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C3.dat
[14:17:22.017] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C4.dat
[14:17:22.017] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C5.dat
[14:17:22.017] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C6.dat
[14:17:22.017] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C7.dat
[14:17:22.018] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C8.dat
[14:17:22.018] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C9.dat
[14:17:22.018] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C10.dat
[14:17:22.018] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C11.dat
[14:17:22.018] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C12.dat
[14:17:22.018] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C13.dat
[14:17:22.018] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C14.dat
[14:17:22.018] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters_C15.dat
[14:17:22.018] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:17:22.018] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:17:22.019] <TB1>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[14:17:22.019] <TB1>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:17:22.103] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:17:22.103] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:17:22.103] <TB1>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:17:22.103] <TB1>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:17:22.105] <TB1>     INFO: ######################################################################
[14:17:22.105] <TB1>     INFO: PixTestTiming::doTest()
[14:17:22.105] <TB1>     INFO: ######################################################################
[14:17:22.106] <TB1>     INFO:    ----------------------------------------------------------------------
[14:17:22.106] <TB1>     INFO:    PixTestTiming::TBMPhaseScan()
[14:17:22.106] <TB1>     INFO:    ----------------------------------------------------------------------
[14:17:22.106] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:17:23.003] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:17:26.274] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:17:28.547] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:17:30.821] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:17:33.096] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:17:35.369] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:17:37.642] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:17:39.925] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:17:42.198] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:17:44.472] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:17:46.744] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:17:49.018] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:17:51.291] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:17:53.565] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:17:55.838] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:17:58.111] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:17:59.631] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:18:01.151] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:18:02.670] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:18:04.192] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:18:05.713] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:18:07.233] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:18:08.753] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:18:10.273] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:18:11.793] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:18:13.314] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:18:14.838] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:18:16.361] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:18:17.883] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:18:19.405] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:18:20.927] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:18:22.451] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:18:23.971] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:18:25.491] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:18:27.012] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:18:28.532] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:18:30.052] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:18:31.571] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:18:33.092] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:18:34.612] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:18:36.884] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:18:39.158] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:18:41.431] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:18:43.706] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:18:45.978] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:18:48.252] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:18:50.524] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:18:52.799] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:18:55.076] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:18:57.349] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:18:59.622] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:19:01.895] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:19:04.168] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:19:06.441] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:19:08.715] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:19:10.988] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:19:13.263] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:19:15.535] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:19:17.809] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:19:20.088] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:19:22.362] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:19:24.635] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:19:26.909] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:19:29.184] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:19:31.455] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:19:33.729] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:19:35.002] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:19:38.275] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:19:40.549] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:19:42.822] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:19:45.096] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:19:47.369] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:19:49.642] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:19:51.916] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:19:54.188] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:19:56.461] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:19:58.735] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:20:01.007] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:20:03.282] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:20:05.555] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:20:07.074] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:20:08.594] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:20:10.114] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:20:11.634] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:20:13.154] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:20:14.674] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:20:16.193] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:20:17.713] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:20:29.328] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:20:41.767] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:20:54.237] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:21:06.634] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:21:18.278] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:21:30.724] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:21:43.178] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:21:55.608] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:21:57.129] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:21:58.650] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:22:00.173] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:22:01.694] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:22:03.216] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:22:04.738] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:22:06.258] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:22:07.780] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:22:10.053] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:22:12.326] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:22:14.599] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:22:16.872] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:22:19.145] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:22:21.418] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:22:23.691] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:22:25.966] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:22:28.239] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:22:30.512] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:22:32.785] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:22:35.059] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:22:37.332] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:22:39.605] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:22:41.881] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:22:44.155] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:22:46.428] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:22:48.701] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:22:50.974] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:22:53.248] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:22:55.522] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:22:57.795] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:23:00.068] <TB1>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:23:02.726] <TB1>     INFO: TBM Phase Settings: 240
[14:23:02.726] <TB1>     INFO: 400MHz Phase: 4
[14:23:02.726] <TB1>     INFO: 160MHz Phase: 7
[14:23:02.726] <TB1>     INFO: Functional Phase Area: 5
[14:23:02.730] <TB1>     INFO: Test took 340625 ms.
[14:23:02.730] <TB1>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:23:02.730] <TB1>     INFO:    ----------------------------------------------------------------------
[14:23:02.730] <TB1>     INFO:    PixTestTiming::ROCDelayScan()
[14:23:02.730] <TB1>     INFO:    ----------------------------------------------------------------------
[14:23:02.730] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:23:03.871] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:23:06.519] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:23:08.980] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:23:11.003] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:23:14.463] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:23:17.487] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:23:20.135] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:23:21.656] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:23:23.176] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:23:24.696] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:23:26.217] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:23:27.737] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:23:29.257] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:23:30.777] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:23:32.298] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:23:33.819] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:23:35.338] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:23:36.858] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:23:39.132] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:23:41.405] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:23:43.680] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:23:45.954] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:23:48.227] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:23:49.748] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:23:51.267] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:23:52.787] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:23:55.061] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:23:57.335] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:23:59.608] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:24:01.881] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:24:04.154] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:24:05.675] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:24:07.194] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:24:08.714] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:24:10.988] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:24:13.261] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:24:15.535] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:24:17.808] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:24:20.081] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:24:21.602] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:24:23.121] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:24:24.641] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:24:26.915] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:24:29.189] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:24:31.462] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:24:33.737] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:24:36.010] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:24:37.531] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:24:39.051] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:24:40.569] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:24:42.851] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:24:45.126] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:24:47.409] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:24:49.683] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:24:51.957] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:24:53.478] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:24:54.997] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:24:56.517] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:24:58.037] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:24:59.557] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:25:01.078] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:25:02.598] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:25:04.118] <TB1>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:25:06.022] <TB1>     INFO: ROC Delay Settings: 228
[14:25:06.022] <TB1>     INFO: ROC Header-Trailer/Token Delay: 11
[14:25:06.022] <TB1>     INFO: ROC Port 0 Delay: 4
[14:25:06.022] <TB1>     INFO: ROC Port 1 Delay: 4
[14:25:06.022] <TB1>     INFO: Functional ROC Area: 5
[14:25:06.026] <TB1>     INFO: Test took 123296 ms.
[14:25:06.026] <TB1>     INFO: PixTestTiming::ROCDelayScan() done.
[14:25:06.026] <TB1>     INFO:    ----------------------------------------------------------------------
[14:25:06.026] <TB1>     INFO:    PixTestTiming::TimingTest()
[14:25:06.026] <TB1>     INFO:    ----------------------------------------------------------------------
[14:25:07.165] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4788 4788 4788 4788 4789 4789 4789 4789 e062 c000 a101 8000 4789 4788 4789 4789 4789 4789 4789 4788 e062 c000 
[14:25:07.165] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4788 4788 4789 4789 4788 4788 4789 4789 e022 c000 a102 8040 478b 4789 478b 478b 478b 478b 478b 4789 e022 c000 
[14:25:07.165] <TB1>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4788 4789 4788 4789 4788 4789 4788 4789 e022 c000 a103 80b1 4789 478b 4789 4789 4789 4789 4789 4789 e022 c000 
[14:25:07.165] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:25:21.285] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:21.285] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:25:35.394] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:35.394] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:25:49.522] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:49.522] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:26:03.662] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:03.662] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:26:17.625] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:17.625] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:26:31.628] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:31.628] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:26:45.828] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:45.828] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:26:59.832] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:26:59.833] <TB1>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:27:13.856] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:13.856] <TB1>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:27:28.105] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:28.486] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:28.498] <TB1>     INFO: Decoding statistics:
[14:27:28.498] <TB1>     INFO:   General information:
[14:27:28.498] <TB1>     INFO: 	 16bit words read:         240000000
[14:27:28.498] <TB1>     INFO: 	 valid events total:       20000000
[14:27:28.498] <TB1>     INFO: 	 empty events:             20000000
[14:27:28.498] <TB1>     INFO: 	 valid events with pixels: 0
[14:27:28.498] <TB1>     INFO: 	 valid pixel hits:         0
[14:27:28.498] <TB1>     INFO:   Event errors: 	           0
[14:27:28.498] <TB1>     INFO: 	 start marker:             0
[14:27:28.498] <TB1>     INFO: 	 stop marker:              0
[14:27:28.498] <TB1>     INFO: 	 overflow:                 0
[14:27:28.498] <TB1>     INFO: 	 invalid 5bit words:       0
[14:27:28.498] <TB1>     INFO: 	 invalid XOR eye diagram:  0
[14:27:28.498] <TB1>     INFO:   TBM errors: 		           0
[14:27:28.498] <TB1>     INFO: 	 flawed TBM headers:       0
[14:27:28.499] <TB1>     INFO: 	 flawed TBM trailers:      0
[14:27:28.499] <TB1>     INFO: 	 event ID mismatches:      0
[14:27:28.499] <TB1>     INFO:   ROC errors: 		           0
[14:27:28.499] <TB1>     INFO: 	 missing ROC header(s):    0
[14:27:28.499] <TB1>     INFO: 	 misplaced readback start: 0
[14:27:28.499] <TB1>     INFO:   Pixel decoding errors:	   0
[14:27:28.499] <TB1>     INFO: 	 pixel data incomplete:    0
[14:27:28.499] <TB1>     INFO: 	 pixel address:            0
[14:27:28.499] <TB1>     INFO: 	 pulse height fill bit:    0
[14:27:28.499] <TB1>     INFO: 	 buffer corruption:        0
[14:27:28.499] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:28.499] <TB1>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:27:28.499] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:28.499] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:28.499] <TB1>     INFO:    Read back bit status: 1
[14:27:28.499] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:28.499] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:28.499] <TB1>     INFO:    Timings are good!
[14:27:28.499] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:28.499] <TB1>     INFO: Test took 142473 ms.
[14:27:28.499] <TB1>     INFO: PixTestTiming::TimingTest() done.
[14:27:28.499] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:27:28.499] <TB1>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:27:28.499] <TB1>     INFO: PixTestTiming::doTest took 606396 ms.
[14:27:28.499] <TB1>     INFO: PixTestTiming::doTest() done
[14:27:28.499] <TB1>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:27:28.499] <TB1>     INFO: Write out TBMPhaseScan_0_V0
[14:27:28.499] <TB1>     INFO: Write out TBMPhaseScan_1_V0
[14:27:28.500] <TB1>     INFO: Write out CombinedTBMPhaseScan_V0
[14:27:28.500] <TB1>     INFO: Write out ROCDelayScan3_V0
[14:27:28.500] <TB1>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:27:28.500] <TB1>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:27:28.852] <TB1>     INFO: ######################################################################
[14:27:28.852] <TB1>     INFO: PixTestAlive::doTest()
[14:27:28.852] <TB1>     INFO: ######################################################################
[14:27:28.855] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:28.855] <TB1>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:27:28.855] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:28.856] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:27:29.208] <TB1>     INFO: Expecting 41600 events.
[14:27:33.262] <TB1>     INFO: 41600 events read in total (3339ms).
[14:27:33.263] <TB1>     INFO: Test took 4407ms.
[14:27:33.271] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:33.271] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:27:33.271] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:27:33.647] <TB1>     INFO: PixTestAlive::aliveTest() done
[14:27:33.647] <TB1>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:27:33.647] <TB1>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:27:33.650] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:33.650] <TB1>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:27:33.650] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:33.651] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:27:33.994] <TB1>     INFO: Expecting 41600 events.
[14:27:36.964] <TB1>     INFO: 41600 events read in total (2255ms).
[14:27:36.964] <TB1>     INFO: Test took 3313ms.
[14:27:36.964] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:36.964] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:27:36.964] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:27:36.965] <TB1>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:27:37.370] <TB1>     INFO: PixTestAlive::maskTest() done
[14:27:37.370] <TB1>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:27:37.373] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:37.373] <TB1>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:27:37.373] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:37.374] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:27:37.729] <TB1>     INFO: Expecting 41600 events.
[14:27:41.798] <TB1>     INFO: 41600 events read in total (3355ms).
[14:27:41.798] <TB1>     INFO: Test took 4423ms.
[14:27:41.806] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:27:41.806] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:27:41.807] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:27:42.182] <TB1>     INFO: PixTestAlive::addressDecodingTest() done
[14:27:42.182] <TB1>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:27:42.182] <TB1>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:27:42.182] <TB1>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:27:42.190] <TB1>     INFO: ######################################################################
[14:27:42.191] <TB1>     INFO: PixTestTrim::doTest()
[14:27:42.191] <TB1>     INFO: ######################################################################
[14:27:42.193] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:42.193] <TB1>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:27:42.193] <TB1>     INFO:    ----------------------------------------------------------------------
[14:27:42.271] <TB1>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:27:42.271] <TB1>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:27:42.297] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:27:42.297] <TB1>     INFO:     run 1 of 1
[14:27:42.297] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:27:42.644] <TB1>     INFO: Expecting 5025280 events.
[14:28:27.316] <TB1>     INFO: 1380720 events read in total (43957ms).
[14:28:48.987] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:28:48.987] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a13f 8040 470a 4709 470a 470a 470a 470a 470a 4708 e022 c000 
[14:28:48.987] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a139 80c0 4709 4708 4709 4709 4709 4709 4709 4708 e022 c000 
[14:28:48.987] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a13a 8000 4708 4709 4708 4708 4708 4708 4708 4708 e022 c000 
[14:28:48.987] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a13b 8040 4709 4708 4709 4709 4709 4709 4709 4708 e022 c000 
[14:28:48.987] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a13c 80b1 4709 4709 4709 4709 4709 4709 5709 4708 e022 c000 
[14:28:48.987] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a13d 80c0 4708 4708 4708 4708 4708 4708 4708 4708 e022 c000 
[14:28:48.987] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a13e 8000 4708 4709 4708 4708 4708 4708 4708 4709 e022 c000 
[14:28:48.004] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:28:48.004] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a16f 8040 470a 258 246d 4708 470a 470a 258 248f 470a 258 2483 470a 470a 4709 258 2462 e022 c000 
[14:28:48.004] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a169 80c0 4709 258 246c 4708 4709 4709 258 248e 4709 258 2482 4709 4709 258 244e 4708 e022 c000 
[14:28:48.004] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a16a 8000 4709 258 246d 4709 4709 4709 258 248f 4709 4709 258 2480 4709 4708 258 2463 e022 c000 
[14:28:48.004] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a16b 8040 4708 258 246c 4709 258 2467 4708 4708 258 248f 4708 4708 258 246f 4708 258 244d 4708 258 2464 e022 c000 
[14:28:48.004] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a16c 80b1 4708 4708 4708 4708 258 24a0 4708 258 2483 4708 258 2481 4708 4708 1258 2462 e022 c000 
[14:28:48.004] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a16d 80c0 4709 258 246c 4709 4709 4709 258 24a0 4709 258 2483 4709 258 2480 4709 258 244d 4708 e022 c000 
[14:28:48.004] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a16e 8000 4709 4708 4709 4709 258 248f 4709 258 2482 4709 4709 258 244d 4709 e022 c000 
[14:29:11.077] <TB1>     INFO: 2742128 events read in total (87719ms).
[14:29:32.938] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:29:32.938] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1bf 8040 470a 494 246f 4708 470a 494 2487 470a 494 2489 470a 494 2488 470a 470a 4709 494 2462 e022 c000 
[14:29:32.938] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1b9 80c0 4709 494 2480 4708 494 2465 4709 494 2486 4709 494 2488 4709 494 2487 4709 4709 4708 494 2462 e022 c000 
[14:29:32.938] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ba 8000 4709 494 246f 4709 494 2464 4709 4709 494 2487 4709 494 2486 4709 4709 4708 494 2462 e022 c000 
[14:29:32.938] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1bb 8040 4708 494 246f 4709 494 2465 4708 494 2487 4708 494 2489 4708 494 2487 4708 4708 4708 494 2462 e022 c000 
[14:29:32.938] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1bc 80b1 4708 494 2481 4708 4708 494 2486 4708 494 2489 4708 494 2488 4708 494 246f 4708 4708 1494 2461 e022 c000 
[14:29:32.938] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1bd 80c0 4709 494 2480 4709 4709 4709 494 2489 4709 494 2487 4709 4709 4708 494 2461 e022 c000 
[14:29:32.938] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1be 8000 4709 494 246f 4708 494 2464 4709 4709 494 2489 4709 494 2487 4709 4709 4709 494 2462 e022 c000 
[14:29:32.955] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:29:32.955] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ff 8040 470a 4709 470a 470a 470a 470a 470a 4708 e022 c000 
[14:29:32.955] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1f9 80c0 4709 4708 4709 4709 4709 4709 4709 4708 e022 c000 
[14:29:32.955] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fa 8000 4708 4709 4708 4708 4708 4708 4708 4708 e022 c000 
[14:29:32.955] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fb 8040 4709 4708 4709 4709 4709 4709 4709 4708 e022 c000 
[14:29:32.955] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fc 80b1 4709 4709 4709 4709 4709 4709 5709 4708 e022 c000 
[14:29:32.955] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fd 80c0 4708 4708 4708 4708 4708 4708 4708 4708 e022 c000 
[14:29:32.955] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fe 8000 4708 4709 4708 4708 4708 4708 4708 4709 e022 c000 
[14:29:55.074] <TB1>     INFO: 4114520 events read in total (131715ms).
[14:30:09.646] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:30:09.646] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1df 8040 470b 4709 470b 470b 470b 470b 470b 4708 e022 c000 
[14:30:09.646] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d9 80c0 4709 4708 4709 4709 4709 4709 4709 4708 e022 c000 
[14:30:09.646] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1da 8000 4708 4709 4708 4708 4708 4708 4708 4708 e022 c000 
[14:30:09.646] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1db 8040 4709 4708 4709 4709 4709 4709 4709 4708 e022 c000 
[14:30:09.646] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1dc 80b1 4708 4709 4708 4708 4708 4708 5708 4708 e022 c000 
[14:30:09.646] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1dd 80c0 4708 4708 4708 4708 4708 4708 4708 4708 e022 c000 
[14:30:09.646] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1de 8000 4708 4708 4708 4708 4708 4708 4708 4709 e022 c000 
[14:30:09.647] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:30:09.647] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10f 8040 470a 4709 470a 470a 470a 470a 470a 4708 e022 c000 
[14:30:09.647] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a109 80c0 4709 4708 4709 4709 4709 4709 4709 4708 e022 c000 
[14:30:09.647] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10a 8000 4708 4709 4708 4708 4708 4708 4708 4708 e022 c000 
[14:30:09.647] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10b 8040 4709 4708 4709 4709 4709 6cd 2489 4709 4709 4708 e022 c000 
[14:30:09.647] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10c 80b1 4709 4709 4709 4709 4709 4709 5709 4708 e022 c000 
[14:30:09.647] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10d 80c0 4708 4708 6cd 246e 4708 4708 4708 4708 4708 4708 e022 c000 
[14:30:09.647] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10e 8000 4708 4709 4708 4708 4708 6cd 2488 4708 4708 4709 e022 c000 
[14:30:09.656] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:30:09.656] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a17f 8040 470b 4709 6cd 246d 470b 470b 470b 6cd 2488 470b 470b 4709 6cd 2467 e022 c000 
[14:30:09.656] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a179 80c0 4709 6cd 2481 4708 6cd 246e 4709 4709 6cd 24a2 4709 6cd 2487 4709 4709 6cd 2461 4708 6cd 2467 e022 c000 
[14:30:09.656] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a17a 8000 4709 6cd 2480 4709 6cd 246f 4709 4709 4709 6cd 2487 4709 6cd 2482 4709 4708 6cd 2468 e022 c000 
[14:30:09.656] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a17b 8040 4708 4709 6cd 2480 4708 4708 6cd 24a1 4708 6cd 2488 4708 4708 4708 e022 c000 
[14:30:09.656] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a17c 80b1 4708 4708 6cd 246e 5708 4708 6cd 24a0 4708 6cd 2488 4708 4708 6cd 2462 4708 e022 c000 
[14:30:09.656] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a17d 80c0 4709 4708 6cd 246d 4709 4709 6cd 24a1 4709 6cd 2488 4709 6cd 2483 4709 4708 6cd 2468 e022 c000 
[14:30:09.656] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a17e 8000 4708 4709 6cd 246d 4708 4708 6cd 24a1 4708 6cd 2488 4708 4708 4709 6cd 2467 e022 c000 
[14:30:09.679] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:30:09.679] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1af 8040 470a 4708 470a 470a 470a 470a 470a 4708 e022 c000 
[14:30:09.679] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a9 80c0 4709 4708 4709 4709 4709 4709 4709 4708 e022 c000 
[14:30:09.679] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1aa 8000 4708 4709 4708 4708 4708 4708 4708 4708 e022 c000 
[14:30:09.679] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ab 8040 4709 4708 4709 4709 4709 4709 4709 4708 e022 c000 
[14:30:09.679] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ac 80b1 4708 4709 4708 4708 4708 4708 5708 4708 e022 c000 
[14:30:09.679] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ad 80c0 4709 4708 4709 4709 4709 4709 4709 4708 e022 c000 
[14:30:09.679] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ae 8000 4708 4709 4708 4708 4708 4708 4708 4709 e022 c000 
[14:30:09.680] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:30:09.680] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a11f 8040 470a 6cd 206d 4709 6cd 206d 470a 470a 470a 6cd 2087 470a 470a 4709 e022 c000 
[14:30:09.680] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a119 80c0 4709 6cd 206e 4708 6cd 206d 4709 4709 4709 6cd 2086 4709 4709 4708 e022 c000 
[14:30:09.680] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a11a 8000 4709 6cd 206d 4709 6cd 206e 4709 4709 4709 6cd 2088 4709 4709 4708 e022 c000 
[14:30:09.680] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a11b 8040 4708 6cd 206d 4709 6cd 206d 4708 4708 4708 6cd 2087 4708 4708 6cd 2062 4708 e022 c000 
[14:30:09.680] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a11c 80b1 4708 6cd 206d 4708 6cd 206f 4708 6cd 208f 4708 4708 6cd 2085 4708 5708 4708 e022 c000 
[14:30:09.680] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a11d 80c0 4708 6cd 206d 4708 6cd 206d 4708 6cd 20a0 4708 4708 6cd 2087 4708 4708 4708 e022 c000 
[14:30:09.680] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a11e 8000 4709 6cd 206d 4708 6cd 206d 4709 6cd 208f 4709 4709 6cd 2087 4709 4709 4709 e022 c000 
[14:30:09.738] <TB1>  WARNING: Channel 0 ROC 4: Readback start marker after 9 readouts!
[14:30:09.738] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:30:09.738] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a058 8040 4708 4708 6cc 2088 4708 6cc 2089 4708 6cc 2084 4708 6cc 2061 4708 6cc 206c 4708 6cc 206d 4708 6cc 206d e022 c000 
[14:30:09.738] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a052 80c0 4708 4708 6cc 2087 4708 6cc 208a 4708 6cc 2085 4708 6cc 2061 4708 6cc 206c 4708 6cc 206d 4708 e022 c000 
[14:30:09.738] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a053 8000 4708 6cc 208a 4708 6cc 2086 4708 6cc 2089 4708 6cc 2085 4708 6cc 2062 4708 6cc 206c 4708 6cc 206d 4708 6cc 206c e022 c000 
[14:30:09.738] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a054 8040 4708 4708 6cc 2087 4708 6cc 2089 4708 6cc 2085 4708 6cc 2062 4708 6cc 206c 4708 6cc 206d 4708 6cc 206c e022 c000 
[14:30:09.738] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a055 80b1 4708 4708 6cc 2087 4708 6cc 2089 4708 6cc 2084 470a 6cc 2062 4708 6cc 206c 4708 6cc 206d 4708 6cc 206c e022 c000 
[14:30:09.738] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a056 80c0 4709 6cc 208a 4709 6cc 2086 4709 6cc 2089 4709 6cc 2084 4709 6cc 2061 4709 6cc 206b 4709 6cc 206d 4709 6cc 206d e022 c000 
[14:30:09.738] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a057 8000 4709 6cc 2089 4709 6cc 2086 4709 6cc 2089 4709 6cc 2083 4709 6cc 2062 4709 6cc 206d 4709 6cc 206d 4709 6cc 206c e022 c000 
[14:30:09.738] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:30:09.738] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a158 80b1 4708 6cc 206d 4708 6cc 206e 4708 4708 4708 6cc 2082 4708 6cc 206f 4708 4709 6cc 2067 e022 c000 
[14:30:09.739] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a152 8000 4708 6cc 206d 4708 6cc 206c 4709 4709 4708 6cc 2082 4708 4709 4709 6cc 2067 e022 c000 
[14:30:09.739] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a153 8040 4708 6cc 206d 4708 6cc 206c 4708 4709 6cc 208f 4708 6cc 2082 4709 6cc 206f 4708 6cc 204f 4708 6cc 2067 e022 c000 
[14:30:09.739] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a154 80b1 4708 6cc 206d 4709 6cc 206d 4708 4708 4708 6cc 2083 4708 4708 470a 6cc 2067 e022 c000 
[14:30:09.739] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a155 80c0 4708 6cc 206d 4708 6cc 206d 4708 5708 4708 6cc 2080 4708 4708 4709 6cc 2067 e022 c000 
[14:30:09.739] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a156 8000 4708 6cc 206d 4708 6cc 206d 4708 4708 4708 6cc 2082 4708 4708 4709 6cc 2066 e022 c000 
[14:30:09.739] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a157 8040 4708 6cc 206e 4708 6cc 206d 4708 4708 4708 6cc 2082 4708 4708 4709 6cc 2066 e022 c000 
[14:30:09.739] <TB1>  WARNING: Channel 0 ROC 4: Readback start marker after 7 readouts!
[14:30:09.739] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:30:09.739] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05f 8000 4708 6cc 208b 4708 6cc 2086 4709 6cc 2089 4709 6cc 2084 4708 6cc 2061 4708 6cc 206c 4709 6cc 206c 4709 6cc 206c e022 c000 
[14:30:09.739] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a059 80b1 4708 6cc 208b 4708 6cc 2088 4708 6cc 2089 4708 6cc 2085 4708 6cc 2061 4708 6cc 206c 4708 6cc 206d 4708 6cc 206c e022 c000 
[14:30:09.739] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05a 80c0 4709 4709 6cc 2086 4709 6cc 2089 4709 6cc 2085 4709 6cc 2062 4709 6cc 206c 4709 6cc 206d 4709 6cc 206c e022 c000 
[14:30:09.739] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05b 8000 4708 6cc 208a 4708 6cc 2087 4708 6cc 2089 4708 6cc 2085 4708 6cc 2061 4708 6cc 206c 4708 6cc 206d 4708 6cc 206d e022 c000 
[14:30:09.739] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05c 8040 470b 6cc 208a 470b 6cc 2088 470b 6cc 2089 470b 6cc 2084 470b 6cc 2061 470b 6cc 206b 470b 6cc 206d 470b 6cc 206c e022 c000 
[14:30:09.739] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05d 80b1 4708 4708 6cc 2086 4708 6cc 2089 4708 6cc 2083 4708 6cc 2061 4708 6cc 206c 4708 6cc 206c 4708 6cc 206d e022 c000 
[14:30:09.739] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a05e 80c0 4708 6cc 208a 4708 6cc 2087 4708 6cc 2089 4708 6cc 2084 4709 6cc 2060 4709 6cc 206c 4709 6cc 206d 4709 6cc 206c e022 c000 
[14:30:24.580] <TB1>     INFO: 5025280 events read in total (161221ms).
[14:30:24.629] <TB1>     INFO: Test took 162332ms.
[14:30:24.694] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:24.825] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:26.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:27.625] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:29.033] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:30.368] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:31.700] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:33.054] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:34.443] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:35.804] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:37.161] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:38.569] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:39.999] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:41.372] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:42.722] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:30:44.134] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:30:45.545] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:30:46.910] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227708928
[14:30:46.913] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0694 minThrLimit = 91.0589 minThrNLimit = 114.884 -> result = 91.0694 -> 91
[14:30:46.914] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 75.3818 minThrLimit = 75.3388 minThrNLimit = 101.405 -> result = 75.3818 -> 75
[14:30:46.914] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1157 minThrLimit = 95.0921 minThrNLimit = 123.134 -> result = 95.1157 -> 95
[14:30:46.915] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.7761 minThrLimit = 88.7647 minThrNLimit = 111.06 -> result = 88.7761 -> 88
[14:30:46.915] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.0246 minThrLimit = 80.0241 minThrNLimit = 106.077 -> result = 80.0246 -> 80
[14:30:46.915] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8334 minThrLimit = 87.8102 minThrNLimit = 111.665 -> result = 87.8334 -> 87
[14:30:46.916] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.6539 minThrLimit = 92.634 minThrNLimit = 118.64 -> result = 92.6539 -> 92
[14:30:46.916] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5755 minThrLimit = 91.5446 minThrNLimit = 115.837 -> result = 91.5755 -> 91
[14:30:46.917] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.9059 minThrLimit = 92.8991 minThrNLimit = 116.107 -> result = 92.9059 -> 92
[14:30:46.917] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3708 minThrLimit = 91.3144 minThrNLimit = 121.25 -> result = 91.3708 -> 91
[14:30:46.918] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.558 minThrLimit = 100.552 minThrNLimit = 128.426 -> result = 100.558 -> 100
[14:30:46.918] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.585 minThrLimit = 93.5777 minThrNLimit = 117.345 -> result = 93.585 -> 93
[14:30:46.919] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.2199 minThrLimit = 84.1908 minThrNLimit = 110.189 -> result = 84.2199 -> 84
[14:30:46.919] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3068 minThrLimit = 98.2756 minThrNLimit = 124.681 -> result = 98.3068 -> 98
[14:30:46.919] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.2334 minThrLimit = 96.2328 minThrNLimit = 123.189 -> result = 96.2334 -> 96
[14:30:46.920] <TB1>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.1051 minThrLimit = 91.0927 minThrNLimit = 115.864 -> result = 91.1051 -> 91
[14:30:46.920] <TB1>     INFO: ROC 0 VthrComp = 91
[14:30:46.920] <TB1>     INFO: ROC 1 VthrComp = 75
[14:30:46.920] <TB1>     INFO: ROC 2 VthrComp = 95
[14:30:46.920] <TB1>     INFO: ROC 3 VthrComp = 88
[14:30:46.920] <TB1>     INFO: ROC 4 VthrComp = 80
[14:30:46.920] <TB1>     INFO: ROC 5 VthrComp = 87
[14:30:46.921] <TB1>     INFO: ROC 6 VthrComp = 92
[14:30:46.921] <TB1>     INFO: ROC 7 VthrComp = 91
[14:30:46.921] <TB1>     INFO: ROC 8 VthrComp = 92
[14:30:46.921] <TB1>     INFO: ROC 9 VthrComp = 91
[14:30:46.921] <TB1>     INFO: ROC 10 VthrComp = 100
[14:30:46.921] <TB1>     INFO: ROC 11 VthrComp = 93
[14:30:46.921] <TB1>     INFO: ROC 12 VthrComp = 84
[14:30:46.921] <TB1>     INFO: ROC 13 VthrComp = 98
[14:30:46.922] <TB1>     INFO: ROC 14 VthrComp = 96
[14:30:46.922] <TB1>     INFO: ROC 15 VthrComp = 91
[14:30:46.922] <TB1>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:30:46.922] <TB1>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:30:46.941] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:30:46.941] <TB1>     INFO:     run 1 of 1
[14:30:46.941] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:30:47.285] <TB1>     INFO: Expecting 5025280 events.
[14:31:23.161] <TB1>     INFO: 882336 events read in total (35161ms).
[14:31:37.383] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:31:37.383] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1df 8040 470a 4709 470a 470a 470a 470a 470a 4709 11b 2a6d e022 c000 
[14:31:37.383] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1d9 80c0 4708 4708 4708 4708 4708 4708 4708 4708 11b 2a6b e022 c000 
[14:31:37.383] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1da 8000 4709 4708 4709 4709 4709 4709 4709 4708 11b 2a6b e022 c000 
[14:31:37.383] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1db 8040 4708 4709 4708 4708 4708 4708 4708 4708 11b 2a69 e022 c000 
[14:31:37.383] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1dc 80b1 4709 4708 4709 4709 4709 4709 4709 4708 111b 2a6c e022 c000 
[14:31:37.383] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1dd 80c0 4708 4709 4708 4708 4708 4708 4708 4708 11b 2a6a e022 c000 
[14:31:37.383] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1de 8000 4709 4708 4709 4709 4709 4709 4709 4708 11b 2a6a e022 c000 
[14:31:58.426] <TB1>     INFO: 1764008 events read in total (70426ms).
[14:32:33.647] <TB1>     INFO: 2644304 events read in total (105647ms).
[14:32:47.691] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:32:47.691] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a13f 8040 470a 4708 470a 470a 470a 454 2689 470a 470a 4709 e022 c000 
[14:32:47.691] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a139 80c0 4708 4708 4708 4708 4708 454 268b 4708 4708 4708 e022 c000 
[14:32:47.691] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a13a 8000 4709 4708 4709 4709 4709 4709 4709 4708 e022 c000 
[14:32:47.691] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a13b 8040 4708 4709 4708 4708 4708 4708 4708 4708 e022 c000 
[14:32:47.691] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a13c 80b1 4708 4708 4708 4708 4708 454 2689 4708 5708 4708 e022 c000 
[14:32:47.691] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a13d 80c0 4709 4709 4709 4709 4709 4709 4709 454 2662 4708 454 2661 e022 c000 
[14:32:47.691] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a13e 8000 4709 4708 4709 4709 4709 4709 4709 4708 e022 c000 
[14:32:47.691] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:32:47.691] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a16f 8040 470a 454 266f 4708 470a 470a 470a 454 268c 470a 470a 454 2663 4709 454 2661 e022 c000 
[14:32:47.691] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a169 80c0 4708 454 266d 4708 454 2667 4708 4708 4708 454 268a 4708 454 2683 4708 4708 454 2661 e022 c000 
[14:32:47.691] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a16a 8000 4709 454 266f 4708 4709 4709 4709 454 268c 4709 4709 454 2665 4708 454 2661 e022 c000 
[14:32:47.691] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a16b 8040 4708 4709 4708 454 2687 4708 4708 454 2689 4708 4708 4708 454 2662 e022 c000 
[14:32:47.691] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a16c 80b1 4709 454 266f 4708 4709 4709 4709 454 268c 4709 4709 454 2662 4708 1454 2662 e022 c000 
[14:32:47.691] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a16d 80c0 4709 454 266f 4709 4709 4709 4709 454 268b 4709 4709 4708 454 2662 e022 c000 
[14:32:47.691] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a16e 8000 4708 454 266f 4709 4708 4708 4708 454 268c 4708 4708 454 2664 4708 454 2661 e022 c000 
[14:33:08.266] <TB1>     INFO: 3516832 events read in total (140266ms).
[14:33:42.877] <TB1>     INFO: 4384680 events read in total (174877ms).
[14:34:08.868] <TB1>     INFO: 5025280 events read in total (200868ms).
[14:34:08.936] <TB1>     INFO: Test took 201995ms.
[14:34:09.111] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:34:09.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:34:11.069] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:34:12.633] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:34:14.199] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:34:15.781] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:34:17.341] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:34:18.929] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:34:20.499] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:34:22.076] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:34:23.645] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:34:25.208] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:34:26.787] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:34:28.364] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:29.946] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:31.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:33.122] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:34.705] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 236412928
[14:34:34.708] <TB1>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.22 for pixel 0/69 mean/min/max = 44.5961/33.5624/55.6297
[14:34:34.709] <TB1>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.9737 for pixel 11/3 mean/min/max = 45.1205/35.2296/55.0114
[14:34:34.709] <TB1>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.0313 for pixel 5/0 mean/min/max = 43.985/31.7487/56.2213
[14:34:34.710] <TB1>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.2541 for pixel 1/73 mean/min/max = 45.5724/34.7429/56.402
[14:34:34.710] <TB1>     INFO:    roc 4 with ID = 4  has maximal Vcal 52.8745 for pixel 0/62 mean/min/max = 43.2819/32.4716/54.0921
[14:34:34.710] <TB1>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.4821 for pixel 17/74 mean/min/max = 43.8314/33.0485/54.6143
[14:34:34.711] <TB1>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.3909 for pixel 23/72 mean/min/max = 44.7997/33.9128/55.6867
[14:34:34.711] <TB1>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.7664 for pixel 11/66 mean/min/max = 44.8612/33.8919/55.8305
[14:34:34.711] <TB1>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.3254 for pixel 0/17 mean/min/max = 45.9378/34.4983/57.3774
[14:34:34.712] <TB1>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.7621 for pixel 0/37 mean/min/max = 44.5221/33.1731/55.8712
[14:34:34.712] <TB1>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.445 for pixel 17/79 mean/min/max = 43.8396/32.0044/55.6748
[14:34:34.712] <TB1>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.4237 for pixel 6/0 mean/min/max = 45.1266/33.7652/56.4879
[14:34:34.713] <TB1>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.8072 for pixel 0/26 mean/min/max = 43.7027/32.3998/55.0056
[14:34:34.713] <TB1>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.1983 for pixel 0/78 mean/min/max = 43.8506/31.397/56.3041
[14:34:34.713] <TB1>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.4818 for pixel 4/9 mean/min/max = 43.9701/32.1909/55.7493
[14:34:34.714] <TB1>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.9847 for pixel 51/9 mean/min/max = 44.1771/33.2395/55.1147
[14:34:34.714] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:34:34.846] <TB1>     INFO: Expecting 411648 events.
[14:34:42.498] <TB1>     INFO: 411648 events read in total (6937ms).
[14:34:42.503] <TB1>     INFO: Expecting 411648 events.
[14:34:50.172] <TB1>     INFO: 411648 events read in total (7000ms).
[14:34:50.181] <TB1>     INFO: Expecting 411648 events.
[14:34:57.811] <TB1>     INFO: 411648 events read in total (6970ms).
[14:34:57.824] <TB1>     INFO: Expecting 411648 events.
[14:35:05.402] <TB1>     INFO: 411648 events read in total (6923ms).
[14:35:05.417] <TB1>     INFO: Expecting 411648 events.
[14:35:12.992] <TB1>     INFO: 411648 events read in total (6917ms).
[14:35:13.008] <TB1>     INFO: Expecting 411648 events.
[14:35:20.620] <TB1>     INFO: 411648 events read in total (6956ms).
[14:35:20.638] <TB1>     INFO: Expecting 411648 events.
[14:35:28.321] <TB1>     INFO: 411648 events read in total (7026ms).
[14:35:28.342] <TB1>     INFO: Expecting 411648 events.
[14:35:35.961] <TB1>     INFO: 411648 events read in total (6968ms).
[14:35:35.986] <TB1>     INFO: Expecting 411648 events.
[14:35:43.645] <TB1>     INFO: 411648 events read in total (7016ms).
[14:35:43.672] <TB1>     INFO: Expecting 411648 events.
[14:35:51.243] <TB1>     INFO: 411648 events read in total (6923ms).
[14:35:51.274] <TB1>     INFO: Expecting 411648 events.
[14:35:58.870] <TB1>     INFO: 411648 events read in total (6949ms).
[14:35:58.901] <TB1>     INFO: Expecting 411648 events.
[14:36:06.518] <TB1>     INFO: 411648 events read in total (6975ms).
[14:36:06.554] <TB1>     INFO: Expecting 411648 events.
[14:36:14.150] <TB1>     INFO: 411648 events read in total (6958ms).
[14:36:14.192] <TB1>     INFO: Expecting 411648 events.
[14:36:21.730] <TB1>     INFO: 411648 events read in total (6912ms).
[14:36:21.767] <TB1>     INFO: Expecting 411648 events.
[14:36:29.337] <TB1>     INFO: 411648 events read in total (6928ms).
[14:36:29.379] <TB1>     INFO: Expecting 411648 events.
[14:36:36.911] <TB1>     INFO: 411648 events read in total (6904ms).
[14:36:36.955] <TB1>     INFO: Test took 122241ms.
[14:36:37.456] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6593 < 35 for itrim+1 = 90; old thr = 34.7246 ... break
[14:36:37.498] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2728 < 35 for itrim = 97; old thr = 34.6172 ... break
[14:36:37.540] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.2024 < 35 for itrim+1 = 112; old thr = 34.8994 ... break
[14:36:37.570] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5008 < 35 for itrim = 99; old thr = 34.0682 ... break
[14:36:37.608] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.53 < 35 for itrim = 96; old thr = 34.3279 ... break
[14:36:37.645] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3703 < 35 for itrim = 95; old thr = 34.5592 ... break
[14:36:37.687] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.8051 < 35 for itrim = 99; old thr = 34.0174 ... break
[14:36:37.728] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.475 < 35 for itrim = 113; old thr = 33.8884 ... break
[14:36:37.761] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0425 < 35 for itrim = 107; old thr = 34.5574 ... break
[14:36:37.792] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1133 < 35 for itrim = 94; old thr = 34.3044 ... break
[14:36:37.824] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1188 < 35 for itrim = 93; old thr = 33.9025 ... break
[14:36:37.863] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2186 < 35 for itrim = 104; old thr = 34.1755 ... break
[14:36:37.902] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1644 < 35 for itrim = 102; old thr = 34.1542 ... break
[14:36:37.929] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8559 < 35 for itrim+1 = 87; old thr = 34.429 ... break
[14:36:37.971] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3102 < 35 for itrim+1 = 100; old thr = 34.7784 ... break
[14:36:38.007] <TB1>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5308 < 35 for itrim = 86; old thr = 34.4048 ... break
[14:36:38.082] <TB1>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:36:38.092] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:36:38.092] <TB1>     INFO:     run 1 of 1
[14:36:38.093] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:38.436] <TB1>     INFO: Expecting 5025280 events.
[14:37:13.984] <TB1>     INFO: 869216 events read in total (34834ms).
[14:37:48.879] <TB1>     INFO: 1738272 events read in total (69730ms).
[14:38:23.910] <TB1>     INFO: 2606648 events read in total (104760ms).
[14:38:58.239] <TB1>     INFO: 3467232 events read in total (139089ms).
[14:39:32.943] <TB1>     INFO: 4323776 events read in total (173793ms).
[14:40:01.541] <TB1>     INFO: 5025280 events read in total (202391ms).
[14:40:01.626] <TB1>     INFO: Test took 203534ms.
[14:40:01.817] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:02.207] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:40:03.757] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:40:05.281] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:40:06.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:40:08.387] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:40:09.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:40:11.433] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:40:12.972] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:40:14.513] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:40:16.062] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:40:17.655] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:40:19.227] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:40:20.773] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:40:22.589] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:40:24.150] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:40:25.701] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:40:27.277] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310116352
[14:40:27.279] <TB1>     INFO: ---> TrimStepCorr4 extremal thresholds: 14.285984 .. 48.880883
[14:40:27.355] <TB1>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 4 .. 58 (-1/-1) hits flags = 528 (plus default)
[14:40:27.367] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:40:27.367] <TB1>     INFO:     run 1 of 1
[14:40:27.367] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:27.718] <TB1>     INFO: Expecting 1830400 events.
[14:41:08.751] <TB1>     INFO: 1152776 events read in total (40309ms).
[14:41:32.968] <TB1>     INFO: 1830400 events read in total (64526ms).
[14:41:32.987] <TB1>     INFO: Test took 65620ms.
[14:41:33.025] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:33.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:34.138] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:35.131] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:36.126] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:37.118] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:38.124] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:39.117] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:40.112] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:41.104] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:42.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:41:43.102] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:41:44.095] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:41:45.082] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:41:46.071] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:41:47.064] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:41:48.066] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:41:49.061] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 208146432
[14:41:49.142] <TB1>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.328501 .. 43.910175
[14:41:49.219] <TB1>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:41:49.229] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:41:49.229] <TB1>     INFO:     run 1 of 1
[14:41:49.230] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:41:49.578] <TB1>     INFO: Expecting 1597440 events.
[14:42:31.392] <TB1>     INFO: 1183816 events read in total (41099ms).
[14:42:45.407] <TB1>     INFO: 1597440 events read in total (55114ms).
[14:42:45.425] <TB1>     INFO: Test took 56195ms.
[14:42:45.459] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:45.539] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:46.523] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:47.491] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:48.446] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:42:49.397] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:42:50.358] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:42:51.314] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:42:52.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:42:53.221] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:42:54.177] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:55.132] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:56.087] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:57.040] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:57.996] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:58.947] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:59.904] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:00.861] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 206041088
[14:43:00.944] <TB1>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.040814 .. 41.144601
[14:43:01.018] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:43:01.029] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:43:01.029] <TB1>     INFO:     run 1 of 1
[14:43:01.029] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:01.371] <TB1>     INFO: Expecting 1364480 events.
[14:43:21.555] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:43:21.555] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ff 8040 470a 4709 20 2865 470a 20 288c 470a 20 28a2 470a 20 2880 470a 470a 20 2865 4709 20 2862 e022 c000 
[14:43:21.555] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1f9 80c0 4708 4708 20 2865 4708 20 288d 4708 20 28a2 4708 20 2881 4708 4708 20 2865 4708 e022 c000 
[14:43:21.555] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fa 8000 4709 4708 20 2865 4709 4709 20 28a1 4709 4709 4709 4708 20 2862 e022 c000 
[14:43:21.555] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fb 8040 4708 4709 20 2866 4708 20 288d 4708 4708 4708 4708 20 2864 4708 20 2863 e022 c000 
[14:43:21.555] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fc 80b1 4708 20 2880 4708 5708 4708 4708 20 2881 4708 4708 20 2865 4708 20 2864 e022 c000 
[14:43:21.555] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fd 80c0 4708 4708 4708 20 288c 4708 20 28a1 4708 4708 20 2884 4708 20 2865 4708 20 2863 e022 c000 
[14:43:21.556] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fe 8000 4709 20 2880 4708 20 2865 4709 20 288c 4709 4709 20 2881 4709 4709 20 2865 4708 e022 c000 
[14:43:42.674] <TB1>     INFO: 1167296 events read in total (40587ms).
[14:43:49.706] <TB1>     INFO: 1364480 events read in total (47619ms).
[14:43:49.720] <TB1>     INFO: Test took 48691ms.
[14:43:49.748] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:43:49.813] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:43:50.749] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:43:51.692] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:43:52.630] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:53.570] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:54.508] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:55.438] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:56.372] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:57.303] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:58.240] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:59.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:44:00.107] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:44:01.042] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:44:01.976] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:44:02.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:44:03.844] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:44:04.781] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 214147072
[14:44:04.866] <TB1>     INFO: ---> TrimStepCorr1b extremal thresholds: 22.042450 .. 41.144601
[14:44:04.943] <TB1>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 12 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:44:04.954] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:44:04.954] <TB1>     INFO:     run 1 of 1
[14:44:04.954] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:44:05.305] <TB1>     INFO: Expecting 1331200 events.
[14:44:47.118] <TB1>     INFO: 1160008 events read in total (41098ms).
[14:44:53.178] <TB1>     INFO: 1331200 events read in total (47158ms).
[14:44:53.189] <TB1>     INFO: Test took 48235ms.
[14:44:53.218] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:44:53.282] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:44:54.220] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:44:55.158] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:44:56.093] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:44:57.024] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:44:57.970] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:44:58.900] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:44:59.834] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:45:00.764] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:45:01.694] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:45:02.630] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:45:03.573] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:45:04.501] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:45:05.434] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:45:06.363] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:45:07.296] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:45:08.232] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 214310912
[14:45:08.314] <TB1>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:45:08.314] <TB1>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:45:08.326] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:45:08.326] <TB1>     INFO:     run 1 of 1
[14:45:08.326] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:45:08.675] <TB1>     INFO: Expecting 1364480 events.
[14:45:48.770] <TB1>     INFO: 1075176 events read in total (39380ms).
[14:45:59.375] <TB1>     INFO: 1364480 events read in total (49985ms).
[14:45:59.391] <TB1>     INFO: Test took 51065ms.
[14:45:59.425] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:45:59.500] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:00.479] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:01.459] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:02.450] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:03.428] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:04.406] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:05.379] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:06.361] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:07.338] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:08.315] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:09.297] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:10.301] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:11.285] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:12.277] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:13.256] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:46:14.253] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:46:15.234] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248270848
[14:46:15.273] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C0.dat
[14:46:15.274] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C1.dat
[14:46:15.274] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C2.dat
[14:46:15.274] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C3.dat
[14:46:15.274] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C4.dat
[14:46:15.274] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C5.dat
[14:46:15.274] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C6.dat
[14:46:15.274] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C7.dat
[14:46:15.274] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C8.dat
[14:46:15.274] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C9.dat
[14:46:15.275] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C10.dat
[14:46:15.275] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C11.dat
[14:46:15.275] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C12.dat
[14:46:15.275] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C13.dat
[14:46:15.275] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C14.dat
[14:46:15.275] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C15.dat
[14:46:15.275] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C0.dat
[14:46:15.282] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C1.dat
[14:46:15.289] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C2.dat
[14:46:15.296] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C3.dat
[14:46:15.303] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C4.dat
[14:46:15.310] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C5.dat
[14:46:15.316] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C6.dat
[14:46:15.323] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C7.dat
[14:46:15.330] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C8.dat
[14:46:15.337] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C9.dat
[14:46:15.343] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C10.dat
[14:46:15.350] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C11.dat
[14:46:15.357] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C12.dat
[14:46:15.364] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C13.dat
[14:46:15.371] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C14.dat
[14:46:15.377] <TB1>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//trimParameters35_C15.dat
[14:46:15.384] <TB1>     INFO: PixTestTrim::trimTest() done
[14:46:15.384] <TB1>     INFO: vtrim:      90  97 112  99  96  95  99 113 107  94  93 104 102  87 100  86 
[14:46:15.384] <TB1>     INFO: vthrcomp:   91  75  95  88  80  87  92  91  92  91 100  93  84  98  96  91 
[14:46:15.384] <TB1>     INFO: vcal mean:  34.98  34.98  34.92  35.00  34.98  34.97  35.02  35.05  34.98  34.96  34.90  35.00  34.97  34.96  34.96  34.99 
[14:46:15.384] <TB1>     INFO: vcal RMS:    0.77   0.71   0.81   0.80   0.72   0.80   0.77   0.80   0.80   0.74   0.81   0.80   0.77   0.83   0.81   0.76 
[14:46:15.384] <TB1>     INFO: bits mean:   9.45   9.05  10.29   9.31   9.92  10.00   9.35   9.78   8.67   9.17   9.85   9.39   9.92   9.99   9.89   9.39 
[14:46:15.384] <TB1>     INFO: bits RMS:    2.59   2.42   2.43   2.45   2.54   2.49   2.53   2.36   2.71   2.75   2.69   2.60   2.58   2.64   2.66   2.68 
[14:46:15.395] <TB1>     INFO:    ----------------------------------------------------------------------
[14:46:15.395] <TB1>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:46:15.395] <TB1>     INFO:    ----------------------------------------------------------------------
[14:46:15.398] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:46:15.398] <TB1>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:46:15.408] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:46:15.408] <TB1>     INFO:     run 1 of 1
[14:46:15.408] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:46:15.757] <TB1>     INFO: Expecting 4160000 events.
[14:47:01.022] <TB1>     INFO: 1089855 events read in total (44551ms).
[14:47:45.120] <TB1>     INFO: 2172640 events read in total (88650ms).
[14:48:29.194] <TB1>     INFO: 3244785 events read in total (132724ms).
[14:48:49.046] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:48:49.046] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10f 8040 470b 4708 68d 2083 470b 470b 470b 470b 470b 4709 e022 c000 
[14:48:49.046] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a109 80c0 4709 4708 68d 2084 4709 4709 4709 68d 20a5 4709 4709 4708 e022 c000 
[14:48:49.046] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10a 8000 4709 4709 68d 2083 4709 4709 4709 68d 20a5 4709 4709 4708 e022 c000 
[14:48:49.046] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10b 8040 4708 4709 68d 2081 4708 4708 4708 68d 20a6 4708 4708 4708 e022 c000 
[14:48:49.046] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10c 80b1 4708 4708 68d 2083 4708 4708 4708 4708 5708 4708 e022 c000 
[14:48:49.046] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10d 80c0 4708 4708 68d 2082 4708 4708 4708 68d 20a5 4708 4708 4708 e022 c000 
[14:48:49.046] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10e 8000 4708 4708 68d 2083 4708 4708 4708 68d 20a5 4708 4708 4709 e022 c000 
[14:49:06.778] <TB1>     INFO: 4160000 events read in total (170307ms).
[14:49:06.838] <TB1>     INFO: Test took 171430ms.
[14:49:07.023] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:49:07.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:49:09.189] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:49:11.077] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:49:12.912] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:49:14.785] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:49:16.660] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:49:18.535] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:49:20.408] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:49:22.260] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:49:24.102] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:49:25.981] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:49:27.830] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:49:29.665] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:49:31.557] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:49:33.417] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:49:35.260] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:49:37.135] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256794624
[14:49:37.135] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:49:37.210] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:49:37.210] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[14:49:37.221] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:49:37.221] <TB1>     INFO:     run 1 of 1
[14:49:37.221] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:37.565] <TB1>     INFO: Expecting 3182400 events.
[14:50:04.273] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:50:04.273] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1af 8040 470a 21 288c 4709 21 2885 470a 470a 21 28ac 470a 21 28a4 470a 470a 21 2881 4709 21 2884 e022 c000 
[14:50:04.273] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a9 80c0 4709 4708 21 2884 4709 4709 4709 21 28a5 4709 4709 21 2882 4708 21 2882 e022 c000 
[14:50:04.273] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1aa 8000 4709 21 288d 4709 21 2886 4709 4709 21 28ae 4709 21 28a5 4709 4709 21 2882 4708 21 2882 e022 c000 
[14:50:04.273] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ab 8040 4708 21 288e 4709 21 2885 4708 4708 4708 21 28a3 4708 4708 21 2885 4708 21 2883 e022 c000 
[14:50:04.273] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ac 80b1 4709 21 288e 4708 21 2885 4709 4709 4709 21 28a4 4709 4709 1021 2881 4708 20 2881 e022 c000 
[14:50:04.273] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ad 80c0 4709 21 288d 4709 21 2883 4709 21 28ac 4709 21 28ad 4709 21 28a4 4709 4709 21 2882 4708 21 2882 e022 c000 
[14:50:04.273] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ae 8000 4709 21 288d 4709 21 2884 4709 4709 21 28ad 4709 21 28a4 4709 4709 21 2882 4709 21 2881 e022 c000 
[14:50:25.282] <TB1>     INFO: 1192440 events read in total (47002ms).
[14:51:11.397] <TB1>     INFO: 2365375 events read in total (93117ms).
[14:51:29.305] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:51:29.305] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ef 8040 470b 4709 470b 470b 470b 470b 470b 4708 e022 c000 
[14:51:29.305] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1e9 80c0 4709 4708 4709 4709 4709 4709 4709 4708 e022 c000 
[14:51:29.305] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ea 8000 4708 4709 4708 4708 4708 4708 4708 4708 e022 c000 
[14:51:29.305] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1eb 8040 4709 4708 4709 4709 4709 4709 4709 4708 e022 c000 
[14:51:29.305] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ec 80b1 4708 4709 4708 4708 4708 4708 5708 4708 e022 c000 
[14:51:29.305] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ed 80c0 4708 4708 4708 4708 4708 4708 4708 4708 e022 c000 
[14:51:29.305] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ee 8000 4709 4708 4709 4709 4709 4709 4709 4709 e022 c000 
[14:51:44.340] <TB1>     INFO: 3182400 events read in total (126060ms).
[14:51:44.387] <TB1>     INFO: Test took 127167ms.
[14:51:44.475] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:51:44.659] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:51:46.283] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:51:47.914] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:51:49.516] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:51:51.141] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:51:52.797] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:51:54.418] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:51:56.038] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:51:57.656] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:51:59.259] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:00.885] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:02.485] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:04.088] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:05.725] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:07.316] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:52:08.927] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:52:10.554] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 259674112
[14:52:10.555] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:52:10.630] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:52:10.630] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 139 (-1/-1) hits flags = 528 (plus default)
[14:52:10.641] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:52:10.641] <TB1>     INFO:     run 1 of 1
[14:52:10.641] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:52:10.983] <TB1>     INFO: Expecting 2912000 events.
[14:53:00.443] <TB1>     INFO: 1257940 events read in total (48745ms).
[14:53:48.995] <TB1>     INFO: 2490350 events read in total (97297ms).
[14:54:05.788] <TB1>     INFO: 2912000 events read in total (114090ms).
[14:54:05.826] <TB1>     INFO: Test took 115186ms.
[14:54:05.899] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:06.046] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:07.654] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:09.300] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:10.899] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:12.520] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:14.171] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:15.774] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:17.372] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:18.956] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:20.517] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:22.114] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:23.673] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:54:25.216] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:54:26.812] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:28.346] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:29.907] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:31.482] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248229888
[14:54:31.483] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:54:31.557] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:54:31.557] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 140 (-1/-1) hits flags = 528 (plus default)
[14:54:31.568] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:54:31.568] <TB1>     INFO:     run 1 of 1
[14:54:31.568] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:31.910] <TB1>     INFO: Expecting 2932800 events.
[14:54:59.965] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:54:59.965] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1bf 8040 470b 4709 470b 470b 470b 22 288f 470b 470b 4709 e022 c000 
[14:54:59.965] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1b9 80c0 4709 4708 4709 4709 4709 22 288e 4709 4709 4708 e022 c000 
[14:54:59.965] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ba 8000 4709 4709 22 2883 4709 4709 4709 22 288f 4709 4709 4708 e022 c000 
[14:54:59.965] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1bb 8040 4708 4709 4708 4708 4708 4708 4708 4708 e022 c000 
[14:54:59.965] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1bc 80b1 4708 4708 4708 4708 4708 4708 5708 4708 e022 c000 
[14:54:59.965] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1bd 80c0 4708 4708 4708 4708 4708 4708 4708 4708 e022 c000 
[14:54:59.965] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1be 8000 4709 4708 4709 4709 4709 4709 4709 4709 22 286f e022 c000 
[14:54:59.965] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:54:59.966] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fe 8000 4709 4708 22 2887 4709 4709 22 28ad 4709 22 28a1 4709 4709 22 2882 4709 22 2882 e022 c000 
[14:54:59.966] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1f8 80b1 4708 4708 22 2887 4708 22 28ac 4708 4708 22 28a1 4708 22 288e 4708 22 2883 4709 22 2882 e022 c000 
[14:54:59.966] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1f9 80c0 4709 4708 22 2887 4709 22 28ac 4709 22 28af 4709 22 28a1 4709 22 288f 4709 22 2882 4708 22 2882 e022 c000 
[14:54:59.966] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fa 8000 4709 4709 22 2887 4709 4709 4709 22 28a0 4709 22 288f 4709 22 2882 4708 22 2881 e022 c000 
[14:54:59.966] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fb 8040 4708 4709 22 2887 4708 4708 22 28ad 4708 22 28a2 5708 4708 22 2880 4708 22 2881 e022 c000 
[14:54:59.966] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fc 80b1 4709 4709 22 2886 4709 4709 22 28ad 4709 22 28a0 4709 4709 22 2883 4708 22 2882 e022 c000 
[14:54:59.966] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fd 80c0 4709 4708 22 2887 4709 4709 4709 22 28a1 4709 22 288f 4709 22 2882 4708 22 2884 e022 c000 
[14:55:00.018] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[14:55:00.018] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a14f 8040 470b 4709 470b 470b 470b 470b 470b 4708 e022 c000 
[14:55:00.018] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a149 80c0 4709 4708 4709 4709 4709 4709 4709 4708 e022 c000 
[14:55:00.018] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a14a 8000 4708 4709 4708 4708 4708 4708 4708 4708 e022 c000 
[14:55:00.018] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a14b 8040 4709 4708 4709 4709 4709 4709 4709 4708 e022 c000 
[14:55:00.018] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a14c 80b1 4708 4709 4708 4708 4708 4708 5708 4708 e022 c000 
[14:55:00.018] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a14d 80c0 4709 4708 4709 4709 4709 4709 4709 4708 e022 c000 
[14:55:00.018] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a14e 8000 4709 4709 4709 4709 4709 4709 4709 4709 e022 c000 
[14:55:21.442] <TB1>     INFO: 1252125 events read in total (48817ms).
[14:56:09.211] <TB1>     INFO: 2479000 events read in total (96586ms).
[14:56:27.015] <TB1>     INFO: 2932800 events read in total (114391ms).
[14:56:27.058] <TB1>     INFO: Test took 115491ms.
[14:56:27.133] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:27.277] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:28.815] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:30.389] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:31.910] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:33.535] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:35.303] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:36.853] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:38.423] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:39.983] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:41.509] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:43.076] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:44.594] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:46.137] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:47.709] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:49.230] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:50.770] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:52.315] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 278380544
[14:56:52.315] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:56:52.390] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:56:52.390] <TB1>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 140 (-1/-1) hits flags = 528 (plus default)
[14:56:52.401] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:56:52.401] <TB1>     INFO:     run 1 of 1
[14:56:52.401] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:52.744] <TB1>     INFO: Expecting 2932800 events.
[14:57:42.540] <TB1>     INFO: 1251655 events read in total (49081ms).
[14:58:29.936] <TB1>     INFO: 2478450 events read in total (96477ms).
[14:58:48.184] <TB1>     INFO: 2932800 events read in total (114725ms).
[14:58:48.216] <TB1>     INFO: Test took 115815ms.
[14:58:48.284] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:48.441] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:49.989] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:51.581] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:53.105] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:54.650] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:56.267] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:57.802] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:59.341] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:59:00.870] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:59:02.375] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:59:03.916] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:59:05.417] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:59:06.926] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:59:08.480] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:59:09.981] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:59:11.506] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:59:13.046] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248229888
[14:59:13.047] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.22084, thr difference RMS: 1.32958
[14:59:13.047] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.72781, thr difference RMS: 1.55004
[14:59:13.047] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.48455, thr difference RMS: 1.35795
[14:59:13.047] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.41745, thr difference RMS: 1.34242
[14:59:13.048] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 7.77403, thr difference RMS: 1.3842
[14:59:13.048] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.00612, thr difference RMS: 1.34008
[14:59:13.048] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.83155, thr difference RMS: 1.30871
[14:59:13.048] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.34752, thr difference RMS: 1.31565
[14:59:13.048] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.19894, thr difference RMS: 1.56789
[14:59:13.049] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.78665, thr difference RMS: 1.25496
[14:59:13.049] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.6747, thr difference RMS: 1.57164
[14:59:13.049] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.48395, thr difference RMS: 1.59643
[14:59:13.049] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.0059, thr difference RMS: 1.221
[14:59:13.049] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.13052, thr difference RMS: 1.45549
[14:59:13.050] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.79274, thr difference RMS: 1.48057
[14:59:13.050] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.20243, thr difference RMS: 2.14966
[14:59:13.050] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.21928, thr difference RMS: 1.33705
[14:59:13.050] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.65078, thr difference RMS: 1.54901
[14:59:13.050] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.36297, thr difference RMS: 1.33146
[14:59:13.051] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.36118, thr difference RMS: 1.30229
[14:59:13.051] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.64465, thr difference RMS: 1.3704
[14:59:13.051] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.03962, thr difference RMS: 1.33306
[14:59:13.051] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.90753, thr difference RMS: 1.33852
[14:59:13.051] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.33107, thr difference RMS: 1.34692
[14:59:13.052] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.08667, thr difference RMS: 1.57409
[14:59:13.052] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.65838, thr difference RMS: 1.2429
[14:59:13.052] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.61773, thr difference RMS: 1.5333
[14:59:13.052] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.51759, thr difference RMS: 1.59014
[14:59:13.052] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.95318, thr difference RMS: 1.21169
[14:59:13.053] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.30606, thr difference RMS: 1.43976
[14:59:13.053] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.78665, thr difference RMS: 1.47101
[14:59:13.053] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.13204, thr difference RMS: 1.37251
[14:59:13.053] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.39387, thr difference RMS: 1.32433
[14:59:13.053] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.65179, thr difference RMS: 1.57901
[14:59:13.054] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.32738, thr difference RMS: 1.32079
[14:59:13.054] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.3405, thr difference RMS: 1.31213
[14:59:13.054] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 7.61803, thr difference RMS: 1.3507
[14:59:13.054] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.05097, thr difference RMS: 1.33798
[14:59:13.054] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.94977, thr difference RMS: 1.3158
[14:59:13.054] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.40326, thr difference RMS: 1.31954
[14:59:13.055] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.14556, thr difference RMS: 1.56667
[14:59:13.055] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.65076, thr difference RMS: 1.22864
[14:59:13.055] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.71886, thr difference RMS: 1.5283
[14:59:13.055] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.51024, thr difference RMS: 1.59267
[14:59:13.055] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.93276, thr difference RMS: 1.21415
[14:59:13.056] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.57572, thr difference RMS: 1.41076
[14:59:13.056] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.93302, thr difference RMS: 1.4675
[14:59:13.056] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.22275, thr difference RMS: 1.35859
[14:59:13.056] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.52453, thr difference RMS: 1.30959
[14:59:13.056] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.67031, thr difference RMS: 1.57967
[14:59:13.057] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.29018, thr difference RMS: 1.3253
[14:59:13.057] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.27224, thr difference RMS: 1.32478
[14:59:13.057] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 7.57471, thr difference RMS: 1.36621
[14:59:13.057] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.12762, thr difference RMS: 1.33183
[14:59:13.057] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 9.10127, thr difference RMS: 1.30642
[14:59:13.058] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.4628, thr difference RMS: 1.3006
[14:59:13.058] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.17628, thr difference RMS: 1.56249
[14:59:13.058] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.60986, thr difference RMS: 1.23547
[14:59:13.058] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.73039, thr difference RMS: 1.51026
[14:59:13.058] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.64906, thr difference RMS: 1.56543
[14:59:13.058] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.00012, thr difference RMS: 1.21119
[14:59:13.059] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.78684, thr difference RMS: 1.4223
[14:59:13.059] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.07032, thr difference RMS: 1.46841
[14:59:13.059] <TB1>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.35258, thr difference RMS: 1.34862
[14:59:13.163] <TB1>     INFO: PixTestTrim::trimBitTest() done 
[14:59:13.166] <TB1>     INFO: PixTestTrim::doTest() done, duration: 1890 seconds
[14:59:13.166] <TB1>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:59:13.895] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:59:13.895] <TB1>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:59:13.900] <TB1>     INFO: ######################################################################
[14:59:13.900] <TB1>     INFO: PixTestScurves::doTest() ntrig = 200
[14:59:13.900] <TB1>     INFO: ######################################################################
[14:59:13.900] <TB1>     INFO:    ----------------------------------------------------------------------
[14:59:13.900] <TB1>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:59:13.900] <TB1>     INFO:    ----------------------------------------------------------------------
[14:59:13.900] <TB1>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:59:13.911] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:59:13.911] <TB1>     INFO:     run 1 of 1
[14:59:13.911] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:59:14.254] <TB1>     INFO: Expecting 59072000 events.
[14:59:43.496] <TB1>     INFO: 1072800 events read in total (28527ms).
[15:00:11.963] <TB1>     INFO: 2141600 events read in total (56994ms).
[15:00:40.430] <TB1>     INFO: 3211800 events read in total (85461ms).
[15:01:07.883] <TB1>     INFO: 4283200 events read in total (112914ms).
[15:01:35.858] <TB1>     INFO: 5352000 events read in total (140889ms).
[15:02:04.278] <TB1>     INFO: 6423200 events read in total (169309ms).
[15:02:32.562] <TB1>     INFO: 7492800 events read in total (197593ms).
[15:03:00.970] <TB1>     INFO: 8561400 events read in total (226001ms).
[15:03:30.091] <TB1>     INFO: 9632800 events read in total (255122ms).
[15:03:58.982] <TB1>     INFO: 10702400 events read in total (284013ms).
[15:04:27.520] <TB1>     INFO: 11770600 events read in total (312551ms).
[15:04:55.004] <TB1>     INFO: 12841200 events read in total (341035ms).
[15:05:23.799] <TB1>     INFO: 13911200 events read in total (368830ms).
[15:05:52.150] <TB1>     INFO: 14979600 events read in total (397181ms).
[15:06:20.957] <TB1>     INFO: 16050600 events read in total (425988ms).
[15:06:49.708] <TB1>     INFO: 17120800 events read in total (454739ms).
[15:07:18.055] <TB1>     INFO: 18188800 events read in total (483086ms).
[15:07:46.344] <TB1>     INFO: 19260000 events read in total (511375ms).
[15:07:53.423] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:07:53.423] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a11f 8040 470a 281 246d 4708 281 246c 470a 470a 470a 281 248d 470a 281 2488 470a 4709 281 244f e022 c000 
[15:07:53.423] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a119 80c0 4708 281 246c 4708 4708 281 2482 4708 4708 281 248d 4708 281 2486 4708 4708 e022 c000 
[15:07:53.423] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a11a 8000 4709 281 246c 4708 4709 281 2483 4709 281 248f 4709 281 248d 4709 4709 281 2462 4708 281 244f e022 c000 
[15:07:53.423] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a11b 8040 4708 281 246c 4709 281 246b 4708 281 2482 4708 4708 281 248d 4708 4708 281 2462 4708 e022 c000 
[15:07:53.423] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a11c 80b1 4708 281 246d 4708 281 246c 4708 4708 4708 281 248d 4708 5708 4708 e022 c000 
[15:07:53.423] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a11d 80c0 4709 281 246d 4708 281 246d 4709 281 2484 4709 281 24a0 4709 281 248d 4709 4709 281 2463 4708 281 244f e022 c000 
[15:07:53.423] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a11e 8000 4708 281 246c 4709 4708 281 2483 4708 281 24a0 4708 281 248c 4708 281 2488 4708 4708 e022 c000 
[15:08:15.051] <TB1>     INFO: 20330000 events read in total (540082ms).
[15:08:43.282] <TB1>     INFO: 21398400 events read in total (568313ms).
[15:09:11.679] <TB1>     INFO: 22470200 events read in total (596710ms).
[15:09:38.946] <TB1>     INFO: 23539800 events read in total (623977ms).
[15:10:07.022] <TB1>     INFO: 24608400 events read in total (652053ms).
[15:10:35.567] <TB1>     INFO: 25681200 events read in total (680598ms).
[15:11:04.058] <TB1>     INFO: 26749600 events read in total (709089ms).
[15:11:32.375] <TB1>     INFO: 27818400 events read in total (737406ms).
[15:12:00.874] <TB1>     INFO: 28891000 events read in total (765905ms).
[15:12:27.944] <TB1>     INFO: 29959600 events read in total (792975ms).
[15:12:35.128] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:12:35.130] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10f 8040 470a 4708 470a 470a 470a 470a 470a 4709 e022 c000 
[15:12:35.131] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a109 80c0 4708 4708 4708 4708 4708 4708 4708 4708 e022 c000 
[15:12:35.131] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10a 8000 4709 454 286d 4708 4709 4709 454 288f 4709 4709 4709 4708 e022 c000 
[15:12:35.131] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10b 8040 4708 454 286c 4709 4708 4708 4708 4708 4708 4708 e022 c000 
[15:12:35.131] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10c 80b1 4708 4708 4708 4708 4708 4708 5708 4708 e022 c000 
[15:12:35.131] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10d 80c0 4708 4708 4708 4708 4708 4708 4708 4708 e022 c000 
[15:12:35.131] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a10e 8000 4708 4708 4708 4708 4708 4708 4708 4708 e022 c000 
[15:12:56.188] <TB1>     INFO: 31029000 events read in total (821219ms).
[15:13:24.437] <TB1>     INFO: 32100200 events read in total (849468ms).
[15:13:52.671] <TB1>     INFO: 33168600 events read in total (877702ms).
[15:13:59.869] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:13:59.869] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ff 8040 470a 4708 49b 266c 470a 49b 268c 470a 49b 268f 470a 49b 268d 470a 49b 2684 470a 49b 266d 4709 49b 2669 e022 c000 
[15:13:59.869] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1f9 80c0 4708 49b 2685 4708 49b 266d 4708 4708 4708 4708 49b 2683 4708 4708 e022 c000 
[15:13:59.869] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fa 8000 4709 4708 49b 266c 4709 49b 268d 4709 49b 268f 4709 49b 268d 4709 49b 2684 4709 49b 266d 4708 49b 2669 e022 c000 
[15:13:59.869] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fb 8040 4708 49b 2685 4709 49b 266d 4708 49b 268c 4708 49b 268e 4708 49b 268d 4708 49b 2685 4708 49b 266c 4708 e022 c000 
[15:13:59.869] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fc 80b1 4708 4708 4708 49b 268c 4708 49b 268f 4708 4708 4708 49b 266c 4708 149b 2669 e022 c000 
[15:13:59.869] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fd 80c0 4709 4708 49b 266c 4709 4709 4709 4709 4709 49b 266c 4708 e022 c000 
[15:13:59.869] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1fe 8000 4708 49b 2685 4709 49b 266e 4708 49b 268d 4708 4708 4708 49b 2685 4708 4708 49b 2669 e022 c000 
[15:14:21.040] <TB1>     INFO: 34238200 events read in total (906071ms).
[15:14:49.304] <TB1>     INFO: 35309600 events read in total (934335ms).
[15:15:17.558] <TB1>     INFO: 36377400 events read in total (962589ms).
[15:15:45.818] <TB1>     INFO: 37445400 events read in total (990849ms).
[15:16:14.122] <TB1>     INFO: 38517600 events read in total (1019153ms).
[15:16:42.426] <TB1>     INFO: 39585800 events read in total (1047457ms).
[15:16:49.645] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:16:49.645] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1af 8040 470a 4708 470a 470a 544 2086 470a 470a 470a 4709 e022 c000 
[15:16:49.645] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1a9 80c0 4708 4708 4708 4708 4708 4708 4708 4708 e022 c000 
[15:16:49.645] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1aa 8000 4709 4708 544 2069 4709 4709 4709 544 2087 4709 4709 4708 e022 c000 
[15:16:49.645] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ab 8040 4708 4709 4708 4708 4708 4708 4708 4708 e022 c000 
[15:16:49.645] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ac 80b1 4708 4708 4708 4708 4708 4708 5708 4708 e022 c000 
[15:16:49.645] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ad 80c0 4708 4708 4708 4708 4708 4708 4708 4708 e022 c000 
[15:16:49.645] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1ae 8000 4708 4708 4708 4708 4708 4708 4708 4708 e022 c000 
[15:17:10.738] <TB1>     INFO: 40653600 events read in total (1075769ms).
[15:17:38.980] <TB1>     INFO: 41724800 events read in total (1104011ms).
[15:18:07.309] <TB1>     INFO: 42794000 events read in total (1132340ms).
[15:18:35.597] <TB1>     INFO: 43861800 events read in total (1160628ms).
[15:19:03.908] <TB1>     INFO: 44931400 events read in total (1188939ms).
[15:19:32.244] <TB1>     INFO: 46002200 events read in total (1217275ms).
[15:20:00.470] <TB1>     INFO: 47070000 events read in total (1245501ms).
[15:20:28.760] <TB1>     INFO: 48137800 events read in total (1273791ms).
[15:20:57.082] <TB1>     INFO: 49209400 events read in total (1302113ms).
[15:21:25.382] <TB1>     INFO: 50277800 events read in total (1330413ms).
[15:21:53.614] <TB1>     INFO: 51345600 events read in total (1358645ms).
[15:22:21.950] <TB1>     INFO: 52415400 events read in total (1386981ms).
[15:22:50.234] <TB1>     INFO: 53485600 events read in total (1415265ms).
[15:23:18.501] <TB1>     INFO: 54553800 events read in total (1443532ms).
[15:23:46.728] <TB1>     INFO: 55622000 events read in total (1471759ms).
[15:24:15.010] <TB1>     INFO: 56693600 events read in total (1500041ms).
[15:24:42.483] <TB1>     INFO: 57761400 events read in total (1527514ms).
[15:25:10.911] <TB1>     INFO: 58829800 events read in total (1555942ms).
[15:25:17.605] <TB1>     INFO: 59072000 events read in total (1562636ms).
[15:25:17.625] <TB1>     INFO: Test took 1563714ms.
[15:25:17.689] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:17.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:25:17.826] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:18.004] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:25:19.004] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:20.174] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:25:20.174] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:21.342] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:25:21.342] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:22.510] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:25:22.510] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:23.664] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:25:23.664] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:24.807] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:25:24.808] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:25.979] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:25:25.980] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:27.143] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:25:27.143] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:28.323] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:25:28.323] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:29.498] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:25:29.498] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:30.663] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:25:30.663] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:31.826] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:25:31.826] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:32.982] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:25:32.982] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:34.148] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:25:34.148] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:35.286] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:25:35.286] <TB1>     INFO: dumping ASCII scurve output file: SCurveData
[15:25:36.444] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 447242240
[15:25:36.474] <TB1>     INFO: PixTestScurves::scurves() done 
[15:25:36.474] <TB1>     INFO: Vcal mean:  35.05  35.05  35.05  35.22  35.06  35.10  35.16  35.10  35.08  35.03  35.08  35.05  35.03  35.08  35.08  35.13 
[15:25:36.474] <TB1>     INFO: Vcal RMS:    0.64   0.58   0.69   0.66   0.58   0.65   0.63   0.67   0.67   0.62   0.66   0.66   0.63   0.70   0.67   0.62 
[15:25:36.474] <TB1>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:25:36.548] <TB1>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:25:36.548] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:25:36.548] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:25:36.548] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:25:36.548] <TB1>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:25:36.548] <TB1>     INFO: ######################################################################
[15:25:36.548] <TB1>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:25:36.548] <TB1>     INFO: ######################################################################
[15:25:36.551] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:25:36.894] <TB1>     INFO: Expecting 41600 events.
[15:25:39.681] <TB1>    ERROR: <datapipe.cc/Read:L164> Dumping the flawed event +- 3 events:
[15:25:39.681] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1e9 80c0 4708 1b 24af 4708 1b 24a4 4708 1b 24cd 4708 1b 24ce 4708 1b 24c6 4708 1b 24af 4708 1b 24a3 4708 1b 248f e022 c000 
[15:25:39.681] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1e3 8040 4708 1b 24c0 4708 1b 24a1 4708 1b 24ce 4709 1b 24cd 4708 1b 24c7 4709 1b 24ae 4708 1b 24a2 4708 1b 248d e022 c000 
[15:25:39.681] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1e4 80b1 4708 1b 24c0 4709 1b 24a2 4708 1b 24ce 4708 1b 24cf 4708 1b 24c5 4708 1b 24af 4708 1b 24a1 470a 1b 248f e022 c000 
[15:25:39.681] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1e5 80c0 4708 1b 24c0 4708 1b 24a2 4708 1b 24cd 4708 1b 24cf 4708 1b 24c4 4708 1b 24af 4708 1b 24a1 4709 1b 248f e022 c000 
[15:25:39.681] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1e6 9000 4708 1b 24c0 4708 1b 24a1 4708 1b 24cd 4708 1b 24cf 4708 1b 24c5 4708 1b 24af 4708 1b 24a1 4709 1b 248d e022 c000 
[15:25:39.681] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1e7 8040 4708 1b 24c0 4708 1b 24a3 4708 1b 24ce 4708 1b 24cd 4708 1b 24c5 4708 1b 24ae 4708 1b 24a3 4709 1b 248d e022 c000 
[15:25:39.681] <TB1>    ERROR: <datapipe.cc/Read:L166> ====== 0 ====== a1e8 80b1 4708 1b 24c1 4708 1b 24a3 4708 1b 24cd 4708 1b 24cf 4708 1b 24c5 4708 1b 24af 4708 1b 24a1 4709 1b 248d e022 c000 
[15:25:40.964] <TB1>     INFO: 41600 events read in total (3339ms).
[15:25:40.964] <TB1>     INFO: Test took 4412ms.
[15:25:40.972] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:40.972] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:25:40.972] <TB1>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:25:40.981] <TB1>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:25:40.981] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:25:40.981] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:25:40.981] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:25:41.319] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:25:41.666] <TB1>     INFO: Expecting 41600 events.
[15:25:45.808] <TB1>     INFO: 41600 events read in total (3427ms).
[15:25:45.809] <TB1>     INFO: Test took 4490ms.
[15:25:45.817] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:45.817] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:25:45.817] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:25:45.822] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.217
[15:25:45.822] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 190
[15:25:45.822] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.147
[15:25:45.822] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 180
[15:25:45.822] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.568
[15:25:45.822] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[15:25:45.822] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.67
[15:25:45.822] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 190
[15:25:45.823] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.912
[15:25:45.823] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[15:25:45.823] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.226
[15:25:45.823] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[15:25:45.823] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.157
[15:25:45.823] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 177
[15:25:45.823] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.345
[15:25:45.823] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[15:25:45.823] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.365
[15:25:45.823] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:25:45.823] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.253
[15:25:45.823] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 179
[15:25:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.748
[15:25:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,5] phvalue 187
[15:25:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.297
[15:25:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 183
[15:25:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.254
[15:25:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 189
[15:25:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.021
[15:25:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,9] phvalue 185
[15:25:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.529
[15:25:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 173
[15:25:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.227
[15:25:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 169
[15:25:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:25:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:25:45.824] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:25:45.913] <TB1>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:25:46.260] <TB1>     INFO: Expecting 41600 events.
[15:25:50.393] <TB1>     INFO: 41600 events read in total (3418ms).
[15:25:50.394] <TB1>     INFO: Test took 4481ms.
[15:25:50.402] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:25:50.402] <TB1>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:25:50.402] <TB1>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:25:50.406] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:25:50.407] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 58minph_roc = 15
[15:25:50.407] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.7264
[15:25:50.407] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 89
[15:25:50.407] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.5703
[15:25:50.407] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 84
[15:25:50.407] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.5594
[15:25:50.407] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [12 ,14] phvalue 86
[15:25:50.407] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.5534
[15:25:50.407] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,42] phvalue 82
[15:25:50.408] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.024
[15:25:50.408] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 68
[15:25:50.408] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.5018
[15:25:50.408] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 74
[15:25:50.408] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0288
[15:25:50.408] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 72
[15:25:50.408] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9802
[15:25:50.408] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[15:25:50.408] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.3373
[15:25:50.408] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 76
[15:25:50.408] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.634
[15:25:50.408] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,6] phvalue 69
[15:25:50.409] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.083
[15:25:50.409] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 81
[15:25:50.409] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.8111
[15:25:50.409] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 88
[15:25:50.409] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.7858
[15:25:50.409] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 80
[15:25:50.409] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.5113
[15:25:50.409] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 79
[15:25:50.409] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.6003
[15:25:50.409] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,68] phvalue 64
[15:25:50.409] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.2974
[15:25:50.409] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 64
[15:25:50.411] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 0 0
[15:25:50.820] <TB1>     INFO: Expecting 2560 events.
[15:25:51.776] <TB1>     INFO: 2560 events read in total (242ms).
[15:25:51.776] <TB1>     INFO: Test took 1365ms.
[15:25:51.777] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:51.777] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 1 1
[15:25:52.285] <TB1>     INFO: Expecting 2560 events.
[15:25:53.243] <TB1>     INFO: 2560 events read in total (243ms).
[15:25:53.244] <TB1>     INFO: Test took 1467ms.
[15:25:53.246] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:53.246] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 12, 14, 2 2
[15:25:53.751] <TB1>     INFO: Expecting 2560 events.
[15:25:54.708] <TB1>     INFO: 2560 events read in total (242ms).
[15:25:54.708] <TB1>     INFO: Test took 1462ms.
[15:25:54.708] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:54.709] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 42, 3 3
[15:25:55.216] <TB1>     INFO: Expecting 2560 events.
[15:25:56.173] <TB1>     INFO: 2560 events read in total (242ms).
[15:25:56.174] <TB1>     INFO: Test took 1465ms.
[15:25:56.174] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:56.174] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 4 4
[15:25:56.681] <TB1>     INFO: Expecting 2560 events.
[15:25:57.642] <TB1>     INFO: 2560 events read in total (246ms).
[15:25:57.643] <TB1>     INFO: Test took 1468ms.
[15:25:57.643] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:57.643] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 5 5
[15:25:58.150] <TB1>     INFO: Expecting 2560 events.
[15:25:59.106] <TB1>     INFO: 2560 events read in total (241ms).
[15:25:59.106] <TB1>     INFO: Test took 1463ms.
[15:25:59.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:25:59.107] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 6 6
[15:25:59.614] <TB1>     INFO: Expecting 2560 events.
[15:26:00.574] <TB1>     INFO: 2560 events read in total (245ms).
[15:26:00.574] <TB1>     INFO: Test took 1467ms.
[15:26:00.574] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:00.574] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[15:26:01.082] <TB1>     INFO: Expecting 2560 events.
[15:26:02.040] <TB1>     INFO: 2560 events read in total (243ms).
[15:26:02.041] <TB1>     INFO: Test took 1466ms.
[15:26:02.043] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:02.043] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[15:26:02.548] <TB1>     INFO: Expecting 2560 events.
[15:26:03.507] <TB1>     INFO: 2560 events read in total (244ms).
[15:26:03.507] <TB1>     INFO: Test took 1464ms.
[15:26:03.508] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:03.508] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 6, 9 9
[15:26:04.015] <TB1>     INFO: Expecting 2560 events.
[15:26:04.975] <TB1>     INFO: 2560 events read in total (243ms).
[15:26:04.976] <TB1>     INFO: Test took 1468ms.
[15:26:04.976] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:04.976] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[15:26:05.483] <TB1>     INFO: Expecting 2560 events.
[15:26:06.443] <TB1>     INFO: 2560 events read in total (245ms).
[15:26:06.444] <TB1>     INFO: Test took 1468ms.
[15:26:06.444] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:06.444] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 11 11
[15:26:06.951] <TB1>     INFO: Expecting 2560 events.
[15:26:07.911] <TB1>     INFO: 2560 events read in total (243ms).
[15:26:07.911] <TB1>     INFO: Test took 1467ms.
[15:26:07.911] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:07.911] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 12 12
[15:26:08.419] <TB1>     INFO: Expecting 2560 events.
[15:26:09.378] <TB1>     INFO: 2560 events read in total (244ms).
[15:26:09.379] <TB1>     INFO: Test took 1467ms.
[15:26:09.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:09.379] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 13 13
[15:26:09.886] <TB1>     INFO: Expecting 2560 events.
[15:26:10.844] <TB1>     INFO: 2560 events read in total (243ms).
[15:26:10.844] <TB1>     INFO: Test took 1465ms.
[15:26:10.844] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:10.844] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 68, 14 14
[15:26:11.352] <TB1>     INFO: Expecting 2560 events.
[15:26:12.310] <TB1>     INFO: 2560 events read in total (243ms).
[15:26:12.311] <TB1>     INFO: Test took 1467ms.
[15:26:12.311] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:12.311] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 15 15
[15:26:12.818] <TB1>     INFO: Expecting 2560 events.
[15:26:13.776] <TB1>     INFO: 2560 events read in total (243ms).
[15:26:13.776] <TB1>     INFO: Test took 1465ms.
[15:26:13.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:26:13.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:26:13.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC1
[15:26:13.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:26:13.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[15:26:13.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[15:26:13.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:26:13.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[15:26:13.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[15:26:13.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC8
[15:26:13.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[15:26:13.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC10
[15:26:13.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:26:13.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[15:26:13.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:26:13.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:26:13.776] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:26:13.779] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:26:14.286] <TB1>     INFO: Expecting 655360 events.
[15:26:26.064] <TB1>     INFO: 655360 events read in total (11063ms).
[15:26:26.074] <TB1>     INFO: Expecting 655360 events.
[15:26:37.808] <TB1>     INFO: 655360 events read in total (11164ms).
[15:26:37.823] <TB1>     INFO: Expecting 655360 events.
[15:26:49.391] <TB1>     INFO: 655360 events read in total (11041ms).
[15:26:49.412] <TB1>     INFO: Expecting 655360 events.
[15:27:01.095] <TB1>     INFO: 655360 events read in total (11128ms).
[15:27:01.120] <TB1>     INFO: Expecting 655360 events.
[15:27:12.739] <TB1>     INFO: 655360 events read in total (11067ms).
[15:27:12.768] <TB1>     INFO: Expecting 655360 events.
[15:27:24.367] <TB1>     INFO: 655360 events read in total (11048ms).
[15:27:24.400] <TB1>     INFO: Expecting 655360 events.
[15:27:36.039] <TB1>     INFO: 655360 events read in total (11097ms).
[15:27:36.077] <TB1>     INFO: Expecting 655360 events.
[15:27:47.640] <TB1>     INFO: 655360 events read in total (11026ms).
[15:27:47.681] <TB1>     INFO: Expecting 655360 events.
[15:27:59.367] <TB1>     INFO: 655360 events read in total (11149ms).
[15:27:59.413] <TB1>     INFO: Expecting 655360 events.
[15:28:11.072] <TB1>     INFO: 655360 events read in total (11126ms).
[15:28:11.120] <TB1>     INFO: Expecting 655360 events.
[15:28:22.798] <TB1>     INFO: 655360 events read in total (11146ms).
[15:28:22.850] <TB1>     INFO: Expecting 655360 events.
[15:28:34.509] <TB1>     INFO: 655360 events read in total (11132ms).
[15:28:34.566] <TB1>     INFO: Expecting 655360 events.
[15:28:46.234] <TB1>     INFO: 655360 events read in total (11141ms).
[15:28:46.297] <TB1>     INFO: Expecting 655360 events.
[15:28:58.007] <TB1>     INFO: 655360 events read in total (11183ms).
[15:28:58.076] <TB1>     INFO: Expecting 655360 events.
[15:29:09.690] <TB1>     INFO: 655360 events read in total (11088ms).
[15:29:09.762] <TB1>     INFO: Expecting 655360 events.
[15:29:21.513] <TB1>     INFO: 655360 events read in total (11224ms).
[15:29:21.593] <TB1>     INFO: Test took 187814ms.
[15:29:21.694] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:29:21.994] <TB1>     INFO: Expecting 655360 events.
[15:29:33.797] <TB1>     INFO: 655360 events read in total (11088ms).
[15:29:33.808] <TB1>     INFO: Expecting 655360 events.
[15:29:45.424] <TB1>     INFO: 655360 events read in total (11052ms).
[15:29:45.440] <TB1>     INFO: Expecting 655360 events.
[15:29:57.029] <TB1>     INFO: 655360 events read in total (11025ms).
[15:29:57.048] <TB1>     INFO: Expecting 655360 events.
[15:30:08.611] <TB1>     INFO: 655360 events read in total (10998ms).
[15:30:08.634] <TB1>     INFO: Expecting 655360 events.
[15:30:20.249] <TB1>     INFO: 655360 events read in total (11058ms).
[15:30:20.278] <TB1>     INFO: Expecting 655360 events.
[15:30:31.863] <TB1>     INFO: 655360 events read in total (11037ms).
[15:30:31.896] <TB1>     INFO: Expecting 655360 events.
[15:30:43.457] <TB1>     INFO: 655360 events read in total (11020ms).
[15:30:43.493] <TB1>     INFO: Expecting 655360 events.
[15:30:55.030] <TB1>     INFO: 655360 events read in total (10993ms).
[15:30:55.070] <TB1>     INFO: Expecting 655360 events.
[15:31:06.717] <TB1>     INFO: 655360 events read in total (11103ms).
[15:31:06.765] <TB1>     INFO: Expecting 655360 events.
[15:31:18.439] <TB1>     INFO: 655360 events read in total (11142ms).
[15:31:18.490] <TB1>     INFO: Expecting 655360 events.
[15:31:30.117] <TB1>     INFO: 655360 events read in total (11100ms).
[15:31:30.170] <TB1>     INFO: Expecting 655360 events.
[15:31:41.881] <TB1>     INFO: 655360 events read in total (11185ms).
[15:31:41.938] <TB1>     INFO: Expecting 655360 events.
[15:31:53.594] <TB1>     INFO: 655360 events read in total (11130ms).
[15:31:53.657] <TB1>     INFO: Expecting 655360 events.
[15:32:05.280] <TB1>     INFO: 655360 events read in total (11097ms).
[15:32:05.353] <TB1>     INFO: Expecting 655360 events.
[15:32:17.052] <TB1>     INFO: 655360 events read in total (11172ms).
[15:32:17.128] <TB1>     INFO: Expecting 655360 events.
[15:32:28.737] <TB1>     INFO: 655360 events read in total (11083ms).
[15:32:28.814] <TB1>     INFO: Test took 187120ms.
[15:32:28.993] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:28.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:32:28.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:28.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:32:28.994] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:28.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:32:28.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:28.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:32:28.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:28.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:32:28.995] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:28.996] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:32:28.996] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:28.996] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:32:28.996] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:28.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:32:28.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:28.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:32:28.997] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:28.998] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:32:28.998] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:28.998] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:32:28.998] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:28.998] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:32:28.998] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:28.999] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:32:28.999] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:28.999] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:32:28.999] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:28.000] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:32:28.000] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:32:28.000] <TB1>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:32:28.000] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:29.007] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:29.014] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:29.021] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:29.027] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:29.034] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:29.041] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:29.048] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:29.054] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:29.061] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:32:29.068] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:32:29.075] <TB1>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:32:29.082] <TB1>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:32:29.089] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:29.096] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:29.103] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:29.109] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:29.116] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:29.123] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:29.130] <TB1>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:32:29.137] <TB1>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:32:29.144] <TB1>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:32:29.151] <TB1>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:32:29.182] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C0.dat
[15:32:29.182] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C1.dat
[15:32:29.182] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C2.dat
[15:32:29.182] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C3.dat
[15:32:29.183] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C4.dat
[15:32:29.183] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C5.dat
[15:32:29.183] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C6.dat
[15:32:29.183] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C7.dat
[15:32:29.183] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C8.dat
[15:32:29.183] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C9.dat
[15:32:29.183] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C10.dat
[15:32:29.184] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C11.dat
[15:32:29.184] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C12.dat
[15:32:29.184] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C13.dat
[15:32:29.184] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C14.dat
[15:32:29.184] <TB1>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//dacParameters35_C15.dat
[15:32:29.531] <TB1>     INFO: Expecting 41600 events.
[15:32:33.370] <TB1>     INFO: 41600 events read in total (3124ms).
[15:32:33.371] <TB1>     INFO: Test took 4183ms.
[15:32:34.027] <TB1>     INFO: Expecting 41600 events.
[15:32:37.888] <TB1>     INFO: 41600 events read in total (3147ms).
[15:32:37.889] <TB1>     INFO: Test took 4210ms.
[15:32:38.541] <TB1>     INFO: Expecting 41600 events.
[15:32:42.367] <TB1>     INFO: 41600 events read in total (3111ms).
[15:32:42.368] <TB1>     INFO: Test took 4172ms.
[15:32:42.675] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:42.808] <TB1>     INFO: Expecting 2560 events.
[15:32:43.766] <TB1>     INFO: 2560 events read in total (243ms).
[15:32:43.767] <TB1>     INFO: Test took 1092ms.
[15:32:43.768] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:44.276] <TB1>     INFO: Expecting 2560 events.
[15:32:45.234] <TB1>     INFO: 2560 events read in total (243ms).
[15:32:45.235] <TB1>     INFO: Test took 1467ms.
[15:32:45.237] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:45.743] <TB1>     INFO: Expecting 2560 events.
[15:32:46.703] <TB1>     INFO: 2560 events read in total (245ms).
[15:32:46.704] <TB1>     INFO: Test took 1467ms.
[15:32:46.706] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:47.212] <TB1>     INFO: Expecting 2560 events.
[15:32:48.171] <TB1>     INFO: 2560 events read in total (244ms).
[15:32:48.171] <TB1>     INFO: Test took 1465ms.
[15:32:48.174] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:48.680] <TB1>     INFO: Expecting 2560 events.
[15:32:49.638] <TB1>     INFO: 2560 events read in total (243ms).
[15:32:49.638] <TB1>     INFO: Test took 1464ms.
[15:32:49.640] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:50.147] <TB1>     INFO: Expecting 2560 events.
[15:32:51.106] <TB1>     INFO: 2560 events read in total (244ms).
[15:32:51.107] <TB1>     INFO: Test took 1467ms.
[15:32:51.108] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:51.615] <TB1>     INFO: Expecting 2560 events.
[15:32:52.574] <TB1>     INFO: 2560 events read in total (244ms).
[15:32:52.575] <TB1>     INFO: Test took 1467ms.
[15:32:52.578] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:53.083] <TB1>     INFO: Expecting 2560 events.
[15:32:54.040] <TB1>     INFO: 2560 events read in total (242ms).
[15:32:54.041] <TB1>     INFO: Test took 1463ms.
[15:32:54.042] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:54.549] <TB1>     INFO: Expecting 2560 events.
[15:32:55.508] <TB1>     INFO: 2560 events read in total (244ms).
[15:32:55.509] <TB1>     INFO: Test took 1467ms.
[15:32:55.512] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:56.017] <TB1>     INFO: Expecting 2560 events.
[15:32:56.974] <TB1>     INFO: 2560 events read in total (242ms).
[15:32:56.975] <TB1>     INFO: Test took 1464ms.
[15:32:56.978] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:57.483] <TB1>     INFO: Expecting 2560 events.
[15:32:58.441] <TB1>     INFO: 2560 events read in total (243ms).
[15:32:58.442] <TB1>     INFO: Test took 1464ms.
[15:32:58.444] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:32:58.950] <TB1>     INFO: Expecting 2560 events.
[15:32:59.906] <TB1>     INFO: 2560 events read in total (241ms).
[15:32:59.906] <TB1>     INFO: Test took 1462ms.
[15:32:59.908] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:00.415] <TB1>     INFO: Expecting 2560 events.
[15:33:01.375] <TB1>     INFO: 2560 events read in total (245ms).
[15:33:01.375] <TB1>     INFO: Test took 1467ms.
[15:33:01.377] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:01.883] <TB1>     INFO: Expecting 2560 events.
[15:33:02.842] <TB1>     INFO: 2560 events read in total (244ms).
[15:33:02.842] <TB1>     INFO: Test took 1465ms.
[15:33:02.844] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:03.351] <TB1>     INFO: Expecting 2560 events.
[15:33:04.311] <TB1>     INFO: 2560 events read in total (245ms).
[15:33:04.311] <TB1>     INFO: Test took 1467ms.
[15:33:04.315] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:04.820] <TB1>     INFO: Expecting 2560 events.
[15:33:05.781] <TB1>     INFO: 2560 events read in total (246ms).
[15:33:05.781] <TB1>     INFO: Test took 1466ms.
[15:33:05.783] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:06.290] <TB1>     INFO: Expecting 2560 events.
[15:33:07.249] <TB1>     INFO: 2560 events read in total (244ms).
[15:33:07.250] <TB1>     INFO: Test took 1467ms.
[15:33:07.252] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:07.760] <TB1>     INFO: Expecting 2560 events.
[15:33:08.719] <TB1>     INFO: 2560 events read in total (244ms).
[15:33:08.719] <TB1>     INFO: Test took 1467ms.
[15:33:08.721] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:09.228] <TB1>     INFO: Expecting 2560 events.
[15:33:10.187] <TB1>     INFO: 2560 events read in total (244ms).
[15:33:10.187] <TB1>     INFO: Test took 1467ms.
[15:33:10.191] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:10.696] <TB1>     INFO: Expecting 2560 events.
[15:33:11.653] <TB1>     INFO: 2560 events read in total (242ms).
[15:33:11.654] <TB1>     INFO: Test took 1463ms.
[15:33:11.656] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:12.162] <TB1>     INFO: Expecting 2560 events.
[15:33:13.121] <TB1>     INFO: 2560 events read in total (244ms).
[15:33:13.121] <TB1>     INFO: Test took 1465ms.
[15:33:13.124] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:13.630] <TB1>     INFO: Expecting 2560 events.
[15:33:14.589] <TB1>     INFO: 2560 events read in total (245ms).
[15:33:14.589] <TB1>     INFO: Test took 1465ms.
[15:33:14.591] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:15.098] <TB1>     INFO: Expecting 2560 events.
[15:33:16.056] <TB1>     INFO: 2560 events read in total (243ms).
[15:33:16.056] <TB1>     INFO: Test took 1465ms.
[15:33:16.058] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:16.566] <TB1>     INFO: Expecting 2560 events.
[15:33:17.523] <TB1>     INFO: 2560 events read in total (242ms).
[15:33:17.523] <TB1>     INFO: Test took 1465ms.
[15:33:17.525] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:18.031] <TB1>     INFO: Expecting 2560 events.
[15:33:18.991] <TB1>     INFO: 2560 events read in total (245ms).
[15:33:18.991] <TB1>     INFO: Test took 1466ms.
[15:33:18.993] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:19.501] <TB1>     INFO: Expecting 2560 events.
[15:33:20.458] <TB1>     INFO: 2560 events read in total (243ms).
[15:33:20.459] <TB1>     INFO: Test took 1466ms.
[15:33:20.461] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:20.980] <TB1>     INFO: Expecting 2560 events.
[15:33:21.937] <TB1>     INFO: 2560 events read in total (242ms).
[15:33:21.937] <TB1>     INFO: Test took 1476ms.
[15:33:21.941] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:22.446] <TB1>     INFO: Expecting 2560 events.
[15:33:23.405] <TB1>     INFO: 2560 events read in total (245ms).
[15:33:23.405] <TB1>     INFO: Test took 1464ms.
[15:33:23.407] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:23.914] <TB1>     INFO: Expecting 2560 events.
[15:33:24.871] <TB1>     INFO: 2560 events read in total (242ms).
[15:33:24.871] <TB1>     INFO: Test took 1464ms.
[15:33:24.875] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:25.380] <TB1>     INFO: Expecting 2560 events.
[15:33:26.341] <TB1>     INFO: 2560 events read in total (246ms).
[15:33:26.342] <TB1>     INFO: Test took 1468ms.
[15:33:26.344] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:26.850] <TB1>     INFO: Expecting 2560 events.
[15:33:27.809] <TB1>     INFO: 2560 events read in total (243ms).
[15:33:27.809] <TB1>     INFO: Test took 1466ms.
[15:33:27.811] <TB1>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:33:28.318] <TB1>     INFO: Expecting 2560 events.
[15:33:29.277] <TB1>     INFO: 2560 events read in total (244ms).
[15:33:29.277] <TB1>     INFO: Test took 1466ms.
[15:33:30.297] <TB1>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:33:30.297] <TB1>     INFO: PH scale (per ROC):    76  80  72  83  85  80  80  80  75  84  82  73  90  78  80  78
[15:33:30.297] <TB1>     INFO: PH offset (per ROC):  162 162 165 162 175 173 174 174 176 175 165 163 162 171 180 181
[15:33:30.469] <TB1>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:33:30.472] <TB1>     INFO: ######################################################################
[15:33:30.472] <TB1>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:33:30.472] <TB1>     INFO: ######################################################################
[15:33:30.472] <TB1>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:33:30.484] <TB1>     INFO: scanning low vcal = 10
[15:33:30.834] <TB1>     INFO: Expecting 41600 events.
[15:33:34.564] <TB1>     INFO: 41600 events read in total (3015ms).
[15:33:34.564] <TB1>     INFO: Test took 4080ms.
[15:33:34.566] <TB1>     INFO: scanning low vcal = 20
[15:33:35.074] <TB1>     INFO: Expecting 41600 events.
[15:33:38.786] <TB1>     INFO: 41600 events read in total (2998ms).
[15:33:38.786] <TB1>     INFO: Test took 4220ms.
[15:33:38.788] <TB1>     INFO: scanning low vcal = 30
[15:33:39.294] <TB1>     INFO: Expecting 41600 events.
[15:33:43.019] <TB1>     INFO: 41600 events read in total (3010ms).
[15:33:43.019] <TB1>     INFO: Test took 4231ms.
[15:33:43.021] <TB1>     INFO: scanning low vcal = 40
[15:33:43.526] <TB1>     INFO: Expecting 41600 events.
[15:33:47.760] <TB1>     INFO: 41600 events read in total (3519ms).
[15:33:47.761] <TB1>     INFO: Test took 4740ms.
[15:33:47.764] <TB1>     INFO: scanning low vcal = 50
[15:33:48.185] <TB1>     INFO: Expecting 41600 events.
[15:33:52.437] <TB1>     INFO: 41600 events read in total (3537ms).
[15:33:52.437] <TB1>     INFO: Test took 4673ms.
[15:33:52.440] <TB1>     INFO: scanning low vcal = 60
[15:33:52.863] <TB1>     INFO: Expecting 41600 events.
[15:33:57.125] <TB1>     INFO: 41600 events read in total (3547ms).
[15:33:57.125] <TB1>     INFO: Test took 4685ms.
[15:33:57.129] <TB1>     INFO: scanning low vcal = 70
[15:33:57.550] <TB1>     INFO: Expecting 41600 events.
[15:34:01.831] <TB1>     INFO: 41600 events read in total (3566ms).
[15:34:01.832] <TB1>     INFO: Test took 4703ms.
[15:34:01.835] <TB1>     INFO: scanning low vcal = 80
[15:34:02.259] <TB1>     INFO: Expecting 41600 events.
[15:34:06.516] <TB1>     INFO: 41600 events read in total (3543ms).
[15:34:06.517] <TB1>     INFO: Test took 4682ms.
[15:34:06.520] <TB1>     INFO: scanning low vcal = 90
[15:34:06.941] <TB1>     INFO: Expecting 41600 events.
[15:34:11.199] <TB1>     INFO: 41600 events read in total (3543ms).
[15:34:11.200] <TB1>     INFO: Test took 4680ms.
[15:34:11.203] <TB1>     INFO: scanning low vcal = 100
[15:34:11.626] <TB1>     INFO: Expecting 41600 events.
[15:34:15.995] <TB1>     INFO: 41600 events read in total (3655ms).
[15:34:15.996] <TB1>     INFO: Test took 4793ms.
[15:34:15.999] <TB1>     INFO: scanning low vcal = 110
[15:34:16.420] <TB1>     INFO: Expecting 41600 events.
[15:34:20.668] <TB1>     INFO: 41600 events read in total (3533ms).
[15:34:20.668] <TB1>     INFO: Test took 4669ms.
[15:34:20.671] <TB1>     INFO: scanning low vcal = 120
[15:34:21.093] <TB1>     INFO: Expecting 41600 events.
[15:34:25.333] <TB1>     INFO: 41600 events read in total (3525ms).
[15:34:25.333] <TB1>     INFO: Test took 4662ms.
[15:34:25.336] <TB1>     INFO: scanning low vcal = 130
[15:34:25.761] <TB1>     INFO: Expecting 41600 events.
[15:34:30.039] <TB1>     INFO: 41600 events read in total (3563ms).
[15:34:30.040] <TB1>     INFO: Test took 4704ms.
[15:34:30.043] <TB1>     INFO: scanning low vcal = 140
[15:34:30.464] <TB1>     INFO: Expecting 41600 events.
[15:34:34.721] <TB1>     INFO: 41600 events read in total (3542ms).
[15:34:34.722] <TB1>     INFO: Test took 4679ms.
[15:34:34.725] <TB1>     INFO: scanning low vcal = 150
[15:34:35.146] <TB1>     INFO: Expecting 41600 events.
[15:34:39.388] <TB1>     INFO: 41600 events read in total (3528ms).
[15:34:39.389] <TB1>     INFO: Test took 4664ms.
[15:34:39.391] <TB1>     INFO: scanning low vcal = 160
[15:34:39.814] <TB1>     INFO: Expecting 41600 events.
[15:34:44.064] <TB1>     INFO: 41600 events read in total (3535ms).
[15:34:44.065] <TB1>     INFO: Test took 4674ms.
[15:34:44.068] <TB1>     INFO: scanning low vcal = 170
[15:34:44.489] <TB1>     INFO: Expecting 41600 events.
[15:34:48.733] <TB1>     INFO: 41600 events read in total (3526ms).
[15:34:48.734] <TB1>     INFO: Test took 4666ms.
[15:34:48.738] <TB1>     INFO: scanning low vcal = 180
[15:34:49.159] <TB1>     INFO: Expecting 41600 events.
[15:34:53.410] <TB1>     INFO: 41600 events read in total (3536ms).
[15:34:53.410] <TB1>     INFO: Test took 4672ms.
[15:34:53.413] <TB1>     INFO: scanning low vcal = 190
[15:34:53.834] <TB1>     INFO: Expecting 41600 events.
[15:34:58.116] <TB1>     INFO: 41600 events read in total (3567ms).
[15:34:58.117] <TB1>     INFO: Test took 4704ms.
[15:34:58.120] <TB1>     INFO: scanning low vcal = 200
[15:34:58.544] <TB1>     INFO: Expecting 41600 events.
[15:35:02.807] <TB1>     INFO: 41600 events read in total (3548ms).
[15:35:02.808] <TB1>     INFO: Test took 4688ms.
[15:35:02.811] <TB1>     INFO: scanning low vcal = 210
[15:35:03.231] <TB1>     INFO: Expecting 41600 events.
[15:35:07.439] <TB1>     INFO: 41600 events read in total (3493ms).
[15:35:07.439] <TB1>     INFO: Test took 4628ms.
[15:35:07.443] <TB1>     INFO: scanning low vcal = 220
[15:35:07.868] <TB1>     INFO: Expecting 41600 events.
[15:35:12.094] <TB1>     INFO: 41600 events read in total (3511ms).
[15:35:12.097] <TB1>     INFO: Test took 4654ms.
[15:35:12.099] <TB1>     INFO: scanning low vcal = 230
[15:35:12.522] <TB1>     INFO: Expecting 41600 events.
[15:35:16.743] <TB1>     INFO: 41600 events read in total (3506ms).
[15:35:16.744] <TB1>     INFO: Test took 4644ms.
[15:35:16.750] <TB1>     INFO: scanning low vcal = 240
[15:35:17.170] <TB1>     INFO: Expecting 41600 events.
[15:35:21.381] <TB1>     INFO: 41600 events read in total (3497ms).
[15:35:21.381] <TB1>     INFO: Test took 4631ms.
[15:35:21.384] <TB1>     INFO: scanning low vcal = 250
[15:35:21.809] <TB1>     INFO: Expecting 41600 events.
[15:35:26.018] <TB1>     INFO: 41600 events read in total (3494ms).
[15:35:26.019] <TB1>     INFO: Test took 4635ms.
[15:35:26.023] <TB1>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:35:26.447] <TB1>     INFO: Expecting 41600 events.
[15:35:30.660] <TB1>     INFO: 41600 events read in total (3498ms).
[15:35:30.661] <TB1>     INFO: Test took 4638ms.
[15:35:30.664] <TB1>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:35:31.089] <TB1>     INFO: Expecting 41600 events.
[15:35:35.296] <TB1>     INFO: 41600 events read in total (3492ms).
[15:35:35.296] <TB1>     INFO: Test took 4631ms.
[15:35:35.299] <TB1>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:35:35.725] <TB1>     INFO: Expecting 41600 events.
[15:35:39.936] <TB1>     INFO: 41600 events read in total (3496ms).
[15:35:39.937] <TB1>     INFO: Test took 4638ms.
[15:35:39.940] <TB1>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:35:40.362] <TB1>     INFO: Expecting 41600 events.
[15:35:44.598] <TB1>     INFO: 41600 events read in total (3521ms).
[15:35:44.600] <TB1>     INFO: Test took 4660ms.
[15:35:44.603] <TB1>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:35:45.021] <TB1>     INFO: Expecting 41600 events.
[15:35:49.291] <TB1>     INFO: 41600 events read in total (3555ms).
[15:35:49.292] <TB1>     INFO: Test took 4689ms.
[15:35:49.826] <TB1>     INFO: PixTestGainPedestal::measure() done 
[15:35:49.828] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:35:49.829] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:35:49.829] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:35:49.829] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:35:49.829] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:35:49.829] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:35:49.830] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:35:49.830] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:35:49.830] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:35:49.830] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:35:49.830] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:35:49.831] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:35:49.831] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:35:49.831] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:35:49.831] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:35:49.831] <TB1>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:36:28.719] <TB1>     INFO: PixTestGainPedestal::fit() done
[15:36:28.719] <TB1>     INFO: non-linearity mean:  0.952 0.954 0.957 0.959 0.956 0.958 0.961 0.961 0.960 0.954 0.964 0.959 0.963 0.948 0.961 0.956
[15:36:28.719] <TB1>     INFO: non-linearity RMS:   0.007 0.006 0.006 0.005 0.006 0.006 0.005 0.005 0.005 0.006 0.005 0.006 0.005 0.006 0.005 0.007
[15:36:28.719] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:36:28.741] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:36:28.763] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:36:28.786] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:36:28.808] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:36:28.830] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:36:28.852] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:36:28.874] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:36:28.896] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:36:28.918] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:36:28.940] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:36:28.963] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:36:28.985] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:36:29.007] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:36:29.029] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:36:29.051] <TB1>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-09_FPIXTest-17C-Nebraska-160518-1414_2016-05-18_14h14m_1463598879//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:36:29.073] <TB1>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:36:29.073] <TB1>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:36:29.080] <TB1>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:36:29.080] <TB1>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:36:29.083] <TB1>     INFO: ######################################################################
[15:36:29.084] <TB1>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:36:29.084] <TB1>     INFO: ######################################################################
[15:36:29.087] <TB1>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:36:29.097] <TB1>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:36:29.097] <TB1>     INFO:     run 1 of 1
[15:36:29.097] <TB1>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:36:29.440] <TB1>     INFO: Expecting 3120000 events.
[15:37:20.218] <TB1>     INFO: 1293400 events read in total (50063ms).
[15:38:09.064] <TB1>     INFO: 2580060 events read in total (98910ms).
[15:38:30.331] <TB1>     INFO: 3120000 events read in total (120177ms).
[15:38:30.380] <TB1>     INFO: Test took 121284ms.
[15:38:30.459] <TB1>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:38:30.591] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:38:32.015] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:38:33.368] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:38:34.868] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:38:36.254] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:38:37.648] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:38:39.055] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:38:40.513] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:38:41.939] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:38:43.364] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:38:44.840] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:38:46.353] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:38:47.788] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:38:49.173] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:38:50.680] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:38:52.197] <TB1>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:38:53.632] <TB1>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 387846144
[15:38:53.665] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:38:53.665] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1191, RMS = 1.06421
[15:38:53.665] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:38:53.665] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:38:53.665] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.8382, RMS = 1.10255
[15:38:53.665] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:38:53.666] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:38:53.666] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 67.6574, RMS = 1.35152
[15:38:53.666] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[15:38:53.666] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:38:53.666] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.8636, RMS = 1.40593
[15:38:53.666] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 72
[15:38:53.668] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:38:53.668] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6799, RMS = 1.47256
[15:38:53.668] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:38:53.668] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:38:53.668] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.391, RMS = 1.67881
[15:38:53.668] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:38:53.669] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:38:53.669] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5644, RMS = 1.63428
[15:38:53.669] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:38:53.669] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:38:53.669] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.1811, RMS = 1.56559
[15:38:53.669] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:38:53.670] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:38:53.670] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.2212, RMS = 1.65059
[15:38:53.670] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:38:53.670] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:38:53.670] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.622, RMS = 1.71489
[15:38:53.670] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[15:38:53.671] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:38:53.671] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7876, RMS = 1.03229
[15:38:53.671] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:38:53.671] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:38:53.671] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.5897, RMS = 0.960513
[15:38:53.671] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:38:53.672] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:38:53.672] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.4296, RMS = 1.41587
[15:38:53.672] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:38:53.672] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:38:53.673] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.101, RMS = 1.37262
[15:38:53.673] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:38:53.674] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:38:53.674] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.1991, RMS = 1.2267
[15:38:53.674] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:38:53.674] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:38:53.674] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9508, RMS = 1.24922
[15:38:53.674] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:38:53.675] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:38:53.675] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5674, RMS = 1.22451
[15:38:53.675] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:38:53.675] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:38:53.675] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.2367, RMS = 1.21025
[15:38:53.675] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:38:53.676] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:38:53.676] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.8449, RMS = 1.49696
[15:38:53.676] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:38:53.676] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:38:53.676] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2196, RMS = 1.45358
[15:38:53.676] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:38:53.677] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:38:53.677] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.308, RMS = 1.85747
[15:38:53.677] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:38:53.677] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:38:53.677] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.4877, RMS = 1.67139
[15:38:53.677] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:38:53.678] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:38:53.678] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.092, RMS = 1.79077
[15:38:53.678] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:38:53.678] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:38:53.678] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.1907, RMS = 1.84892
[15:38:53.678] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:38:53.679] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:38:53.679] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.7799, RMS = 1.09783
[15:38:53.679] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:38:53.679] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:38:53.679] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.1677, RMS = 1.42447
[15:38:53.680] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:38:53.681] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:38:53.681] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.9648, RMS = 1.85003
[15:38:53.681] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:38:53.681] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:38:53.681] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.3897, RMS = 1.57227
[15:38:53.681] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:38:53.682] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:38:53.682] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8033, RMS = 1.30382
[15:38:53.682] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[15:38:53.682] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:38:53.682] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3902, RMS = 1.46688
[15:38:53.682] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:38:53.683] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:38:53.683] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3317, RMS = 1.17248
[15:38:53.683] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:38:53.683] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:38:53.683] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.9381, RMS = 1.07659
[15:38:53.683] <TB1>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:38:53.686] <TB1>     INFO: PixTestBB3Map::doTest() done, duration: 144 seconds
[15:38:53.686] <TB1>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    1    0    0    0    0    0    2    0
[15:38:53.686] <TB1>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:38:53.781] <TB1>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:38:53.782] <TB1>     INFO: enter test to run
[15:38:53.782] <TB1>     INFO:   test:  no parameter change
[15:38:53.782] <TB1>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[15:38:53.783] <TB1>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[15:38:53.783] <TB1>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[15:38:53.783] <TB1>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:38:54.255] <TB1>    QUIET: Connection to board 26 closed.
[15:38:54.256] <TB1>     INFO: pXar: this is the end, my friend
[15:38:54.256] <TB1>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
