# Waveform file 'C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/test2/src/untitled.awc' connected to 'C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/test2/src/untitled.asdb'.
designverincludedir -clear
designverlibrarysim -PL -clear
designverlibrarysim -L -clear
designverlibrarysim -PL pmi_work
designverlibrarysim ovi_xp2
designverdefinemacro -clear
removefile -Y -D *
addfile {C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/impl1/schem1.vhd}
# Adding file C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\impl1\schem1.vhd ... Done
addfile {C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/impl1/scehm2.vhd}
# Adding file C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\impl1\scehm2.vhd ... Done
vlib {C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/test2/work}
# Warning: Library work already exists
adel -all
# Library contents cleared.
vcom -dbg -work work {C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/impl1/schem1.vhd}
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\impl1\schem1.vhd
# Compile Entity "SCHEM1"
# Compile Architecture "SCHEMATIC" of Entity "SCHEM1"
# Compile success 0 Errors 0 Warnings  Analysis time :  63.0 [ms]
vcom -dbg -work work {C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/impl1/scehm2.vhd}
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\impl1\scehm2.vhd
# Compile Entity "SCEHM2"
# Compile Architecture "SCHEMATIC" of Entity "SCEHM2"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
entity SCHEM1
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
vsim +access +r SCHEM1 -PL pmi_work -L ovi_xp2
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Lattice Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7248 kB (elbread=1280 elab2=5817 kernel=150 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\test2\src\wave.asdb
#  4:05 PM, Wednesday, May 8, 2019
#  Simulation has been initialized
add wave *
run 1000ns
# Warning: WAVEFORM: Object matching /SCHEM1/* not found in C:/Users/PC/Documents/1. KTU/1. KTU/2 Semestras/2. SLP/3lab/test2/src/untitled.asdb.
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work work -2002  $dsn/../impl1/schem1.vhd $dsn/../impl1/scehm2.vhd $dsn/src/TestBench/scehm2_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\test2\..\impl1\schem1.vhd
# Compile Entity "SCHEM1"
# Compile Architecture "SCHEMATIC" of Entity "SCHEM1"
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\test2\..\impl1\scehm2.vhd
# Compile Entity "SCEHM2"
# Compile Architecture "SCHEMATIC" of Entity "SCEHM2"
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\test2\src\TestBench\scehm2_TB.vhd
# Compile Entity "scehm2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "scehm2_tb"
# Error: COMP96_0015: test2/src/TestBench/scehm2_TB.vhd : (98, 16): ';' expected.
# Error: COMP96_0019: test2/src/TestBench/scehm2_TB.vhd : (98, 16): Keyword 'end' expected.
# Error: COMP96_0019: test2/src/TestBench/scehm2_TB.vhd : (101, 2): Keyword 'end' expected.
# Error: COMP96_0016: test2/src/TestBench/scehm2_TB.vhd : (101, 7): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_scehm2"
# Error: COMP96_0209: test2/src/TestBench/scehm2_TB.vhd : (110, 6): Unknown architecture name used in configuration declaration.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work work -2002  $dsn/../impl1/schem1.vhd $dsn/../impl1/scehm2.vhd $dsn/src/TestBench/scehm2_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\test2\..\impl1\schem1.vhd
# Compile Entity "SCHEM1"
# Compile Architecture "SCHEMATIC" of Entity "SCHEM1"
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\test2\..\impl1\scehm2.vhd
# Compile Entity "SCEHM2"
# Compile Architecture "SCHEMATIC" of Entity "SCEHM2"
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\test2\src\TestBench\scehm2_TB.vhd
# Compile Entity "scehm2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "scehm2_tb"
# Error: ELAB1_0011: test2/src/TestBench/scehm2_TB.vhd : (53, 0): Port "DL" is on entity "SCEHM2" but not on the component declaration.
# Error: ELAB1_0011: test2/src/TestBench/scehm2_TB.vhd : (53, 0): Port "DR" is on entity "SCEHM2" but not on the component declaration.
# Error: COMP96_0078: test2/src/TestBench/scehm2_TB.vhd : (89, 2): Unknown identifier "DL".
# Error: COMP96_0133: test2/src/TestBench/scehm2_TB.vhd : (89, 2): Cannot find object declaration.
# Error: COMP96_0078: test2/src/TestBench/scehm2_TB.vhd : (89, 13): Unknown identifier "DR".
# Error: COMP96_0133: test2/src/TestBench/scehm2_TB.vhd : (89, 13): Cannot find object declaration.
# Error: COMP96_0078: test2/src/TestBench/scehm2_TB.vhd : (98, 2): Unknown identifier "DL".
# Error: COMP96_0133: test2/src/TestBench/scehm2_TB.vhd : (98, 2): Cannot find object declaration.
# Error: COMP96_0078: test2/src/TestBench/scehm2_TB.vhd : (98, 13): Unknown identifier "DR".
# Error: COMP96_0133: test2/src/TestBench/scehm2_TB.vhd : (98, 13): Cannot find object declaration.
# Compile Configuration "TESTBENCH_FOR_scehm2"
# Error: COMP96_0209: test2/src/TestBench/scehm2_TB.vhd : (110, 6): Unknown architecture name used in configuration declaration.
# Compile failure 11 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work work -2002  $dsn/../impl1/schem1.vhd $dsn/../impl1/scehm2.vhd $dsn/src/TestBench/scehm2_TB.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\test2\..\impl1\schem1.vhd
# Compile Entity "SCHEM1"
# Compile Architecture "SCHEMATIC" of Entity "SCHEM1"
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\test2\..\impl1\scehm2.vhd
# Compile Entity "SCEHM2"
# Compile Architecture "SCHEMATIC" of Entity "SCEHM2"
# File: C:\Users\PC\Documents\1. KTU\1. KTU\2 Semestras\2. SLP\3lab\test2\src\TestBench\scehm2_TB.vhd
# Compile Entity "scehm2_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "scehm2_tb"
# Error: ELAB1_0011: test2/src/TestBench/scehm2_TB.vhd : (53, 0): Port "DL" is on entity "SCEHM2" but not on the component declaration.
# Error: ELAB1_0011: test2/src/TestBench/scehm2_TB.vhd : (53, 0): Port "DR" is on entity "SCEHM2" but not on the component declaration.
# Error: COMP96_0078: test2/src/TestBench/scehm2_TB.vhd : (69, 10): Unknown identifier "DR".
# Error: COMP96_0078: test2/src/TestBench/scehm2_TB.vhd : (70, 10): Unknown identifier "DL".
# Error: COMP96_0078: test2/src/TestBench/scehm2_TB.vhd : (69, 4): Unknown identifier "DR".
# Error: COMP96_0078: test2/src/TestBench/scehm2_TB.vhd : (70, 4): Unknown identifier "DL".
# Error: COMP96_0133: test2/src/TestBench/scehm2_TB.vhd : (69, 4): Cannot find object declaration.
# Error: COMP96_0112: test2/src/TestBench/scehm2_TB.vhd : (69, 4): "DR" does not match the formal name.
# Error: COMP96_0078: test2/src/TestBench/scehm2_TB.vhd : (91, 2): Unknown identifier "DL".
# Error: COMP96_0133: test2/src/TestBench/scehm2_TB.vhd : (91, 2): Cannot find object declaration.
# Error: COMP96_0078: test2/src/TestBench/scehm2_TB.vhd : (91, 13): Unknown identifier "DR".
# Error: COMP96_0133: test2/src/TestBench/scehm2_TB.vhd : (91, 13): Cannot find object declaration.
# Error: COMP96_0078: test2/src/TestBench/scehm2_TB.vhd : (100, 2): Unknown identifier "DL".
# Error: COMP96_0133: test2/src/TestBench/scehm2_TB.vhd : (100, 2): Cannot find object declaration.
# Error: COMP96_0078: test2/src/TestBench/scehm2_TB.vhd : (100, 13): Unknown identifier "DR".
# Error: COMP96_0133: test2/src/TestBench/scehm2_TB.vhd : (100, 13): Cannot find object declaration.
# Compile Configuration "TESTBENCH_FOR_scehm2"
# Error: COMP96_0209: test2/src/TestBench/scehm2_TB.vhd : (112, 6): Unknown architecture name used in configuration declaration.
# Compile failure 17 Errors 0 Warnings  Analysis time :  0.1 [s]
