#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Jul 22 16:10:33 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {o_pl_err[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_pl_err[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_pl_err[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_pl_err[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_pl_err[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_pl_err[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {o_pl_err[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {o_pl_err[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {tx_disable[0]} LOC=H12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {tx_disable[0]} LOC=H12 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {tx_disable[1]} LOC=F16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {tx_disable[1]} LOC=F16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {i_free_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {i_free_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/86151/Desktop/auido_fft_fir/ziguangTongchuang_Competition_Documents/prj/prj_hsst/ipcore/hsst_test/pnr/example_design/device_map/hsst_test_dut_top.pcf(line number: 10)] | Port rst_n has been placed at location K18, whose type is share pin.
Executing : def_port {rst_n} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
W: ConstraintEditor-4019: Port 'o_p_l2txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l2txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_l3txp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_lx_cdr_align_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_lx_cdr_align_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_pcs_lsm_synced_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_pcs_lsm_synced_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_pll_lock_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_rx_sigdet_sta_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_rx_sigdet_sta_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_pll_done_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_2[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_2[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_2[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_2[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_3[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_3[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_3[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdecer_3[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_2[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_2[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_2[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_2[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_3[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_3[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_3[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rdisper_3[3]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxlane_done_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxlane_done_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_2[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_2[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_2[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_3[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_3[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_rxstatus_3[2]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_txlane_done_2' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_txlane_done_3' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_wtchdg_st_0[0]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_wtchdg_st_0[1]' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l2rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxn' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_l3rxp' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckn_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'i_p_refckp_0' unspecified I/O constraint.
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_325_0.
Mapping instance U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst to HSST_88_340.
Phase 1.1 1st GP placement started.
Design Utilization : 9%.
Wirelength after clock region global placement is 25141.
1st GP placement takes 4.42 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_108.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_109.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_110.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_325_0 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_111.
Clock placement takes 0.45 sec.

Pre global placement takes 6.67 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst i_free_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst o_pl_err_obuf[0]/opit_1 on IOL_19_374.
Placed fixed group with base inst o_pl_err_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst o_pl_err_obuf[2]/opit_1 on IOL_35_374.
Placed fixed group with base inst o_pl_err_obuf[3]/opit_1 on IOL_35_373.
Placed fixed group with base inst rst_n_ibuf/opit_1 on IOL_327_257.
Placed fixed group with base inst tx_disable_obuf[0]/opit_1 on IOL_227_374.
Placed fixed group with base inst tx_disable_obuf[1]/opit_1 on IOL_247_373.
Placed fixed instance U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst on HSST_88_340.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_109.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_111.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_325_0.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.05 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 17706.
	5 iterations finished.
	Final slack 19500.
Super clustering done.
Design Utilization : 9%.
2nd GP placement takes 3.77 sec.

Wirelength after global placement is 26868.
Global placement takes 3.81 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Wirelength after macro cell placement is 32682.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 17706.
	5 iterations finished.
	Final slack 19500.
Super clustering done.
Design Utilization : 9%.
3rd GP placement takes 4.14 sec.

Wirelength after post global placement is 27742.
Post global placement takes 4.14 sec.

Phase 4 Legalization started.
The average distance in LP is 1.763143.
Wirelength after legalization is 36733.
Legalization takes 0.48 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 21068.
Replication placement takes 0.23 sec.

Wirelength after replication placement is 36733.
Phase 5.2 DP placement started.
Legalized cost 21068.000000.
The detailed placement ends at 0th iteration.
DP placement takes 0.25 sec.

Wirelength after detailed placement is 36733.
Timing-driven detailed placement takes 0.50 sec.

Worst slack is 21068, TNS after placement is 0.
Placement done.
Total placement takes 17.02 sec.
Finished placement. (CPU time elapsed 0h:00m:17s)

Routing started.
Building routing graph takes 1.70 sec.
Worst slack is 21068, TNS before global route is 0.
Processing design graph takes 0.48 sec.
Total memory for routing:
	119.466288 M.
Total nets for routing : 7080.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 66 nets, it takes 0.02 sec.
Unrouted nets 120 at the end of iteration 0.
Unrouted nets 61 at the end of iteration 1.
Unrouted nets 26 at the end of iteration 2.
Unrouted nets 15 at the end of iteration 3.
Unrouted nets 8 at the end of iteration 4.
Unrouted nets 3 at the end of iteration 5.
Unrouted nets 4 at the end of iteration 6.
Unrouted nets 7 at the end of iteration 7.
Unrouted nets 4 at the end of iteration 8.
Unrouted nets 6 at the end of iteration 9.
Unrouted nets 5 at the end of iteration 10.
Unrouted nets 2 at the end of iteration 11.
Unrouted nets 4 at the end of iteration 12.
Unrouted nets 2 at the end of iteration 13.
Unrouted nets 0 at the end of iteration 14.
Global Routing step 2 processed 222 nets, it takes 0.61 sec.
Unrouted nets 68 at the end of iteration 0.
Unrouted nets 32 at the end of iteration 1.
Unrouted nets 24 at the end of iteration 2.
Unrouted nets 16 at the end of iteration 3.
Unrouted nets 11 at the end of iteration 4.
Unrouted nets 8 at the end of iteration 5.
Unrouted nets 7 at the end of iteration 6.
Unrouted nets 3 at the end of iteration 7.
Unrouted nets 0 at the end of iteration 8.
Global Routing step 3 processed 127 nets, it takes 0.83 sec.
Global routing takes 1.48 sec.
Total 7915 subnets.
