NAND
*******************************************************************************
**            MyChip Station LayNet Pro 2017 
**            Copyright(c) 1992-2017 MyCAD, Inc. 
**            TIME = 17:32:21  DATE = 05/31/20 
*******************************************************************************
*'NAND' LAYOUT CELL
*.GLOBAL IN1 OUT0 IN0 GND:G VDD:P
M1          OUT0     IN1     VDD     VDD       PMOS W=2.4U L=0.4U AS=1.44P PS=1.2U AD=2.64P PD=4.6U
M2          OUT0     IN0     VDD     VDD       PMOS W=2.4U L=0.4U AS=1.44P PS=1.2U AD=2.64P PD=4.6U
*---------------------------------------------------
*	# OF MOSEF PMOS       : 2
*---------------------------------------------------
*
M3          OUT0     IN1       7     GND       NMOS W=2.4U L=0.4U AS=2.64P PS=4.6U AD=1.44P PD=1.2U
M4           GND     IN0       7     GND       NMOS W=2.4U L=0.4U AS=2.64P PS=4.6U AD=1.44P PD=1.2U
*---------------------------------------------------
*	# OF MOSEF NMOS       : 2
*---------------------------------------------------
*
C1          OUT0     IN1 0.00015088P $[C]
*---------------------------------------------------
*	# OF CAPACITOR C          : 1
*---------------------------------------------------
*
