# 1 "../arch/arm64/boot/dts/mediatek/mt6768.dts"
# 1 "<built-in>" 1
# 1 "../arch/arm64/boot/dts/mediatek/mt6768.dts" 2
# 17 "../arch/arm64/boot/dts/mediatek/mt6768.dts"
/dts-v1/;
# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1








# 1 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "../scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 19 "../arch/arm64/boot/dts/mediatek/mt6768.dts" 2

# 1 "../scripts/dtc/include-prefixes/dt-bindings/mmc/mt6768-msdc.h" 1
# 21 "../arch/arm64/boot/dts/mediatek/mt6768.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/memory/mt6768-larb-port.h" 1
# 22 "../arch/arm64/boot/dts/mediatek/mt6768.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6768-pinfunc.h" 1
# 17 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6768-pinfunc.h"
# 1 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt65xx.h" 1
# 18 "../scripts/dtc/include-prefixes/dt-bindings/pinctrl/mt6768-pinfunc.h" 2
# 23 "../arch/arm64/boot/dts/mediatek/mt6768.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/gce/mt6768-gce.h" 1
# 24 "../arch/arm64/boot/dts/mediatek/mt6768.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/clock/mt6768-clk.h" 1
# 25 "../arch/arm64/boot/dts/mediatek/mt6768.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/iio/mt635x-auxadc.h" 1
# 26 "../arch/arm64/boot/dts/mediatek/mt6768.dts" 2
# 1 "../scripts/dtc/include-prefixes/dt-bindings/mfd/mt6358-irq.h" 1
# 27 "../arch/arm64/boot/dts/mediatek/mt6768.dts" 2

# 1 "./include/generated/autoconf.h" 1
# 29 "../arch/arm64/boot/dts/mediatek/mt6768.dts" 2

/ {
 model = "MT6768";
 compatible = "mediatek,MT6768";
 interrupt-parent = <&sysirq>;
 #address-cells = <2>;
 #size-cells = <2>;


 chosen: chosen {
  bootargs = "root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce cgroup.memory=nosocket,nokmem firmware_class.path=/vendor/firmware page_owner=on loop.max_part=16";




  kaslr-seed = <0 0>;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@000 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0000>;
   enable-method = "psci";
   clock-frequency = <1701000000>;
   cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
    <&idledram &idlesyspll &idlebus26m &SUSPEND>;
  };

  cpu1: cpu@001 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0100>;
   enable-method = "psci";
   clock-frequency = <1701000000>;
   cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
    <&idledram &idlesyspll &idlebus26m &SUSPEND>;
  };

  cpu2: cpu@002 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0200>;
   enable-method = "psci";
   clock-frequency = <1701000000>;
   cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
    <&idledram &idlesyspll &idlebus26m &SUSPEND>;
  };

  cpu3: cpu@003 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0300>;
   enable-method = "psci";
   clock-frequency = <1701000000>;
   cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
    <&idledram &idlesyspll &idlebus26m &SUSPEND>;
  };

  cpu4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0400>;
   enable-method = "psci";
   clock-frequency = <1701000000>;
   cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
    <&idledram &idlesyspll &idlebus26m &SUSPEND>;
  };

  cpu5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0500>;
   enable-method = "psci";
   clock-frequency = <1701000000>;
   cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
    <&idledram &idlesyspll &idlebus26m &SUSPEND>;
  };

  cpu6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a75";
   reg = <0x0600>;
   enable-method = "psci";
   clock-frequency = <2171000000>;
   cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
    <&idledram &idlesyspll &idlebus26m &SUSPEND>;
  };

  cpu7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a75";
   reg = <0x0700>;
   enable-method = "psci";
   clock-frequency = <2171000000>;
   cpu-idle-states = <&STANDBY &MCDI_CPU &MCDI_CLUSTER>,
    <&idledram &idlesyspll &idlebus26m &SUSPEND>;
  };


  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };
    core1 {
     cpu = <&cpu1>;
    };
    core2 {
     cpu = <&cpu2>;
    };
    core3 {
     cpu = <&cpu3>;
    };
    core4 {
     cpu = <&cpu4>;
    };
    core5 {
     cpu = <&cpu5>;
    };
    doe_dvfs_cl0: doe {
    };
   };
   cluster1 {
    core0 {
     cpu = <&cpu6>;
    };
    core1 {
     cpu = <&cpu7>;
    };
    doe_dvfs_cl1: doe {
    };

   };

  };

  idle-states {
   entry-method = "arm,psci";

   STANDBY: standby {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x00000001>;
    entry-latency-us = <600>;
    exit-latency-us = <600>;
    min-residency-us = <1200>;
   };

   MCDI_CPU: mcdi-cpu {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x00010001>;
    entry-latency-us = <600>;
    exit-latency-us = <600>;
    min-residency-us = <1200>;
   };

   MCDI_CLUSTER: mcdi-cluster {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x01010001>;
    entry-latency-us = <600>;
    exit-latency-us = <600>;
    min-residency-us = <1200>;
   };

   idledram: idledram {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x01010002>;
    entry-latency-us = <800>;
    exit-latency-us = <1000>;
    min-residency-us = <2000>;
    status = "okay";
   };

   idlesyspll: idlesyspll {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x01010003>;
    entry-latency-us = <800>;
    exit-latency-us = <1000>;
    min-residency-us = <2000>;
    status = "okay";
   };

   idlebus26m: idlebus26m {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x01010004>;
    entry-latency-us = <800>;
    exit-latency-us = <1000>;
    min-residency-us = <2000>;
    status = "okay";
   };

   SUSPEND: suspend {
    compatible = "arm,idle-state";
    arm,psci-suspend-param = <0x01010005>;
    entry-latency-us = <800>;
    exit-latency-us = <1000>;
    min-residency-us = <2000>;
   };
  };
 };

 cache_parity {
  compatible = "mediatek,cache_parity";
  version = <1>;
  reg = <0 0x0c530000 0 0x10000>;
  err_level = <1>;
  irq_config = <0 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
   <1 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
   <2 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
   <3 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
   <4 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
   <5 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
   <6 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
   <7 0x8090 0x0000ff00 0x8090 68 0x8090 0x000000ff>,
   <1024 0xc8c0 0x01000000 0xc8c0 12 0xc8c8 0x00000001>;
  interrupts = <0 22 4>,
   <0 23 4>,
   <0 24 4>,
   <0 25 4>,
   <0 26 4>,
   <0 27 4>,
   <0 28 4>,
   <0 29 4>,
   <0 19 4>;
 };

 memory {
  device_type = "memory";
  reg = <0 0x40000000 0 0x3e605000>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };


 mobicore {
  compatible = "trustonic,mobicore";
  interrupts = <0 297 1>;
 };

 tee_sanity {
  compatible = "mediatek,tee_sanity";
  interrupts = <0 298 1>;
 };


 utos {
  compatible = "microtrust,utos";
  interrupts = <0 299 1>,
   <0 300 1>;
 };
 utos_tester {
  compatible = "microtrust,tester-v1";
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupt-parent = <&gic>;
  interrupts = <1 7 8>;
 };

 dsu-pmu-0 {
  compatible = "arm,dsu-pmu";
  interrupts = <0 18 4>;
  cpus = <&cpu0>, <&cpu1>, <&cpu2>, <&cpu3>,
   <&cpu4>, <&cpu5>, <&cpu6>, <&cpu7>;
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  zmc-default {
   compatible = "mediatek,zone_movable_cma";
   size = <0 0x2d000000>;
   alignment = <0 0x1000000>;
   alloc-ranges = <0 0xc0000000 4 0x00000000>;
  };

  reserve-memory-sspm_share {
   compatible = "mediatek,reserve-memory-sspm_share";
   no-map;
   status = "okay";



   size = <0 0x510000>;

   alignment = <0 0x10000>;
   alloc-ranges = <0 0x40000000 0 0x60000000>;
  };

  reserve-memory-scp_share {
   compatible = "mediatek,reserve-memory-scp_share";
   no-map;
   size = <0 0x00300000>;
   alignment = <0 0x1000000>;
   alloc-ranges = <0 0x40000000 0 0x50000000>;
  };

  ion-carveout-heap {
   compatible = "mediatek,ion-carveout-heap";
   no-map;
   size = <0 0x9000>;
   alignment = <0 0x1000>;
   alloc-ranges = <0 0xc0000000 4 0x00000000>;
  };

  consys-reserve-memory {
   compatible = "mediatek,consys-reserve-memory";
   no-map;
   size = <0 0x400000>;
   alignment = <0 0x1000000>;
   alloc-ranges = <0 0x40000000 0 0x80000000>;
  };

  wifi_mem: wifi-reserve-memory {
   compatible = "shared-dma-pool";
   no-map;
   size = <0 0x300000>;
   alignment = <0 0x1000000>;
   alloc-ranges = <0 0x40000000 0 0x80000000>;
  };


  soter-shared-mem {
   compatible = "microtrust,shared_mem";
   no-map;


   size = <0 0xc00000>;
   alignment = <0 0x1000000>;




   alloc-ranges = <0 0x40000000 0 0x50000000>;
  };

 };

 cpu_dbgapb: cpu_dbgapb@0e010000 {
  compatible = "mediatek,hw_dbg";
  num = <8>;
  reg = <0 0x0e010000 0 0x1000>,
   <0 0x0e110000 0 0x1000>,
   <0 0x0e210000 0 0x1000>,
   <0 0x0e310000 0 0x1000>,
   <0 0x0e410000 0 0x1000>,
   <0 0x0e510000 0 0x1000>,
   <0 0x0e610000 0 0x1000>,
   <0 0x0e710000 0 0x1000>;
 };

 gic: interrupt-controller {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  #address-cells = <2>;
  #size-cells = <2>;
  #redistributor-regions = <1>;
  interrupt-parent = <&gic>;
  interrupt-controller;
  reg = <0 0x0c000000 0 0x40000>,
        <0 0x0c040000 0 0x200000>,
        <0 0x0c53a650 0 0x50>;
  interrupts = <1 9 4>;
 };

 sysirq: intpol-controller@0 {
  compatible = "mediatek,mt6577-sysirq";
  interrupt-controller;
  #interrupt-cells = <3>;
  interrupt-parent = <&gic>;
  reg = <0 0x0c53a650 0 0x50>;
 };

 chipid@08000000 {
  compatible = "mediatek,chipid";
  reg = <0 0x08000000 0 0x0004>,
        <0 0x08000004 0 0x0004>,
        <0 0x08000008 0 0x0004>,
        <0 0x0800000c 0 0x0004>;
 };

 timer: timer {
  compatible = "arm,armv8-timer";
  interrupt-parent = <&gic>;
  interrupts = <1 13 8>,
    <1 14 8>,
    <1 11 8>,
    <1 10 8>;
  clock-frequency = <13000000>;
 };

 infracfg_ao: infracfg_ao@10001000 {
  compatible = "mediatek,infracfg_ao", "syscon";
  reg = <0 0x10001000 0 0x1000>;
  interrupts = <0 71 1>;
  #clock-cells = <1>;
 };

 scpsys: scpsys@10001000 {
  compatible = "mediatek,scpsys", "syscon";
  reg = <0 0x10001000 0 0x1000>,
   <0 0x10006000 0 0x1000>,
   <0 0x14002000 0 0x1000>,
   <0 0x1020e000 0 0x1000>,
   <0 0x18004000 0 0x1000>,
   <0 0x18002000 0 0x1000>,
   <0 0x10000000 0 0x1000>,
   <0 0x16000000 0 0x1000>,
   <0 0x16025000 0 0x1000>;
  #clock-cells = <1>;
 };

 mcdi:mcdi@0010fc00 {
  compatible = "mediatek,mt6768-mcdi";
  mediatek,enabled = <1>;
  reg = <0 0x0010fc00 0 0x800>,
        <0 0x0c53a000 0 0x1000>;
 };

 scp@10500000 {
  compatible = "mediatek,scp";
  status = "okay";
  reg = <0 0x10500000 0 0x80000>,
    <0 0x105c0000 0 0x3000>,
    <0 0x105c4000 0 0x1000>,
    <0 0x105d4000 0 0x6000>;
  interrupts = <0 205 4>;
  core_1 = "enable";
  scp_sramSize = <0x00080000>;
 };

 scp_dvfs {
  compatible = "mediatek,scp_dvfs";
  clocks = <&topckgen 83>,
   <&clk26m>,
   <&topckgen 14>,
   <&topckgen 26>,
   <&topckgen 2>,
   <&topckgen 23>,
   <&topckgen 6>,
   <&topckgen 25>;

  clock-names = "clk_mux",
   "clk_pll_0",
   "clk_pll_1",
   "clk_pll_2",
   "clk_pll_3",
   "clk_pll_4",
   "clk_pll_5",
   "clk_pll_6";
 };

 topckgen: topckgen@10000000 {
  compatible = "mediatek,topckgen", "syscon";
  reg = <0 0x10000000 0 0x1000>;
  #clock-cells = <1>;
 };

 io_cfg_lt: io_cfg_lt@10002000 {
  compatible = "mediatek,io_cfg_lt";
  reg = <0 0x10002000 0 0x200>;
 };

 io_cfg_lm: io_cfg_lm@10002200 {
  compatible = "mediatek,io_cfg_lm";
  reg = <0 0x10002200 0 0x200>;
 };

 io_cfg_lb: io_cfg_lb@10002400 {
  compatible = "mediatek,io_cfg_lb";
  reg = <0 0x10002400 0 0x200>;
 };

 io_cfg_bl: io_cfg_bl@10002600 {
  compatible = "mediatek,io_cfg_bl";
  reg = <0 0x10002600 0 0x200>;
 };

 io_cfg_rm: io_cfg_rm@10002800 {
  compatible = "mediatek,io_cfg_rm";
  reg = <0 0x10002800 0 0x200>;
 };

 io_cfg_rb: io_cfg_rb@10002a00 {
  compatible = "mediatek,io_cfg_rb";
  reg = <0 0x10002a00 0 0x200>;
 };

 io_cfg_rt: io_cfg_rt@10002c00 {
  compatible = "mediatek,io_cfg_rt";
  reg = <0 0x10002c00 0 0x200>;
 };

 io_cfg_tl: io_cfg_tl@10002e00 {
  compatible = "mediatek,io_cfg_tl";
  reg = <0 0x10002e00 0 0x200>;
 };

 pericfg: pericfg@10003000 {
  compatible = "mediatek,pericfg", "syscon";
  reg = <0 0x10003000 0 0x1000>;
  #clock-cells = <1>;
 };

 efuse_dbg@10004000 {
  compatible = "mediatek,efuse_dbg";
  reg = <0 0x10004000 0 0x1000>;
 };

 gpio: gpio@10005000 {
  compatible = "mediatek,gpio";
  reg = <0 0x10005000 0 0x1000>;
 };

 pio: pinctrl {
  compatible = "mediatek,mt6768-pinctrl";
  reg_bases = <&gpio>,
       <&io_cfg_lt>,
       <&io_cfg_lm>,
       <&io_cfg_lb>,
       <&io_cfg_bl>,
       <&io_cfg_rm>,
       <&io_cfg_rb>,
       <&io_cfg_rt>,
       <&io_cfg_tl>;
  reg_base_eint = <&eint>;
  pins-are-numbered;
  gpio-controller;
  gpio-ranges = <&pio 0 0 186>;
  #gpio-cells = <2>;
  interrupt-controller;
  interrupts = <0 186 4>;
  #interrupt-cells = <4>;
 };

 sleep:sleep@10006000 {
  compatible = "mediatek,sleep";
  reg = <0 0x10006000 0 0x1000>;
  interrupts = <0 195 8>;
 };

 toprgu:toprgu@10007000 {
  compatible = "mediatek,toprgu";
  reg = <0 0x10007000 0 0x1000>;
  interrupts = <0 156 8>;
 };

 clocks {
  clk26m: clk26m {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <26000000>;
  };

  clk32k: clk32k {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32000>;
  };
 };

 dcm: dcm {
  compatible = "mediatek,dcm";
 };

 apxgpt@10008000 {
  compatible = "mediatek,apxgpt";
  reg = <0 0x10008000 0 0x1000>;
  interrupts = <0 185 8>;
  clocks =
   <&clk32k>;
 };

 hacc@1000a000 {
  compatible = "mediatek,hacc";
  reg = <0 0x1000a000 0 0x1000>;
  interrupts = <0 203 8>;
 };

 eint: apirq@1000b000 {
  compatible = "mediatek,apirq";
  reg = <0 0x1000b000 0 0x1000>;
  interrupts = <0 186 4>;
 };

 apmixed: apmixed@1000c000 {
  compatible = "mediatek,apmixed", "syscon";
  reg = <0 0x1000c000 0 0x1000>;
  #clock-cells = <1>;
 };

 fhctl@1000ce00 {
  compatible = "mediatek,fhctl";
  reg = <0 0x1000ce00 0 0x200>;
 };

 pwrap: pwrap@1000d000 {
  compatible = "mediatek,mt6768-pwrap";
  reg = <0 0x1000d000 0 0x1000>;
  reg-names = "pwrap";
  interrupts = <0 194 4>;
  clocks = <&clk26m>, <&clk26m>;
  clock-names = "spi", "wrap";

  main_pmic: mt6358-pmic {
   compatible = "mediatek,mt6358-pmic";
   interrupt-parent = <&pio>;
   interrupts = <144 4 144 0>;
   status = "okay";
  };

 };

 pwraph: pwraphal@ {
  compatible = "mediatek,pwraph";
  mediatek,pwrap-regmap = <&pwrap>;
 };

 pwrap_mpu@1000d000 {
  compatible = "mediatek,pwrap_mpu";
  reg = <0 0x1000d000 0 0x1000>;
 };

 pwrap_p2p@1005cb000 {
  compatible = "mediatek,pwrap_p2p";
  reg = <0 0x105cb000 0 0x1000>;
 };

 pwrap_md32@10448000 {
  compatible = "mediatek,pwrap_md32";
  reg = <0 0x10448000 0 0x1000>;
 };

 sleep_reg_md@1000f000 {
  compatible = "mediatek,sleep_reg_md";
  reg = <0 0x1000f000 0 0x1000>;
 };

 keypad: kp@10010000 {
  compatible = "mediatek,kp";
  reg = <0 0x10010000 0 0x1000>;
  interrupts = <0 73 2>;
 };

 mrdump_ext_rst: mrdump_ext_rst {
  compatible = "mediatek, mrdump_ext_rst-eint";
  mode = "IRQ";
  status = "okay";
 };

 topmisc@10011000 {
  compatible = "mediatek,topmisc";
  reg = <0 0x10011000 0 0x1000>;
 };

 dvfsrc: dvfsrc@10012000 {
  compatible = "mediatek,dvfsrc";
  reg = <0 0x10012000 0 0x1000>,
   <0 0x00110780 0 0x80>;
 };

 mbist_ao@10013000 {
  compatible = "mediatek,mbist_ao";
  reg = <0 0x10013000 0 0x1000>;
 };

 apcldmain_ao@10014000 {
  compatible = "mediatek,apcldmain_ao";
  reg = <0 0x10014000 0 0x400>;
 };

 apcldmaout_ao@10014400 {
  compatible = "mediatek,apcldmaout_ao";
  reg = <0 0x10014400 0 0x400>;
 };

 apcldmamisc_ao@10014800 {
  compatible = "mediatek,apcldmamisc_ao";
  reg = <0 0x10014800 0 0x400>;
 };

 apcldmamisc_ao@10014c00 {
  compatible = "mediatek,apcldmamisc_ao";
  reg = <0 0x10014c00 0 0x400>;
 };

 ddrphy@10015000 {
  compatible = "mediatek,ddrphy";
  reg = <0 0x10015000 0 0x1000>;
 };

 aes_top0@10016000 {
  compatible = "mediatek,aes_top0";
  reg = <0 0x10016000 0 0x1000>;
 };

 sys_timer@10017000 {
  compatible = "mediatek,sys_timer";
  reg = <0 0x10017000 0 0x1000>;
  reg-names = "sys_timer_base";
  interrupts = <0 207 4>;
  clocks = <&topckgen 134>;
 };

 modem_temp_share@10018000 {
  compatible = "mediatek,modem_temp_share";
  reg = <0 0x10018000 0 0x1000>;
 };

 security_ao@1001a000 {
  compatible = "mediatek,security_ao";
  reg = <0 0x1001a000 0 0x1000>;
 };

 topckgen_ao@1001b000 {
  compatible = "mediatek,topckgen_ao";
  reg = <0 0x1001b000 0 0x1000>;
 };

 iocfg_0@10002000 {
  compatible = "mediatek,iocfg_0";
  reg = <0 0x10002000 0 0x200>;
 };

 iocfg_1@10002200 {
  compatible = "mediatek,iocfg_1";
  reg = <0 0x10002200 0 0x200>;
 };

 iocfg_2@10002400 {
  compatible = "mediatek,iocfg_2";
  reg = <0 0x10002400 0 0x200>;
 };

 iocfg_3@10002600 {
  compatible = "mediatek,iocfg_3";
  reg = <0 0x10002600 0 0x200>;
 };

 iocfg_4@10002800 {
  compatible = "mediatek,iocfg_4";
  reg = <0 0x10002800 0 0x200>;
 };

 iocfg_5@10002a00 {
  compatible = "mediatek,iocfg_5";
  reg = <0 0x10002a00 0 0x200>;
 };

 mdcldmain_ao@10015000 {
  compatible = "mediatek,mdcldmain_ao";
  reg = <0 0x10015000 0 0x400>;
 };

 mdcldmaout_ao@10015400 {
  compatible = "mediatek,mdcldmaout_ao";
  reg = <0 0x10015400 0 0x400>;
 };

 mdcldmamisc_ao@10015800 {
  compatible = "mediatek,mdcldmamisc_ao";
  reg = <0 0x10015800 0 0x400>;
 };

 sys_cirq@10204000 {
  compatible = "mediatek,sys_cirq";
  reg = <0 0x10204000 0 0x1000>;
  mediatek,cirq_num = <232>;
  mediatek,spi_start_offset = <64>;
  interrupts = <0 295 8>;
 };

 mcucfg_mp0_counter@0c530000 {
  compatible = "mediatek,mcucfg_mp0_counter";
  reg = <0 0x0c530000 0 0x10000>;
 };

 mcucfg: mcucfg@0c530000 {
  compatible = "mediatek,mcucfg";
  reg = <0 0x0c530000 0 0x10000>;
 };
# 832 "../arch/arm64/boot/dts/mediatek/mt6768.dts"
 m4u@10205000 {
  cell-index = <0>;
  compatible = "mediatek,m4u";
  reg = <0 0x10205000 0 0x1000>;
  interrupts = <0 174 8>;
 };

 devapc@10207000 {
  compatible = "mediatek,mt6768-devapc";
  reg = <0 0x10207000 0 0x1000>,
        <0 0x1000e000 0 0x1000>,
        <0 0x10033000 0 0x1000>;
  interrupts = <0 159 8>;
  clocks = <&infracfg_ao 40>;
  clock-names = "devapc-infra-clock";
 };

 hwrng: hwrng {
  compatible = "mediatek,mt67xx-rng";
 };

 bus_dbg@10208000 {
  compatible = "mediatek,bus_dbg-v2";
  reg = <0 0x10208000 0 0x1000>,
     <0 0x10001000 0 0x1000>;
  mediatek,bus_dbg_con_offset = <0x2fc>;
  interrupts = <0 158 8>;
 };

 ap_ccif0@10209000 {
  compatible = "mediatek,ap_ccif0";
  reg = <0 0x10209000 0 0x1000>;
  interrupts = <0 164 8>;
 };

 md_ccif0@1020a000 {
  compatible = "mediatek,md_ccif0";
  reg = <0 0x1020a000 0 0x1000>;
 };

 ap_ccif1@1020b000 {
  compatible = "mediatek,ap_ccif1";
  reg = <0 0x1020b000 0 0x1000>;
  interrupts = <0 166 8>;
 };

 md_ccif1@1020c000 {
  compatible = "mediatek,md_ccif1";
  reg = <0 0x1020c000 0 0x1000>;
 };

 infra_mbist@1020d000 {
  compatible = "mediatek,infra_mbist";
  reg = <0 0x1020d000 0 0x1000>;
 };

 infracfg@1020e000 {
  compatible = "mediatek,infracfg";
  reg = <0 0x1020e000 0 0x1000>;
 };

 trng@1020f000 {
  compatible = "mediatek,trng";
  reg = <0 0x1020f000 0 0x1000>;
  interrupts = <0 176 8>;
 };

 dxcc_sec@10210000 {
  compatible = "mediatek,dxcc_sec";
  reg = <0 0x10210000 0 0x1000>;
  interrupts = <0 177 4>;
 };

 mcupm_sram2@10211000 {
  compatible = "mediatek,mcupm_sram2";
  reg = <0 0x10211000 0 0x1000>;
 };

 cq_dma@10212000 {
  compatible = "mediatek,mt-cqdma-v1";
  reg = <0 0x10212000 0 0x80>,
   <0 0x10212080 0 0x80>,
   <0 0x10212100 0 0x80>;
  interrupts = <0 134 8>,
   <0 135 8>,
   <0 136 8>;
  nr_channel = <3>;
  clocks = <&infracfg_ao 67>;
  clock-names = "cqdma";
 };

 mcupm_sram3@10213000 {
  compatible = "mediatek,mcupm_sram3";
  reg = <0 0x10213000 0 0x1000>;
 };

 sramrom@10214000 {
  compatible = "mediatek,sramrom";
  reg = <0 0x10214000 0 0x1000>;
 };

 mcupm_reg@10216000 {
  compatible = "mediatek,mcupm_reg";
  reg = <0 0x10216000 0 0x1000>;
 };

 mcupm_sram0@10217000 {
  compatible = "mediatek,mcupm_sram0";
  reg = <0 0x10217000 0 0x1000>;
 };

 mcupm_sram1@10218000 {
  compatible = "mediatek,mcupm_sram1";
  reg = <0 0x10218000 0 0x1000>;
 };

 emi@10219000 {
  compatible = "mediatek,emi";
  reg = <0 0x10219000 0 0x1000>,
   <0 0x10226000 0 0x1000>,
   <0 0x1022d000 0 0x1000>,
   <0 0x10235000 0 0x1000>,
   <0 0x1020e000 0 0x1000>;
  interrupts = <0 161 8>;
 };

 chn_emi@1021a000 {
  compatible = "mediatek,chn_emi";
  reg = <0 0x1021a000 0 0x1000>;
 };

 apcldmain@1021b000 {
  compatible = "mediatek,apcldmain";
  reg = <0 0x1021b000 0 0x100>;
 };

 apcldmain@1021b100 {
  compatible = "mediatek,apcldmain";
  reg = <0 0x1021b100 0 0x100>;
 };

 apcldmaout@1021b400 {
  compatible = "mediatek,apcldmaout";
  reg = <0 0x1021b400 0 0x100>;
 };

 apcldmaout@1021b500 {
  compatible = "mediatek,apcldmaout";
  reg = <0 0x1021b500 0 0x100>;
 };

 apcldmamisc@1021b800 {
  compatible = "mediatek,apcldmamisc";
  reg = <0 0x1021b800 0 0x100>;
  interrupts = <0 180 4>;
 };

 apcldmamisc@1021b900 {
  compatible = "mediatek,apcldmamisc";
  reg = <0 0x1021b900 0 0x400>;
 };

 mdcldmain@1021c000 {
  compatible = "mediatek,mdcldmain";
  reg = <0 0x1021c000 0 0x400>;
 };

 mdcldmaout@1021c400 {
  compatible = "mediatek,mdcldmaout";
  reg = <0 0x1021c400 0 0x400>;
 };

 mdcldmamisc@1021c000 {
  compatible = "mediatek,mdcldmamisc";
  reg = <0 0x1021c000 0 0x1000>;
 };

 mdcldmamisc@1021c900 {
  compatible = "mediatek,mdcldmamisc";
  reg = <0 0x1021c900 0 0x400>;
 };

 mdcldma:mdcldma@10014000 {
  compatible = "mediatek,mdcldma";






  reg = <0 0x10014000 0 0x1000>,
   <0 0x1021b000 0 0x1000>,
   <0 0x10209000 0 0x1000>,
   <0 0x1020a000 0 0x1000>;






  interrupts = <0 180 4>,
        <0 164 8>,
        <0 165 8>,
        <0 75 2>;
  mediatek,md_id = <0>;
  mediatek,cldma_capability = <6>;
  clocks = <&scpsys 0>,
   <&infracfg_ao 50>,
   <&infracfg_ao 41>,
   <&infracfg_ao 44>,
   <&infracfg_ao 35>,
   <&infracfg_ao 36>,
   <&infracfg_ao 81>,
   <&infracfg_ao 82>;
  clock-names = "scp-sys-md1-main",
   "infra-cldma-bclk",
   "infra-ccif-ap",
   "infra-ccif-md",
   "infra-ccif1-ap",
   "infra-ccif1-md",
   "infra-ccif2-ap",
   "infra-ccif2-md";
 };

 md_auxadc:md_auxadc {
  compatible = "mediatek,md_auxadc";
  io-channels = <&auxadc 2>;
  io-channel-names = "md-channel";
 };

 bpi_bsi_slv0@1021e000 {
  compatible = "mediatek,bpi_bsi_slv0";
  reg = <0 0x1021e000 0 0x1000>;
 };

 bpi_bsi_slv1@1021f000 {
  compatible = "mediatek,bpi_bsi_slv1";
  reg = <0 0x1021f000 0 0x6000>;
 };

 bpi_bsi_slv2@10225000 {
  compatible = "mediatek,bpi_bsi_slv2";
  reg = <0 0x10225000 0 0x1000>;
 };

 emi_mpu@10226000 {
  compatible = "mediatek,emi_mpu";
  reg = <0 0x10226000 0 0x1000>;
 };

 dvfsp@10227000 {
  compatible = "mediatek,dvfsp";
  reg = <0 0x10227000 0 0x1000>;
 };

 dvfsp: dvfsp@00110800 {
  compatible = "mediatek,mt6768-dvfsp";
  reg = <0 0x00110800 0 0x1400>,
        <0 0x00110800 0 0x1400>;
  state = <1>;
  change_flag = <0>;
  little-rise-time = <1000>;
  little-down-time = <750>;
  big-rise-time = <1000>;
  big-down-time = <750>;
  L-table = <1700 56 2 1
      1625 53 2 1
      1500 48 2 1
      1450 46 2 1
      1375 43 2 1
      1325 41 2 1
      1275 39 2 1
      1175 34 2 1
      1100 41 2 1
      1050 29 2 1
       999 27 2 1
       950 25 2 1
       900 23 2 1
       850 21 4 1
       774 19 4 1
       500 16 4 1 >;

  B-table = <2000 72 1 1
      1950 69 1 1
      1900 65 1 1
      1850 61 1 1
      1800 58 1 1
      1710 54 1 1
      1621 50 1 1
      1548 48 2 1
      1443 43 2 1
      1354 39 2 1
      1265 36 2 1
      1176 32 2 1
      1087 29 2 1
       998 25 2 1
       909 22 2 1
       850 19 2 1 >;

  CCI-table = <1187 56 2 1
        1120 52 2 1
        1049 48 2 1
        1014 46 2 1
         961 43 2 1
         909 40 2 1
         856 36 2 1
         821 34 2 1
         768 31 2 1
         733 29 4 1
         698 27 4 1
         663 25 4 1
         628 23 4 1
         593 21 4 1
         58 19 4 1
         500 16 4 1 >;

 };

 mt_cpufreq: mt_cpufreq {
  compatible = "mediatek,mt-cpufreq";
 };

 dramc@1022a000 {
  compatible = "mediatek,dramc";
  reg = <0 0x1022a000 0 0x2000>,
   <0 0x10232000 0 0x2000>,
   <0 0x1022c000 0 0x1000>,
   <0 0x10234000 0 0x1000>,
   <0 0x10228000 0 0x2000>,
   <0 0x10230000 0 0x2000>,
   <0 0x1022e000 0 0x1000>,
   <0 0x10236000 0 0x1000>;
 };
 gce: gce@10238000 {
  compatible = "mediatek,gce", "syscon";
  reg = <0 0x10238000 0 0x4000>;
  #clock-cells = <1>;
  interrupts = <0 170 8>;
  disp_mutex_reg = <0x14016000 0x1000>;
  g3d_config_base = <0x13000000 0 0xffff0000>;
  mmsys_config_base = <0x14000000 1 0xffff0000>;
  disp_dither_base = <0x14010000 2 0xffff0000>;
  mm_na_base = <0x14020000 3 0xffff0000>;
  imgsys_base = <0x15020000 4 0xffff0000>;
  vdec_gcon_base = <0x18800000 5 0xffff0000>;
  venc_gcon_base = <0x18810000 6 0xffff0000>;
  conn_peri_base = <0x18820000 7 0xffff0000>;
  topckgen_base = <0x18830000 8 0xffff0000>;
  kp_base = <0x18840000 9 0xffff0000>;
  scp_sram_base = <0x10000000 10 0xffff0000>;
  infra_na3_base = <0x10010000 11 0xffff0000>;
  infra_na4_base = <0x10020000 12 0xffff0000>;
  scp_base = <0x10030000 13 0xffff0000>;
  mcucfg_base = <0x10040000 14 0xffff0000>;
  gcpu_base = <0x10050000 15 0xffff0000>;
  usb0_base = <0x10200000 16 0xffff0000>;
  usb_sif_base = <0x10280000 17 0xffff0000>;
  audio_base = <0x17000000 18 0xffff0000>;
  vdec_base = <0x17010000 19 0xffff0000>;
  msdc2_base = <0x17020000 20 0xffff0000>;
  vdec1_base = <0x17030000 21 0xffff0000>;
  msdc3_base = <0x18000000 22 0xffff0000>;
  ap_dma_base = <0x18010000 23 0xffff0000>;
  gce_base = <0x18020000 24 0xffff0000>;
  vdec2_base = <0x18040000 25 0xffff0000>;
  vdec3_base = <0x18050000 26 0xffff0000>;
  camsys_base = <0x18080000 27 0xffff0000>;
  camsys1_base = <0x180a0000 28 0xffff0000>;
  camsys2_base = <0x180b0000 29 0xffff0000>;
  pwm_sw_base = <0x1100e000 99 0xffff0000>;
  mdp_rdma0_sof = <0>;
  mdp_ccorr0_sof = <1>;
  mdp_rsz0_sof = <2>;
  mdp_rsz1_sof = <3>;
  mdp_wdma_sof = <4>;
  mdp_wrot0_sof = <5>;
  mdp_tdshp0_sof = <6>;
  disp_ovl0_sof = <7>;
  disp_2l_ovl0_sof = <8>;
  disp_rdma0_sof = <9>;
  disp_wdma0_sof = <10>;
  disp_color0_sof = <11>;
  disp_ccorr0_sof = <12>;
  disp_aal0_sof = <13>;
  disp_gamma0_sof = <14>;
  disp_dither0_sof = <15>;
  disp_dsi0_sof = <16>;
  disp_rsz0_sof = <17>;
  img_dl_relay_sof = <18>;
  disp_pwm0_sof = <19>;
  mdp_rdma0_frame_done = <20>;
  mdp_ccorr0_frame_done = <21>;
  mdp_rsz0_frame_done = <22>;
  mdp_rsz1_frame_done = <23>;
  mdp_wrot0_write_frame_done = <24>;
  mdp_wdma_frame_done = <25>;
  mdp_tdshp0_frame_done = <26>;
  disp_ovl0_frame_done = <27>;
  disp_2l_ovl0_frame_done = <28>;
  disp_rsz0_frame_done = <29>;
  disp_rdma0_frame_done = <30>;
  disp_wdma0_frame_done = <31>;
  disp_color0_frame_done = <32>;
  disp_ccorr0_frame_done = <33>;
  disp_aal0_frame_done = <34>;
  disp_gamma0_frame_done = <35>;
  disp_dither0_frame_done = <36>;
  disp_dsi0_frame_done = <37>;
  stream_done_0 = <130>;
  stream_done_1 = <131>;
  stream_done_2 = <132>;
  stream_done_3 = <133>;
  stream_done_4 = <134>;
  stream_done_5 = <135>;
  stream_done_6 = <136>;
  stream_done_7 = <137>;
  stream_done_8 = <138>;
  stream_done_9 = <139>;
  buf_underrun_event_0 = <140>;
  dsi0_te_event = <141>;
  dsi0_irq_event = <142>;
  dsi0_done_event = <143>;
  disp_wdma0_rst_done = <147>;
  mdp_wdma_rst_done = <148>;
  mdp_wrot0_rst_done = <149>;
  mdp_rdma0_rst_done = <151>;
  disp_ovl0_frame_rst_done_pusle = <152>;
  dip_cq_thread0_frame_done = <257>;
  dip_cq_thread1_frame_done = <258>;
  dip_cq_thread2_frame_done = <259>;
  dip_cq_thread3_frame_done = <260>;
  dip_cq_thread4_frame_done = <261>;
  dip_cq_thread5_frame_done = <262>;
  dip_cq_thread6_frame_done = <263>;
  dip_cq_thread7_frame_done = <264>;
  dip_cq_thread8_frame_done = <265>;
  dip_cq_thread9_frame_done = <266>;
  dip_cq_thread10_frame_done = <267>;
  dip_cq_thread11_frame_done = <268>;
  dip_cq_thread12_frame_done = <269>;
  dip_cq_thread13_frame_done = <270>;
  dip_cq_thread14_frame_done = <271>;
  dip_cq_thread15_frame_done = <272>;
  dip_cq_thread16_frame_done = <273>;
  dip_cq_thread17_frame_done = <274>;
  dip_cq_thread18_frame_done = <275>;
  dve_frame_done = <276>;
  wmf_frame_done = <277>;
  rsc_frame_done = <278>;
  venc_frame_done = <289>;
  venc_pause_done = <290>;
  jpgenc_done = <291>;
  venc_mb_done = <292>;
  venc_128byte_cnt_done = <293>;
  isp_frame_done_b = <322>;
  camsv_0_pass1_done = <323>;
  camsv_1_pass1_done = <324>;
  camsv_2_pass1_done = <325>;
  tsf_done = <326>;
  seninf_0_fifo_full = <327>;
  seninf_1_fifo_full = <328>;
  seninf_2_fifo_full = <329>;
  seninf_3_fifo_full = <330>;
  seninf_4_fifo_full = <331>;
  seninf_5_fifo_full = <332>;
  seninf_6_fifo_full = <333>;
  seninf_7_fifo_full = <334>;
  dsi0_te_from_infra = <898>;
  mmsys_config = <&mmsys_config>;
  mdp_rdma0 = <&mdp_rdma0>;
  mdp_rsz0 = <&mdp_rsz0>;
  mdp_rsz1 = <&mdp_rsz1>;
  mdp_wdma0 = <&mdp_wdma0>;
  mdp_wrot0 = <&mdp_wrot0>;
  mdp_tdshp0 = <&mdp_tdshp0>;
  mdp_color0 = <&disp_color0>;
  mdp_ccorr0 = <&mdp_ccorr>;
  mm_mutex = <&disp_mutex0>;
  sram_share_cnt = <1>;
  sram_share_engine = <13>;
  sram_share_event = <710>;
  mediatek,mailbox-gce = <&gce_mbox>;
  secure_thread = <6 8>;
  mboxes = <&gce_mbox 0 0 4>,
   <&gce_mbox 2 0 5>,
   <&gce_mbox 3 0 4>,
   <&gce_mbox 4 0 4>,
   <&gce_mbox 6 0 3>,
   <&gce_mbox 7 0xffffffff 2>,


   <&gce_mbox_svp 8 0 4>,
   <&gce_mbox_svp 9 0 4>,
   <&gce_mbox_svp 10 0 1>,





   <&gce_mbox 11 0 1>,
   <&gce_mbox 12 0 1>,
   <&gce_mbox 13 0 1>,
   <&gce_mbox 14 0 1>,
   <&gce_mbox 15 0xffffffff 1>;
  clocks = <&infracfg_ao 9>,
   <&infracfg_ao 24>,
   <&scpsys 3>;
  clock-names = "GCE", "GCE_TIMER", "MMSYS_MTCMOS";
 };

 gce_mbox: gce_mbox@10238000 {
  compatible = "mediatek,mt6768-gce";
  reg = <0 0x10238000 0 0x4000>;
  interrupts = <0 170 8>;
  default_tokens = /bits/ 16 <700>,
   /bits/ 16 <701>,
   /bits/ 16 <702>,
   /bits/ 16 <703>,
   /bits/ 16 <704>,
   /bits/ 16 <710>,
   /bits/ 16 <711>;
  clocks = <&infracfg_ao 9>,
   <&infracfg_ao 24>;
  clock-names = "gce", "gce-timer";
  #mbox-cells = <3>;
  #gce-event-cells = <1>;
  #gce-subsys-cells = <2>;
 };



 gce_mbox_svp: gce_mbox_svp@10238000 {
  compatible = "mediatek,mailbox-gce-svp";
  reg = <0 0x10238000 0 0x4000>;
  interrupts = <0 170 8>,
   <0 171 8>;
  #mbox-cells = <3>;
  clocks = <&infracfg_ao 9>,
   <&infracfg_ao 24>;
  clock-names = "gce", "gce-timer";
 };


 ap_ccif2@1023c000 {
  compatible = "mediatek,ap_ccif2";
  reg = <0 0x1023c000 0 0x1000>;
  interrupts = <0 160 8>;
 };

 md_ccif2@1023d000 {
  compatible = "mediatek,md_ccif2";
  reg = <0 0x1023d000 0 0x1000>;
 };

 ap_ccif3@1023e000 {
  compatible = "mediatek,ap_ccif3";
  reg = <0 0x1023e000 0 0x1000>;
  interrupts = <0 163 8>;
 };

 goodix_fp: fingerprint {
  compatible = "mediatek,fpc1022_irq","mediatek,goodix-fp";
  status = "okay";
 };

 accdet: accdet {
  compatible = "mediatek,pmic-accdet";
 };

 swtp: swtp {
  compatible = "mediatek, swtp-eint";
  ant_sw_gpios = <&pio 72 0>;
 };

 mt6358_gauge {
  compatible = "mediatek,mt6358_gauge";
  gauge_name = "gauge";
  alias_name = "MT6358";
 };

 gauge_timer {
  compatible = "mediatek,gauge_timer_service";
 };
 simtray {
  compatible = "xiaomi,simtray-status";
  status-gpio = <&pio 46 0>;
 };

# 1 "../arch/arm64/boot/dts/mediatek/bat_setting/mt6768_battery_prop.dtsi" 1
# 14 "../arch/arm64/boot/dts/mediatek/bat_setting/mt6768_battery_prop.dtsi"
bat_gm30: battery{
 compatible = "mediatek,bat_gm30";
 io-channels = <&auxadc 2>;
 io-channel-names = "batteryID-channel";
 DIFFERENCE_FULLOCV_ITH = <(250)>;

 SHUTDOWN_1_TIME = <(5)>;

 KEEP_100_PERCENT = <(1)>;

 R_FG_VALUE = <(10)>;

 EMBEDDED_SEL = <(1)>;

 PMIC_SHUTDOWN_CURRENT = <(20)>;

 FG_METER_RESISTANCE = <(75)>;

 CAR_TUNE_VALUE = <(99)>;

 PMIC_MIN_VOL = <(33500)>;

 POWERON_SYSTEM_IBOOT = <(500)>;

 SHUTDOWN_GAUGE0_VOLTAGE = <(34000)>;

 TEMPERATURE_T0 = <(50)>;

 TEMPERATURE_T1 = <(25)>;

 TEMPERATURE_T2 = <(10)>;

 TEMPERATURE_T3 = <(0)>;

 TEMPERATURE_T4 = <(-10)>;

 g_FG_PSEUDO100_T0 = <(95)>;

 g_FG_PSEUDO100_T1 = <(95)>;

 g_FG_PSEUDO100_T2 = <(95)>;

 g_FG_PSEUDO100_T3 = <(95)>;

 g_FG_PSEUDO100_T4 = <(95)>;

 Q_MAX_SYS_VOLTAGE_BAT0 = <(3550)>;

 Q_MAX_SYS_VOLTAGE_BAT1 = <(3550)>;

 Q_MAX_SYS_VOLTAGE_BAT2 = <(3550)>;

 Q_MAX_SYS_VOLTAGE_BAT3 = <(3550)>;

 COM_FG_METER_RESISTANCE = <(100)>;

 COM_R_FG_VALUE = <(0)>;

 enable_tmp_intr_suspend = <(0)>;

 ACTIVE_TABLE = <(5)>;

 MULTI_TEMP_GAUGE0 = <(1)>;

# 1 "../arch/arm64/boot/dts/mediatek/bat_setting/mt6768_battery_table.dtsi" 1
# 14 "../arch/arm64/boot/dts/mediatek/bat_setting/mt6768_battery_table.dtsi"
battery0_profile_t0_num = <100>;
battery0_profile_t0_col = <3>;
battery0_profile_t0 =
<
0 44240 900
512 44095 900
1024 43964 900
1536 43842 900
2048 43726 890
2561 43615 875
3073 43504 875
3585 43393 875
4097 43291 896
4609 43175 883
5121 43060 888
5633 42946 900
6145 42826 900
6658 42707 902
7170 42587 924
7682 42460 905
8194 42338 900
8706 42213 887
9218 42088 875
9730 41970 881
10242 41857 900
10755 41729 900
11267 41617 920
11779 41499 909
12291 41385 913
12803 41270 925
13315 41153 925
13827 41042 925
14339 40931 925
14852 40820 925
15364 40715 925
15876 40613 925
16388 40510 933
16900 40408 945
17412 40306 926
17924 40212 947
18436 40118 969
18948 40024 975
19461 39930 975
19973 39840 983
20485 39753 1004
20997 39659 1026
21509 39565 1068
22021 39442 1039
22533 39291 982
23045 39150 929
23558 39039 893
24070 38949 878
24582 38881 900
25094 38813 900
25606 38745 883
26118 38682 889
26630 38622 900
27142 38564 900
27655 38513 900
28167 38461 900
28679 38410 900
29191 38359 900
29703 38308 887
30215 38260 885
30727 38218 894
31239 38176 877
31752 38142 899
32264 38100 900
32776 38064 916
33288 38029 925
33800 37995 934
34312 37961 950
34824 37926 950
35336 37884 950
35848 37825 930
36361 37740 893
36873 37666 887
37385 37610 909
37897 37558 920
38409 37507 900
38921 37456 900
39433 37412 919
39945 37370 925
40458 37327 925
40970 37284 933
41482 37238 950
41994 37178 949
42506 37101 906
43018 37039 918
43530 36973 940
44042 36896 917
44555 36831 875
45067 36809 879
45579 36800 901
46091 36791 965
46603 36776 1047
47115 36735 1118
47627 36581 1075
48139 36255 982
48652 35757 1010
49164 35108 1074
49676 34156 1201
50188 32434 2148
50700 28980 2475
>;
battery0_profile_t1_num = <100>;
battery0_profile_t1_col = <3>;
battery0_profile_t1 =
<
0 44150 1130
512 44031 1126
1024 43925 1143
1536 43817 1136
2048 43710 1135
2561 43605 1143
3073 43495 1128
3585 43393 1149
4097 43282 1150
4609 43165 1150
5121 43045 1137
5633 42926 1125
6145 42806 1125
6658 42686 1125
7170 42558 1125
7682 42438 1125
8194 42318 1141
8706 42199 1150
9218 42075 1141
9730 41947 1125
10242 41828 1127
10755 41708 1149
11267 41597 1150
11779 41479 1150
12291 41365 1163
12803 41250 1175
13315 41133 1175
13827 41022 1175
14339 40911 1175
14852 40808 1194
15364 40699 1200
15876 40593 1200
16388 40494 1216
16900 40398 1250
17412 40296 1251
17924 40202 1272
18436 40101 1294
18948 40010 1330
19461 39920 1361
19973 39827 1383
20485 39729 1400
20997 39618 1399
21509 39499 1357
22021 39351 1260
22533 39208 1182
23045 39089 1139
23558 38992 1118
24070 38909 1100
24582 38841 1100
25094 38773 1100
25606 38711 1100
26118 38652 1100
26630 38592 1090
27142 38534 1081
27655 38483 1097
28167 38431 1076
28679 38388 1096
29191 38339 1100
29703 38293 1100
30215 38250 1100
30727 38210 1106
31239 38176 1127
31752 38142 1149
32264 38100 1130
32776 38064 1125
33288 38035 1138
33800 38005 1150
34312 37971 1156
34824 37937 1175
35336 37903 1175
35848 37861 1155
36361 37818 1134
36873 37771 1113
37385 37723 1100
37897 37678 1100
38409 37627 1099
38921 37576 1077
39433 37532 1075
39945 37496 1075
40458 37457 1075
40970 37414 1083
41482 37366 1100
41994 37298 1099
42506 37230 1078
43018 37176 1112
43530 37102 1110
44042 37021 1078
44555 36964 1057
45067 36949 1079
45579 36940 1100
46091 36923 1122
46603 36906 1179
47115 36865 1243
47627 36711 1243
48139 36373 1200
48652 35839 1214
49164 35139 1299
49676 34043 1448
50188 31484 5113
50700 29600 4025
>;
battery0_profile_t2_num = <100>;
battery0_profile_t2_col = <3>;
battery0_profile_t2 =
<
0 44180 1730
512 44043 1726
1024 43928 1743
1536 43823 1750
2048 43716 1750
2561 43608 1750
3073 43504 1747
3585 43393 1726
4097 43282 1746
4609 43165 1733
5121 43045 1725
5633 42926 1725
6145 42806 1725
6658 42686 1723
7170 42558 1701
7682 42438 1720
8194 42312 1709
8706 42189 1713
9218 42068 1725
9730 41947 1725
10242 41828 1725
10755 41708 1725
11267 41589 1725
11779 41469 1725
12291 41355 1738
12803 41240 1750
13315 41123 1750
13827 41012 1752
14339 40901 1773
14852 40798 1794
15364 40695 1816
15876 40593 1849
16388 40487 1883
16900 40378 1900
17412 40276 1901
17924 40173 1922
18436 40078 1944
18948 39984 1950
19461 39890 1961
19973 39797 1983
20485 39699 1996
20997 39588 1974
21509 39460 1932
22021 39318 1835
22533 39184 1743
23045 39065 1668
23558 38962 1625
24070 38878 1622
24582 38801 1600
25094 38733 1600
25606 38671 1600
26118 38612 1614
26630 38552 1625
27142 38494 1625
27655 38443 1625
28167 38391 1625
28679 38340 1625
29191 38289 1625
29703 38243 1625
30215 38200 1635
30727 38160 1650
31239 38126 1652
31752 38092 1674
32264 38058 1695
32776 38017 1700
33288 37985 1713
33800 37955 1725
34312 37923 1725
34824 37897 1725
35336 37863 1725
35848 37837 1725
36361 37811 1725
36873 37780 1725
37385 37746 1716
37897 37710 1700
38409 37668 1700
38921 37625 1700
39433 37582 1719
39945 37546 1740
40458 37507 1762
40970 37458 1783
41482 37396 1800
41994 37328 1802
42506 37269 1866
43018 37202 1875
43530 37122 1904
44042 37041 1958
44555 36978 2007
45067 36946 2040
45579 36920 2126
46091 36903 2212
46603 36871 2315
47115 36820 2479
47627 36674 2671
48139 36351 2892
48652 35806 3220
49164 35089 3818
49676 33976 5132
50188 31926 9054
50700 29170 3050
>;
battery0_profile_t3_num = <100>;
battery0_profile_t3_col = <3>;
battery0_profile_t3 =
<
0 44200 2900
512 44046 2900
1024 43914 2882
1536 43797 2903
2048 43690 2925
2561 43585 2918
3073 43474 2900
3585 43363 2900
4097 43252 2900
4609 43135 2883
5121 43020 2875
5633 42906 2875
6145 42786 2869
6658 42666 2848
7170 42538 2826
7682 42418 2825
8194 42298 2841
8706 42173 2837
9218 42048 2816
9730 41927 2800
10242 41808 2800
10755 41688 2800
11267 41577 2820
11779 41459 2809
12291 41340 2825
12803 41224 2850
13315 41113 2850
13827 41002 2852
14339 40891 2873
14852 40788 2913
15364 40679 2941
15876 40573 2974
16388 40464 3000
16900 40346 3000
17412 40236 3000
17924 40133 3000
18436 40023 2981
18948 39918 2960
19461 39825 2961
19973 39730 2967
20485 39616 2938
20997 39488 2874
21509 39360 2788
22021 39232 2703
22533 39116 2646
23045 39013 2614
23558 38922 2600
24070 38837 2593
24582 38751 2551
25094 38683 2571
25606 38621 2592
26118 38562 2600
26630 38502 2600
27142 38442 2606
27655 38383 2625
28167 38331 2625
28679 38288 2646
29191 38239 2667
29703 38193 2688
30215 38150 2700
30727 38110 2712
31239 38075 2750
31752 38032 2750
32264 37998 2770
32776 37970 2808
33288 37939 2825
33800 37909 2834
34312 37883 2850
34824 37859 2856
35336 37841 2920
35848 37824 2964
36361 37807 3007
36873 37790 3062
37385 37770 3126
37897 37742 3180
38409 37708 3202
38921 37665 3245
39433 37615 3326
39945 37563 3396
40458 37512 3494
40970 37458 3615
41482 37395 3730
41994 37318 3879
42506 37250 4028
43018 37182 4214
43530 37096 4406
44042 37002 4609
44555 36925 4837
45067 36884 5105
45579 36849 5432
46091 36815 5816
46603 36774 6344
47115 36714 7043
47627 36564 7972
48139 36243 9321
48652 35707 11797
49164 34999 17430
49676 34001 15052
50188 33390 13500
50700 33390 13500
>;
battery0_profile_t4_num = <100>;
battery0_profile_t4_col = <3>;
battery0_profile_t4 =
<
0 44220 5600
512 44024 5600
1024 43870 5635
1536 43730 5650
2048 43598 5640
2561 43470 5618
3073 43343 5600
3585 43224 5600
4097 43096 5559
4609 42975 5533
5121 42855 5498
5633 42736 5475
6145 42616 5457
6658 42497 5402
7170 42377 5424
7682 42250 5405
8194 42128 5367
8706 42014 5376
9218 41898 5391
9730 41777 5375
10242 41658 5373
10755 41538 5351
11267 41427 5370
11779 41309 5359
12291 41195 5350
12803 41084 5359
13315 40975 5380
13827 40872 5402
14339 40761 5423
14852 40642 5425
15364 40523 5441
15876 40399 5426
16388 40271 5384
16900 40146 5345
17412 40035 5323
17924 39915 5280
18436 39803 5238
18948 39704 5240
19461 39601 5216
19973 39490 5175
20485 39378 5163
20997 39259 5100
21509 39156 5100
22021 39054 5064
22533 38957 5050
23045 38863 5039
23558 38775 5032
24070 38698 5050
24582 38621 5050
25094 38553 5071
25606 38491 5092
26118 38432 5127
26630 38376 5180
27142 38322 5225
27655 38264 5231
28167 38221 5274
28679 38178 5337
29191 38136 5401
29703 38093 5452
30215 38054 5495
30727 38023 5543
31239 37997 5605
31752 37971 5648
32264 37946 5731
32776 37927 5816
33288 37910 5901
33800 37893 6014
34312 37873 6147
34824 37849 6238
35336 37831 6387
35848 37807 6517
36361 37781 6661
36873 37755 6823
37385 37730 7002
37897 37702 7199
38409 37668 7411
38921 37625 7603
39433 37582 7814
39945 37533 8073
40458 37473 8316
40970 37405 8553
41482 37336 8839
41994 37268 9160
42506 37200 9523
43018 37117 9867
43530 37032 10282
44042 36951 10773
44555 36883 11336
45067 36833 11993
45579 36789 12844
46091 36755 13954
46603 36714 15478
47115 36654 17683
47627 36546 20349
48139 36280 20714
48652 35774 19521
49164 35600 19250
49676 35600 19250
50188 35600 19250
50700 35600 19250
>;
battery1_profile_t0_num = <100>;
battery1_profile_t0_col = <3>;
battery1_profile_t0 =
<
0 44260 930
517 44122 926
1034 43999 907
1552 43884 900
2069 43776 900
2586 43673 900
3103 43568 900
3620 43456 900
4137 43353 900
4655 43242 900
5172 43123 900
5689 43007 912
6206 42888 916
6723 42761 905
7240 42641 925
7758 42520 925
8275 42391 905
8792 42269 916
9309 42141 912
9826 42015 910
10343 41894 925
10861 41774 925
11378 41653 925
11895 41532 925
12412 41412 925
12929 41291 925
13446 41174 925
13964 41059 925
14481 40942 929
14998 40838 950
15515 40726 950
16032 40614 950
16549 40508 950
17067 40405 950
17584 40301 950
18101 40200 955
18618 40105 976
19135 40010 998
19653 39915 1000
20170 39820 1016
20687 39731 1037
21204 39641 1068
21721 39537 1095
22238 39403 1065
22756 39222 957
23273 39089 910
23790 38993 917
24307 38912 925
24824 38835 915
25341 38762 906
25859 38701 922
26376 38632 901
26893 38571 900
27410 38517 900
27927 38459 900
28444 38404 900
28962 38352 900
29479 38302 900
29996 38259 901
30513 38216 922
31030 38172 925
31547 38129 925
32065 38091 937
32582 38053 942
33099 38012 930
33616 37978 952
34133 37952 973
34651 37911 955
35168 37881 982
35685 37834 975
36202 37767 941
36719 37687 913
37236 37604 877
37754 37553 899
38271 37517 920
38788 37462 908
39305 37413 914
39822 37370 925
40339 37329 932
40857 37294 950
41374 37251 950
41891 37199 950
42408 37133 932
42925 37070 925
43442 37009 947
43960 36940 960
44477 36859 917
44994 36800 876
45511 36791 898
46028 36782 938
46545 36767 981
47063 36745 1037
47580 36699 1092
48097 36560 1093
48614 36218 981
49131 35727 1045
49648 35044 1090
50166 34069 1232
50683 32300 3307
51200 29320 3425
>;
battery1_profile_t1_num = <100>;
battery1_profile_t1_col = <3>;
battery1_profile_t1 =
<
0 44150 1150
517 44038 1150
1034 43933 1150
1552 43830 1150
2069 43726 1150
2586 43620 1142
3103 43509 1129
3620 43406 1150
4137 43294 1150
4655 43174 1150
5172 43053 1150
5689 42933 1150
6206 42808 1141
6723 42681 1125
7240 42560 1125
7758 42431 1125
8275 42309 1125
8792 42182 1125
9309 42057 1125
9826 41935 1135
10343 41814 1150
10861 41694 1150
11378 41573 1150
11895 41452 1150
12412 41339 1168
12929 41221 1175
13446 41104 1175
13964 40992 1175
14481 40880 1179
14998 40768 1200
15515 40665 1222
16032 40562 1225
16549 40458 1240
17067 40355 1262
17584 40251 1283
18101 40148 1300
18618 40045 1302
19135 39950 1345
19653 39855 1369
20170 39760 1407
20687 39656 1413
21204 39533 1364
21721 39393 1278
22238 39248 1194
22756 39119 1129
23273 39022 1105
23790 38933 1100
24307 38852 1087
24824 38779 1075
25341 38712 1075
25859 38652 1075
26376 38592 1075
26893 38531 1075
27410 38477 1075
27927 38431 1089
28444 38384 1089
28962 38332 1075
29479 38282 1075
29996 38239 1075
30513 38196 1075
31030 38160 1094
31547 38126 1115
32065 38091 1125
32582 38057 1133
33099 38022 1150
33616 37988 1152
34133 37962 1173
34651 37929 1175
35168 37894 1175
35685 37855 1162
36202 37811 1141
36719 37766 1113
37236 37716 1077
37754 37682 1099
38271 37639 1100
38788 37589 1083
39305 37543 1075
39822 37504 1075
40339 37469 1082
40857 37432 1100
41374 37381 1100
41891 37312 1100
42408 37250 1118
42925 37190 1125
43442 37125 1136
43960 37050 1143
44477 36975 1125
44994 36950 1126
45511 36932 1148
46028 36922 1188
46545 36907 1231
47063 36880 1299
47580 36797 1359
48097 36572 1364
48614 36119 1332
49131 35515 1419
49648 34649 1565
50166 33200 2078
50683 30445 6126
51200 29870 4675
>;
battery1_profile_t2_num = <100>;
battery1_profile_t2_col = <3>;
battery1_profile_t2 =
<
0 44150 2500
517 44012 2500
1034 43896 2536
1552 43784 2521
2069 43676 2522
2586 43570 2527
3103 43459 2479
3620 43355 2498
4137 43235 2455
4655 43114 2450
5172 42993 2435
5689 42873 2413
6206 42748 2391
6723 42621 2380
7240 42500 2398
7758 42371 2377
8275 42241 2355
8792 42119 2350
9309 41997 2350
9826 41875 2350
10343 41754 2350
10861 41634 2350
11378 41513 2350
11895 41392 2350
12412 41272 2350
12929 41156 2350
13446 41044 2361
13964 40932 2382
14481 40820 2400
14998 40709 2401
15515 40614 2466
16032 40504 2493
16549 40386 2500
17067 40270 2500
17584 40161 2500
18101 40060 2505
18618 39964 2525
19135 39861 2525
19653 39757 2525
20170 39654 2525
20687 39541 2500
21204 39413 2439
21721 39277 2359
22238 39149 2294
22756 39028 2229
23273 38932 2205
23790 38843 2183
24307 38762 2162
24824 38689 2160
25341 38622 2175
25859 38562 2175
26376 38502 2175
26893 38441 2196
27410 38387 2218
27927 38335 2225
28444 38284 2236
28962 38235 2258
29479 38192 2279
29996 38149 2300
30513 38106 2300
31030 38070 2356
31547 38029 2390
32065 37991 2412
32582 37957 2417
33099 37924 2405
33616 37898 2428
34133 37872 2471
34651 37846 2495
35168 37821 2500
35685 37795 2513
36202 37773 2544
36719 37753 2575
37236 37726 2582
37754 37692 2647
38271 37649 2650
38788 37606 2667
39305 37563 2716
39822 37520 2780
40339 37474 2845
40857 37421 2916
41374 37361 3024
41891 37292 3153
42408 37223 3246
42925 37148 3347
43442 37066 3477
43960 36986 3627
44477 36924 3798
44994 36889 4058
45511 36854 4365
46028 36827 4763
46545 36782 5266
47063 36701 5927
47580 36535 6742
48097 36219 7806
48614 35708 9538
49131 34984 13201
49648 33951 14917
50166 32036 10158
50683 31360 8400
51200 31360 8400
>;
battery1_profile_t3_num = <100>;
battery1_profile_t3_col = <3>;
battery1_profile_t3 =
<
0 44170 2500
517 44006 4741
1034 43871 5190
1552 43748 5196
2069 43627 5175
2586 43507 5160
3103 43386 5121
3620 43265 5097
4137 43136 5033
4655 43014 5006
5172 42893 4969
5689 42768 4950
6206 42642 4924
6723 42519 4865
7240 42390 4822
7758 42261 4779
8275 42139 4775
8792 42019 4775
9309 41897 4736
9826 41775 4700
10343 41654 4694
10861 41534 4672
11378 41413 4651
11895 41292 4608
12412 41179 4653
12929 41066 4661
13446 40954 4639
13964 40845 4639
14481 40740 4683
14998 40628 4725
15515 40516 4725
16032 40397 4725
16549 40270 4710
17067 40150 4677
17584 40038 4642
18101 39930 4625
18618 39834 4624
19135 39722 4602
19653 39610 4561
20170 39498 4550
20687 39381 4513
21204 39260 4457
21721 39142 4414
22238 39030 4373
22756 38927 4351
23273 38832 4350
23790 38750 4350
24307 38672 4363
24824 38599 4385
25341 38532 4413
25859 38472 4456
26376 38412 4499
26893 38360 4521
27410 38307 4596
27927 38255 4625
28444 38204 4647
28962 38158 4698
29479 38122 4762
29996 38079 4825
30513 38036 4825
31030 38000 4900
31547 37966 4956
32065 37936 4999
32582 37910 5059
33099 37888 5145
33616 37879 5231
34133 37862 5317
34651 37844 5384
35168 37821 5513
35685 37800 5626
36202 37779 5749
36719 37753 5916
37236 37726 6073
37754 37692 6289
38271 37649 6443
38788 37606 6645
39305 37557 6888
39822 37506 7146
40339 37451 7431
40857 37391 7773
41374 37331 8096
41891 37253 8526
42408 37183 8921
42925 37108 9424
43442 37035 9995
43960 36969 10629
44477 36910 11398
44994 36859 12328
45511 36815 13380
46028 36772 14417
46545 36716 15263
47063 36636 16002
47580 36503 16818
48097 36258 18040
48614 35818 19551
49131 35139 17902
49648 31360 8525
50166 31360 8525
50683 31360 8525
51200 31360 8525
>;
battery1_profile_t4_num = <100>;
battery1_profile_t4_col = <3>;
battery1_profile_t4 =
<
0 44210 10650
517 44012 10650
1034 43842 10777
1552 43679 10854
2069 43515 10841
2586 43354 10761
3103 43199 10671
3620 43044 10645
4137 42898 10516
4655 42751 10405
5172 42611 10298
5689 42468 10178
6206 42328 10048
6723 42199 9940
7240 42071 9893
7758 41950 9807
8275 41829 9741
8792 41702 9660
9309 41582 9599
9826 41465 9545
10343 41344 9474
10861 41226 9397
11378 41122 9376
11895 41019 9354
12412 40916 9332
12929 40801 9297
13446 40680 9243
13964 40557 9186
14481 40427 9131
14998 40298 9024
15515 40177 8981
16032 40064 8938
16549 39958 8895
17067 39859 8875
17584 39764 8867
18101 39668 8845
18618 39564 8824
19135 39452 8802
19653 39340 8723
20170 39234 8716
20687 39136 8713
21204 39037 8700
21721 38938 8695
22238 38852 8677
22756 38766 8699
23273 38688 8740
23790 38617 8767
24307 38548 8801
24824 38483 8854
25341 38422 8913
25859 38363 8956
26376 38311 8999
26893 38260 9084
27410 38214 9153
27927 38177 9218
28444 38138 9294
28962 38101 9395
29479 38075 9521
29996 38049 9626
30513 38014 9669
31030 37995 9806
31547 37978 9911
32065 37956 10033
32582 37933 10192
33099 37914 10360
33616 37889 10518
34133 37872 10777
34651 37846 10957
35168 37827 11226
35685 37805 11515
36202 37775 11758
36719 37743 11981
37236 37716 12281
37754 37682 12561
38271 37647 12841
38788 37606 13104
39305 37568 13363
39822 37526 13611
40339 37474 13828
40857 37421 14004
41374 37361 14198
41891 37300 14392
42408 37233 14550
42925 37164 14701
43442 37091 14884
43960 37013 15115
44477 36942 15390
44994 36899 15739
45511 36873 16243
46028 36847 16987
46545 36815 18060
47063 36771 19782
47580 36698 21440
48097 36486 21222
48614 35997 19999
49131 35720 19425
49648 35720 19425
50166 35720 19425
50683 35720 19425
51200 35720 19425
>;
# 79 "../arch/arm64/boot/dts/mediatek/bat_setting/mt6768_battery_prop.dtsi" 2
};
# 1421 "../arch/arm64/boot/dts/mediatek/mt6768.dts" 2


 md_ccif3@1023f000 {
  compatible = "mediatek,md_ccif3";
  reg = <0 0x1023f000 0 0x1000>;
 };

 sspm@10440000 {
  compatible = "mediatek,sspm";
  reg = <0 0x10440000 0 0x10000>,
   <0 0x10450000 0 0x100>,
   <0 0x10451000 0 0x8>,
   <0 0x10460000 0 0x100>,
   <0 0x10461000 0 0x8>,
   <0 0x10470000 0 0x100>,
   <0 0x10471000 0 0x8>,
   <0 0x10480000 0 0x100>,
   <0 0x10481000 0 0x8>,
   <0 0x10490000 0 0x100>,
   <0 0x10491000 0 0x8>;

  reg-names = "cfgreg",
   "mbox0_base",
   "mbox0_ctrl",
   "mbox1_base",
   "mbox1_ctrl",
   "mbox2_base",
   "mbox2_ctrl",
   "mbox3_base",
   "mbox3_ctrl",
   "mbox4_base",
   "mbox4_ctrl";

  interrupts = <0 215 4>,
   <0 218 4>,
   <0 219 4>,
   <0 220 4>,
   <0 221 4>,
   <0 222 4>;

  interrupt-names = "ipc",
   "mbox0",
   "mbox1",
   "mbox2",
   "mbox3",
   "mbox4";
 };

 gic500@0c000000 {
  compatible = "mediatek,gic500";
  reg = <0 0x0c000000 0 0x400000>;
 };

 gic_cpu@0c400000 {
  compatible = "mediatek,gic_cpu";
  reg = <0 0x0c400000 0 0x40000>;
 };

 lastbus@10001000 {
  compatible = "mediatek,lastbus-v1";
  reg = <0 0x10001000 0 0x1000>,
   <0 0x10003000 0 0x1000>;
 };

 dfd@10200b00 {
  compatible = "mediatek,dfd";
  reg = <0 0x10200b00 0 0x10000>;

  mediatek,enabled = <1>;
  mediatek,chain_length = <0xa7f8>;
  mediatek,rg_dfd_timeout = <0xa0>;
 };

 dfd_cache: dfd_cache {
  compatible = "mediatek,dfd_cache";
  mediatek,enabled = <0>;
  mediatek,rg_dfd_timeout = <0x3e80>;
 };

 dbg_cti@0d020000 {
  compatible = "mediatek,dbg_cti";
  reg = <0 0x0d020000 0 0x10000>;
 };

 dbg_etr@0d030000 {
  compatible = "mediatek,dbg_etr";
  reg = <0 0x0d030000 0 0x10000>;
 };

 dbg_funnel@0d040000 {
  compatible = "mediatek,dbg_funnel";
  reg = <0 0x0d040000 0 0x10000>;
 };

 dbg_dem@0d0a0000 {
  compatible = "mediatek,dbg_dem";
  reg = <0 0x0d0a0000 0 0x10000>;
  interrupts = <0 157 8>;
 };

 dbg_mdsys1@0d0c0000 {
  compatible = "mediatek,dbg_mdsys1";
  reg = <0 0x0d0c0000 0 0x40000>;
 };

 dbg_apmcu_mp0@0d400000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d400000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d410000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d410000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d420000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d420000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d430000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d430000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d440000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d440000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d510000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d510000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d520000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d520000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d530000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d530000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d540000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d540000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d610000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d610000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d620000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d620000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d630000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d630000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d640000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d640000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d710000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d710000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d720000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d720000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d730000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d730000 0 0x1000>;
 };

 dbg_apmcu_mp0@0d740000 {
  compatible = "mediatek,dbg_apmcu_mp0";
  reg = <0 0x0d740000 0 0x1000>;
 };

 dbg_apmcu_mp1@0d800000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0d800000 0 0x1000>;
 };

 dbg_apmcu_mp1@0d810000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0d810000 0 0x1000>;
 };

 dbg_apmcu_mp1@0d820000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0d820000 0 0x1000>;
 };

 dbg_apmcu_mp1@0d830000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0d830000 0 0x1000>;
 };

 dbg_apmcu_mp1@0d840000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0d840000 0 0x1000>;
 };

 dbg_apmcu_mp1@0d910000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0d910000 0 0x1000>;
 };

 dbg_apmcu_mp1@0d920000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0d920000 0 0x1000>;
 };

 dbg_apmcu_mp1@0d930000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0d930000 0 0x1000>;
 };

 dbg_apmcu_mp1@0d940000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0d940000 0 0x1000>;
 };

 dbg_apmcu_mp1@0da10000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0da10000 0 0x1000>;
 };

 dbg_apmcu_mp1@0da20000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0da20000 0 0x1000>;
 };

 dbg_apmcu_mp1@0da30000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0da30000 0 0x1000>;
 };

 dbg_apmcu_mp1@0da40000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0da40000 0 0x1000>;
 };

 dbg_apmcu_mp1@0db10000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0db10000 0 0x1000>;
 };

 dbg_apmcu_mp1@0db20000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0db20000 0 0x1000>;
 };

 dbg_apmcu_mp1@0db30000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0db30000 0 0x1000>;
 };

 dbg_apmcu_mp1@0db40000 {
  compatible = "mediatek,dbg_apmcu_mp1";
  reg = <0 0x0db40000 0 0x1000>;
 };

 infra_dbgsystop_cpu0@0e000000 {
  compatible = "mediatek,infra_dbgsystop_cpu0";
  reg = <0 0x0e000000 0 0x100000>;
 };

 infra_dbgsystop_cpu1@0e100000 {
  compatible = "mediatek,infra_dbgsystop_cpu1";
  reg = <0 0x0e100000 0 0x100000>;
 };

 infra_dbgsystop_cpu2@0e200000 {
  compatible = "mediatek,infra_dbgsystop_cpu2";
  reg = <0 0x0e200000 0 0x100000>;
 };

 infra_dbgsystop_cpu3@0e300000 {
  compatible = "mediatek,infra_dbgsystop_cpu3";
  reg = <0 0x0e300000 0 0x100000>;
 };

 infra_dbgsystop_cpu4@0e400000 {
  compatible = "mediatek,infra_dbgsystop_cpu4";
  reg = <0 0x0e400000 0 0x100000>;
 };

 infra_dbgsystop_cpu5@0e500000 {
  compatible = "mediatek,infra_dbgsystop_cpu5";
  reg = <0 0x0e500000 0 0x100000>;
 };

 infra_dbgsystop_cpu6@0e600000 {
  compatible = "mediatek,infra_dbgsystop_cpu6";
  reg = <0 0x0e600000 0 0x100000>;
 };

 infra_dbgsystop_cpu7@0e700000 {
  compatible = "mediatek,infra_dbgsystop_cpu7";
  reg = <0 0x0e700000 0 0x100000>;
 };

 ap_dma@11000000 {
  compatible = "mediatek,ap_dma";
  reg = <0 0x11000000 0 0x1000>;
  interrupts = <0 102 8>;
 };

 auxadc: auxadc@11001000 {
  compatible = "mediatek,mt6768-auxadc";
  reg = <0 0x11001000 0 0x1000>;
  interrupts = <0 66 2>;
  clocks = <&infracfg_ao 33>;
  clock-names = "main";
  #io-channel-cells = <1>;


  mediatek,cali-en-bit = <20>;

  mediatek,cali-ge-bit = <10>;

  mediatek,cali-oe-bit = <0>;

  mediatek,cali-efuse-index = <106>;
 };

 apdma: dma-controller@11000980 {
  compatible = "mediatek,mt6577-uart-dma";
  reg = <0 0x11000980 0 0x80>,
        <0 0x11000A00 0 0x80>,
        <0 0x11000A80 0 0x80>,
        <0 0x11000B00 0 0x80>;
  interrupts = <0 102 8>,
        <0 103 8>,
        <0 104 8>,
        <0 114 8>;
  clocks = <&infracfg_ao 38>;
  clock-names = "apdma";
  #dma-cells = <1>;
  dma-bits = <34>;
 };

 apuart0: serial@11002000 {
  compatible = "mediatek,mt6577-uart";
  reg = <0 0x11002000 0 0x1000>;
  interrupts = <0 112 8>;
  clocks = <&clk26m>, <&infracfg_ao 22>;
  clock-names = "baud", "bus";
  dmas = <&apdma 0
    &apdma 1>;
  dma-names = "tx", "rx";
 };

 apuart1: serial@11003000 {
  compatible = "mediatek,mt6577-uart";
  reg = <0 0x11003000 0 0x1000>;
  interrupts = <0 113 8>;
  clocks = <&clk26m>, <&infracfg_ao 23>;
  clock-names = "baud", "bus";
  dmas = <&apdma 2
    &apdma 3>;
  dma-names = "tx", "rx";
 };

 i2c_common: i2c_common {
  compatible = "mediatek,i2c_common";
  dma_support = /bits/ 8 <3>;
  idvfs = /bits/ 8 <1>;
  set_dt_div = /bits/ 8 <1>;
  check_max_freq = /bits/ 8 <1>;
  ver = /bits/ 8 <2>;
  set_ltiming = /bits/ 8 <1>;
  ext_time_config = /bits/ 16 <0x1801>;
  cnt_constraint = /bits/ 8 <1>;
  control_irq_sel = /bits/ 8 <1>;
 };

 pwm@11006000 {
  compatible = "mediatek,pwm";
  reg = <0 0x11006000 0 0x1000>;
  interrupts = <0 98 8>;
  clocks = <&infracfg_ao 16>,
   <&infracfg_ao 17>,
   <&infracfg_ao 18>,
   <&infracfg_ao 19>,
   <&infracfg_ao 20>,
   <&infracfg_ao 48>,
   <&infracfg_ao 15>,
   <&infracfg_ao 21>;

  clock-names = "PWM1-main",
   "PWM2-main",
   "PWM3-main",
   "PWM4-main",
   "PWM5-main",
   "PWM6-main",
   "PWM-HCLK-main",
   "PWM-main";
 };

 i2c0: i2c0@11007000 {
  compatible = "mediatek,i2c";
  id = <0>;
  reg = <0 0x11007000 0 0x1000>,
   <0 0x11000080 0 0x80>;
  interrupts = <0 105 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 38>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <83>;
  sda-gpio-id = <82>;
  gpio_start = <0x10002a00>;
  mem_len = <0x200>;
  eh_cfg = <0x30>;
  pu_cfg = <0x70>;
  rsel_cfg = <0x90>;
  aed = <0x1a>;
 };

 i2c1: i2c1@11008000 {
  compatible = "mediatek,i2c";
  id = <1>;
  reg = <0 0x11008000 0 0x1000>,
   <0 0x11000100 0 0x80>;
  interrupts = <0 106 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 38>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <84>;
  sda-gpio-id = <81>;
  gpio_start = <0x10002a00>;
  mem_len = <0x200>;
  eh_cfg = <0x30>;
  pu_cfg = <0x70>;
  rsel_cfg = <0x90>;
  aed = <0x1a>;
 };

 i2c2: i2c2@11009000 {
  compatible = "mediatek,i2c";
  id = <2>;
  reg = <0 0x11009000 0 0x1000>,
   <0 0x11000180 0 0x180>;
  interrupts = <0 107 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 38>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <103>;
  sda-gpio-id = <104>;
  gpio_start = <0x10002800>;
  mem_len = <0x200>;
  eh_cfg = <0x40>;
  pu_cfg = <0xa0>;
  rsel_cfg = <0xf0>;
  aed = <0x1a>;
  ch_offset_default = <0x100>;
  ch_offset_ccu = <0x200>;
 };

 i2c3: i2c3@1100f000 {
  compatible = "mediatek,i2c";
  id = <3>;
  reg = <0 0x1100f000 0 0x1000>,
   <0 0x11000300 0 0x100>;
  interrupts = <0 108 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 38>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <50>;
  sda-gpio-id = <51>;
  gpio_start = <0x10002600>;
  mem_len = <0x200>;
  eh_cfg = <0x30>;
  pu_cfg = <0x60>;
  rsel_cfg = <0x90>;
  aed = <0x1a>;
  ch_offset_default = <0x100>;
  ch_offset_ccu = <0x200>;
 };

 i2c4: i2c4@11011000 {
  compatible = "mediatek,i2c";
  id = <4>;
  reg = <0 0x11011000 0 0x1000>,
   <0 0x11000400 0 0x180>;
  interrupts = <0 109 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 38>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <105>;
  sda-gpio-id = <106>;
  gpio_start = <0x10002800>;
  mem_len = <0x200>;
  eh_cfg = <0x40>;
  pu_cfg = <0xa0>;
  rsel_cfg = <0xf0>;
  aed = <0x1a>;
  ch_offset_default = <0x100>;
  ch_offset_ccu = <0x200>;
 };

 i2c5: i2c5@11016000 {
  compatible = "mediatek,i2c";
  id = <5>;
  reg = <0 0x11016000 0 0x1000>,
   <0 0x11000580 0 0x80>;
  interrupts = <0 147 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 38>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <48>;
  sda-gpio-id = <49>;
  gpio_start = <0x10002600>;
  mem_len = <0x200>;
  eh_cfg = <0x30>;
  pu_cfg = <0x60>;
  rsel_cfg = <0x90>;
  aed = <0x1a>;
 };

 i2c6: i2c6@1100d000 {
  compatible = "mediatek,i2c";
  id = <6>;
  reg = <0 0x1100d000 0 0x1000>,
   <0 0x11000600 0 0x80>;
  interrupts = <0 148 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 38>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <89>;
  sda-gpio-id = <90>;
  gpio_start = <0x10002000>;
  mem_len = <0x200>;
  eh_cfg = <0x30>;
  pu_cfg = <0x60>;
  rsel_cfg = <0x90>;
  aed = <0x1a>;
 };

 i2c7: i2c7@11004000 {
  compatible = "mediatek,i2c";
  id = <7>;
  reg = <0 0x11004000 0 0x1000>,
   <0 0x11000680 0 0x180>;
  interrupts = <0 110 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 38>;
  clock-names = "main", "dma";
  clock-div = <5>;
  scl-gpio-id = <175>;
  sda-gpio-id = <176>;
  gpio_start = <0x10002600>;
  mem_len = <0x200>;
  eh_cfg = <0x30>;
  pu_cfg = <0x60>;
  rsel_cfg = <0x90>;
  aed = <0x1a>;
 };

 i2c8: i2c8@11005000 {
  compatible = "mediatek,i2c";
  id = <8>;
  reg = <0 0x11005000 0 0x1000>,
   <0 0x11000800 0 0x180>;
  interrupts = <0 111 8>;
  clocks = <&infracfg_ao 11>,
   <&infracfg_ao 38>;
  clock-names = "main", "dma";
  clock-div = <5>;
  aed = <0x1a>;
 };

 spi0:spi0@1100a000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x1100a000 0 0x1000>;
  interrupts = <0 138 8>;
  clocks = <&topckgen 11>,
    <&topckgen 91>,
    <&infracfg_ao 27>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 eem_fsm: eem_fsm@1100b000 {
  compatible = "mediatek,eem_fsm";
  reg = <0 0x1100b000 0 0x1000>;
  interrupts = <0 142 8>;
  eem-status = <1>;
  eem-initmon-little = <0xf>;
  eem-initmon-big = <0xf>;
  eem-initmon-cci = <0xf>;
  eem-initmon-gpu = <0xf>;
  eem-clamp-little = <0>;
  eem-clamp-big = <0>;
  eem-clamp-cci = <0>;
  eem-clamp-gpu = <0>;
  eem-offset-little = <0xff>;
  eem-offset-big = <0xff>;
  eem-offset-cci = <0xff>;
  eem-offset-gpu = <0xff>;
 };

 therm_ctrl@1100b000 {
  compatible = "mediatek,therm_ctrl";
  reg = <0 0x1100b000 0 0x1000>;
  interrupts = <0 99 8>;
  clocks = <&infracfg_ao 10>;
  clock-names = "therm-main";
 };

 tboard_thermistor1: thermal-sensor1 {
  compatible = "mediatek,mtboard-thermistor1";
  io-channels = <&auxadc 0>;
  io-channel-names = "thermistor-ch0";
 };

 tboard_thermistor2: thermal-sensor2 {
  compatible = "mediatek,mtboard-thermistor2";
  io-channels = <&auxadc 1>;
  io-channel-names = "thermistor-ch1";
 };

 drcc: drcc {
  compatible = "mediatek,drcc";
  state = <255>;
  drcc0_Vref = <255>;
  drcc1_Vref = <255>;
  drcc2_Vref = <255>;
  drcc3_Vref = <255>;
  drcc4_Vref = <255>;
  drcc5_Vref = <255>;
  drcc6_Vref = <255>;
  drcc7_Vref = <255>;
  drcc0_Hwgatepct = <255>;
  drcc1_Hwgatepct = <255>;
  drcc2_Hwgatepct = <255>;
  drcc3_Hwgatepct = <255>;
  drcc4_Hwgatepct = <255>;
  drcc5_Hwgatepct = <255>;
  drcc6_Hwgatepct = <255>;
  drcc7_Hwgatepct = <255>;
  drcc0_Code = <255>;
  drcc1_Code = <255>;
  drcc2_Code = <255>;
  drcc3_Code = <255>;
  drcc4_Code = <255>;
  drcc5_Code = <255>;
  drcc6_Code = <255>;
  drcc7_Code = <255>;
 };

 btif@1100c000 {
  compatible = "mediatek,btif";

  reg = <0 0x1100c000 0 0x1000>,

   <0 0x11000b80 0 0x80>,

   <0 0x11000c00 0 0x80>;

  interrupts = <0 133 8>,

   <0 115 8>,

   <0 141 8>;
  clocks = <&infracfg_ao 26>,

   <&infracfg_ao 38>;

  clock-names = "btifc","apdmac";
 };

 consys: consys@18002000 {
  compatible = "mediatek,mt6768-consys";
  #address-cells = <2>;
  #size-cells = <2>;

  reg = <0 0x18002000 0 0x1000>,

      <0 0x10007000 0 0x0100>,

      <0 0x10001000 0 0x1000>,

      <0 0x10006000 0 0x1000>,

      <0 0x18007000 0 0x1000>,

      <0 0x180b1000 0 0x1000>,

      <0 0x180a3000 0 0x1000>,

      <0 0x180a5000 0 0x800>,

      <0 0x180c1000 0 0x1000>,

      <0 0x18004000 0 0x1000>;

  interrupts = <0 284 8>,

      <0 78 8>,

      <0 287 1>;
  clocks = <&scpsys 1>;
  clock-names = "conn";
  wifi_ant_swap_gpio = <&pio 108 0x0>;
 };

 disp_pwm@1100e000 {
  compatible = "mediatek,disp_pwm";
  reg = <0 0x1100e000 0 0x1000>;
 };

 spi1:spi1@11010000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11010000 0 0x1000>;
  interrupts = <0 139 8>;
  clocks = <&topckgen 11>,
    <&topckgen 91>,
    <&infracfg_ao 52>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi2:spi2@11012000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11012000 0 0x1000>;
  interrupts = <0 145 8>;
  clocks = <&topckgen 11>,
    <&topckgen 91>,
    <&infracfg_ao 55>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi3:spi3@11013000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11013000 0 0x1000>;
  interrupts = <0 146 8>;
  clocks = <&topckgen 11>,
    <&topckgen 91>,
    <&infracfg_ao 56>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi4:spi4@11014000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11014000 0 0x1000>;
  interrupts = <0 116 8>;
  clocks = <&topckgen 11>,
    <&topckgen 91>,
    <&infracfg_ao 65>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 spi5:spi5@11015000 {
  compatible = "mediatek,mt6765-spi";
  mediatek,pad-select = <0>;
  reg = <0 0x11015000 0 0x1000>;
  interrupts = <0 117 8>;
  clocks = <&topckgen 11>,
    <&topckgen 91>,
    <&infracfg_ao 66>;
  clock-names = "parent-clk", "sel-clk", "spi-clk";
 };

 imp_iic@11017000 {
  compatible = "mediatek,imp_iic";
  reg = <0 0x11017000 0 0x1000>;
 };

 nfi@11018000 {
  compatible = "mediatek,nfi";
  reg = <0 0x11018000 0 0x1000>;
 };

 nfiecc@11019000 {
  compatible = "mediatek,nfiecc";
  reg = <0 0x11019000 0 0x1000>;
 };

 usb0@11200000 {
  compatible = "mediatek,mt6768-usb20";
  reg = <0 0x11200000 0 0x10000>,
   <0 0x11CC0000 0 0x10000>;
  interrupts = <0 97 8>;
  mode = <2>;
  multipoint = <1>;
  num_eps = <16>;
  clocks = <&infracfg_ao 8>,
   <&topckgen 102>,
   <&topckgen 32>;
  clock-names = "usb0",
   "usb0_clk_top_sel",
   "usb0_clk_univpll3_d4";
 };

 msdc0: msdc@11230000 {
  compatible = "mediatek,msdc";
  reg = <0 0x11230000 0 0x10000>;
  interrupts = <0 100 8>;
 };

 msdc1: msdc@11240000 {
  compatible = "mediatek,msdc";
  reg = <0 0x11240000 0 0x10000>;
  interrupts = <0 101 8>;
 };

 msdc0_top@11cd0000 {
  compatible = "mediatek,msdc0_top";
  reg = <0 0x11cd0000 0 0x1000>;
 };

 msdc1_top@11c90000 {
  compatible = "mediatek,msdc1_top";
  reg = <0 0x11c90000 0 0x1000>;
 };

 usb1p_sif@11210000 {
  compatible = "mediatek,usb1p_sif";
  reg = <0 0x11210000 0 0x10000>;
 };

 audio: audio@11220000 {
  compatible = "mediatek,audio", "syscon";
  reg = <0 0x11220000 0 0x1000>;
  #clock-cells = <1>;
 };

 afe: mt6768-afe-pcm@11220000 {
  compatible = "mediatek,mt6768-sound";
  reg = <0 0x11220000 0 0x1000>;
  interrupts = <0 169 8>;
  topckgen = <&topckgen>;
  apmixed = <&apmixed>;

  clocks = <&audio 0>,
   <&audio 5>,
   <&audio 6>,
   <&audio 4>,
   <&audio 1>,
   <&audio 2>,
   <&audio 3>,
   <&audio 7>,
   <&infracfg_ao 43>,
   <&infracfg_ao 51>,
   <&topckgen 95>,
   <&topckgen 96>,
   <&topckgen 3>,
   <&topckgen 97>,
   <&topckgen 41>,
   <&topckgen 98>,
   <&topckgen 44>,
   <&topckgen 130>,
   <&topckgen 131>,
   <&topckgen 132>,
   <&topckgen 133>,
   <&topckgen 112>,
   <&topckgen 113>,
   <&topckgen 114>,
   <&topckgen 115>,
   <&apmixed 8>,
   <&clk26m>;
  clock-names = "aud_afe_clk",
   "aud_dac_clk",
   "aud_dac_predis_clk",
   "aud_adc_clk",
   "aud_apll22m_clk",
   "aud_apll24m_clk",
   "aud_apll1_tuner_clk",
   "aud_tml_clk",
   "aud_infra_axi_clk",
   "aud_infra_26m_clk",
   "top_mux_audio",
   "top_mux_audio_int",
   "top_sys_pll1_d4",
   "top_mux_aud_1",
   "top_apll1_ck",
   "top_mux_aud_eng1",
   "top_apll1_d8",
   "top_i2s0_m_sel",
   "top_i2s1_m_sel",
   "top_i2s2_m_sel",
   "top_i2s3_m_sel",
   "top_apll12_div0",
   "top_apll12_div1",
   "top_apll12_div2",
   "top_apll12_div3",
   "apmixed_apll1",
   "top_clk26m_clk";
  pinctrl-names = "aud_clk_mosi_off",
   "aud_clk_mosi_on",
   "aud_clk_miso_off",
   "aud_clk_miso_on",
   "aud_dat_mosi_off",
   "aud_dat_mosi_on",
   "aud_dat_miso_off",
   "aud_dat_miso_on",
   "aud_gpio_i2s0_off",
   "aud_gpio_i2s0_on",
   "aud_gpio_i2s1_off",
   "aud_gpio_i2s1_on",
   "aud_gpio_i2s2_off",
   "aud_gpio_i2s2_on",
   "aud_gpio_i2s3_off",
   "aud_gpio_i2s3_on",
   "vow_dat_miso_off",
   "vow_dat_miso_on",
   "vow_clk_miso_off",
   "vow_clk_miso_on";
  pinctrl-0 = <&aud_clk_mosi_off>;
  pinctrl-1 = <&aud_clk_mosi_on>;
  pinctrl-2 = <&aud_clk_miso_off>;
  pinctrl-3 = <&aud_clk_miso_on>;
  pinctrl-4 = <&aud_dat_mosi_off>;
  pinctrl-5 = <&aud_dat_mosi_on>;
  pinctrl-6 = <&aud_dat_miso_off>;
  pinctrl-7 = <&aud_dat_miso_on>;
  pinctrl-8 = <&aud_gpio_i2s0_off>;
  pinctrl-9 = <&aud_gpio_i2s0_on>;
  pinctrl-10 = <&aud_gpio_i2s1_off>;
  pinctrl-11 = <&aud_gpio_i2s1_on>;
  pinctrl-12 = <&aud_gpio_i2s2_off>;
  pinctrl-13 = <&aud_gpio_i2s2_on>;
  pinctrl-14 = <&aud_gpio_i2s3_off>;
  pinctrl-15 = <&aud_gpio_i2s3_on>;
  pinctrl-16 = <&vow_dat_miso_off>;
  pinctrl-17 = <&vow_dat_miso_on>;
  pinctrl-18 = <&vow_clk_miso_off>;
  pinctrl-19 = <&vow_clk_miso_on>;
 };

 mt6358_snd: mt6358_snd {
  compatible = "mediatek,mt6358-sound";
  mediatek,pwrap-regmap = <&pwrap>;
 };

 sound: sound {
  compatible = "mediatek,mt6768-mt6358-sound";
  mediatek,audio-codec = <&mt6358_snd>;
  mediatek,platform = <&afe>;
  mtk_spk_i2s_out = <3>;
  mtk_spk_i2s_in = <0>;

  mediatek,speaker-codec {
   sound-dai = <&speaker_amp>;
  };
 };

 snd_scp_spk: snd_scp_spk {
  compatible = "mediatek,snd_scp_spk";
 };

 audio_sram@11221000 {
  compatible = "mediatek,audio_sram";
  reg = <0 0x11221000 0 0x9000>;
  prefer_mode = <1>;
  mode_size = <0x6c00 0x9000>;
  block_size = <0x1000>;
 };

 mtk-btcvsd-snd@18050000 {
  compatible = "mediatek,mtk-btcvsd-snd";
  reg=<0 0x18050000 0 0x1000>,
      <0 0x18080000 0 0x10000>;
  interrupts = <0 283 8>;
  mediatek,infracfg = <&infracfg_ao>;


  mediatek,offset =<0xf00 0x800 0x140 0x144 0x148>;
  disable_write_silence = <0>;
 };

 mt_soc_playback_offload {
  compatible = "mediatek,mt_soc_offload_common";
 };

 mipi_rx_ana_csi0a: mipi_rx_ana_csi0a@11c10000 {
  compatible = "mediatek,mipi_rx_ana_csi0a", "syscon";
  reg = <0 0x11c10000 0 0x1000>;
  #clock-cells = <1>;
 };

 mipi_rx_ana_csi0b: mipi_rx_ana_csi0b@11c11000 {
  compatible = "mediatek,mipi_rx_ana_csi0b", "syscon";
  reg = <0 0x11c11000 0 0x1000>;
  #clock-cells = <1>;
 };

 mipi_rx_ana_csi1a: mipi_rx_ana_csi1a@11c12000 {
  compatible = "mediatek,mipi_rx_ana_csi1a", "syscon";
  reg = <0 0x11c12000 0 0x1000>;
  #clock-cells = <1>;
 };

 mipi_rx_ana_csi1b: mipi_rx_ana_csi1b@11c13000 {
  compatible = "mediatek,mipi_rx_ana_csi1b", "syscon";
  reg = <0 0x11c13000 0 0x1000>;
  #clock-cells = <1>;
 };

 mipi_rx_ana_csi2a: mipi_rx_ana_csi2a@11c14000 {
  compatible = "mediatek,mipi_rx_ana_csi2a", "syscon";
  reg = <0 0x11c14000 0 0x1000>;
  #clock-cells = <1>;
 };

 mipi_rx_ana_csi2b: mipi_rx_ana_csi2b@11c15000 {
  compatible = "mediatek,mipi_rx_ana_csi2b", "syscon";
  reg = <0 0x11c15000 0 0x1000>;
  #clock-cells = <1>;
 };

 mipi_tx0@11c80000 {
  compatible = "mediatek,mipi_tx0";
  reg = <0 0x11c80000 0 0x10000>;
 };

 efusec@11ce0000 {
  compatible = "mediatek,efusec";
  reg = <0 0x11ce0000 0 0x10000>;
 };

 mfg_cfg: mfg_cfg@13000000 {
  compatible = "mediatek,mfgcfg", "syscon";
  reg = <0 0x13000000 0 0x1000>;
  #clock-cells = <1>;
 };

 mali@13040000 {
  compatible = "mediatek,mali", "arm,mali-midgard", "arm,mali-bifrost";
  reg = <0 0x13040000 0 0x4000>;
  interrupts =
   <0 274 8>,
   <0 275 8>,
   <0 276 8>,
   <0 277 8>,
   <0 278 8>;
  interrupt-names =
   "GPU",
   "MMU",
   "JOB",
   "EVENT",
   "PWR";
 };

 gpufreq {
  compatible = "mediatek,mt6768-gpufreq";
  clocks =
   <&topckgen 84>,
   <&topckgen 38>,
   <&topckgen 6>,
   <&mfg_cfg 0>,
   <&scpsys 9>,
   <&scpsys 4>,
   <&scpsys 7>,
   <&scpsys 8>;
  clock-names =
   "clk_mux",
   "clk_main_parent",
   "clk_sub_parent",
   "subsys_mfg_cg",
   "mtcmos_mfg_async",
   "mtcmos_mfg",
   "mtcmos_mfg_core0",
   "mtcmos_mfg_core1";
 };

 mmsys_config: mmsys_config@14000000 {
  compatible = "mediatek,mmsys_config", "syscon";
  reg = <0 0x14000000 0 0x1000>;
  interrupts = <0 240 8>;
  #clock-cells = <1>;
  clocks = <&mmsys_config 23>,
    <&mmsys_config 28>,
    <&mmsys_config 29>;
  clock-names = "CAM_MDP", "IMG_DL_RELAY", "IMG_DL_ASYNC_TOP";
 };

 disp_mutex0: disp_mutex0@14001000 {
  compatible = "mediatek,disp_mutex0";
  reg = <0 0x14001000 0 0x1000>;
  interrupts = <0 223 8>;
 };

 smi_common@14002000 {
  compatible = "mediatek,smi_common";
  reg = <0 0x14002000 0 0x1000>;
  mediatek,smi-id = <5>;
  clocks = <&scpsys 3>,
         <&mmsys_config 21>,
         <&mmsys_config 22>,
         <&mmsys_config 19>;
  clock-names = "scp-dis", "mm-comm0", "mm-comm1", "mm-common";
  mmsys_config = <&mmsys_config>;
 };

 mmdvfs_pmqos {
  compatible = "mediatek,mmdvfs_pmqos";
  mm_step0 = <457 1 0 3>;
  mm_step1 = <312 1 0 4>;
  mm_step2 = <228 1 0 5>;
  venc_step0 = <457 1 1 3>;
  venc_step1 = <416 1 1 6>;
  venc_step2 = <312 1 1 4>;
  cam_step0 = <546 1 2 7>;
  cam_step1 = <312 1 2 4>;
  cam_step2 = <228 1 2 5>;
  vopp_steps = <0 1 3>;
  disp_freq = "mm_step0", "mm_step1", "mm_step2";
  mdp_freq = "mm_step0", "mm_step1", "mm_step2";
  cam_freq = "cam_step0","cam_step1","cam_step2";
  img_freq = "mm_step0","mm_step1","mm_step2";
  vdec_freq = "mm_step0","mm_step1","mm_step2";
  venc_freq = "venc_step0","venc_step1","venc_step2";
  clocks = <&topckgen 82>,
   <&topckgen 110>,
   <&topckgen 111>,
   <&topckgen 33>,
   <&topckgen 23>,
   <&topckgen 34>,
   <&topckgen 25>,
   <&topckgen 1>;
  clock-names = "mmdvfs_clk_mm_sel_ck",
   "mmdvfs_clk_venc_sel_ck",
   "mmdvfs_clk_cam_sel_ck",
   "mmdvfs_clk_mmpll_ck",
   "mmdvfs_clk_univpll1_d2_ck",
   "mmdvfs_clk_mmpll_d2_ck",
   "mmdvfs_clk_univpll_d3_ck",
   "mmdvfs_clk_syspll_d2_ck";
 };

 smi_larb0: smi_larb0@14003000 {
  compatible = "mediatek,smi_larb0", "mediatek,smi_larb";
  reg = <0 0x14003000 0 0x1000>;
  mediatek,smi-id = <0>;
  clocks = <&scpsys 3>,
         <&mmsys_config 20>;
  clock-names = "scp-dis", "mm-larb0";
 };

 mdp_rdma0: mdp_rdma0@14004000 {
  compatible = "mediatek,mdp_rdma0";
  reg = <0 0x14004000 0 0x1000>;
  interrupts = <0 224 8>;
  clocks = <&mmsys_config 0>;
  clock-names = "MDP_RDMA0";
 };

 mdp_ccorr: mdp_ccorr0@14005000 {
  compatible = "mediatek,mdp_ccorr0";
  reg = <0 0x14005000 0 0x1000>;
  interrupts = <0 239 8>;
  clocks = <&mmsys_config 1>;
  clock-names = "MDP_CCORR";
 };

 mdp_rsz0: mdp_rsz0@14006000 {
  compatible = "mediatek,mdp_rsz0";
  reg = <0 0x14006000 0 0x1000>;
  interrupts = <0 225 8>;
  clocks = <&mmsys_config 2>;
  clock-names = "MDP_RSZ0";
 };

 mdp_rsz1: mdp_rsz1@14007000 {
  compatible = "mediatek,mdp_rsz1";
  reg = <0 0x14007000 0 0x1000>;
  interrupts = <0 226 8>;
  clocks = <&mmsys_config 3>;
  clock-names = "MDP_RSZ1";
 };

 mdp_wdma0: mdp_wdma0@14008000 {
  compatible = "mediatek,mdp_wdma0";
  reg = <0 0x14008000 0 0x1000>;
  interrupts = <0 229 8>;
  clocks = <&mmsys_config 6>;
  clock-names = "MDP_WDMA";
 };

 mdp_wrot0: mdp_wrot0@14009000 {
  compatible = "mediatek,mdp_wrot0";
  reg = <0 0x14009000 0 0x1000>;
  interrupts = <0 228 8>;
  clocks = <&mmsys_config 5>;
  clock-names = "MDP_WROT0";
 };

 mdp_tdshp0: mdp_tdshp0@1400a000 {
  compatible = "mediatek,mdp_tdshp0";
  reg = <0 0x1400a000 0 0x1000>;
  clocks = <&mmsys_config 4>;
  clock-names = "MDP_TDSHP";
 };

 disp_ovl0@1400b000 {
  compatible = "mediatek,disp_ovl0";
  reg = <0 0x1400b000 0 0x1000>;
  interrupts = <0 230 8>;
 };

 disp_rdma0@1400d000 {
  compatible = "mediatek,disp_rdma0";
  reg = <0 0x1400d000 0 0x1000>;
  interrupts = <0 231 8>;
 };

 disp_wdma0@1400e000 {
  compatible = "mediatek,disp_wdma0";
  reg = <0 0x1400e000 0 0x1000>;
  interrupts = <0 232 8>;
 };

 disp_color0: disp_color0@1400f000 {
  compatible = "mediatek,disp_color0";
  reg = <0 0x1400f000 0 0x1000>;
  interrupts = <0 233 8>;
  clocks = <&mmsys_config 12>;
  clock-names = "MDP_COLOR";
 };

 disp_ccorr0@14010000 {
  compatible = "mediatek,disp_ccorr0";
  reg = <0 0x14010000 0 0x1000>;
  interrupts = <0 234 8>;
 };

 disp_aal0@14011000 {
  compatible = "mediatek,disp_aal0";
  reg = <0 0x14011000 0 0x1000>;
  interrupts = <0 235 8>;
 };

 disp_gamma0@14012000 {
  compatible = "mediatek,disp_gamma0";
  reg = <0 0x14012000 0 0x1000>;
  interrupts = <0 236 8>;
 };

 disp_dither0@14013000 {
  compatible = "mediatek,disp_dither0";
  reg = <0 0x14013000 0 0x1000>;
  interrupts = <0 237 8>;
 };

 dsi0@14014000 {
  compatible = "mediatek,dsi0";
  reg = <0 0x14014000 0 0x1000>;
  interrupts = <0 238 8>;
 };

 disp_ovl0_2l@1400c000 {
  compatible = "mediatek,disp_ovl0_2l";
  reg = <0 0x1400c000 0 0x1000>;
  interrupts = <0 242 8>;
 };

 disp_rsz0@14015000 {
  compatible = "mediatek,disp_rsz0";
  reg = <0 0x14015000 0 0x1000>;
  interrupts = <0 293 8>;
 };

 mtkfb: mtkfb@0 {
  compatible = "mediatek,mtkfb";
 };

 dispsys {
  compatible = "mediatek,dispsys";
  mediatek,larb = <&smi_larb0>;
  clocks = <&scpsys 3>,
   <&mmsys_config 19>,
   <&mmsys_config 20>,
   <&mmsys_config 21>,
   <&mmsys_config 22>,
   <&mmsys_config 7>,
   <&mmsys_config 8>,
   <&mmsys_config 10>,
   <&mmsys_config 11>,
   <&mmsys_config 12>,
   <&mmsys_config 13>,
   <&mmsys_config 14>,
   <&mmsys_config 15>,
   <&mmsys_config 16>,
   <&mmsys_config 17>,
   <&mmsys_config 30>,
   <&mmsys_config 28>,
   <&mmsys_config 31>,
   <&mmsys_config 9>,
   <&apmixed 21>,
   <&topckgen 99>,
   <&infracfg_ao 49>,
   <&clk26m>,
   <&topckgen 27>,
   <&topckgen 46>,
   <&topckgen 48>;

  clock-names = "MMSYS_MTCMOS",
   "MMSYS_SMI_COMMON",
   "MMSYS_SMI_LARB0",
   "MMSYS_GALS_COMM0",
   "MMSYS_GALS_COMM1",
   "MMSYS_DISP_OVL0",
   "MMSYS_DISP_OVL0_2L",
   "MMSYS_DISP_RDMA0",
   "MMSYS_DISP_WDMA0",
   "MMSYS_DISP_COLOR0",
   "MMSYS_DISP_CCORR0",
   "MMSYS_DISP_AAL0",
   "MMSYS_DISP_GAMMA0",
   "MMSYS_DISP_DITHER0",
   "MMSYS_DSI0_MM_CK",
   "MMSYS_DSI0_IF_CK",
   "MMSYS_IMG_DL_RELAY",
   "MMSYS_26M",
   "MMSYS_DISP_RSZ0",
   "APMIXED_MIPI_26M",
   "TOP_MUX_DISP_PWM",
   "DISP_PWM",
   "TOP_26M",
   "TOP_UNIVPLL2_D4",
   "TOP_ULPOSC1_D2",
   "TOP_ULPOSC1_D8";
 };

 dsi_te: dsi_te {
  compatible = "mediatek, dsi_te-eint";
  status = "disabled";
 };

 mm_mutex@14016000 {
  compatible = "mediatek,mm_mutex";
  reg = <0 0x14016000 0 0x1000>;
 };

 imgsys: imgsys@15020000 {
  compatible = "mediatek,imgsys", "syscon";
  reg = <0 0x15020000 0 0x1000>;
  #clock-cells = <1>;

  clocks = <&scpsys 3>,
   <&scpsys 5>,
   <&scpsys 10>,
   <&imgsys 1>,
   <&camsys 2>,
   <&camsys 3>,
   <&camsys 4>,
   <&camsys 5>,
   <&camsys 6>,
   <&camsys 7>;
  clock-names = "ISP_SCP_SYS_DIS",
   "ISP_SCP_SYS_ISP",
   "ISP_SCP_SYS_CAM",
   "ISP_CLK_IMG_DIP",
   "ISP_CLK_CAM",
   "ISP_CLK_CAMTG",
   "ISP_CLK_CAM_SENINF",
   "ISP_CLK_CAMSV0",
   "ISP_CLK_CAMSV1",
   "ISP_CLK_CAMSV2";
 };

 dip1@15022000 {
  compatible = "mediatek,dip1";
  reg = <0 0x15022000 0 0x3000>;
  interrupts = <0 270 8>;
 };
 fdvt@1502b000 {
  compatible = "mediatek,fdvt";
  reg = <0 0x1502b000 0 0x1000>;
  interrupts = <0 273 8>;
  clocks = <&imgsys 2>;
  clock-names = "FD_CLK_IMG_FDVT";
 };

 dpe@15028000 {
  compatible = "mediatek,dpe";
  reg = <0 0x15028000 0 0x1000>;
  interrupts = <0 271 8>;
  clocks = <&imgsys 3>;
  clock-names = "DPE_CG_IMG_DPE";
 };

 smi_larb2: smi_larb2@15021000 {
  compatible = "mediatek,smi_larb2", "mediatek,smi_larb";
  reg = <0 0x15021000 0 0x1000>;
  mediatek,smi-id = <2>;
  clocks = <&scpsys 5>,
   <&mmsys_config 24>, <&imgsys 0>;
  clock-names = "scp-isp", "mm-img", "img-larb2";
 };

 vcu: vcu@16000000 {
  compatible = "mediatek-vcu";
  mediatek,vcuid = <0>;
  mediatek,vcuname = "vcu";
  reg = <0 0x16000000 0 0x40000>,
    <0 0x17020000 0 0x10000>,
    <0 0x19002000 0 0x1000>;



  mediatek,mailbox-gce = <&gce_mbox>;
  mboxes = <&gce_mbox 1 0 1>,
   <&gce_mbox 5 0 1>;
  gce-event-names = "venc_eof",
   "venc_cmdq_pause_done",
   "venc_mb_done",
   "venc_128B_cnt_done";

  gce-events = <&gce_mbox 289>,
   <&gce_mbox 290>,
   <&gce_mbox 292>,
   <&gce_mbox 293>;

 };

 vdec_gcon: vdec_gcon@16000000 {
  compatible = "mediatek,vdec_gcon", "syscon";
  reg = <0 0x16000000 0 0x1000>,
    <0 0x16025000 0 0x1000>;



  mediatek,larb = <&smi_larb1>;
  interrupts = <0 246 8>;
  mediatek,vcu = <&vcu>;

  clocks =
   <&scpsys 3>,
   <&scpsys 12>,
   <&vdec_gcon 0>;
  clock-names =
   "MT_SCP_SYS_DIS",
   "MT_SCP_SYS_VDE",
   "MT_CG_VDEC";
  #clock-cells = <1>;
 };

 smi_larb1: smi_larb1@16010000 {
  compatible = "mediatek,smi_larb1", "mediatek,smi_larb";
  reg = <0 0x16010000 0 0x1000>;
  interrupts = <0 247 8>;
  mediatek,smi-id = <1>;
  clocks = <&scpsys 12>,
   <&mmsys_config 27>,
   <&vdec_gcon 3>;
  clock-names = "scp-vdec", "mm-vdec", "vdec-larb1";
 };

 vdec@16020000 {
  compatible = "mediatek,vdec";
  reg = <0 0x16020000 0 0x10000>;
  interrupts = <0 246 8>;
 };

 reserve@16030000 {
  compatible = "mediatek,reserve";
  reg = <0 0x16030000 0 0x10000>;
 };

 vdec_mbist_ctrl@16001000 {
  compatible = "mediatek,vdec_mbist_ctrl";
  reg = <0 0x16001000 0 0x1000>;
 };

 venc_gcon: venc_gcon@17000000 {
  compatible = "mediatek,venc_gcon", "syscon";
  reg = <0 0x17000000 0 0x1000>,
   <0 0x17020000 0 0x1000>;



  mediatek,larb = <&smi_larb4>;
  interrupts = <0 243 8>;
  mediatek,vcu = <&vcu>;

  clocks =
   <&scpsys 3>,
   <&scpsys 11>,
   <&venc_gcon 1>;
  clock-names =
   "MT_SCP_SYS_DIS",
   "MT_SCP_SYS_VEN",
   "MT_CG_VENC";
  #clock-cells = <1>;
 };

 smi_larb4: smi_larb4@17010000 {
  compatible = "mediatek,smi_larb4", "mediatek,smi_larb";
  reg = <0 0x17010000 0 0x1000>;
  mediatek,smi-id = <4>;
  clocks = <&scpsys 11>,
         <&mmsys_config 26>,
         <&venc_gcon 1>,
         <&venc_gcon 2>;
  clock-names = "scp-venc", "mm-venc", "venc-venc", "venc-jpgenc";
 };
# 3056 "../arch/arm64/boot/dts/mediatek/mt6768.dts"
 venc@17020000 {
  compatible = "mediatek,venc";
  reg = <0 0x17020000 0 0x10000>;
  interrupts = <0 243 8>;
 };

 venc_jpg@17030000 {
  compatible = "mediatek,venc_jpg";
  reg = <0 0x17030000 0 0x10000>;
  interrupts = <0 245 8>;
  clocks =
   <&venc_gcon 2>;
  clock-names =
   "MT_CG_VENC_JPGENC";
 };

 mbist@17040000 {
  compatible = "mediatek,mbist";
  reg = <0 0x17040000 0 0x10000>;
 };

 mbist@17050000 {
  compatible = "mediatek,mbist";
  reg = <0 0x17050000 0 0x10000>;
 };

 mbist@17060000 {
  compatible = "mediatek,mbist";
  reg = <0 0x17060000 0 0x10000>;
 };

 mbist@17070000 {
  compatible = "mediatek,mbist";
  reg = <0 0x17070000 0 0x10000>;
 };

 wifi@18000000 {
  compatible = "mediatek,wifi";
  reg = <0 0x18000000 0 0x100000>;
  interrupts = <0 285 8>;
  memory-region = <&wifi_mem>;
 };

 camsys: camsys@1a000000 {
  compatible = "mediatek,camsys", "syscon";
  reg = <0 0x1a000000 0 0x1000>;
  #clock-cells = <1>;
 };

 smi_larb3: smi_larb3@1a002000 {
  compatible = "mediatek,smi_larb3", "mediatek,smi_larb";
  reg = <0 0x1a002000 0 0x1000>;
  mediatek,smi-id = <3>;
  clocks = <&scpsys 10>, <&mmsys_config 25>,
   <&camsys 0>;
  clock-names = "scp-cam", "mm-cam", "cam-larb3";
 };

 cam1@1a003000 {
  compatible = "mediatek,cam1";
  reg = <0 0x1a003000 0 0x1000>;
  interrupts = <0 250 8>;
 };

 cam2@1a004000 {
  compatible = "mediatek,cam2";
  reg = <0 0x1a004000 0 0x1000>;
  interrupts = <0 251 8>;
 };

 cam3@1a005000 {
  compatible = "mediatek,cam3";
  reg = <0 0x1a005000 0 0x1000>;
  interrupts = <0 252 8>;
 };

 cam_set@1a00b000 {
  compatible = "mediatek,cam_set";
  reg = <0 0x1a00b000 0 0x1000>;
 };

 cama_set@1a00c000 {
  compatible = "mediatek,cama_set";
  reg = <0 0x1a00c000 0 0x1000>;
 };

 camb_set@1a00d000 {
  compatible = "mediatek,camb_set";
  reg = <0 0x1a00d000 0 0x1000>;
 };

 cam_inner@1a013000 {
  compatible = "mediatek,cam_inner";
  reg = <0 0x1a013000 0 0x1000>;
 };

 cama_inner@1a014000 {
  compatible = "mediatek,cama_inner";
  reg = <0 0x1a014000 0 0x1000>;
 };

 camb_inner@1a015000 {
  compatible = "mediatek,camb_inner";
  reg = <0 0x1a015000 0 0x1000>;
 };

 cam_clear@1a01b000 {
  compatible = "mediatek,cam_clear";
  reg = <0 0x1a01b000 0 0x1000>;
 };

 cama_clear@1a01c000 {
  compatible = "mediatek,cama_clear";
  reg = <0 0x1a01c000 0 0x1000>;
 };

 camb_clear@1a01d000 {
  compatible = "mediatek,camb_clear";
  reg = <0 0x1a01d000 0 0x1000>;
 };

 cama_ext@1a024000 {
  compatible = "mediatek,cama_ext";
  reg = <0 0x1a024000 0 0x1000>;
 };

 camb_ext@1a025000 {
  compatible = "mediatek,camb_ext";
  reg = <0 0x1a025000 0 0x1000>;
 };

 seninf1@1a040000 {
  compatible = "mediatek,seninf1";
  reg = <0 0x1a040000 0 0x1000>;
 };

 seninf2@1a041000 {
  compatible = "mediatek,seninf2";
  reg = <0 0x1a041000 0 0x1000>;
 };

 seninf3@1a042000 {
  compatible = "mediatek,seninf3";
  reg = <0 0x1a042000 0 0x1000>;
 };

 seninf4@1a043000 {
  compatible = "mediatek,seninf4";
  reg = <0 0x1a043000 0 0x1000>;
 };

 kd_camera_hw1: kd_camera_hw1@1a040000 {
  compatible = "mediatek,camera_hw";
  reg = <0 0x1a040000 0 0x1000>;


  clocks = <&topckgen 86>,
  <&topckgen 87>,
  <&topckgen 88>,
  <&topckgen 89>,
  <&topckgen 20>,
  <&topckgen 19>,
  <&topckgen 29>,
  <&topckgen 17>,
  <&topckgen 28>,
  <&topckgen 18>,
  <&clk26m>,
  <&camsys 4>,
  <&apmixed 14>,
  <&apmixed 18>,
  <&mipi_rx_ana_csi0a 0>,
  <&mipi_rx_ana_csi0b 0>,
  <&mipi_rx_ana_csi1a 0>,
  <&mipi_rx_ana_csi1b 0>,
  <&mipi_rx_ana_csi2a 0>,
  <&mipi_rx_ana_csi2b 0>,
  <&topckgen 109>,
  <&topckgen 26>,
  <&scpsys 10>;


  clock-names = "CLK_TOP_CAMTG_SEL",
   "CLK_TOP_CAMTG1_SEL",
   "CLK_TOP_CAMTG2_SEL",
   "CLK_TOP_CAMTG3_SEL",
   "CLK_MCLK_6M",
   "CLK_MCLK_12M",
   "CLK_MCLK_13M",
   "CLK_MCLK_48M",
   "CLK_MCLK_52M",
   "CLK_MCLK_24M",
   "CLK_MCLK_26M",
   "CLK_CAM_SENINF_CG",
   "CLK_MIPI_C0_26M_CG",
   "CLK_MIPI_C1_26M_CG",
   "CLK_MIPI_ANA_0A_CG",
   "CLK_MIPI_ANA_0B_CG",
   "CLK_MIPI_ANA_1A_CG",
   "CLK_MIPI_ANA_1B_CG",
   "CLK_MIPI_ANA_2A_CG",
   "CLK_MIPI_ANA_2B_CG",
   "CLK_TOP_CAMTM_SEL_CG",
   "CLK_TOP_CAMTM_208_CG",
   "CLK_SCP_SYS_CAM";
 };

 flashlight_core: flashlight_core {
  compatible = "mediatek,flashlight_core";
 };

 flashlights_led191: flashlights_led191 {
  compatible = "mediatek,flashlights_led191";
  decouple = <0>;
  channel@1 {
   type = <0>;
   ct = <0>;
   part = <0>;
  };
  channel@2 {
   type = <0>;
   ct = <1>;
   part = <0>;
  };
 };
 flashlights_mt6370: flashlights_mt6370 {
  compatible = "mediatek,flashlights_mt6370";
  decouple = <0>;
  channel@1 {
   type = <0>;
   ct = <0>;
   part = <0>;
  };
  channel@2 {
   type = <0>;
   ct = <1>;
   part = <0>;
  };
 };

 camsv1@1a050000 {
  compatible = "mediatek,camsv1";
  reg = <0 0x1a050000 0 0x1000>;
  interrupts = <0 258 8>;
 };

 camsv2@1a051000 {
  compatible = "mediatek,camsv2";
  reg = <0 0x1a051000 0 0x1000>;
  interrupts = <0 259 8>;
 };

 camsv3@1a052000 {
  compatible = "mediatek,camsv3";
  reg = <0 0x1a052000 0 0x1000>;
  interrupts = <0 256 8>;
 };

 camsv4@1a053000 {
  compatible = "mediatek,camsv4";
  reg = <0 0x1a053000 0 0x1000>;
  interrupts = <0 257 8>;
 };

 ccu@1a0b1000 {
  compatible = "mediatek,ccu";
  reg = <0 0x1a0b1000 0 0x10000>;
  interrupts = <0 261 8>;
  clocks = <&camsys 8>,
   <&scpsys 10>;
  clock-names = "CCU_CLK_CAM_CCU",
   "CAM_PWR";



 };


 atf_logger {
  compatible = "mediatek,atf_logger";
  interrupts = <0 296 1>;
 };


 amms_control {
  compatible = "mediatek,amms";
  interrupts = <0 305 1>;
 };

 odm: odm {
  compatible = "simple-bus";

 };

 memory_ssmr_features: memory-ssmr-features {
  compatible = "mediatek,memory-ssmr-features";
  svp-size = <0 0x10000000>;
  iris-recognition-size = <0 0x10000000>;
  2d_fr-size = <0 0>;
  tui-size = <0 0x4000000>;
  wfd-size = <0 0x4000000>;
  prot-sharedmem-size = <0 0x8000000>;
  ta-elf-size = <0 0x1000000>;
  ta-stack-heap-size = <0 0x6000000>;
  sdsp-tee-sharedmem-size = <0 0x1000000>;
  sdsp-firmware-size = <0 0x1000000>;
 };

 radio_md_cfg: radio_md_cfg {
  compatible = "mediatek,radio_md_cfg";
 };



 mt_charger: mt_charger {
  compatible = "mediatek,mt-charger";
 };

 lk_charger: lk_charger {
  compatible = "mediatek,lk_charger";
  enable_anime;

  enable_pd20_reset;
  power_path_support;
  max_charger_voltage = <15000000>;
  fast_charge_voltage = <3000000>;


  usb_charger_current = <500000>;
  ac_charger_current = <2050000>;
  ac_charger_input_current = <3200000>;
  non_std_ac_charger_current = <500000>;
  charging_host_charger_current = <1500000>;
  ta_ac_charger_current = <3000000>;
  pd_charger_current = <500000>;


  temp_t4_threshold = <50>;
  temp_t3_threshold = <45>;
  temp_t1_threshold = <0>;
 };

 charger: charger {
  compatible = "mediatek,charger";
  algorithm_name = "SwitchCharging";





  enable_type_c;
  power_path_support;
  enable_dynamic_mivr;
  disable_pd_dual;


  battery_cv = <4350000>;
  max_charger_voltage = <15000000>;
  min_charger_voltage = <4600000>;


  min_charger_voltage_1 = <4400000>;
  min_charger_voltage_2 = <4200000>;
  max_dmivr_charger_current = <1400000>;


  usb_charger_current_suspend = <0>;
  usb_charger_current_unconfigured = <70000>;
  usb_charger_current_configured = <500000>;
  usb_charger_current = <500000>;
  ac_charger_current = <2050000>;
  ac_charger_input_current = <3200000>;
  non_std_ac_charger_current = <500000>;
  charging_host_charger_current = <1500000>;
  apple_1_0a_charger_current = <650000>;
  apple_2_1a_charger_current = <800000>;
  ta_ac_charger_current = <3000000>;


  jeita_temp_above_t4_cv = <4240000>;
  jeita_temp_t3_to_t4_cv = <4240000>;
  jeita_temp_t2_to_t3_cv = <4340000>;
  jeita_temp_t1_to_t2_cv = <4240000>;
  jeita_temp_t0_to_t1_cv = <4040000>;
  jeita_temp_below_t0_cv = <4040000>;
  temp_t4_thres = <50>;
  temp_t4_thres_minus_x_degree = <47>;
  temp_t3_thres = <45>;
  temp_t3_thres_minus_x_degree = <39>;
  temp_t2_thres = <10>;
  temp_t2_thres_plus_x_degree = <16>;
  temp_t1_thres = <0>;
  temp_t1_thres_plus_x_degree = <6>;
  temp_t0_thres = <0>;
  temp_t0_thres_plus_x_degree = <0>;
  temp_neg_10_thres = <0>;


  enable_min_charge_temp;
  min_charge_temp = <0>;
  min_charge_temp_plus_x_degree = <6>;
  max_charge_temp = <50>;
  max_charge_temp_minus_x_degree = <47>;



  pe_ichg_level_threshold = <1000000>;
  ta_ac_12v_input_current = <3200000>;
  ta_ac_9v_input_current = <3200000>;
  ta_ac_7v_input_current = <3200000>;


  pe20_ichg_level_threshold = <1000000>;
  ta_start_battery_soc = <0>;
  ta_stop_battery_soc = <85>;


  high_temp_to_leave_pe40 = <46>;
  high_temp_to_enter_pe40 = <39>;
  low_temp_to_leave_pe40 = <10>;
  low_temp_to_enter_pe40 = <16>;


  pe40_single_charger_input_current = <3000000>;
  pe40_single_charger_current = <3000000>;


  pe40_dual_charger_input_current = <3000000>;
  pe40_dual_charger_chg1_current = <2000000>;
  pe40_dual_charger_chg2_current = <2000000>;
  pe40_stop_battery_soc = <80>;


  pe40_r_cable_1a_lower = <518>;
  pe40_r_cable_2a_lower = <383>;
  pe40_r_cable_3a_lower = <245>;


  chg1_ta_ac_charger_current = <1500000>;
  chg2_ta_ac_charger_current = <1500000>;
  slave_mivr_diff = <100000>;
  dual_polling_ieoc = <450000>;


  cable_imp_threshold = <699>;
  vbat_cable_imp_threshold = <3900000>;


  bif_threshold1 = <4250000>;
  bif_threshold2 = <4300000>;
  bif_cv_under_threshold2 = <4450000>;


  pd_vbus_low_bound = <5000000>;
  pd_vbus_upper_bound = <5000000>;
  pd_ichg_level_threshold = <1000000>;
  pd_stop_battery_soc = <80>;

  ibus_err = <14>;
  vsys_watt = <5000000>;
 };

 pd_adapter: pd_adapter {
  compatible = "mediatek,pd_adapter";
  adapter_name = "pd_adapter";
 };

 rt9465_slave_chr: rt9465_slave_chr {
  compatible = "richtek,rt9465";
 };

 rt-pd-manager {
  compatible = "mediatek,rt-pd-manager";
 };

 subpmic_pmu_eint: mt6370_pmu_eint {
 };

 tcpc_pd: tcpc_pd_eint {
 };

 irtx_pwm:irtx_pwm {
  compatible = "mediatek,irtx-pwm";
  pwm_ch = <0>;
  pwm_data_invert = <0>;
 };

 pmic_clock_buffer_ctrl: pmic_clock_buffer_ctrl {
  compatible = "mediatek,pmic_clock_buffer";
  mediatek,clkbuf-quantity = <7>;
  mediatek,clkbuf-config = <2 1 1 2 0 0 0>;
  mediatek,clkbuf-driving-current = <1 1 1 1 1 1 1>;
 };

 touch: touch {
  compatible = "mediatek,touch";
 };
 xiaomi_touch{
  compatible = "xiaomi-touch";
  status = "ok";
  touch,name = "xiaomi-touch";
    };
# 3566 "../arch/arm64/boot/dts/mediatek/mt6768.dts"
 irq_nfc: irq_nfc {
  compatible = "mediatek,irq_nfc-eint";
 };


 smart_pa: smart_pa {
 };

    board_id: board_id {
  compatible = "mediatek,board_id";
 };

 blk_thermal: blk_thermal {
  compatible = "mediatek,blk_thermal_ntc";
  io-channels = <&auxadc 4>;
  io-channel-names = "blk_thermal-channel";
  status = "okay";
 };
 gpio_usage_mapping:gpio {
  compatible = "mediatek,gpio_usage_mapping";
 };

 md1_sim1_hot_plug_eint: md1_sim1_hot_plug_eint {
 };

 md1_sim2_hot_plug_eint: md1_sim2_hot_plug_eint {
 };
};

&i2c7 {
 speaker_amp: speaker_amp@34 {
  status = "disable";
 };
};

&pio {
 aud_clk_mosi_off: aud_clk_mosi_off {
  pins_cmd0_dat {
   pinmux = <(((136) << 8) | 0)>,
     <(((137) << 8) | 0)>;
  };
 };

 aud_clk_mosi_on: aud_clk_mosi_on {
  pins_cmd0_dat {
   pinmux = <(((136) << 8) | 1)>;
   input-schmitt-enable;
  };
  pins_cmd1_dat {
   pinmux = <(((137) << 8) | 1)>;
   input-schmitt-enable;
  };
 };

 aud_clk_miso_off: aud_clk_miso_off {
  pins_cmd0_dat {
   pinmux = <(((140) << 8) | 0)>,
     <(((141) << 8) | 0)>;
  };
 };

 aud_clk_miso_on: aud_clk_miso_on {
  pins_cmd0_dat {
   pinmux = <(((140) << 8) | 1)>;
   input-schmitt-enable;
  };
  pins_cmd1_dat {
   pinmux = <(((141) << 8) | 1)>;
   input-schmitt-enable;
  };
 };

 aud_dat_mosi_off: aud_dat_mosi_off {
  pins_cmd0_dat {
   pinmux = <(((136) << 8) | 0)>;
   input-enable;
   slew-rate = <0>;
   bias-disable;
  };
  pins_cmd1_dat {
   pinmux = <(((137) << 8) | 0)>;
   input-enable;
   slew-rate = <0>;
   bias-disable;
  };
  pins_cmd2_dat {
   pinmux = <(((138) << 8) | 0)>;
   input-enable;
   slew-rate = <0>;
   bias-disable;
  };
  pins_cmd3_dat {
   pinmux = <(((139) << 8) | 0)>;
   input-enable;
   slew-rate = <0>;
   bias-pull-down;
  };
 };

 aud_dat_mosi_on: aud_dat_mosi_on {
  pins_cmd0_dat {
   pinmux = <(((136) << 8) | 1)>;

   drive-strength = <3>;
  };
  pins_cmd1_dat {
   pinmux = <(((137) << 8) | 1)>;

   drive-strength = <3>;
  };
  pins_cmd2_dat {
   pinmux = <(((138) << 8) | 1)>;

   drive-strength = <3>;
  };
  pins_cmd3_dat {
   pinmux = <(((139) << 8) | 1)>;

   drive-strength = <3>;
  };
 };

 aud_dat_miso_off: aud_dat_miso_off {
  pins_cmd0_dat {
   pinmux = <(((140) << 8) | 0)>;
   input-enable;
   slew-rate = <0>;
   bias-disable;
  };
  pins_cmd1_dat {
   pinmux = <(((141) << 8) | 0)>;
   input-enable;
   slew-rate = <0>;
   bias-disable;
  };
  pins_cmd2_dat {
   pinmux = <(((142) << 8) | 0)>;
   input-enable;
   slew-rate = <0>;
   bias-disable;
  };
  pins_cmd3_dat {
   pinmux = <(((143) << 8) | 0)>;
   input-enable;
   slew-rate = <0>;
   bias-disable;
  };
 };

 aud_dat_miso_on: aud_dat_miso_on {
  pins_cmd0_dat {
   pinmux = <(((140) << 8) | 1)>;

   drive-strength = <3>;
  };
  pins_cmd1_dat {
   pinmux = <(((141) << 8) | 1)>;

   drive-strength = <3>;
  };
  pins_cmd2_dat {
   pinmux = <(((142) << 8) | 1)>;

   drive-strength = <3>;
  };
  pins_cmd3_dat {
   pinmux = <(((143) << 8) | 1)>;

   drive-strength = <3>;
  };
 };

 aud_gpio_i2s0_off: aud_gpio_i2s0_off {
  pins_cmd_dat {
   pinmux = <(((40) << 8) | 0)>;
  };
 };

 aud_gpio_i2s0_on: aud_gpio_i2s0_on {
  pins_cmd_dat {
   pinmux = <(((40) << 8) | 2)>;
  };
 };

 aud_gpio_i2s1_off: aud_gpio_i2s1_off {
 };

 aud_gpio_i2s1_on: aud_gpio_i2s1_on {
 };

 aud_gpio_i2s2_off: aud_gpio_i2s2_off {
 };

 aud_gpio_i2s2_on: aud_gpio_i2s2_on {
 };

 aud_gpio_i2s3_off: aud_gpio_i2s3_off {
  pins_cmd_dat {
   pinmux = <(((37) << 8) | 0)>,
     <(((38) << 8) | 0)>,
     <(((36) << 8) | 0)>;
  };
 };

 aud_gpio_i2s3_on: aud_gpio_i2s3_on {
  pins_cmd_dat {
   pinmux = <(((37) << 8) | 2)>,
     <(((38) << 8) | 2)>,
     <(((36) << 8) | 2)>;
  };
 };

 vow_dat_miso_off: vow_dat_miso_off {
  pins_cmd1_dat {
   pinmux = <(((142) << 8) | 0)>;
  };
 };

 vow_dat_miso_on: vow_dat_miso_on {
  pins_cmd1_dat {
   pinmux = <(((142) << 8) | 4)>;
  };
 };

 vow_clk_miso_off: vow_clk_miso_off {
  pins_cmd3_dat {
   pinmux = <(((143) << 8) | 0)>;
  };
 };

 vow_clk_miso_on: vow_clk_miso_on {
  pins_cmd3_dat {
   pinmux = <(((143) << 8) | 4)>;
  };
 };


 reverse_high: reverse_high {
  pins_cmd_dat {
   pinmux = <(((91) << 8) | 0)>;
   slew-rate = <1>;
   output-high;
  };
 };

 reverse_low: reverse_low {
  pins_cmd_dat {
   pinmux = <(((91) << 8) | 0)>;
   slew-rate = <1>;
   output-low;
  };
 };
};
# 5095 "../arch/arm64/boot/dts/mediatek/mt6768.dts"
# 1 "../arch/arm64/boot/dts/mediatek/mt6358.dtsi" 1
# 15 "../arch/arm64/boot/dts/mediatek/mt6358.dtsi"
&main_pmic {
 compatible = "mediatek,mt6358-pmic";
 interrupt-controller;
 #interrupt-cells = <2>;
 mediatek,num-pmic-irqs = <145>;
 mediatek,pmic-irqs =
   <0 0>,
   <1 0>,
   <2 0>,
   <3 0>,
   <4 0>,
   <5 0>,
   <6 0>,
   <7 0>,
   <8 0>,
   <9 0>,
   <16 1>,
   <17 1>,
   <18 1>,
   <19 1>,
   <20 1>,
   <21 1>,
   <22 1>,
   <23 1>,
   <24 1>,
   <25 1>,
   <26 1>,
   <27 1>,
   <28 1>,
   <29 1>,
   <30 1>,
   <31 1>,
   <32 1>,
   <33 1>,
   <34 1>,
   <35 1>,
   <36 1>,
   <37 1>,
   <38 1>,
   <39 1>,
   <40 1>,
   <41 1>,
   <42 1>,
   <43 1>,
   <44 1>,
   <45 1>,
   <46 1>,
   <48 2>,
   <49 2>,
   <50 2>,
   <51 2>,
   <52 2>,
   <53 2>,
   <54 2>,
   <55 2>,
   <64 3>,
   <80 4>,
   <81 4>,
   <82 4>,
   <83 4>,
   <84 4>,
   <85 4>,
   <86 4>,
   <87 4>,
   <88 4>,
   <89 4>,
   <90 4>,
   <91 4>,
   <92 4>,
   <96 4>,
   <97 4>,
   <98 4>,
   <99 4>,
   <100 4>,
   <112 5>,
   <113 5>,
   <114 5>,
   <115 5>,
   <116 5>,
   <117 5>,
   <118 5>,
   <119 5>,
   <128 6>,
   <133 6>,
   <134 6>,
   <135 6>,
   <144 7>;
 interrupt-names =
   "vproc11_oc",
   "vproc12_oc",
   "vcore_oc",
   "vgpu_oc",
   "vmodem_oc",
   "vdram1_oc",
   "vs1_oc",
   "vs2_oc",
   "vpa_oc",
   "vcore_preoc",
   "vfe28_oc",
   "vxo22_oc",
   "vrf18_oc",
   "vrf12_oc",
   "vefuse_oc",
   "vcn33_oc",
   "vcn28_oc",
   "vcn18_oc",
   "vcama1_oc",
   "vcama2_oc",
   "vcamd_oc",
   "vcamio_oc",
   "vldo28_oc",
   "va12_oc",
   "vaux18_oc",
   "vaud28_oc",
   "vio28_oc",
   "vio18_oc",
   "vsram_proc11_oc",
   "vsram_proc12_oc",
   "vsram_others_oc",
   "vsram_gpu_oc",
   "vdram2_oc",
   "vmc_oc",
   "vmch_oc",
   "vemc_oc",
   "vsim1_oc",
   "vsim2_oc",
   "vibr_oc",
   "vusb_oc",
   "vbif28_oc",
   "pwrkey",
   "homekey",
   "pwrkey_r",
   "homekey_r",
   "ni_lbat_int",
   "chrdet",
   "chrdet_edge",
   "vcdt_hv_det",
   "rtc",
   "fg_bat0_h",
   "fg_bat0_l",
   "fg_cur_h",
   "fg_cur_l",
   "fg_zcv",
   "fg_bat1_h",
   "fg_bat1_l",
   "fg_n_charge_l",
   "fg_iavg_h",
   "fg_iavg_l",
   "fg_time_h",
   "fg_discharge",
   "fg_charge",
   "baton_lv",
   "baton_ht",
   "baton_bat_in",
   "baton_bat_out",
   "bif",
   "bat_h",
   "bat_l",
   "bat2_h",
   "bat2_l",
   "bat_temp_h",
   "bat_temp_l",
   "auxadc_imp",
   "nag_c_dltv",
   "audio",
   "accdet",
   "accdet_eint0",
   "accdet_eint1",
   "spi_cmd_alert";

 pmic: mt-pmic {
  compatible = "mediatek,mt-pmic";
  interrupts = <48 4>,
        <50 4>,
        <49 4>,
        <51 4>,
        <112 4>,
        <113 4>,
        <82 4>,
        <83 4>;
  interrupt-names = "pwrkey",
      "pwrkey_r",
      "homekey",
      "homekey_r",
      "bat_h",
      "bat_l",
      "fg_cur_h",
      "fg_cur_l";
 };

 pmic_auxadc: mt635x-auxadc {
  compatible = "mediatek,mt6358-auxadc";
  #io-channel-cells = <1>;

  batadc {
   channel = <0x00>;
   resistance-ratio = <3 1>;
   avg-num = <128>;
  };
  vcdt {
   channel = <0x02>;
  };
  bat_temp {
   channel = <0x03>;
   resistance-ratio = <2 1>;
  };
  chip_temp {
   channel = <0x05>;
  };
  vcore_temp {
   channel = <0x06>;
  };
  vproc_temp {
   channel = <0x07>;
  };
  vgpu_temp {
   channel = <0x08>;
  };
  accdet {
   channel = <0x09>;
  };
  dcxo_volt {
   channel = <0x0a>;
   resistance-ratio = <3 2>;
  };
  tsx_temp {
   channel = <0x0b>;
   avg-num = <128>;
  };
  hpofs_cal {
   channel = <0x0c>;
   avg-num = <256>;
  };
  dcxo_temp {
   channel = <0x0d>;
   avg-num = <16>;
  };
  vbif {
   channel = <0x0e>;
   resistance-ratio = <2 1>;
  };
 };

 mt6358regulator: mt6358regulator {
  compatible = "mediatek,mt6358-regulator";
  mt_pmic_vdram1_buck_reg: buck_vdram1 {
   regulator-name = "vdram1";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <2087500>;
   regulator-enable-ramp-delay = <0>;
  };
  mt_pmic_vcore_buck_reg: buck_vcore {
   regulator-name = "vcore";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1293750>;
   regulator-enable-ramp-delay = <200>;
  };
  mt_pmic_vpa_buck_reg: buck_vpa {
   regulator-name = "vpa";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <3650000>;
   regulator-enable-ramp-delay = <250>;
  };
  mt_pmic_vproc11_buck_reg: buck_vproc11 {
   regulator-name = "vproc11";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1293750>;
   regulator-enable-ramp-delay = <200>;
  };
  mt_pmic_vproc12_buck_reg: buck_vproc12 {
   regulator-name = "vproc12";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1293750>;
   regulator-enable-ramp-delay = <200>;
  };
  mt_pmic_vgpu_buck_reg: buck_vgpu {
   regulator-name = "vgpu";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1293750>;
   regulator-enable-ramp-delay = <200>;
  };
  mt_pmic_vs2_buck_reg: buck_vs2 {
   regulator-name = "vs2";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <2087500>;
   regulator-enable-ramp-delay = <0>;
  };
  mt_pmic_vmodem_buck_reg: buck_vmodem {
   regulator-name = "vmodem";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1293750>;
   regulator-enable-ramp-delay = <900>;
  };
  mt_pmic_vs1_buck_reg: buck_vs1 {
   regulator-name = "vs1";
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <2587500>;
   regulator-enable-ramp-delay = <0>;
  };

  mt_pmic_vdram2_ldo_reg: ldo_vdram2 {
   regulator-name = "vdram2";
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <3300>;
  };
  mt_pmic_vsim1_ldo_reg: ldo_vsim1 {
   regulator-name = "vsim1";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <3100000>;
   regulator-enable-ramp-delay = <540>;
  };
  mt_pmic_vibr_ldo_reg: ldo_vibr {
   regulator-name = "vibr";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <60>;
  };
  mt_pmic_vrf12_ldo_reg: ldo_vrf12 {
   compatible = "regulator-fixed";
   regulator-name = "vrf12";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-enable-ramp-delay = <120>;
  };
  mt_pmic_vio18_ldo_reg: ldo_vio18 {
   compatible = "regulator-fixed";
   regulator-name = "vio18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <2700>;
  };
  mt_pmic_vusb_ldo_reg: ldo_vusb {
   regulator-name = "vusb";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3100000>;
   regulator-enable-ramp-delay = <270>;
  };
  mt_pmic_vcamio_ldo_reg: ldo_vcamio {
   compatible = "regulator-fixed";
   regulator-name = "vcamio";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <270>;
  };
  mt_pmic_vcamd_ldo_reg: ldo_vcamd {
   regulator-name = "vcamd";
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <270>;
  };
  mt_pmic_vcn18_ldo_reg: ldo_vcn18 {
   compatible = "regulator-fixed";
   regulator-name = "vcn18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <270>;
  };
  mt_pmic_vfe28_ldo_reg: ldo_vfe28 {
   compatible = "regulator-fixed";
   regulator-name = "vfe28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <270>;
  };
  mt_pmic_vsram_proc11_ldo_reg: ldo_vsram_proc11 {
   regulator-name = "vsram_proc11";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1293750>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vcn28_ldo_reg: ldo_vcn28 {
   compatible = "regulator-fixed";
   regulator-name = "vcn28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <270>;
  };
  mt_pmic_vsram_others_ldo_reg: ldo_vsram_others {
   regulator-name = "vsram_others";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1293750>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vsram_gpu_ldo_reg: ldo_vsram_gpu {
   regulator-name = "vsram_gpu";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1293750>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vxo22_ldo_reg: ldo_vxo22 {
   compatible = "regulator-fixed";
   regulator-name = "vxo22";
   regulator-min-microvolt = <2200000>;
   regulator-max-microvolt = <2200000>;
   regulator-enable-ramp-delay = <120>;
  };
  mt_pmic_vefuse_ldo_reg: ldo_vefuse {
   regulator-name = "vefuse";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <1900000>;
   regulator-enable-ramp-delay = <270>;
  };
  mt_pmic_vaux18_ldo_reg: ldo_vaux18 {
   compatible = "regulator-fixed";
   regulator-name = "vaux18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <270>;
  };
  mt_pmic_vmch_ldo_reg: ldo_vmch {
   regulator-name = "vmch";
   regulator-min-microvolt = <2900000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <60>;
  };
  mt_pmic_vbif28_ldo_reg: ldo_vbif28 {
   compatible = "regulator-fixed";
   regulator-name = "vbif28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <270>;
  };
  mt_pmic_vsram_proc12_ldo_reg: ldo_vsram_proc12 {
   regulator-name = "vsram_proc12";
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1293750>;
   regulator-enable-ramp-delay = <240>;
  };
  mt_pmic_vcama1_ldo_reg: ldo_vcama1 {
   regulator-name = "vcama1";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3000000>;
   regulator-enable-ramp-delay = <270>;
  };
  mt_pmic_vemc_ldo_reg: ldo_vemc {
   regulator-name = "vemc";
   regulator-min-microvolt = <2900000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <60>;
  };
  mt_pmic_vio28_ldo_reg: ldo_vio28 {
   compatible = "regulator-fixed";
   regulator-name = "vio28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <270>;
  };
  mt_pmic_va12_ldo_reg: ldo_va12 {
   compatible = "regulator-fixed";
   regulator-name = "va12";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-enable-ramp-delay = <270>;
  };
  mt_pmic_vrf18_ldo_reg: ldo_vrf18 {
   compatible = "regulator-fixed";
   regulator-name = "vrf18";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-enable-ramp-delay = <120>;
  };
  mt_pmic_vcn33_bt_ldo_reg: ldo_vcn33_bt {
   regulator-name = "vcn33_bt";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3500000>;
   regulator-enable-ramp-delay = <270>;
  };
  mt_pmic_vcn33_wifi_ldo_reg: ldo_vcn33_wifi {
   regulator-name = "vcn33_wifi";
   regulator-min-microvolt = <3300000>;
   regulator-max-microvolt = <3500000>;
   regulator-enable-ramp-delay = <270>;
  };
  mt_pmic_vcama2_ldo_reg: ldo_vcama2 {
   regulator-name = "vcama2";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3000000>;
   regulator-enable-ramp-delay = <270>;
  };
  mt_pmic_vmc_ldo_reg: ldo_vmc {
   regulator-name = "vmc";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <3300000>;
   regulator-enable-ramp-delay = <60>;
  };
  mt_pmic_vldo28_ldo_reg: ldo_vldo28 {
   compatible = "regulator-fixed";
   regulator-name = "vldo28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <270>;
  };
  mt_pmic_vaud28_ldo_reg: ldo_vaud28 {
   compatible = "regulator-fixed";
   regulator-name = "vaud28";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   regulator-enable-ramp-delay = <270>;
  };
  mt_pmic_vsim2_ldo_reg: ldo_vsim2 {
   regulator-name = "vsim2";
   regulator-min-microvolt = <1700000>;
   regulator-max-microvolt = <3100000>;
   regulator-enable-ramp-delay = <540>;
  };
  mt_pmic_va09_ldo_reg: ldo_va09 {
   compatible = "regulator-fixed";
   regulator-name = "va09";
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <900000>;
   regulator-enable-ramp-delay = <264>;
   regulator-boot-on;
  };
 };
 mt6358_rtc: mt6358_rtc {
  compatible = "mediatek,mt6358-rtc";
  interrupts = <64 0>;
  interrupt-names = "rtc";
  base = <0x580>;
  apply-lpsd-solution;
 };
 mt6358_misc: mt6358_misc {
  compatible = "mediatek,mt6358-misc";
  base = <0x580>;
  apply-lpsd-solution;
  dcxo-switch;
 };
};
# 5096 "../arch/arm64/boot/dts/mediatek/mt6768.dts" 2
# 1 "../arch/arm64/boot/dts/mediatek/cust_mt6768_msdc.dtsi" 1
# 16 "../arch/arm64/boot/dts/mediatek/cust_mt6768_msdc.dtsi"
&msdc0 {
 index = /bits/ 8 <0>;
 clk_src = /bits/ 8 <(1)>;
 bus-width = <8>;
 max-frequency = <200000000>;
 cap-mmc-highspeed;
 mmc-ddr-1_8v;
 mmc-hs200-1_8v;
 mmc-hs400-1_8v;
 no-sd;
 no-sdio;
 non-removable;
 pinctl = <&msdc0_pins_default>;
 pinctl_hs400 = <&msdc0_pins_hs400>;
 pinctl_hs200 = <&msdc0_pins_hs200>;
 register_setting = <&msdc0_register_setting_default>;
 host_function = /bits/ 8 <(0)>;
 bootable;
 status = "okay";


 vmmc-supply = <&mt_pmic_vemc_ldo_reg>;
 clocks = <&infracfg_ao 76>,
  <&infracfg_ao 28>,
  <&infracfg_ao 68>;
 clock-names = "msdc0-clock", "msdc0-hclock", "msdc0-aes-clock";

};


&msdc1 {
 index = /bits/ 8 <1>;
 clk_src = /bits/ 8 <(2)>;
 bus-width = <4>;
 max-frequency = <200000000>;
 cap-sd-highspeed;
 sd-uhs-sdr12;
 sd-uhs-sdr25;
 sd-uhs-sdr50;
 sd-uhs-sdr104;
 sd-uhs-ddr50;
 no-mmc;
 no-sdio;

 pinctl = <&msdc1_pins_default>;
 pinctl_sdr104 = <&msdc1_pins_sdr104>;
 pinctl_sdr50 = <&msdc1_pins_sdr50>;
 pinctl_ddr50 = <&msdc1_pins_ddr50>;
 register_setting = <&msdc1_register_setting_default>;

 host_function = /bits/ 8 <(1)>;

 cd_level = /bits/ 8 <(1)>;
 cd-gpios = <&pio 18 0>;

 status = "okay";


 vmmc-supply = <&mt_pmic_vmch_ldo_reg>;
 vqmmc-supply = <&mt_pmic_vmc_ldo_reg>;

 clocks = <&infracfg_ao 77>, <&infracfg_ao 29>;
 clock-names = "msdc1-clock", "msdc1-hclock";

};

&pio {
 msdc0_pins_default: msdc0@default {
  pins_cmd {
   drive-strength = /bits/ 8 <3>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <3>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <3>;
  };
  pins_rst {
   drive-strength = /bits/ 8 <3>;
  };
  pins_ds {
   drive-strength = /bits/ 8 <3>;
  };
 };

 msdc0_pins_hs400: msdc0@hs400 {
  pins_cmd {
   drive-strength = /bits/ 8 <3>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <4>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <4>;
  };
  pins_rst {
   drive-strength = /bits/ 8 <3>;
  };
  pins_ds {
   drive-strength = /bits/ 8 <4>;
  };
 };

 msdc0_pins_hs200: msdc0@hs200 {
  pins_cmd {
   drive-strength = /bits/ 8 <3>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <4>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <4>;
  };
  pins_rst {
   drive-strength = /bits/ 8 <3>;
  };
  pins_ds {
   drive-strength = /bits/ 8 <4>;
  };
 };

 msdc0_register_setting_default: msdc0@register_default {
  cmd_edge = /bits/ 8 <(0)>;
  rdata_edge = /bits/ 8 <(0)>;
  wdata_edge = /bits/ 8 <(0)>;
 };

 msdc1_pins_default: msdc1@default {
  pins_cmd {
   drive-strength = /bits/ 8 <3>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <3>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <3>;
  };
 };

 msdc1_pins_sdr104: msdc1@sdr104 {
  pins_cmd {
   drive-strength = /bits/ 8 <3>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <3>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <3>;
  };
 };

 msdc1_pins_sdr50: msdc1@sdr50 {
  pins_cmd {
   drive-strength = /bits/ 8 <3>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <3>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <3>;
  };
 };

 msdc1_pins_ddr50: msdc1@ddr50 {
  pins_cmd {
   drive-strength = /bits/ 8 <3>;
  };
  pins_dat {
   drive-strength = /bits/ 8 <3>;
  };
  pins_clk {
   drive-strength = /bits/ 8 <3>;
  };
 };

 msdc1_register_setting_default: msdc1@register_default {
  cmd_edge = /bits/ 8 <(0)>;
  rdata_edge = /bits/ 8 <(0)>;
  wdata_edge = /bits/ 8 <(0)>;
 };
};
# 5097 "../arch/arm64/boot/dts/mediatek/mt6768.dts" 2
# 1 "../arch/arm64/boot/dts/mediatek/mt6370.dtsi" 1
# 14 "../arch/arm64/boot/dts/mediatek/mt6370.dtsi"
/ {
 mt6370_pmu: mt6370_pmu_dts {
  interrupt-controller;
  #interrupt-cells = <1>;
  mt6370,intr_gpio_num = <3>;
  mt6370,intr_gpio = <&pio 3 0x0>;
  core {
   compatible = "mediatek,mt6370_pmu_core";
   interrupt-names = "otp", "vdda_ovp", "vdda_uv";

   i2cstmr_rst_tmr = <0>;

   mrstb_en;
   mrstb_tmr = <3>;


   int_wdt = <0>;

   int_deg = <0>;

  };
  charger {
   compatible = "mediatek,mt6370_pmu_charger";
   interrupt-names = "chg_mivr", "chg_aiclmeasi",
    "attachi", "ovpctrl_uvp_d_evt", "chg_wdtmri",
    "chg_vbusov", "chg_tmri", "chg_treg", "dcdti";
   charger_name = "primary_chg";
   load_switch_name = "primary_load_switch";
   ichg = <2000000>;
   aicr = <500000>;
   mivr = <4400000>;
   cv = <4350000>;
   ieoc = <150000>;
   safety_timer = <12>;
   dc_wdt = <4000000>;
   ircmp_resistor = <25000>;
   ircmp_vclamp = <32000>;
   enable_te;
   enable_wdt;
   lbp_hys_sel = <1>;
   lbp_dt = <1>;
# 63 "../arch/arm64/boot/dts/mediatek/mt6370.dtsi"
  };
  mt6370_pmu_fled1 {
   compatible = "mediatek,mt6370_pmu_fled1";
   interrupt-names = "fled_lvf", "fled2_short",
       "fled1_short";
   fled_enable = <1>;
   torch_cur = <300000>;
   strobe_cur = <1200000>;
   strobe_timeout = <2400>;
  };
  mt6370_pmu_fled2 {
   compatible = "mediatek,mt6370_pmu_fled2";
   fled_enable = <1>;
   torch_cur = <200000>;
   strobe_cur = <1000000>;
   strobe_timeout = <1200>;
  };
  ldo {
   compatible = "mediatek,mt6370_pmu_ldo";
   interrupt-names = "ldo_oc";



   ldo_oms = <1>;






   ldo_vrc_lt = <1>;

   mt6370_ldo {

    regulator-name = "irtx_ldo";
    regulator-min-microvolt = <1600000>;


    regulator-max-microvolt = <4000000>;
# 114 "../arch/arm64/boot/dts/mediatek/mt6370.dtsi"
   };
  };
  rgbled {
   compatible = "mediatek,mt6370_pmu_rgbled";
   interrupt-names = "isink4_short", "isink3_short",
       "isink2_short", "isink1_short",
       "isink4_open", "isink3_open",
       "isink2_open", "isink1_open";

   mt,led_name = "mt6370_pmu_led1", "mt6370_pmu_led2",
          "mt6370_pmu_led3", "mt6370_pmu_led4";




   mt,led_default_trigger = "cc_mode", "cc_mode",
       "cc_mode", "none";
  };
  bled {
   compatible = "mediatek,mt6370_pmu_bled";
   interrupt-names = "bled_ocp";
   mt,bled_name = "mt6370_pmu_bled";

   mt,chan_en = <0xF>;
   mt,map_linear;
   mt,bl_ovp_level = <3>;



   mt,bl_ocp_level = <2>;



   mt,use_pwm;
   mt,pwm_fsample = <2>;


   mt,pwm_deglitch = <1>;



   mt,pwm_hys_en = <1>;
   mt,pwm_hys = <0>;

   mt,pwm_avg_cycle = <0>;





   mt,bled_ramptime = <3>;



   mt,bled_flash_ramp = <1>;



   mt,max_bled_brightness = <512>;

   mt,bled_curr_scale = <0>;
# 187 "../arch/arm64/boot/dts/mediatek/mt6370.dtsi"
   mt,pwm_lpf_coef = <0>;
# 197 "../arch/arm64/boot/dts/mediatek/mt6370.dtsi"
  };
  dsv {
   compatible = "mediatek,mt6370_pmu_dsv";
   interrupt-names = "dsv_vneg_ocp", "dsv_vpos_ocp",
       "dsv_bst_ocp", "dsv_vneg_scp",
       "dsv_vpos_scp";
   db_ext_en = <0>;


   db_periodic_fix = <0>;



   db_single_pin = <0>;



   db_freq_pm = <0>;



   db_periodic_mode = <0>;



   db_startup = <0>;



   db_vneg_20ms = <1>;



   db_vneg_disc = <0>;



   db_vpos_20ms = <1>;



   db_vpos_disc = <1>;

   db_delay = <3>;



   db_vbst = <5700>;
   db_vpos_slew = <1>;



   db_vneg_slew = <1>;



   mt6370_dsvp {

    regulator-name = "dsv_pos";

    regulator-min-microvolt = <4000000>;


    regulator-max-microvolt = <6000000>;
# 273 "../arch/arm64/boot/dts/mediatek/mt6370.dtsi"
   };
   mt6370_dsvn {

    regulator-name = "dsv_neg";

    regulator-min-microvolt = <4000000>;


    regulator-max-microvolt = <6000000>;
# 294 "../arch/arm64/boot/dts/mediatek/mt6370.dtsi"
   };
  };
 };
};
# 5098 "../arch/arm64/boot/dts/mediatek/mt6768.dts" 2
# 1 "../arch/arm64/boot/dts/mediatek/mt6370_pd.dtsi" 1
# 13 "../arch/arm64/boot/dts/mediatek/mt6370_pd.dtsi"
/ {
 mt6370_typec: type_c_port0 {

  tcpc-dual,supported_modes = <0>;
  mt-tcpc,name = "type_c_port0";

  mt-tcpc,role_def = <4>;
  mt-tcpc,rp_level = <1>;

  mt-tcpc,vconn_supply = <1>;


  mt-tcpc,notifier_supply_num = <3>;



  mt6370pd,intr_gpio = <&pio 24 0x0>;
  mt6370pd,intr_gpio_num = <24>;
  pd-data {
   pd,vid = <0x29cf>;
   pd,pid = <0x5081>;
   pd,source-cap-ext = <0x508129cf 0x00000000 0x00000000
          0x00000000 0x00000000 0x07000000>;
   pd,mfrs = "RichtekTCPC";






   pd,charging_policy= <0x31>;
# 59 "../arch/arm64/boot/dts/mediatek/mt6370_pd.dtsi"
   pd,source-pdo-size = <1>;
   pd,source-pdo-data = <0x00019096>;
   pd,sink-pdo-size = <1>;
   pd,sink-pdo-data = <0x000190c8>;
# 73 "../arch/arm64/boot/dts/mediatek/mt6370_pd.dtsi"
   pd,id-vdo-size = <3>;
   pd,id-vdo-data = <0xd10029cf 0x0 0x50810000>;

   bat,nr = <1>;
   pd,country_nr = <0>;

   bat-info0 {
    bat,vid = <0x29cf>;
    bat,pid = <0x5081>;
    bat,mfrs = "bat1";
    bat,design_cap = <3000>;
   };
# 104 "../arch/arm64/boot/dts/mediatek/mt6370_pd.dtsi"
  };
  dpm_caps {
   local_dr_power;
   local_dr_data;

   local_usb_comm;



   local_no_suspend;
   local_vconn_supply;


   attemp_enter_dp_mode;
   attemp_discover_cable;
   attemp_discover_id;


   pr_check = <0>;






   dr_check = <0>;


  };
  displayport {

   1st_connection = "dfp_d";
   2nd_connection = "dfp_d";
   signal,dp_v13;

   usbr20_not_used;
   typec,receptacle;
   ufp_d {





   };
   dfp_d {



    pin_assignment,mode_c;
    pin_assignment,mode_d;
    pin_assignment,mode_e;
    pin_assignment,mode_f;
   };
  };
 };
};
# 5099 "../arch/arm64/boot/dts/mediatek/mt6768.dts" 2

