## UART Receiver using Basys 3 and Vivado  

I`ve implemented UART receiver with finite-state machine  
![alt text](https://github.com/kissinger1337/VHDL/blob/main/UART%20Receiver/diagram/FSM.png)

baudrate: 115200
Clk: 100 MHz
