module regfile (
input logic clk,
input logic [6:0] regaddr,
input logic [31:0] wr_data,
input logic MemWrite,
input logic MemRead,
input logic reset,
output logic [31:0] rd_data
);

logic [31:0] registers [63:0];

