

================================================================
== Vivado HLS Report for 'pad'
================================================================
* Date:           Thu Oct 20 15:43:16 2022

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.295 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     5396|    18018| 53.960 us | 0.180 ms |  5396|  18018|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |                 |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |   min   |   max   |  Latency  |  achieved |   target  |  Count | Pipelined|
        +-----------------+---------+---------+-----------+-----------+-----------+--------+----------+
        |- Loop 1         |     5184|     5184|          1|          -|          -|    5184|    no    |
        |- Loop 2         |      210|    12832| 210 ~ 802 |          -|          -| 1 ~ 16 |    no    |
        | + Loop 2.1      |      208|      800|  26 ~ 50  |          -|          -| 8 ~ 16 |    no    |
        |  ++ Loop 2.1.1  |       24|       48|          3|          -|          -| 8 ~ 16 |    no    |
        +-----------------+---------+---------+-----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 5 3 
5 --> 6 4 
6 --> 7 
7 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)" [layer.cpp:29]   --->   Operation 8 'read' 'I_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)" [layer.cpp:29]   --->   Operation 9 'read' 'M_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i6 %I_read to i5" [layer.cpp:31]   --->   Operation 10 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.78ns)   --->   "%add_ln31 = add i5 2, %trunc_ln31" [layer.cpp:31]   --->   Operation 11 'add' 'add_ln31' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%add_ln31_cast4_cast = zext i5 %add_ln31 to i13" [layer.cpp:31]   --->   Operation 12 'zext' 'add_ln31_cast4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i5 %add_ln31 to i9" [layer.cpp:39]   --->   Operation 13 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %1" [layer.cpp:33]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i_0 = phi i13 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 15 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.09ns)   --->   "%icmp_ln33 = icmp eq i13 %i_0, -3008" [layer.cpp:33]   --->   Operation 16 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5184, i64 5184, i64 5184)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.67ns)   --->   "%i = add i13 %i_0, 1" [layer.cpp:33]   --->   Operation 18 'add' 'i' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader2.preheader, label %2" [layer.cpp:33]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i13 %i_0 to i64" [layer.cpp:33]   --->   Operation 20 'zext' 'zext_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [5184 x i1]* %output_r, i64 0, i64 %zext_ln33" [layer.cpp:33]   --->   Operation 21 'getelementptr' 'output_addr' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.25ns)   --->   "store i1 false, i1* %output_addr, align 1" [layer.cpp:33]   --->   Operation 22 'store' <Predicate = (!icmp_ln33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5184> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [layer.cpp:33]   --->   Operation 23 'br' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i7 %M_read to i6" [layer.cpp:35]   --->   Operation 24 'trunc' 'trunc_ln35' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i6 %I_read to i8" [layer.cpp:38]   --->   Operation 25 'zext' 'zext_ln38' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%I_cast = zext i6 %I_read to i13" [layer.cpp:29]   --->   Operation 26 'zext' 'I_cast' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %.preheader2" [layer.cpp:39]   --->   Operation 27 'br' <Predicate = (icmp_ln33)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.49>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%m_0 = phi i5 [ 0, %.preheader2.preheader ], [ %m, %.preheader2.loopexit ]"   --->   Operation 28 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul = phi i8 [ 0, %.preheader2.preheader ], [ %add_ln39, %.preheader2.loopexit ]" [layer.cpp:39]   --->   Operation 29 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.91ns)   --->   "%add_ln39 = add i8 %phi_mul, %zext_ln38" [layer.cpp:39]   --->   Operation 30 'add' 'add_ln39' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i5 %m_0 to i9" [layer.cpp:39]   --->   Operation 31 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %m_0 to i6" [layer.cpp:35]   --->   Operation 32 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.42ns)   --->   "%icmp_ln35 = icmp slt i6 %zext_ln35, %trunc_ln35" [layer.cpp:35]   --->   Operation 33 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)"   --->   Operation 34 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.78ns)   --->   "%m = add i5 %m_0, 1" [layer.cpp:35]   --->   Operation 35 'add' 'm' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %.preheader1.preheader, label %4" [layer.cpp:35]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (3.49ns)   --->   "%mul_ln39 = mul i9 %zext_ln39_1, %zext_ln39" [layer.cpp:39]   --->   Operation 37 'mul' 'mul_ln39' <Predicate = (icmp_ln35)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.76ns)   --->   "br label %.preheader1" [layer.cpp:36]   --->   Operation 38 'br' <Predicate = (icmp_ln35)> <Delay = 1.76>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [layer.cpp:44]   --->   Operation 39 'ret' <Predicate = (!icmp_ln35)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%x_0 = phi i5 [ 0, %.preheader1.preheader ], [ %x, %.preheader1.loopexit ]"   --->   Operation 40 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %x_0 to i13" [layer.cpp:36]   --->   Operation 41 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i5 %x_0 to i6" [layer.cpp:36]   --->   Operation 42 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.42ns)   --->   "%icmp_ln36 = icmp slt i6 %zext_ln36_1, %I_read" [layer.cpp:36]   --->   Operation 43 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 44 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.78ns)   --->   "%x = add i5 %x_0, 1" [layer.cpp:39]   --->   Operation 45 'add' 'x' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln36, label %.preheader.preheader, label %.preheader2.loopexit" [layer.cpp:36]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i5 %x to i13" [layer.cpp:39]   --->   Operation 47 'zext' 'zext_ln39_2' <Predicate = (icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader" [layer.cpp:37]   --->   Operation 48 'br' <Predicate = (icmp_ln36)> <Delay = 1.76>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader2"   --->   Operation 49 'br' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.29>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%y_0 = phi i5 [ %y, %3 ], [ 0, %.preheader.preheader ]"   --->   Operation 50 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i5 %y_0 to i8" [layer.cpp:37]   --->   Operation 51 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 52 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (1.36ns)   --->   "%icmp_ln37 = icmp eq i5 %y_0, %trunc_ln31" [layer.cpp:37]   --->   Operation 53 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (1.78ns)   --->   "%y = add i5 %y_0, 1" [layer.cpp:39]   --->   Operation 54 'add' 'y' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln37, label %.preheader1.loopexit, label %3" [layer.cpp:37]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (1.91ns)   --->   "%tmp = add i8 %zext_ln37, %phi_mul" [layer.cpp:37]   --->   Operation 56 'add' 'tmp' <Predicate = (!icmp_ln37)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %tmp to i13" [layer.cpp:37]   --->   Operation 57 'zext' 'tmp_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (3.36ns) (grouped into DSP with root node i_index)   --->   "%tmp3 = mul i13 %I_cast, %tmp_cast" [layer.cpp:29]   --->   Operation 58 'mul' 'tmp3' <Predicate = (!icmp_ln37)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 59 [1/1] (3.02ns) (root node of the DSP)   --->   "%i_index = add i13 %tmp3, %zext_ln36" [layer.cpp:38]   --->   Operation 59 'add' 'i_index' <Predicate = (!icmp_ln37)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i5 %y to i9" [layer.cpp:39]   --->   Operation 60 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.82ns)   --->   "%tmp4 = add i9 %zext_ln39_3, %mul_ln39" [layer.cpp:39]   --->   Operation 61 'add' 'tmp4' <Predicate = (!icmp_ln37)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 62 'br' <Predicate = (icmp_ln37)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp4_cast_cast = zext i9 %tmp4 to i13" [layer.cpp:39]   --->   Operation 63 'zext' 'tmp4_cast_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (3.36ns) (grouped into DSP with root node o_index)   --->   "%tmp5 = mul i13 %tmp4_cast_cast, %add_ln31_cast4_cast" [layer.cpp:39]   --->   Operation 64 'mul' 'tmp5' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 65 [1/1] (3.02ns) (root node of the DSP)   --->   "%o_index = add i13 %zext_ln39_2, %tmp5" [layer.cpp:39]   --->   Operation 65 'add' 'o_index' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i13 %i_index to i64" [layer.cpp:40]   --->   Operation 66 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [5184 x i1]* %input_r, i64 0, i64 %zext_ln40" [layer.cpp:40]   --->   Operation 67 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [2/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [layer.cpp:40]   --->   Operation 68 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5184> <RAM>

State 7 <SV = 6> <Delay = 6.50>
ST_7 : Operation 69 [1/2] (3.25ns)   --->   "%input_load = load i1* %input_addr, align 1" [layer.cpp:40]   --->   Operation 69 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5184> <RAM>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i13 %o_index to i64" [layer.cpp:40]   --->   Operation 70 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr [5184 x i1]* %output_r, i64 0, i64 %zext_ln40_1" [layer.cpp:40]   --->   Operation 71 'getelementptr' 'output_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (3.25ns)   --->   "store i1 %input_load, i1* %output_addr_1, align 1" [layer.cpp:40]   --->   Operation 72 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 5184> <RAM>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader" [layer.cpp:37]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ M]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
I_read              (read             ) [ 00111111]
M_read              (read             ) [ 00100000]
trunc_ln31          (trunc            ) [ 00111111]
add_ln31            (add              ) [ 00000000]
add_ln31_cast4_cast (zext             ) [ 00111111]
zext_ln39           (zext             ) [ 00111111]
br_ln33             (br               ) [ 01100000]
i_0                 (phi              ) [ 00100000]
icmp_ln33           (icmp             ) [ 00100000]
empty               (speclooptripcount) [ 00000000]
i                   (add              ) [ 01100000]
br_ln33             (br               ) [ 00000000]
zext_ln33           (zext             ) [ 00000000]
output_addr         (getelementptr    ) [ 00000000]
store_ln33          (store            ) [ 00000000]
br_ln33             (br               ) [ 01100000]
trunc_ln35          (trunc            ) [ 00011111]
zext_ln38           (zext             ) [ 00011111]
I_cast              (zext             ) [ 00011111]
br_ln39             (br               ) [ 00111111]
m_0                 (phi              ) [ 00010000]
phi_mul             (phi              ) [ 00010111]
add_ln39            (add              ) [ 00111111]
zext_ln39_1         (zext             ) [ 00000000]
zext_ln35           (zext             ) [ 00000000]
icmp_ln35           (icmp             ) [ 00011111]
empty_10            (speclooptripcount) [ 00000000]
m                   (add              ) [ 00111111]
br_ln35             (br               ) [ 00000000]
mul_ln39            (mul              ) [ 00001111]
br_ln36             (br               ) [ 00011111]
ret_ln44            (ret              ) [ 00000000]
x_0                 (phi              ) [ 00001000]
zext_ln36           (zext             ) [ 00000111]
zext_ln36_1         (zext             ) [ 00000000]
icmp_ln36           (icmp             ) [ 00011111]
empty_11            (speclooptripcount) [ 00000000]
x                   (add              ) [ 00011111]
br_ln36             (br               ) [ 00000000]
zext_ln39_2         (zext             ) [ 00000111]
br_ln37             (br               ) [ 00011111]
br_ln0              (br               ) [ 00111111]
y_0                 (phi              ) [ 00000100]
zext_ln37           (zext             ) [ 00000000]
empty_12            (speclooptripcount) [ 00000000]
icmp_ln37           (icmp             ) [ 00011111]
y                   (add              ) [ 00011111]
br_ln37             (br               ) [ 00000000]
tmp                 (add              ) [ 00000000]
tmp_cast            (zext             ) [ 00000000]
tmp3                (mul              ) [ 00000000]
i_index             (add              ) [ 00000010]
zext_ln39_3         (zext             ) [ 00000000]
tmp4                (add              ) [ 00000010]
br_ln0              (br               ) [ 00011111]
tmp4_cast_cast      (zext             ) [ 00000000]
tmp5                (mul              ) [ 00000000]
o_index             (add              ) [ 00000001]
zext_ln40           (zext             ) [ 00000000]
input_addr          (getelementptr    ) [ 00000001]
input_load          (load             ) [ 00000000]
zext_ln40_1         (zext             ) [ 00000000]
output_addr_1       (getelementptr    ) [ 00000000]
store_ln40          (store            ) [ 00000000]
br_ln37             (br               ) [ 00011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="I_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="6" slack="0"/>
<pin id="42" dir="0" index="1" bw="6" slack="0"/>
<pin id="43" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="I_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="M_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="7" slack="0"/>
<pin id="48" dir="0" index="1" bw="7" slack="0"/>
<pin id="49" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="output_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="13" slack="0"/>
<pin id="56" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_access_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="13" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="63" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 store_ln40/7 "/>
</bind>
</comp>

<comp id="66" class="1004" name="input_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="13" slack="0"/>
<pin id="70" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/6 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="13" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/6 "/>
</bind>
</comp>

<comp id="79" class="1004" name="output_addr_1_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="13" slack="0"/>
<pin id="83" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/7 "/>
</bind>
</comp>

<comp id="88" class="1005" name="i_0_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="13" slack="1"/>
<pin id="90" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_0_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="13" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="m_0_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="1"/>
<pin id="101" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="m_0_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="5" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/3 "/>
</bind>
</comp>

<comp id="110" class="1005" name="phi_mul_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="1"/>
<pin id="112" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="phi_mul_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="8" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="x_0_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="5" slack="1"/>
<pin id="124" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="x_0_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="5" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/4 "/>
</bind>
</comp>

<comp id="133" class="1005" name="y_0_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="1"/>
<pin id="135" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="137" class="1004" name="y_0_phi_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="1" slack="1"/>
<pin id="141" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="trunc_ln31_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln31/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln31_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="5" slack="0"/>
<pin id="151" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln31_cast4_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln31_cast4_cast/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln39_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln33_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="13" slack="0"/>
<pin id="164" dir="0" index="1" bw="13" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="13" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="zext_ln33_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="13" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln35_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="1"/>
<pin id="181" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln35/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln38_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="1"/>
<pin id="184" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="I_cast_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="1"/>
<pin id="187" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="add_ln39_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="8" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="1"/>
<pin id="191" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln39_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln35_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln35_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="0" index="1" bw="6" slack="1"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="m_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mul_ln39_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="5" slack="0"/>
<pin id="214" dir="0" index="1" bw="5" slack="2"/>
<pin id="215" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln36_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="zext_ln36_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln36_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="0" index="1" bw="6" slack="3"/>
<pin id="228" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="x_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="zext_ln39_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_2/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln37_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln37_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="5" slack="0"/>
<pin id="246" dir="0" index="1" bw="5" slack="4"/>
<pin id="247" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/5 "/>
</bind>
</comp>

<comp id="249" class="1004" name="y_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="8" slack="2"/>
<pin id="258" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln39_3_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_3/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp4_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="5" slack="0"/>
<pin id="271" dir="0" index="1" bw="9" slack="2"/>
<pin id="272" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp4_cast_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="1"/>
<pin id="276" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast_cast/6 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln40_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="13" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln40_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="13" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/7 "/>
</bind>
</comp>

<comp id="285" class="1007" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="3"/>
<pin id="287" dir="0" index="1" bw="8" slack="0"/>
<pin id="288" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp3/5 i_index/5 "/>
</bind>
</comp>

<comp id="291" class="1007" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="0" index="1" bw="5" slack="5"/>
<pin id="294" dir="0" index="2" bw="5" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp5/6 o_index/6 "/>
</bind>
</comp>

<comp id="297" class="1005" name="I_read_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="1"/>
<pin id="299" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="I_read "/>
</bind>
</comp>

<comp id="304" class="1005" name="M_read_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="1"/>
<pin id="306" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="M_read "/>
</bind>
</comp>

<comp id="309" class="1005" name="trunc_ln31_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="4"/>
<pin id="311" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln31 "/>
</bind>
</comp>

<comp id="314" class="1005" name="add_ln31_cast4_cast_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="13" slack="5"/>
<pin id="316" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="add_ln31_cast4_cast "/>
</bind>
</comp>

<comp id="319" class="1005" name="zext_ln39_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="9" slack="2"/>
<pin id="321" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln39 "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="13" slack="0"/>
<pin id="329" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="332" class="1005" name="trunc_ln35_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="6" slack="1"/>
<pin id="334" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln35 "/>
</bind>
</comp>

<comp id="337" class="1005" name="zext_ln38_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="1"/>
<pin id="339" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln38 "/>
</bind>
</comp>

<comp id="342" class="1005" name="I_cast_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="13" slack="3"/>
<pin id="344" dir="1" index="1" bw="13" slack="3"/>
</pin_list>
<bind>
<opset="I_cast "/>
</bind>
</comp>

<comp id="347" class="1005" name="add_ln39_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="355" class="1005" name="m_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="360" class="1005" name="mul_ln39_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="2"/>
<pin id="362" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln39 "/>
</bind>
</comp>

<comp id="365" class="1005" name="zext_ln36_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="13" slack="1"/>
<pin id="367" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="373" class="1005" name="x_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="378" class="1005" name="zext_ln39_2_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="13" slack="2"/>
<pin id="380" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln39_2 "/>
</bind>
</comp>

<comp id="386" class="1005" name="y_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="391" class="1005" name="i_index_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="13" slack="1"/>
<pin id="393" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_index "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp4_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="1"/>
<pin id="398" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="401" class="1005" name="o_index_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="13" slack="1"/>
<pin id="403" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="o_index "/>
</bind>
</comp>

<comp id="406" class="1005" name="input_addr_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="13" slack="1"/>
<pin id="408" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="8" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="26" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="65"><net_src comp="52" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="24" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="73" pin="3"/><net_sink comp="59" pin=1"/></net>

<net id="87"><net_src comp="79" pin="3"/><net_sink comp="59" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="28" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="133" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="147"><net_src comp="40" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="144" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="148" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="92" pin="4"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="92" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="92" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="192"><net_src comp="114" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="103" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="103" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="197" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="103" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="193" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="126" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="126" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="126" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="137" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="137" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="137" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="36" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="240" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="110" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="255" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="249" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="277" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="290"><net_src comp="261" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="296"><net_src comp="274" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="300"><net_src comp="40" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="307"><net_src comp="46" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="312"><net_src comp="144" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="317"><net_src comp="154" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="322"><net_src comp="158" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="330"><net_src comp="168" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="335"><net_src comp="179" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="340"><net_src comp="182" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="345"><net_src comp="185" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="350"><net_src comp="188" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="358"><net_src comp="206" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="363"><net_src comp="212" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="368"><net_src comp="217" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="376"><net_src comp="230" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="381"><net_src comp="236" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="389"><net_src comp="249" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="394"><net_src comp="285" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="399"><net_src comp="269" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="404"><net_src comp="291" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="409"><net_src comp="66" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="73" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {2 7 }
 - Input state : 
	Port: pad : input_r | {6 7 }
	Port: pad : M | {1 }
	Port: pad : I | {1 }
  - Chain level:
	State 1
		add_ln31 : 1
		add_ln31_cast4_cast : 2
		zext_ln39 : 2
	State 2
		icmp_ln33 : 1
		i : 1
		br_ln33 : 2
		zext_ln33 : 1
		output_addr : 2
		store_ln33 : 3
	State 3
		add_ln39 : 1
		zext_ln39_1 : 1
		zext_ln35 : 1
		icmp_ln35 : 2
		m : 1
		br_ln35 : 3
		mul_ln39 : 2
	State 4
		zext_ln36 : 1
		zext_ln36_1 : 1
		icmp_ln36 : 2
		x : 1
		br_ln36 : 3
		zext_ln39_2 : 2
	State 5
		zext_ln37 : 1
		icmp_ln37 : 1
		y : 1
		br_ln37 : 2
		tmp : 2
		tmp_cast : 3
		tmp3 : 4
		i_index : 5
		zext_ln39_3 : 2
		tmp4 : 3
	State 6
		tmp5 : 1
		o_index : 2
		input_addr : 1
		input_load : 2
	State 7
		output_addr_1 : 1
		store_ln40 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln31_fu_148      |    0    |    0    |    15   |
|          |          i_fu_168          |    0    |    0    |    17   |
|          |       add_ln39_fu_188      |    0    |    0    |    15   |
|    add   |          m_fu_206          |    0    |    0    |    15   |
|          |          x_fu_230          |    0    |    0    |    15   |
|          |          y_fu_249          |    0    |    0    |    15   |
|          |         tmp_fu_255         |    0    |    0    |    15   |
|          |         tmp4_fu_269        |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln33_fu_162      |    0    |    0    |    13   |
|   icmp   |      icmp_ln35_fu_201      |    0    |    0    |    11   |
|          |      icmp_ln36_fu_225      |    0    |    0    |    11   |
|          |      icmp_ln37_fu_244      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|    mul   |       mul_ln39_fu_212      |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_285         |    1    |    0    |    0    |
|          |         grp_fu_291         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   |      I_read_read_fu_40     |    0    |    0    |    0    |
|          |      M_read_read_fu_46     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln31_fu_144     |    0    |    0    |    0    |
|          |      trunc_ln35_fu_179     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | add_ln31_cast4_cast_fu_154 |    0    |    0    |    0    |
|          |      zext_ln39_fu_158      |    0    |    0    |    0    |
|          |      zext_ln33_fu_174      |    0    |    0    |    0    |
|          |      zext_ln38_fu_182      |    0    |    0    |    0    |
|          |        I_cast_fu_185       |    0    |    0    |    0    |
|          |     zext_ln39_1_fu_193     |    0    |    0    |    0    |
|          |      zext_ln35_fu_197      |    0    |    0    |    0    |
|   zext   |      zext_ln36_fu_217      |    0    |    0    |    0    |
|          |     zext_ln36_1_fu_221     |    0    |    0    |    0    |
|          |     zext_ln39_2_fu_236     |    0    |    0    |    0    |
|          |      zext_ln37_fu_240      |    0    |    0    |    0    |
|          |       tmp_cast_fu_261      |    0    |    0    |    0    |
|          |     zext_ln39_3_fu_265     |    0    |    0    |    0    |
|          |    tmp4_cast_cast_fu_274   |    0    |    0    |    0    |
|          |      zext_ln40_fu_277      |    0    |    0    |    0    |
|          |     zext_ln40_1_fu_281     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    2    |    0    |   185   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       I_cast_reg_342      |   13   |
|       I_read_reg_297      |    6   |
|       M_read_reg_304      |    7   |
|add_ln31_cast4_cast_reg_314|   13   |
|      add_ln39_reg_347     |    8   |
|         i_0_reg_88        |   13   |
|      i_index_reg_391      |   13   |
|         i_reg_327         |   13   |
|     input_addr_reg_406    |   13   |
|         m_0_reg_99        |    5   |
|         m_reg_355         |    5   |
|      mul_ln39_reg_360     |    9   |
|      o_index_reg_401      |   13   |
|      phi_mul_reg_110      |    8   |
|        tmp4_reg_396       |    9   |
|     trunc_ln31_reg_309    |    5   |
|     trunc_ln35_reg_332    |    6   |
|        x_0_reg_122        |    5   |
|         x_reg_373         |    5   |
|        y_0_reg_133        |    5   |
|         y_reg_386         |    5   |
|     zext_ln36_reg_365     |   13   |
|     zext_ln38_reg_337     |    8   |
|    zext_ln39_2_reg_378    |   13   |
|     zext_ln39_reg_319     |    9   |
+---------------------------+--------+
|           Total           |   222  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_59 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_59 |  p1  |   2  |   1  |    2   ||    9    |
| grp_access_fu_73 |  p0  |   2  |  13  |   26   ||    9    |
|  phi_mul_reg_110 |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_285    |  p1  |   2  |   8  |   16   ||    9    |
|    grp_fu_291    |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   104  ||  10.614 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   185  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   222  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   10   |   222  |   239  |
+-----------+--------+--------+--------+--------+
