# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
RT_TCL_PATH=/opt/Xilinx/Vitis/2020.2/scripts/rt/base_tcl/tcl
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2020.2/bin/../lnx64/tools/dot/lib
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=00:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.zst=01;31:*.tzst=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.wim=01;31:*.swm=01;31:*.dwm=01;31:*.esd=01;31:*.jpg=01;35:*.jpeg=01;35:*.mjpg=01;35:*.mjpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=00;36:*.au=00;36:*.flac=00;36:*.m4a=00;36:*.mid=00;36:*.midi=00;36:*.mka=00;36:*.mp3=00;36:*.mpc=00;36:*.ogg=00;36:*.ra=00;36:*.wav=00;36:*.oga=00;36:*.opus=00;36:*.spx=00;36:*.xspf=00;36:
STY=81337.synth_STREAM
XILINX_VITIS=/opt/Xilinx/Vitis/2020.2
LC_MEASUREMENT=en_DK.UTF-8
SSH_CONNECTION=129.132.186.92 60354 10.1.212.110 22
LC_PAPER=en_DK.UTF-8
XILINX_DSP=
RDI_PATCHROOT=
RT_LIBPATH=/opt/Xilinx/Vitis/2020.2/scripts/rt/data
LANG=en_US.UTF-8
LESS=-R
RDI_INSTALLROOT=/opt/Xilinx
OLDPWD=/opt/Xilinx/Vitis/2020.2/bin
COLORTERM=truecolor
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2020.2/bin
MAKE_TERMOUT=/dev/pts/3
ZSH=/home/meyermar/.local/share/ohmyzsh
MFLAGS=-s
XILINX_XRT=/opt/xilinx/xrt
XILINX_VIVADO=/opt/Xilinx/Vivado/2020.2
XILINX_SDK=/opt/Xilinx/Vitis/2020.2
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2020.2
USER=meyermar
XILINXD_LICENSE_FILE=/opt/Xilinx/Xilinx.lic
PAGER=less
LSCOLORS=Gxfxcxdxbxegedabagacad
LC_COLLATE=C
RDI_BASEROOT=/opt/Xilinx/Vitis
RDI_INSTALLVER=2020.2
RDI_JAVA_VERSION=9.0.4
PWD=/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device
XILINX_HLS=/opt/Xilinx/Vitis_HLS/2020.2
HOME=/home/meyermar
WINDOW=0
BROWSER=/home/meyermar/.vscode-server/bin/7f6ab5485bbc008386c4386d08766667e155244e/bin/helpers/browser.sh
VSCODE_GIT_ASKPASS_NODE=/home/meyermar/.vscode-server/bin/7f6ab5485bbc008386c4386d08766667e155244e/node
TERM_PROGRAM=vscode
SSH_CLIENT=129.132.186.92 60354 22
TERM_PROGRAM_VERSION=1.60.2
TCL_LIBRARY=/opt/Xilinx/Vitis/2020.2/tps/tcl/tcl8.5
XIL_CHECK_TCL_DEBUG=False
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2020.2
https_proxy=http://proxy.ethz.ch:3128
RDI_APPROOT=/opt/Xilinx/Vitis/2020.2
HISTFILE=/home/meyermar/.local/share/zsh/default-history-alveo0
_RDI_DONT_SET_XILINX_AS_PATH=True
MYVIVADO=
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2020.2/tps/lnx64
http_proxy=http://proxy.ethz.ch:3128
RDI_BUILD=yes
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2020.2/tps/isl
VSCODE_IPC_HOOK_CLI=/tmp/vscode-ipc-c815c305-6de5-4aeb-bb27-a748cc977653.sock
RDI_PLATFORM=lnx64
RDI_BINROOT=/opt/Xilinx/Vitis/2020.2/bin
RDI_PROG=/opt/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
HDIPRELDPATH=/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2020.2/bin/../lnx64/tools/dot/lib
RDI_DATADIR=/opt/Xilinx/Vitis/2020.2/data
SYNTH_COMMON=/opt/Xilinx/Vitis/2020.2/scripts/rt/data
MAIL=/var/mail/meyermar
VSCODE_GIT_ASKPASS_MAIN=/home/meyermar/.vscode-server/bin/7f6ab5485bbc008386c4386d08766667e155244e/extensions/git/dist/askpass-main.js
TERM=screen
SHELL=/usr/bin/zsh
MAKELEVEL=4
HDI_APPROOT=/opt/Xilinx/Vitis/2020.2
SHLVL=7
PYTHONPATH=/opt/xilinx/xrt/python:/opt/xilinx/xrt/python:
MAKE_TERMERR=/dev/pts/3
VSCODE_GIT_IPC_HANDLE=/tmp/vscode-git-7c12417403.sock
XIL_NO_OVERRIDE=0
RDI_OPT_EXT=.o
LOGNAME=meyermar
GIT_ASKPASS=/home/meyermar/.vscode-server/bin/7f6ab5485bbc008386c4386d08766667e155244e/extensions/git/dist/askpass.sh
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
PATH=/opt/Xilinx/Vivado/2020.2/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2020.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2020.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2020.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2020.2/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/Vivado/2020.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2020.2/bin:/opt/Xilinx/Vivado/2020.2/bin:/home/meyermar/.local/bin:/home/meyermar/.vscode-server/bin/7f6ab5485bbc008386c4386d08766667e155244e/bin:/opt/xilinx/xrt/bin:/opt/Xilinx/Vitis_HLS/2020.2/bin:/opt/Xilinx/Model_Composer/2020.2/bin:/opt/Xilinx/Vitis/2020.2/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2020.2/gnu/arm/lin/bin:/opt/Xilinx/Vitis/2020.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/opt/Xilinx/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vitis/2020.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2020.2/gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2020.2/gnu/aarch64/lin/aarch64-none/bin:/opt/Xilinx/Vitis/2020.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/opt/Xilinx/Vitis/2020.2/tps/lnx64/cmake-3.3.2/bin:/opt/Xilinx/Vitis/2020.2/aietools/bin:/opt/Xilinx/DocNav:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin:/opt/spark/bin:/opt/spark/sbin:/home/meyermar/bin
RDI_JAVA_PLATFORM=
MAKEFLAGS=s
HISTSIZE=10000
HDI_PROCESSOR=x86_64
HISTFILESIZE=10000
TERMCAP=SC|screen|VT 100/ANSI X3.64 virtual terminal:\
	:DO=\E[%dB:LE=\E[%dD:RI=\E[%dC:UP=\E[%dA:bs:bt=\E[Z:\
	:cd=\E[J:ce=\E[K:cl=\E[H\E[J:cm=\E[%i%d;%dH:ct=\E[3g:\
	:do=^J:nd=\E[C:pt:rc=\E8:rs=\Ec:sc=\E7:st=\EH:up=\EM:\
	:le=^H:bl=^G:cr=^M:it#8:ho=\E[H:nw=\EE:ta=^I:is=\E)0:\
	:li#24:co#80:am:xn:xv:LP:sr=\EM:al=\E[L:AL=\E[%dL:\
	:cs=\E[%i%d;%dr:dl=\E[M:DL=\E[%dM:dc=\E[P:DC=\E[%dP:\
	:im=\E[4h:ei=\E[4l:mi:IC=\E[%d@:ks=\E[?1h\E=:\
	:ke=\E[?1l\E>:vi=\E[?25l:ve=\E[34h\E[?25h:vs=\E[34l:\
	:ti=\E[?1049h:te=\E[?1049l:Km=\E[M:k0=\E[10~:k1=\EOP:\
	:k2=\EOQ:k3=\EOR:k4=\EOS:k5=\E[15~:k6=\E[17~:k7=\E[18~:\
	:k8=\E[19~:k9=\E[20~:k;=\E[21~:F1=\E[23~:F2=\E[24~:\
	:kh=\E[1~:@1=\E[1~:kH=\E[4~:@7=\E[4~:kN=\E[6~:kP=\E[5~:\
	:kI=\E[2~:kD=\E[3~:ku=\EOA:kd=\EOB:kr=\EOC:kl=\EOD:
PFS_SCRATCH=/scratch/mariusme
RDI_LIBDIR=/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu/18:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o/Ubuntu:/opt/Xilinx/Vitis/2020.2/lib/lnx64.o
LC_TIME=en_DK.UTF-8
_=/opt/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=43651
XILINX_CD_SESSION=7b50a769-87f4-413c-85ef-77cd2d9f55a7
XILINX_RS_PORT=44645
XILINX_RS_SESSION=b5ddc0ed-af94-4af8-bdfe-45ae82efd7cf


V++ command line:
------------------------------------------
/opt/Xilinx/Vitis/2020.2/bin/unwrapped/lnx64.o/v++ -DXILINX_FPGA --report_dir=/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports --log_dir=/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/logs -O3 -t hw -I/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/common/ -I/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/HPCC_FPGA/STREAM/src/device --platform xilinx_u280_xdma_201920_3 -R2 -c -j 40 -o xilinx_tmp_compile/stream_kernels_single.xo /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/stream_kernels_single_replicated_xilinx.cl 

FINAL PROGRAM OPTIONS
--compile
--define XILINX_FPGA
--include /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/common/
--include /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/HPCC_FPGA/STREAM/src/device
--input_files /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/stream_kernels_single_replicated_xilinx.cl
--jobs 40
--log_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/logs
--optimize 3
--output xilinx_tmp_compile/stream_kernels_single.xo
--platform xilinx_u280_xdma_201920_3
--report_dir /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports
--report_level 2
--target hw

PARSED COMMAND LINE OPTIONS
-DXILINX_FPGA 
--report_dir=/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports 
--log_dir=/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/logs 
-O3 
-t hw 
-I/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/common/ 
-I/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/HPCC_FPGA/STREAM/src/device 
--platform xilinx_u280_xdma_201920_3 
-R2 
-c 
-j 40 
-o xilinx_tmp_compile/stream_kernels_single.xo 
/mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/stream_kernels_single_replicated_xilinx.cl 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "vivado_prop:run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}" --xp vivado_prop:run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_prop:run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --xp vivado_param:project.writeIntermediateCheckpoints=1 --xp "misc:report=type report_utilization name synth_report_utilization_summary steps {synth_design} runs {__KERNEL__} options {}" --xp "misc:report=type report_utilization name impl_report_utilization_init_design_summary steps {init_design} runs {impl_1} options {}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_init_design_summary steps {init_design} runs {impl_1} options {-max_paths 10}" --xp "param:compiler.reportFailfast=pre_opt_design {__KERNEL_NAMES__} post_opt_design {__OCL_TOP__} post_route_design {__SLR__}" --xp "misc:report=type report_io name impl_report_io_place_design_summary steps {place_design} runs {impl_1} options {}" --xp "misc:report=type report_utilization name impl_report_utilization_place_design_summary steps {place_design} runs {impl_1} options {}" --xp "misc:report=type report_control_sets name impl_report_control_sets_place_design_summary steps {place_design} runs {impl_1} options {-verbose}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_place_design_summary steps {place_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_drc name impl_report_drc_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_methodology name impl_report_methodology_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_power name impl_report_power_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_route_status name impl_report_route_status_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_clock_utilization name impl_report_clock_utilization_route_design_summary steps {route_design} runs {impl_1} options {}" --xp "misc:report=type report_bus_skew name impl_report_bus_skew_route_design_summary steps {route_design} runs {impl_1} options {-warn_on_violation}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 11 Oct 2021 11:12:03
------------------------------------------
step: performing high-level synthesis for kernel:calc_0
timestamp: 11 Oct 2021 11:12:39
launch dir: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/stream_kernels_single/calc_0
cmd: vitis_hls -f /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/src/device/_x/stream_kernels_single/calc_0/calc_0.tcl -messageDb vitis_hls.pb
V++ internal step status: success
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 11 Oct 2021 11:12:39
output: /mnt/local/meyermar/devel/hpcc_fpga_evaluation_multi_fpga/scripts/synthesis/STREAM/tmp/build/u280/Xilinx_Alveo_U280_SP.cmake/bin/xilinx_reports/stream_kernels_single/system_estimate_stream_kernels_single.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 11 Oct 2021 11:12:39
