{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 06 22:28:30 2011 " "Info: Processing started: Sun Nov 06 22:28:30 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off i2c_top -c i2c_top " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off i2c_top -c i2c_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 120 24 192 136 "clk" "" } } } } { "c:/altera/72/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register i2c_drive:inst\|sw1_r register i2c_drive:inst\|num\[2\] 97.54 MHz 10.252 ns Internal " "Info: Clock \"clk\" has Internal fmax of 97.54 MHz between source register \"i2c_drive:inst\|sw1_r\" and destination register \"i2c_drive:inst\|num\[2\]\" (period= 10.252 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.543 ns + Longest register register " "Info: + Longest register to register delay is 9.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns i2c_drive:inst\|sw1_r 1 REG LC_X7_Y2_N4 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y2_N4; Fanout = 11; REG Node = 'i2c_drive:inst\|sw1_r'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { i2c_drive:inst|sw1_r } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.320 ns) + CELL(0.511 ns) 4.831 ns i2c_drive:inst\|Selector20~51 2 COMB LC_X7_Y3_N3 2 " "Info: 2: + IC(4.320 ns) + CELL(0.511 ns) = 4.831 ns; Loc. = LC_X7_Y3_N3; Fanout = 2; COMB Node = 'i2c_drive:inst\|Selector20~51'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "4.831 ns" { i2c_drive:inst|sw1_r i2c_drive:inst|Selector20~51 } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.874 ns) + CELL(0.914 ns) 7.619 ns i2c_drive:inst\|num\[2\]~1332 3 COMB LC_X4_Y3_N4 4 " "Info: 3: + IC(1.874 ns) + CELL(0.914 ns) = 7.619 ns; Loc. = LC_X4_Y3_N4; Fanout = 4; COMB Node = 'i2c_drive:inst\|num\[2\]~1332'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.788 ns" { i2c_drive:inst|Selector20~51 i2c_drive:inst|num[2]~1332 } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(1.243 ns) 9.543 ns i2c_drive:inst\|num\[2\] 4 REG LC_X4_Y3_N3 10 " "Info: 4: + IC(0.681 ns) + CELL(1.243 ns) = 9.543 ns; Loc. = LC_X4_Y3_N3; Fanout = 10; REG Node = 'i2c_drive:inst\|num\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { i2c_drive:inst|num[2]~1332 i2c_drive:inst|num[2] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.668 ns ( 27.96 % ) " "Info: Total cell delay = 2.668 ns ( 27.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.875 ns ( 72.04 % ) " "Info: Total interconnect delay = 6.875 ns ( 72.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.543 ns" { i2c_drive:inst|sw1_r i2c_drive:inst|Selector20~51 i2c_drive:inst|num[2]~1332 i2c_drive:inst|num[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.543 ns" { i2c_drive:inst|sw1_r {} i2c_drive:inst|Selector20~51 {} i2c_drive:inst|num[2]~1332 {} i2c_drive:inst|num[2] {} } { 0.000ns 4.320ns 1.874ns 0.681ns } { 0.000ns 0.511ns 0.914ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.526 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 6.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 75 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 75; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 120 24 192 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.476 ns) + CELL(0.918 ns) 6.526 ns i2c_drive:inst\|num\[2\] 2 REG LC_X4_Y3_N3 10 " "Info: 2: + IC(4.476 ns) + CELL(0.918 ns) = 6.526 ns; Loc. = LC_X4_Y3_N3; Fanout = 10; REG Node = 'i2c_drive:inst\|num\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.394 ns" { clk i2c_drive:inst|num[2] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.41 % ) " "Info: Total cell delay = 2.050 ns ( 31.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.476 ns ( 68.59 % ) " "Info: Total interconnect delay = 4.476 ns ( 68.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { clk i2c_drive:inst|num[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.526 ns" { clk {} clk~combout {} i2c_drive:inst|num[2] {} } { 0.000ns 0.000ns 4.476ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.526 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 75 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 75; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 120 24 192 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.476 ns) + CELL(0.918 ns) 6.526 ns i2c_drive:inst\|sw1_r 2 REG LC_X7_Y2_N4 11 " "Info: 2: + IC(4.476 ns) + CELL(0.918 ns) = 6.526 ns; Loc. = LC_X7_Y2_N4; Fanout = 11; REG Node = 'i2c_drive:inst\|sw1_r'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.394 ns" { clk i2c_drive:inst|sw1_r } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.41 % ) " "Info: Total cell delay = 2.050 ns ( 31.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.476 ns ( 68.59 % ) " "Info: Total interconnect delay = 4.476 ns ( 68.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { clk i2c_drive:inst|sw1_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.526 ns" { clk {} clk~combout {} i2c_drive:inst|sw1_r {} } { 0.000ns 0.000ns 4.476ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { clk i2c_drive:inst|num[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.526 ns" { clk {} clk~combout {} i2c_drive:inst|num[2] {} } { 0.000ns 0.000ns 4.476ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { clk i2c_drive:inst|sw1_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.526 ns" { clk {} clk~combout {} i2c_drive:inst|sw1_r {} } { 0.000ns 0.000ns 4.476ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "9.543 ns" { i2c_drive:inst|sw1_r i2c_drive:inst|Selector20~51 i2c_drive:inst|num[2]~1332 i2c_drive:inst|num[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "9.543 ns" { i2c_drive:inst|sw1_r {} i2c_drive:inst|Selector20~51 {} i2c_drive:inst|num[2]~1332 {} i2c_drive:inst|num[2] {} } { 0.000ns 4.320ns 1.874ns 0.681ns } { 0.000ns 0.511ns 0.914ns 1.243ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { clk i2c_drive:inst|num[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.526 ns" { clk {} clk~combout {} i2c_drive:inst|num[2] {} } { 0.000ns 0.000ns 4.476ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { clk i2c_drive:inst|sw1_r } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.526 ns" { clk {} clk~combout {} i2c_drive:inst|sw1_r {} } { 0.000ns 0.000ns 4.476ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "i2c_drive:inst\|read_data\[0\] SDA clk 0.457 ns register " "Info: tsu for register \"i2c_drive:inst\|read_data\[0\]\" (data pin = \"SDA\", clock pin = \"clk\") is 0.457 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.650 ns + Longest pin register " "Info: + Longest pin to register delay is 6.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SDA 1 PIN PIN_72 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_72; Fanout = 1; PIN Node = 'SDA'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDA } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 160 416 592 176 "SDA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns SDA~0 2 COMB IOC_X8_Y4_N2 8 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X8_Y4_N2; Fanout = 8; COMB Node = 'SDA~0'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { SDA SDA~0 } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 160 416 592 176 "SDA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.927 ns) + CELL(0.591 ns) 6.650 ns i2c_drive:inst\|read_data\[0\] 3 REG LC_X4_Y1_N2 9 " "Info: 3: + IC(4.927 ns) + CELL(0.591 ns) = 6.650 ns; Loc. = LC_X4_Y1_N2; Fanout = 9; REG Node = 'i2c_drive:inst\|read_data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.518 ns" { SDA~0 i2c_drive:inst|read_data[0] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.723 ns ( 25.91 % ) " "Info: Total cell delay = 1.723 ns ( 25.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.927 ns ( 74.09 % ) " "Info: Total interconnect delay = 4.927 ns ( 74.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.650 ns" { SDA SDA~0 i2c_drive:inst|read_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.650 ns" { SDA {} SDA~0 {} i2c_drive:inst|read_data[0] {} } { 0.000ns 0.000ns 4.927ns } { 0.000ns 1.132ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.526 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 75 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 75; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 120 24 192 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.476 ns) + CELL(0.918 ns) 6.526 ns i2c_drive:inst\|read_data\[0\] 2 REG LC_X4_Y1_N2 9 " "Info: 2: + IC(4.476 ns) + CELL(0.918 ns) = 6.526 ns; Loc. = LC_X4_Y1_N2; Fanout = 9; REG Node = 'i2c_drive:inst\|read_data\[0\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.394 ns" { clk i2c_drive:inst|read_data[0] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.41 % ) " "Info: Total cell delay = 2.050 ns ( 31.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.476 ns ( 68.59 % ) " "Info: Total interconnect delay = 4.476 ns ( 68.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { clk i2c_drive:inst|read_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.526 ns" { clk {} clk~combout {} i2c_drive:inst|read_data[0] {} } { 0.000ns 0.000ns 4.476ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.650 ns" { SDA SDA~0 i2c_drive:inst|read_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.650 ns" { SDA {} SDA~0 {} i2c_drive:inst|read_data[0] {} } { 0.000ns 0.000ns 4.927ns } { 0.000ns 1.132ns 0.591ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { clk i2c_drive:inst|read_data[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.526 ns" { clk {} clk~combout {} i2c_drive:inst|read_data[0] {} } { 0.000ns 0.000ns 4.476ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk HC_SI hc164_driver:inst1\|seg_led_num\[2\] 17.492 ns register " "Info: tco from clock \"clk\" to destination pin \"HC_SI\" through register \"hc164_driver:inst1\|seg_led_num\[2\]\" is 17.492 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.526 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 75 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 75; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 120 24 192 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.476 ns) + CELL(0.918 ns) 6.526 ns hc164_driver:inst1\|seg_led_num\[2\] 2 REG LC_X5_Y1_N2 3 " "Info: 2: + IC(4.476 ns) + CELL(0.918 ns) = 6.526 ns; Loc. = LC_X5_Y1_N2; Fanout = 3; REG Node = 'hc164_driver:inst1\|seg_led_num\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.394 ns" { clk hc164_driver:inst1|seg_led_num[2] } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.41 % ) " "Info: Total cell delay = 2.050 ns ( 31.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.476 ns ( 68.59 % ) " "Info: Total interconnect delay = 4.476 ns ( 68.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { clk hc164_driver:inst1|seg_led_num[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.526 ns" { clk {} clk~combout {} hc164_driver:inst1|seg_led_num[2] {} } { 0.000ns 0.000ns 4.476ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 113 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.590 ns + Longest register pin " "Info: + Longest register to pin delay is 10.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hc164_driver:inst1\|seg_led_num\[2\] 1 REG LC_X5_Y1_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X5_Y1_N2; Fanout = 3; REG Node = 'hc164_driver:inst1\|seg_led_num\[2\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { hc164_driver:inst1|seg_led_num[2] } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.740 ns) 1.667 ns hc164_driver:inst1\|Decoder1~84 2 COMB LC_X5_Y1_N6 7 " "Info: 2: + IC(0.927 ns) + CELL(0.740 ns) = 1.667 ns; Loc. = LC_X5_Y1_N6; Fanout = 7; COMB Node = 'hc164_driver:inst1\|Decoder1~84'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { hc164_driver:inst1|seg_led_num[2] hc164_driver:inst1|Decoder1~84 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.951 ns) + CELL(0.511 ns) 4.129 ns hc164_driver:inst1\|WideOr3~55 3 COMB LC_X2_Y1_N4 1 " "Info: 3: + IC(1.951 ns) + CELL(0.511 ns) = 4.129 ns; Loc. = LC_X2_Y1_N4; Fanout = 1; COMB Node = 'hc164_driver:inst1\|WideOr3~55'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.462 ns" { hc164_driver:inst1|Decoder1~84 hc164_driver:inst1|WideOr3~55 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.511 ns) 5.397 ns hc164_driver:inst1\|Mux5~154 4 COMB LC_X2_Y1_N1 1 " "Info: 4: + IC(0.757 ns) + CELL(0.511 ns) = 5.397 ns; Loc. = LC_X2_Y1_N1; Fanout = 1; COMB Node = 'hc164_driver:inst1\|Mux5~154'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { hc164_driver:inst1|WideOr3~55 hc164_driver:inst1|Mux5~154 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.200 ns) 6.325 ns hc164_driver:inst1\|Mux5~155 5 COMB LC_X2_Y1_N0 1 " "Info: 5: + IC(0.728 ns) + CELL(0.200 ns) = 6.325 ns; Loc. = LC_X2_Y1_N0; Fanout = 1; COMB Node = 'hc164_driver:inst1\|Mux5~155'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { hc164_driver:inst1|Mux5~154 hc164_driver:inst1|Mux5~155 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.792 ns) + CELL(0.511 ns) 7.628 ns hc164_driver:inst1\|Mux5~156 6 COMB LC_X2_Y1_N8 1 " "Info: 6: + IC(0.792 ns) + CELL(0.511 ns) = 7.628 ns; Loc. = LC_X2_Y1_N8; Fanout = 1; COMB Node = 'hc164_driver:inst1\|Mux5~156'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { hc164_driver:inst1|Mux5~155 hc164_driver:inst1|Mux5~156 } "NODE_NAME" } } { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/hc164_driver.v" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(2.322 ns) 10.590 ns HC_SI 7 PIN PIN_26 0 " "Info: 7: + IC(0.640 ns) + CELL(2.322 ns) = 10.590 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'HC_SI'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.962 ns" { hc164_driver:inst1|Mux5~156 HC_SI } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 352 448 624 368 "HC_SI" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.795 ns ( 45.28 % ) " "Info: Total cell delay = 4.795 ns ( 45.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.795 ns ( 54.72 % ) " "Info: Total interconnect delay = 5.795 ns ( 54.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.590 ns" { hc164_driver:inst1|seg_led_num[2] hc164_driver:inst1|Decoder1~84 hc164_driver:inst1|WideOr3~55 hc164_driver:inst1|Mux5~154 hc164_driver:inst1|Mux5~155 hc164_driver:inst1|Mux5~156 HC_SI } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.590 ns" { hc164_driver:inst1|seg_led_num[2] {} hc164_driver:inst1|Decoder1~84 {} hc164_driver:inst1|WideOr3~55 {} hc164_driver:inst1|Mux5~154 {} hc164_driver:inst1|Mux5~155 {} hc164_driver:inst1|Mux5~156 {} HC_SI {} } { 0.000ns 0.927ns 1.951ns 0.757ns 0.728ns 0.792ns 0.640ns } { 0.000ns 0.740ns 0.511ns 0.511ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { clk hc164_driver:inst1|seg_led_num[2] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.526 ns" { clk {} clk~combout {} hc164_driver:inst1|seg_led_num[2] {} } { 0.000ns 0.000ns 4.476ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "10.590 ns" { hc164_driver:inst1|seg_led_num[2] hc164_driver:inst1|Decoder1~84 hc164_driver:inst1|WideOr3~55 hc164_driver:inst1|Mux5~154 hc164_driver:inst1|Mux5~155 hc164_driver:inst1|Mux5~156 HC_SI } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "10.590 ns" { hc164_driver:inst1|seg_led_num[2] {} hc164_driver:inst1|Decoder1~84 {} hc164_driver:inst1|WideOr3~55 {} hc164_driver:inst1|Mux5~154 {} hc164_driver:inst1|Mux5~155 {} hc164_driver:inst1|Mux5~156 {} HC_SI {} } { 0.000ns 0.927ns 1.951ns 0.757ns 0.728ns 0.792ns 0.640ns } { 0.000ns 0.740ns 0.511ns 0.511ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "i2c_drive:inst\|db_r\[1\] rst_n clk 0.751 ns register " "Info: th for register \"i2c_drive:inst\|db_r\[1\]\" (data pin = \"rst_n\", clock pin = \"clk\") is 0.751 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.526 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.526 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk 1 CLK PIN_61 75 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_61; Fanout = 75; CLK Node = 'clk'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 120 24 192 136 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.476 ns) + CELL(0.918 ns) 6.526 ns i2c_drive:inst\|db_r\[1\] 2 REG LC_X5_Y3_N7 1 " "Info: 2: + IC(4.476 ns) + CELL(0.918 ns) = 6.526 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; REG Node = 'i2c_drive:inst\|db_r\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.394 ns" { clk i2c_drive:inst|db_r[1] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 31.41 % ) " "Info: Total cell delay = 2.050 ns ( 31.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.476 ns ( 68.59 % ) " "Info: Total interconnect delay = 4.476 ns ( 68.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { clk i2c_drive:inst|db_r[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.526 ns" { clk {} clk~combout {} i2c_drive:inst|db_r[1] {} } { 0.000ns 0.000ns 4.476ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.996 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.996 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst_n 1 PIN PIN_83 72 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_83; Fanout = 72; PIN Node = 'rst_n'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "i2c_top.bdf" "" { Schematic "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_top.bdf" { { 160 8 176 176 "rst_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.740 ns) 4.072 ns i2c_drive:inst\|db_r\[7\]~197 2 COMB LC_X5_Y3_N2 4 " "Info: 2: + IC(2.200 ns) + CELL(0.740 ns) = 4.072 ns; Loc. = LC_X5_Y3_N2; Fanout = 4; COMB Node = 'i2c_drive:inst\|db_r\[7\]~197'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "2.940 ns" { rst_n i2c_drive:inst|db_r[7]~197 } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(1.243 ns) 5.996 ns i2c_drive:inst\|db_r\[1\] 3 REG LC_X5_Y3_N7 1 " "Info: 3: + IC(0.681 ns) + CELL(1.243 ns) = 5.996 ns; Loc. = LC_X5_Y3_N7; Fanout = 1; REG Node = 'i2c_drive:inst\|db_r\[1\]'" {  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "1.924 ns" { i2c_drive:inst|db_r[7]~197 i2c_drive:inst|db_r[1] } "NODE_NAME" } } { "i2c_drive.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/EX14/I2C/i2c_drive.v" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 51.95 % ) " "Info: Total cell delay = 3.115 ns ( 51.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.881 ns ( 48.05 % ) " "Info: Total interconnect delay = 2.881 ns ( 48.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.996 ns" { rst_n i2c_drive:inst|db_r[7]~197 i2c_drive:inst|db_r[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.996 ns" { rst_n {} rst_n~combout {} i2c_drive:inst|db_r[7]~197 {} i2c_drive:inst|db_r[1] {} } { 0.000ns 0.000ns 2.200ns 0.681ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { clk i2c_drive:inst|db_r[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "6.526 ns" { clk {} clk~combout {} i2c_drive:inst|db_r[1] {} } { 0.000ns 0.000ns 4.476ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin/TimingClosureFloorplan.fld" "" "5.996 ns" { rst_n i2c_drive:inst|db_r[7]~197 i2c_drive:inst|db_r[1] } "NODE_NAME" } } { "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin/Technology_Viewer.qrui" "5.996 ns" { rst_n {} rst_n~combout {} i2c_drive:inst|db_r[7]~197 {} i2c_drive:inst|db_r[1] {} } { 0.000ns 0.000ns 2.200ns 0.681ns } { 0.000ns 1.132ns 0.740ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "111 " "Info: Allocated 111 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 06 22:28:32 2011 " "Info: Processing ended: Sun Nov 06 22:28:32 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
