%Warning-DECLFILENAME: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/async.v:13: Filename 'async' does not match MODULE name: async_transmitter
%Warning-DECLFILENAME: Use "/* verilator lint_off DECLFILENAME */" and lint_on around source to disable this message.
%Warning-VARHIDDEN: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:224: Declaration of signal hides declaration in upper scope: i
%Warning-VARHIDDEN: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:99: ... Location of original declaration
%Warning-WIDTH: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/async.v:131: Logical Operator WHILE expects 1 bit on the For Test Condition, but For Test Condition's SHIFTR generates 32 bits.
%Warning-WIDTH: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/async.v:194: Logical Operator WHILE expects 1 bit on the For Test Condition, but For Test Condition's SHIFTR generates 32 bits.
%Warning-WIDTH: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/async.v:134: Operator COND expects 3 bits on the Conditional True, but Conditional True's CONST '1'h0' generates 1 bits.
%Warning-WIDTH: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/async.v:135: Operator EQ expects 32 or 4 bits on the LHS, but LHS's VARREF 'OversamplingCnt' generates 3 bits.
%Warning-WIDTH: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mem_wb.v:66: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '32'h0' generates 32 bits.
%Warning-WIDTH: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/ex_mem.v:100: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '32'h0' generates 32 bits.
%Warning-WIDTH: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/ex_mem.v:150: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's CONST '32'h0' generates 32 bits.
%Warning-WIDTH: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:208: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '32'h0' generates 32 bits.
%Warning-WIDTH: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:209: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '32'h0' generates 32 bits.
%Warning-UNUSED: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v:37: Bits of signal are not used: cp0_Status_i[31:23,21:16,7:5,3]
%Warning-UNUSED: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v:38: Signal is not used: cp0_EntryHi_i
%Warning-UNUSED: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v:75: Signal is not used: BEV
%Warning-UNUSED: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:20: Bits of signal are not used: cp0_Status_i[31:5,3,0]
%Warning-UNUSED: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:22: Bits of signal are not used: cp0_Index_i[31:4]
%Warning-UNUSED: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:23: Bits of signal are not used: cp0_EntryLo0_i[31:26,5:3]
%Warning-UNUSED: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:24: Bits of signal are not used: cp0_EntryLo1_i[31:26,5:3]
%Warning-UNUSED: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:25: Bits of signal are not used: cp0_EntryHi_i[12:8]
%Warning-UNUSED: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:71: Bits of signal are not used: addr_serial[2:0]
%Warning-UNUSED: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:108: Bits of signal are not used: finalAddr[31:22,1:0]
%Warning-UNOPTFLAT: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:100: Signal unoptimizable: Feedback to clock or circular logic: cpu.id_CP0ReadEnable
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:100:  cpu.id_CP0ReadEnable
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:141:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:140:  cpu.ID.CP0Data
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:208:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:100:  cpu.id_CP0ReadEnable
%Warning-UNOPTFLAT: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:101: Signal unoptimizable: Feedback to clock or circular logic: cpu.id_CP0ReadAddr
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:101:  cpu.id_CP0ReadAddr
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:141:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:140:  cpu.ID.CP0Data
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:208:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:101:  cpu.id_CP0ReadAddr
%Warning-UNOPTFLAT: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:79: Signal unoptimizable: Feedback to clock or circular logic: cpu.serialcontrol_ramData
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:79:  cpu.serialcontrol_ramData
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:258:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:210:  cpu.mmu_serial_ramOp
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/serialcontrol.v:37:  ASSIGNW
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/serialcontrol.v:37:  cpu.SerialControl.serialRead
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/serialcontrol.v:94:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/serialcontrol.v:32:  cpu.SerialControl.ramData
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/serialcontrol.v:41:  ASSIGNW
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:79:  cpu.serialcontrol_ramData
%Warning-UNOPTFLAT: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:207: Signal unoptimizable: Feedback to clock or circular logic: cpu.mmu_rom_ramAddr
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:207:  cpu.mmu_rom_ramAddr
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/rom.v:8:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:83:  cpu.rom_ins
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:258:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:207:  cpu.mmu_rom_ramAddr
%Warning-UNOPTFLAT: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:205: Signal unoptimizable: Feedback to clock or circular logic: cpu.mmu_sram_storeData
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:205:  cpu.mmu_sram_storeData
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:12:  ASSIGNW
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:12:  sram_data_io
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:258:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:205:  cpu.mmu_sram_storeData
%Warning-UNOPTFLAT: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:96: Signal unoptimizable: Feedback to clock or circular logic: cpu.id_regReadAddr1
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:96:  cpu.id_regReadAddr1
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/registers.v:24:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:37:  cpu.reg_data1
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:157:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:151:  cpu.ID.regData1
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:208:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:96:  cpu.id_regReadAddr1
%Warning-UNOPTFLAT: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:98: Signal unoptimizable: Feedback to clock or circular logic: cpu.id_regEnable1
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:98:  cpu.id_regEnable1
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/registers.v:24:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:37:  cpu.reg_data1
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:157:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:151:  cpu.ID.regData1
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:208:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:98:  cpu.id_regEnable1
%Warning-UNOPTFLAT: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:97: Signal unoptimizable: Feedback to clock or circular logic: cpu.id_regReadAddr2
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:97:  cpu.id_regReadAddr2
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/registers.v:37:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:38:  cpu.reg_data2
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:170:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:152:  cpu.ID.regData2
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:208:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:97:  cpu.id_regReadAddr2
%Warning-UNOPTFLAT: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:99: Signal unoptimizable: Feedback to clock or circular logic: cpu.id_regEnable2
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:99:  cpu.id_regEnable2
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/registers.v:37:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:38:  cpu.reg_data2
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:170:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:152:  cpu.ID.regData2
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/id.v:208:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:99:  cpu.id_regEnable2
%Warning-UNOPTFLAT: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:184: Signal unoptimizable: Feedback to clock or circular logic: cpu.mem_storeData
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:184:  cpu.mem_storeData
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/memcontrol.v:140:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:197:  cpu.memcontrol_ramData
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v:129:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:184:  cpu.mem_storeData
%Warning-UNOPTFLAT: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:209: Signal unoptimizable: Feedback to clock or circular logic: cpu.mmu_exceptionMMU
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:209:  cpu.mmu_exceptionMMU
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/memcontrol.v:140:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:194:  cpu.memcontrol_ramOp
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:67:  ASSIGNW
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:67:  cpu.MMU.isWrite
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:109:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:107:  cpu.MMU.isHit
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:240:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:209:  cpu.mmu_exceptionMMU
%Warning-UNOPTFLAT: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:185: Signal unoptimizable: Feedback to clock or circular logic: cpu.mem_memAddr
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:185:  cpu.mem_memAddr
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/memcontrol.v:128:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/memcontrol.v:123:  cpu.MemControl.ramByte
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/memcontrol.v:140:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:197:  cpu.memcontrol_ramData
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mem.v:129:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:185:  cpu.mem_memAddr
%Warning-UNOPTFLAT: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:208: Signal unoptimizable: Feedback to clock or circular logic: cpu.mmu_memData
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:208:  cpu.mmu_memData
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/memcontrol.v:128:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/memcontrol.v:123:  cpu.MemControl.ramByte
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/memcontrol.v:140:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:195:  cpu.memcontrol_storeData
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/mmu.v:258:  ALWAYS
%Warning-UNOPTFLAT:      Example path: /home/mason/Desktop/work/verilog-parser/tests/CPU_sample/Uncommented/thinpad_top/thinpad_top.srcs/sources_1/new/cpu.v:208:  cpu.mmu_memData
%Error: Exiting due to 34 warning(s)
