INFO: [VRFC 10-163] Analyzing VHDL file "D:/EBAZ4205_SDR/Zynq/axis-capture/axis-capture.srcs/sources_1/new/dp_ram_1r_1w_2clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dp_ram_1r_1w_2clk'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EBAZ4205_SDR/Zynq/axis-capture/axis-capture.srcs/sources_1/new/axis_capture_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_capture_logic'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/EBAZ4205_SDR/Zynq/axis-capture/axis-capture.srcs/sources_1/new/axis_capture.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axis_capture'
