Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: MIPS.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MIPS.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MIPS"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : MIPS
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/ROM_IP.v" in library work
Compiling verilog file "ipcore_dir/IP_data_memory.v" in library work
Module <ROM_IP> compiled
Compiling verilog file "WriteBack.v" in library work
Module <IP_data_memory> compiled
Compiling verilog file "StallControlBlock.v" in library work
Module <WriteBack> compiled
Compiling verilog file "RegBank.v" in library work
Module <StallControlBlock> compiled
Compiling verilog file "JumpControl_block.v" in library work
Module <RegBank> compiled
Compiling verilog file "IP_IM.v" in library work
Module <JumpControl_block> compiled
Compiling verilog file "execution_block.v" in library work
Module <IP_IM> compiled
Compiling verilog file "DependencyCheckBlock.v" in library work
Module <execution_block> compiled
Compiling verilog file "data_memory.v" in library work
Module <DependencyCheckBlock> compiled
Compiling verilog file "MIPS.v" in library work
Module <data_memory> compiled
Module <MIPS> compiled
No errors in compilation
Analysis of file <"MIPS.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <MIPS> in library <work>.

Analyzing hierarchy for module <DependencyCheckBlock> in library <work>.

Analyzing hierarchy for module <StallControlBlock> in library <work>.

Analyzing hierarchy for module <IP_IM> in library <work>.

Analyzing hierarchy for module <JumpControl_block> in library <work>.

Analyzing hierarchy for module <execution_block> in library <work>.

Analyzing hierarchy for module <RegBank> in library <work>.

Analyzing hierarchy for module <data_memory> in library <work>.

Analyzing hierarchy for module <WriteBack> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <MIPS>.
Module <MIPS> is correct for synthesis.
 
Analyzing module <DependencyCheckBlock> in library <work>.
WARNING:Xst:863 - "DependencyCheckBlock.v" line 25: Name conflict (<Imm> and <imm>, renaming Imm as imm_rnm0).
Module <DependencyCheckBlock> is correct for synthesis.
 
Analyzing module <StallControlBlock> in library <work>.
Module <StallControlBlock> is correct for synthesis.
 
Analyzing module <IP_IM> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/ROM_IP.v" line 48: Instantiating black box module <ROM_IP>.
Module <IP_IM> is correct for synthesis.
 
Analyzing module <JumpControl_block> in library <work>.
Module <JumpControl_block> is correct for synthesis.
 
Analyzing module <execution_block> in library <work>.
Module <execution_block> is correct for synthesis.
 
Analyzing module <RegBank> in library <work>.
Module <RegBank> is correct for synthesis.
 
Analyzing module <data_memory> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/IP_data_memory.v" line 46: Instantiating black box module <IP_data_memory>.
Module <data_memory> is correct for synthesis.
 
Analyzing module <WriteBack> in library <work>.
Module <WriteBack> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DependencyCheckBlock>.
    Related source file is "DependencyCheckBlock.v".
WARNING:Xst:1780 - Signal <temp_Q_4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temp_Q_3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temp_Q_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <temp_Q_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <and7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q_4> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q_3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Q_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit comparator equal for signal <comp1$cmp_eq0000> created at line 126.
    Found 5-bit comparator equal for signal <comp2$cmp_eq0000> created at line 128.
    Found 5-bit comparator equal for signal <comp3$cmp_eq0000> created at line 130.
    Found 5-bit comparator equal for signal <comp4$cmp_eq0000> created at line 132.
    Found 5-bit comparator equal for signal <comp5$cmp_eq0000> created at line 134.
    Found 5-bit comparator equal for signal <comp6$cmp_eq0000> created at line 136.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q4>.
    Found 5-bit register for signal <reg1>.
    Found 8-bit register for signal <reg2>.
    Found 5-bit register for signal <reg3>.
    Found 5-bit register for signal <reg4>.
    Found 5-bit register for signal <reg5>.
    Found 5-bit register for signal <reg6>.
    Found 5-bit register for signal <reg7>.
    Found 5-bit register for signal <reg8>.
    Summary:
	inferred  47 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <DependencyCheckBlock> synthesized.


Synthesizing Unit <StallControlBlock>.
    Related source file is "StallControlBlock.v".
WARNING:Xst:647 - Input <ins_pm<14:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <Q1>.
    Found 1-bit register for signal <Q2>.
    Found 1-bit register for signal <Q3>.
    Found 1-bit register for signal <Q4>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <StallControlBlock> synthesized.


Synthesizing Unit <JumpControl_block>.
    Related source file is "JumpControl_block.v".
WARNING:Xst:647 - Input <ins<14:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <flag_mux_2<3:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <reg_bank_1>.
    Found 8-bit register for signal <reg_bank_2>.
    Found 4-bit register for signal <reg_bank_3>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <JumpControl_block> synthesized.


Synthesizing Unit <execution_block>.
    Related source file is "execution_block.v".
WARNING:Xst:1780 - Signal <flag_ex_temp<3>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <flag_ex_temp<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ans_ex1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a28> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a27> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a26> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a25> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a24> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a23> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a22> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a21> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a20> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a19> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a18> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a17> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a16> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a15> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <a14> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <B_Bypass>.
    Found 8-bit register for signal <data_out>.
    Found 8-bit register for signal <ans_ex>.
    Found 1-bit register for signal <mem_rw_ex>.
    Found 5-bit register for signal <RW_ex>.
    Found 1-bit register for signal <mem_en_ex>.
    Found 1-bit register for signal <mem_mux_sel_ex>.
    Found 8-bit shifter logical left for signal <a11>.
    Found 8-bit shifter logical right for signal <a12>.
    Found 8-bit shifter arithmetic right for signal <a13>.
    Found 8-bit xor2 for signal <a6>.
    Found 1-bit adder carry out for signal <AUX_1$addsub0000>.
    Found 1-bit adder carry out for signal <AUX_10$addsub0001> created at line 84.
    Found 1-bit adder carry out for signal <AUX_11$addsub0001> created at line 85.
    Found 1-bit adder carry out for signal <AUX_12$addsub0001> created at line 86.
    Found 1-bit adder carry out for signal <AUX_13$addsub0001> created at line 87.
    Found 1-bit adder carry out for signal <AUX_14$addsub0001> created at line 88.
    Found 1-bit adder carry out for signal <AUX_15$addsub0001> created at line 89.
    Found 1-bit adder carry out for signal <AUX_16$addsub0001> created at line 90.
    Found 1-bit adder carry out for signal <AUX_2$addsub0001> created at line 72.
    Found 1-bit adder carry out for signal <AUX_3$addsub0001> created at line 73.
    Found 1-bit adder carry out for signal <AUX_4$addsub0001> created at line 74.
    Found 1-bit adder carry out for signal <AUX_5$addsub0001> created at line 75.
    Found 1-bit adder carry out for signal <AUX_6$addsub0001> created at line 76.
    Found 1-bit adder carry out for signal <AUX_7$addsub0001> created at line 77.
    Found 1-bit adder carry out for signal <AUX_8$addsub0001> created at line 78.
    Found 1-bit adder carry out for signal <AUX_9$addsub0000>.
    Found 8-bit adder for signal <B1>.
    Found 4-bit register for signal <flag_ex_1>.
    Found 1-bit register for signal <flag_ex_temp<2>>.
    Found 1-bit register for signal <flag_ex_temp<0>>.
    Found 1-bit xor8 for signal <flag_temp<3>>.
    Found 1-bit xor2 for signal <O>.
    Found 1-bit xor2 for signal <O1>.
    Summary:
	inferred  38 D-type flip-flop(s).
	inferred  31 Adder/Subtractor(s).
	inferred   3 Combinational logic shifter(s).
	inferred   1 Xor(s).
Unit <execution_block> synthesized.


Synthesizing Unit <RegBank>.
    Related source file is "RegBank.v".
WARNING:Xst:647 - Input <ins<19:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8-bit 4-to-1 multiplexer for signal <A>.
    Found 256-bit register for signal <membyte>.
    Found 8-bit register for signal <reg_A>.
    Found 8-bit register for signal <reg_B>.
    Found 8-bit 4-to-1 multiplexer for signal <temp_B>.
INFO:Xst:738 - HDL ADVISOR - 256 flip-flops were inferred for signal <membyte>. You may be trying to describe a RAM in a way that is incompatible with block and distributed RAM resources available on Xilinx devices, or with a specific template that is not supported. Please review the Xilinx resources documentation and the XST user manual for coding guidelines. Taking advantage of RAM resources will lead to improved device usage and reduced synthesis time.
    Summary:
	inferred 272 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <RegBank> synthesized.


Synthesizing Unit <WriteBack>.
    Related source file is "WriteBack.v".
    Found 8-bit register for signal <ans_wb>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <WriteBack> synthesized.


Synthesizing Unit <IP_IM>.
    Related source file is "IP_IM.v".
    Found 8-bit register for signal <address_hold>.
    Found 8-bit register for signal <next_address>.
    Found 8-bit adder for signal <next_address_temp>.
    Found 20-bit register for signal <temp_ins>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <IP_IM> synthesized.


Synthesizing Unit <data_memory>.
    Related source file is "data_memory.v".
    Found 5-bit register for signal <RW_dm>.
    Found 8-bit register for signal <ans_reg>.
    Found 1-bit register for signal <mem_mux_sel_dm>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <data_memory> synthesized.


Synthesizing Unit <MIPS>.
    Related source file is "MIPS.v".
Unit <MIPS> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 32
 1-bit adder carry out                                 : 16
 2-bit adder                                           : 14
 8-bit adder                                           : 2
# Registers                                            : 70
 1-bit register                                        : 15
 20-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 9
 8-bit register                                        : 43
# Comparators                                          : 6
 5-bit comparator equal                                : 6
# Multiplexers                                         : 4
 8-bit 32-to-1 multiplexer                             : 2
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 4
 1-bit xor2                                            : 2
 1-bit xor8                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/ROM_IP.ngc>.
Reading core <ipcore_dir/IP_data_memory.ngc>.
Loading core <ROM_IP> for timing and area information for instance <pv>.
Loading core <IP_data_memory> for timing and area information for instance <dm>.
INFO:Xst:2261 - The FF/Latch <reg2_5> in Unit <m1> is equivalent to the following 2 FFs/Latches, which will be removed : <reg2_6> <reg2_7> 
WARNING:Xst:1710 - FF/Latch <reg2_5> (without init value) has a constant value of 0 in block <m1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <reg_bank_3_2> of sequential type is unconnected in block <m3>.
WARNING:Xst:2677 - Node <reg_bank_3_3> of sequential type is unconnected in block <m3>.
WARNING:Xst:2677 - Node <flag_ex_temp_2> of sequential type is unconnected in block <m8>.
WARNING:Xst:2677 - Node <flag_ex_1_2> of sequential type is unconnected in block <m8>.
WARNING:Xst:2677 - Node <flag_ex_1_3> of sequential type is unconnected in block <m8>.
WARNING:Xst:2404 -  FFs/Latches <reg2<7:5>> (without init value) have a constant value of 0 in block <DependencyCheckBlock>.
WARNING:Xst:2677 - Node <reg_bank_3_2> of sequential type is unconnected in block <JumpControl_block>.
WARNING:Xst:2677 - Node <reg_bank_3_3> of sequential type is unconnected in block <JumpControl_block>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 32
 1-bit adder carry out                                 : 16
 2-bit adder                                           : 14
 8-bit adder                                           : 2
# Registers                                            : 427
 Flip-Flops                                            : 427
# Comparators                                          : 6
 5-bit comparator equal                                : 6
# Multiplexers                                         : 18
 1-bit 32-to-1 multiplexer                             : 16
 8-bit 4-to-1 multiplexer                              : 2
# Logic shifters                                       : 3
 8-bit shifter arithmetic right                        : 1
 8-bit shifter logical left                            : 1
 8-bit shifter logical right                           : 1
# Xors                                                 : 4
 1-bit xor2                                            : 2
 1-bit xor8                                            : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MIPS> ...

Optimizing unit <DependencyCheckBlock> ...

Optimizing unit <StallControlBlock> ...

Optimizing unit <JumpControl_block> ...

Optimizing unit <execution_block> ...

Optimizing unit <RegBank> ...

Optimizing unit <WriteBack> ...

Optimizing unit <IP_IM> ...

Optimizing unit <data_memory> ...
WARNING:Xst:2677 - Node <m8/flag_ex_temp_2> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <m8/flag_ex_1_3> of sequential type is unconnected in block <MIPS>.
WARNING:Xst:2677 - Node <m8/flag_ex_1_2> of sequential type is unconnected in block <MIPS>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <m1/reg6_4> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <m8/RW_ex_4> 
INFO:Xst:2261 - The FF/Latch <m1/reg6_1> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <m8/RW_ex_1> 
INFO:Xst:2261 - The FF/Latch <m1/reg6_2> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <m8/RW_ex_2> 
INFO:Xst:2261 - The FF/Latch <m1/reg6_3> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <m8/RW_ex_3> 
INFO:Xst:2261 - The FF/Latch <m1/reg6_0> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <m8/RW_ex_0> 
INFO:Xst:2261 - The FF/Latch <m1/reg7_2> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <m7/RW_dm_2> 
INFO:Xst:2261 - The FF/Latch <m1/reg7_3> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <m7/RW_dm_3> 
INFO:Xst:2261 - The FF/Latch <m1/reg7_0> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <m7/RW_dm_0> 
INFO:Xst:2261 - The FF/Latch <m1/reg7_4> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <m7/RW_dm_4> 
INFO:Xst:2261 - The FF/Latch <m1/reg7_1> in Unit <MIPS> is equivalent to the following FF/Latch, which will be removed : <m7/RW_dm_1> 
Found area constraint ratio of 100 (+ 5) on block MIPS, actual ratio is 10.
FlipFlop m1/reg7_2 has been replicated 1 time(s)
FlipFlop m1/reg7_3 has been replicated 1 time(s)
FlipFlop m1/reg7_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 415
 Flip-Flops                                            : 415

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MIPS.ngr
Top Level Output File Name         : MIPS
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 87

Cell Usage :
# BELS                             : 1152
#      GND                         : 3
#      INV                         : 1
#      LUT2                        : 24
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 389
#      LUT3_D                      : 5
#      LUT3_L                      : 9
#      LUT4                        : 314
#      LUT4_D                      : 37
#      LUT4_L                      : 39
#      MUXF5                       : 212
#      MUXF6                       : 64
#      MUXF7                       : 32
#      MUXF8                       : 16
#      VCC                         : 3
# FlipFlops/Latches                : 415
#      FD                          : 23
#      FDE                         : 264
#      FDR                         : 120
#      FDRE                        : 8
# RAMS                             : 2
#      RAMB16_S36_S36              : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 86
#      IBUF                        : 10
#      OBUF                        : 76
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      558  out of   4656    11%  
 Number of Slice Flip Flops:            415  out of   9312     4%  
 Number of 4 input LUTs:                822  out of   9312     8%  
 Number of IOs:                          87
 Number of bonded IOBs:                  87  out of    232    37%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 417   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 17.753ns (Maximum Frequency: 56.329MHz)
   Minimum input arrival time before clock: 12.382ns
   Maximum output required time after clock: 20.508ns
   Maximum combinational path delay: 15.137ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 17.753ns (frequency: 56.329MHz)
  Total number of paths / destination ports: 7867901 / 722
-------------------------------------------------------------------------
Delay:               17.753ns (Levels of Logic = 15)
  Source:            m1/reg5_3 (FF)
  Destination:       m3/reg_bank_2_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m1/reg5_3 to m3/reg_bank_2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.603  m1/reg5_3 (m1/reg5_3)
     LUT4:I0->O            1   0.612   0.360  m1/comp4562 (m1/comp4562)
     LUT4:I3->O            2   0.612   0.410  m1/comp4578 (m1/comp4)
     LUT3:I2->O           16   0.612   0.909  m1/mux_sel_b<0>1 (mux_sel_b<0>)
     LUT3:I2->O            1   0.612   0.000  m4/Mmux_temp_B_2_f5_F (N330)
     MUXF5:I0->O          18   0.278   0.938  m4/Mmux_temp_B_2_f5 (m4/temp_B<0>)
     LUT3_D:I2->O          8   0.612   0.673  m4/B<0>1_1 (m4/B<0>1)
     LUT4:I2->O            2   0.612   0.410  m8/Madd_AUX_11_addsub0001_lut<0>1 (m8/Madd_AUX_11_addsub0001_lut<0>)
     LUT3:I2->O            3   0.612   0.481  m8/Madd_AUX_11_addsub0001_cy<0>11 (m8/Madd_AUX_11_addsub0001_cy<0>)
     LUT3:I2->O            2   0.612   0.380  m8/Madd_AUX_12_addsub0001_cy<0>11 (m8/Madd_AUX_12_addsub0001_cy<0>)
     MUXF5:S->O            1   0.641   0.360  m8/Madd_AUX_14_addsub0001_cy<0>11 (m8/Madd_AUX_14_addsub0001_cy<0>)
     LUT4:I3->O            3   0.612   0.451  m8/ans_temp<6>228 (m8/ans_ex_temp<6>_norst)
     MUXF5:S->O            1   0.641   0.360  m8/flag_ex<1>86_SW1 (N73)
     LUT4:I3->O            9   0.612   0.849  m3/pc_mux_sel35 (m3/pc_mux_sel35)
     LUT4:I0->O           16   0.612   0.882  m3/pc_mux_sel52 (m3/pc_mux_sel52)
     LUT4:I3->O            1   0.612   0.000  m2/Madd_next_address_temp_xor<7>11 (m2/next_address_temp<7>)
     FDR:D                     0.268          m2/next_address_7
    ----------------------------------------
    Total                     17.753ns (9.686ns logic, 8.067ns route)
                                       (54.6% logic, 45.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3789 / 189
-------------------------------------------------------------------------
Offset:              12.382ns (Levels of Logic = 11)
  Source:            data_in<2> (PAD)
  Destination:       m3/reg_bank_2_7 (FF)
  Destination Clock: clk rising

  Data Path: data_in<2> to m3/reg_bank_2_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.509  data_in_2_IBUF (data_in_2_IBUF)
     LUT4_D:I0->O          1   0.612   0.387  m8/ans_temp<2>4 (m8/ans_temp<2>4)
     LUT4_L:I2->LO         1   0.612   0.169  m8/ans_temp<2>42_SW1 (N84)
     LUT4:I1->O            1   0.612   0.426  m8/ans_temp<2>42 (m8/ans_temp<2>42)
     LUT4:I1->O            1   0.612   0.509  m8/ans_temp<2>64 (m8/ans_temp<2>64)
     LUT4:I0->O            2   0.612   0.410  m8/ans_temp<2>176 (m8/ans_ex_temp<2>_norst)
     LUT4:I2->O            1   0.612   0.360  m8/flag_ex<1>16 (m8/flag_ex<1>16)
     LUT4_D:I3->O          1   0.612   0.387  m8/flag_ex<1>43 (m8/flag_ex<1>43)
     LUT4:I2->O            9   0.612   0.849  m3/pc_mux_sel35 (m3/pc_mux_sel35)
     LUT4:I0->O           16   0.612   0.882  m3/pc_mux_sel52 (m3/pc_mux_sel52)
     LUT4:I3->O            1   0.612   0.000  m2/Madd_next_address_temp_xor<7>11 (m2/next_address_temp<7>)
     FDR:D                     0.268          m2/next_address_7
    ----------------------------------------
    Total                     12.382ns (7.494ns logic, 4.888ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1611724 / 76
-------------------------------------------------------------------------
Offset:              20.508ns (Levels of Logic = 16)
  Source:            m1/reg5_3 (FF)
  Destination:       current_address<7> (PAD)
  Source Clock:      clk rising

  Data Path: m1/reg5_3 to current_address<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.603  m1/reg5_3 (m1/reg5_3)
     LUT4:I0->O            1   0.612   0.360  m1/comp4562 (m1/comp4562)
     LUT4:I3->O            2   0.612   0.410  m1/comp4578 (m1/comp4)
     LUT3:I2->O           16   0.612   0.909  m1/mux_sel_b<0>1 (mux_sel_b<0>)
     LUT3:I2->O            1   0.612   0.000  m4/Mmux_temp_B_2_f5_F (N330)
     MUXF5:I0->O          18   0.278   0.938  m4/Mmux_temp_B_2_f5 (m4/temp_B<0>)
     LUT3_D:I2->O          8   0.612   0.673  m4/B<0>1_1 (m4/B<0>1)
     LUT4:I2->O            2   0.612   0.410  m8/Madd_AUX_11_addsub0001_lut<0>1 (m8/Madd_AUX_11_addsub0001_lut<0>)
     LUT3:I2->O            3   0.612   0.481  m8/Madd_AUX_11_addsub0001_cy<0>11 (m8/Madd_AUX_11_addsub0001_cy<0>)
     LUT3:I2->O            2   0.612   0.380  m8/Madd_AUX_12_addsub0001_cy<0>11 (m8/Madd_AUX_12_addsub0001_cy<0>)
     MUXF5:S->O            1   0.641   0.360  m8/Madd_AUX_14_addsub0001_cy<0>11 (m8/Madd_AUX_14_addsub0001_cy<0>)
     LUT4:I3->O            3   0.612   0.451  m8/ans_temp<6>228 (m8/ans_ex_temp<6>_norst)
     MUXF5:S->O            1   0.641   0.360  m8/flag_ex<1>86_SW1 (N73)
     LUT4:I3->O            9   0.612   0.697  m3/pc_mux_sel35 (m3/pc_mux_sel35)
     MUXF5:S->O            1   0.641   0.360  m3/pc_mux_sel52_SW0 (N294)
     LUT4:I3->O            4   0.612   0.499  m2/current_address<7> (current_address_7_OBUF)
     OBUF:I->O                 3.169          current_address_7_OBUF (current_address<7>)
    ----------------------------------------
    Total                     20.508ns (12.616ns logic, 7.892ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 760 / 8
-------------------------------------------------------------------------
Delay:               15.137ns (Levels of Logic = 12)
  Source:            data_in<2> (PAD)
  Destination:       current_address<7> (PAD)

  Data Path: data_in<2> to current_address<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.509  data_in_2_IBUF (data_in_2_IBUF)
     LUT4_D:I0->O          1   0.612   0.387  m8/ans_temp<2>4 (m8/ans_temp<2>4)
     LUT4_L:I2->LO         1   0.612   0.169  m8/ans_temp<2>42_SW1 (N84)
     LUT4:I1->O            1   0.612   0.426  m8/ans_temp<2>42 (m8/ans_temp<2>42)
     LUT4:I1->O            1   0.612   0.509  m8/ans_temp<2>64 (m8/ans_temp<2>64)
     LUT4:I0->O            2   0.612   0.410  m8/ans_temp<2>176 (m8/ans_ex_temp<2>_norst)
     LUT4:I2->O            1   0.612   0.360  m8/flag_ex<1>16 (m8/flag_ex<1>16)
     LUT4_D:I3->O          1   0.612   0.387  m8/flag_ex<1>43 (m8/flag_ex<1>43)
     LUT4:I2->O            9   0.612   0.697  m3/pc_mux_sel35 (m3/pc_mux_sel35)
     MUXF5:S->O            1   0.641   0.360  m3/pc_mux_sel52_SW0 (N294)
     LUT4:I3->O            4   0.612   0.499  m2/current_address<7> (current_address_7_OBUF)
     OBUF:I->O                 3.169          current_address_7_OBUF (current_address<7>)
    ----------------------------------------
    Total                     15.137ns (10.424ns logic, 4.713ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================


Total REAL time to Xst completion: 23.00 secs
Total CPU time to Xst completion: 23.48 secs
 
--> 

Total memory usage is 263060 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :   12 (   0 filtered)

