============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 17:03:55 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'finger_img', assumed default net type 'wire' in ../../RTL/image_process.v(226)
HDL-7007 CRITICAL-WARNING: 'finger_img' is already implicitly declared on line 226 in ../../RTL/image_process.v(243)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6206 instances
RUN-0007 : 2436 luts, 2187 seqs, 954 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7352 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4906 nets have 2 pins
RUN-1001 : 1525 nets have [3 - 5] pins
RUN-1001 : 756 nets have [6 - 10] pins
RUN-1001 : 87 nets have [11 - 20] pins
RUN-1001 : 69 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1395     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     583     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6204 instances, 2436 luts, 2187 seqs, 1411 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1802 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29353, tnet num: 7350, tinst num: 6204, tnode num: 36532, tedge num: 48477.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.175286s wall, 1.156250s user + 0.015625s system = 1.171875s CPU (99.7%)

RUN-1004 : used memory is 271 MB, reserved memory is 249 MB, peak memory is 271 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.320622s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (100.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.81813e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6204.
PHY-3001 : End clustering;  0.000024s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.2305e+06, overlap = 47.25
PHY-3002 : Step(2): len = 1.05733e+06, overlap = 62.0625
PHY-3002 : Step(3): len = 614183, overlap = 73.875
PHY-3002 : Step(4): len = 550994, overlap = 87.6562
PHY-3002 : Step(5): len = 426575, overlap = 84.9688
PHY-3002 : Step(6): len = 382108, overlap = 108.25
PHY-3002 : Step(7): len = 341439, overlap = 122.562
PHY-3002 : Step(8): len = 313556, overlap = 140.344
PHY-3002 : Step(9): len = 273283, overlap = 157.625
PHY-3002 : Step(10): len = 245405, overlap = 186.938
PHY-3002 : Step(11): len = 230319, overlap = 226.5
PHY-3002 : Step(12): len = 214027, overlap = 250.844
PHY-3002 : Step(13): len = 198791, overlap = 283.469
PHY-3002 : Step(14): len = 190638, overlap = 294.156
PHY-3002 : Step(15): len = 179167, overlap = 304.5
PHY-3002 : Step(16): len = 171474, overlap = 314.156
PHY-3002 : Step(17): len = 164708, overlap = 320.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.04473e-05
PHY-3002 : Step(18): len = 179645, overlap = 272.469
PHY-3002 : Step(19): len = 190689, overlap = 245.688
PHY-3002 : Step(20): len = 189975, overlap = 186.875
PHY-3002 : Step(21): len = 198672, overlap = 167.031
PHY-3002 : Step(22): len = 196672, overlap = 137.438
PHY-3002 : Step(23): len = 202573, overlap = 129.719
PHY-3002 : Step(24): len = 198505, overlap = 121.75
PHY-3002 : Step(25): len = 194957, overlap = 111.688
PHY-3002 : Step(26): len = 193021, overlap = 108.594
PHY-3002 : Step(27): len = 188826, overlap = 96.3125
PHY-3002 : Step(28): len = 186122, overlap = 82.9688
PHY-3002 : Step(29): len = 180854, overlap = 76.125
PHY-3002 : Step(30): len = 177384, overlap = 70.4062
PHY-3002 : Step(31): len = 173252, overlap = 66.9688
PHY-3002 : Step(32): len = 171925, overlap = 60.0938
PHY-3002 : Step(33): len = 169884, overlap = 59.5938
PHY-3002 : Step(34): len = 165580, overlap = 55.7812
PHY-3002 : Step(35): len = 163748, overlap = 55.1562
PHY-3002 : Step(36): len = 161719, overlap = 56.875
PHY-3002 : Step(37): len = 161004, overlap = 58.75
PHY-3002 : Step(38): len = 159172, overlap = 60.9688
PHY-3002 : Step(39): len = 157717, overlap = 60.5938
PHY-3002 : Step(40): len = 156817, overlap = 61.4688
PHY-3002 : Step(41): len = 154547, overlap = 63.125
PHY-3002 : Step(42): len = 154609, overlap = 59.8438
PHY-3002 : Step(43): len = 153656, overlap = 60.9688
PHY-3002 : Step(44): len = 152332, overlap = 62.4062
PHY-3002 : Step(45): len = 152347, overlap = 57.7812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.08946e-05
PHY-3002 : Step(46): len = 152542, overlap = 57.8438
PHY-3002 : Step(47): len = 152784, overlap = 56.5312
PHY-3002 : Step(48): len = 153055, overlap = 56.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.17893e-05
PHY-3002 : Step(49): len = 153927, overlap = 55.3125
PHY-3002 : Step(50): len = 154130, overlap = 55.3125
PHY-3002 : Step(51): len = 162279, overlap = 46.1875
PHY-3002 : Step(52): len = 168214, overlap = 46.6875
PHY-3002 : Step(53): len = 165528, overlap = 46.4688
PHY-3002 : Step(54): len = 165091, overlap = 46.5312
PHY-3002 : Step(55): len = 164998, overlap = 44.7188
PHY-3002 : Step(56): len = 165114, overlap = 43.4688
PHY-3002 : Step(57): len = 165312, overlap = 42.25
PHY-3002 : Step(58): len = 165441, overlap = 46.3125
PHY-3002 : Step(59): len = 164491, overlap = 42.9375
PHY-3002 : Step(60): len = 165294, overlap = 36.75
PHY-3002 : Step(61): len = 168232, overlap = 37.9375
PHY-3002 : Step(62): len = 168837, overlap = 44
PHY-3002 : Step(63): len = 169399, overlap = 39.9062
PHY-3002 : Step(64): len = 170365, overlap = 39.9688
PHY-3002 : Step(65): len = 170052, overlap = 36.8125
PHY-3002 : Step(66): len = 171546, overlap = 36.7812
PHY-3002 : Step(67): len = 172117, overlap = 37.2812
PHY-3002 : Step(68): len = 171919, overlap = 40.9375
PHY-3002 : Step(69): len = 171240, overlap = 42.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.35785e-05
PHY-3002 : Step(70): len = 171968, overlap = 42.0625
PHY-3002 : Step(71): len = 172107, overlap = 42.0625
PHY-3002 : Step(72): len = 172455, overlap = 42.0938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000148951
PHY-3002 : Step(73): len = 176784, overlap = 44.4688
PHY-3002 : Step(74): len = 177198, overlap = 42.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.027356s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (228.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7352.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 215416, over cnt = 856(2%), over = 3662, worst = 36
PHY-1001 : End global iterations;  0.425626s wall, 0.609375s user + 0.078125s system = 0.687500s CPU (161.5%)

PHY-1001 : Congestion index: top1 = 52.24, top5 = 39.00, top10 = 31.81, top15 = 27.38.
PHY-3001 : End congestion estimation;  0.562952s wall, 0.734375s user + 0.078125s system = 0.812500s CPU (144.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.197129s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (103.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.55656e-06
PHY-3002 : Step(75): len = 179744, overlap = 49.6875
PHY-3002 : Step(76): len = 179866, overlap = 49.4688
PHY-3002 : Step(77): len = 168188, overlap = 60.5938
PHY-3002 : Step(78): len = 167727, overlap = 58.125
PHY-3002 : Step(79): len = 161852, overlap = 59.375
PHY-3002 : Step(80): len = 161514, overlap = 59.8125
PHY-3002 : Step(81): len = 159748, overlap = 57.7188
PHY-3002 : Step(82): len = 159740, overlap = 57.3125
PHY-3002 : Step(83): len = 159657, overlap = 52.7188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.11131e-05
PHY-3002 : Step(84): len = 158048, overlap = 53.625
PHY-3002 : Step(85): len = 157995, overlap = 55.3125
PHY-3002 : Step(86): len = 158168, overlap = 56.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.22262e-05
PHY-3002 : Step(87): len = 161206, overlap = 62.375
PHY-3002 : Step(88): len = 161483, overlap = 62.5625
PHY-3002 : Step(89): len = 169499, overlap = 52.7812
PHY-3002 : Step(90): len = 165189, overlap = 59.4062
PHY-3002 : Step(91): len = 164094, overlap = 60.0312
PHY-3002 : Step(92): len = 164094, overlap = 60.0312
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 555/7352.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 189904, over cnt = 794(2%), over = 3553, worst = 36
PHY-1001 : End global iterations;  0.353626s wall, 0.609375s user + 0.015625s system = 0.625000s CPU (176.7%)

PHY-1001 : Congestion index: top1 = 54.46, top5 = 38.55, top10 = 31.20, top15 = 26.43.
PHY-3001 : End congestion estimation;  0.493744s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (151.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.187659s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.50797e-05
PHY-3002 : Step(93): len = 164588, overlap = 291.062
PHY-3002 : Step(94): len = 165287, overlap = 275.188
PHY-3002 : Step(95): len = 168218, overlap = 237.906
PHY-3002 : Step(96): len = 168867, overlap = 227.25
PHY-3002 : Step(97): len = 169198, overlap = 230.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.01594e-05
PHY-3002 : Step(98): len = 169594, overlap = 220.031
PHY-3002 : Step(99): len = 169739, overlap = 217.531
PHY-3002 : Step(100): len = 172893, overlap = 181.062
PHY-3002 : Step(101): len = 173320, overlap = 179.438
PHY-3002 : Step(102): len = 179480, overlap = 135.375
PHY-3002 : Step(103): len = 181332, overlap = 116.938
PHY-3002 : Step(104): len = 182068, overlap = 112.562
PHY-3002 : Step(105): len = 183384, overlap = 106.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.03188e-05
PHY-3002 : Step(106): len = 186178, overlap = 94.5938
PHY-3002 : Step(107): len = 186720, overlap = 88.25
PHY-3002 : Step(108): len = 190566, overlap = 86.1875
PHY-3002 : Step(109): len = 191177, overlap = 79.25
PHY-3002 : Step(110): len = 191177, overlap = 79.25
PHY-3002 : Step(111): len = 190486, overlap = 77.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000120638
PHY-3002 : Step(112): len = 200032, overlap = 65.0625
PHY-3002 : Step(113): len = 202840, overlap = 61.8125
PHY-3002 : Step(114): len = 207674, overlap = 50.1562
PHY-3002 : Step(115): len = 209572, overlap = 44.0625
PHY-3002 : Step(116): len = 210423, overlap = 40.9688
PHY-3002 : Step(117): len = 210731, overlap = 42.0938
PHY-3002 : Step(118): len = 211264, overlap = 40.2188
PHY-3002 : Step(119): len = 210773, overlap = 35.625
PHY-3002 : Step(120): len = 209388, overlap = 35.1875
PHY-3002 : Step(121): len = 208858, overlap = 36.0938
PHY-3002 : Step(122): len = 208296, overlap = 37.3438
PHY-3002 : Step(123): len = 208100, overlap = 37.3438
PHY-3002 : Step(124): len = 207336, overlap = 38.3125
PHY-3002 : Step(125): len = 206339, overlap = 37.2812
PHY-3002 : Step(126): len = 205958, overlap = 35.4062
PHY-3002 : Step(127): len = 205660, overlap = 32.9062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000241275
PHY-3002 : Step(128): len = 208951, overlap = 33.375
PHY-3002 : Step(129): len = 209818, overlap = 34.375
PHY-3002 : Step(130): len = 212606, overlap = 35.875
PHY-3002 : Step(131): len = 214520, overlap = 40.4062
PHY-3002 : Step(132): len = 216256, overlap = 37.2812
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000482551
PHY-3002 : Step(133): len = 217482, overlap = 34.1875
PHY-3002 : Step(134): len = 218133, overlap = 33.5938
PHY-3002 : Step(135): len = 220581, overlap = 31.375
PHY-3002 : Step(136): len = 223347, overlap = 32.4375
PHY-3002 : Step(137): len = 225968, overlap = 29.3125
PHY-3002 : Step(138): len = 227943, overlap = 27.0312
PHY-3002 : Step(139): len = 229680, overlap = 26.5
PHY-3002 : Step(140): len = 230500, overlap = 27.875
PHY-3002 : Step(141): len = 231127, overlap = 29.375
PHY-3002 : Step(142): len = 231419, overlap = 27.7812
PHY-3002 : Step(143): len = 231200, overlap = 26.9062
PHY-3002 : Step(144): len = 230551, overlap = 29.3125
PHY-3002 : Step(145): len = 230444, overlap = 24.0938
PHY-3002 : Step(146): len = 230734, overlap = 25.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000965101
PHY-3002 : Step(147): len = 232274, overlap = 24.9062
PHY-3002 : Step(148): len = 233698, overlap = 23.9375
PHY-3002 : Step(149): len = 234829, overlap = 23.0938
PHY-3002 : Step(150): len = 235667, overlap = 22.2188
PHY-3002 : Step(151): len = 237290, overlap = 21.0625
PHY-3002 : Step(152): len = 239103, overlap = 19.8438
PHY-3002 : Step(153): len = 240836, overlap = 20.0312
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0019302
PHY-3002 : Step(154): len = 241517, overlap = 19.7188
PHY-3002 : Step(155): len = 242884, overlap = 20.8438
PHY-3002 : Step(156): len = 245005, overlap = 20.8438
PHY-3002 : Step(157): len = 247296, overlap = 22.0625
PHY-3002 : Step(158): len = 249654, overlap = 22.375
PHY-3002 : Step(159): len = 251284, overlap = 21.9375
PHY-3002 : Step(160): len = 253121, overlap = 22.2188
PHY-3002 : Step(161): len = 254690, overlap = 21.1562
PHY-3002 : Step(162): len = 255508, overlap = 20.4375
PHY-3002 : Step(163): len = 255753, overlap = 20.0625
PHY-3002 : Step(164): len = 255967, overlap = 21.4062
PHY-3002 : Step(165): len = 255875, overlap = 21.7188
PHY-3002 : Step(166): len = 255521, overlap = 21.5312
PHY-3002 : Step(167): len = 255078, overlap = 21.4688
PHY-3002 : Step(168): len = 254715, overlap = 20.375
PHY-3002 : Step(169): len = 254474, overlap = 19.7188
PHY-3002 : Step(170): len = 254333, overlap = 19.8125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00365419
PHY-3002 : Step(171): len = 254658, overlap = 20.3125
PHY-3002 : Step(172): len = 255280, overlap = 20.5625
PHY-3002 : Step(173): len = 256006, overlap = 20.5625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29353, tnet num: 7350, tinst num: 6204, tnode num: 36532, tedge num: 48477.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.225006s wall, 1.218750s user + 0.015625s system = 1.234375s CPU (100.8%)

RUN-1004 : used memory is 140 MB, reserved memory is 291 MB, peak memory is 297 MB
OPT-1001 : Total overflow 194.44 peak overflow 1.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 64/7352.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 317608, over cnt = 994(2%), over = 3044, worst = 14
PHY-1001 : End global iterations;  0.547550s wall, 0.921875s user + 0.125000s system = 1.046875s CPU (191.2%)

PHY-1001 : Congestion index: top1 = 40.80, top5 = 33.18, top10 = 29.12, top15 = 26.55.
PHY-1001 : End incremental global routing;  0.679352s wall, 1.046875s user + 0.125000s system = 1.171875s CPU (172.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.211605s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (103.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.015966s wall, 1.390625s user + 0.125000s system = 1.515625s CPU (149.2%)

OPT-1001 : Current memory(MB): used = 153, reserve = 300, peak = 297.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6043/7352.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 317608, over cnt = 994(2%), over = 3044, worst = 14
PHY-1002 : len = 326168, over cnt = 614(1%), over = 1604, worst = 14
PHY-1002 : len = 334696, over cnt = 220(0%), over = 532, worst = 9
PHY-1002 : len = 335624, over cnt = 152(0%), over = 361, worst = 9
PHY-1002 : len = 338432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.500950s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (124.8%)

PHY-1001 : Congestion index: top1 = 35.13, top5 = 29.52, top10 = 26.63, top15 = 24.71.
OPT-1001 : End congestion update;  0.613450s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (119.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.163288s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (105.3%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.776940s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (116.6%)

OPT-1001 : Current memory(MB): used = 157, reserve = 303, peak = 297.
OPT-1001 : End physical optimization;  3.095558s wall, 3.578125s user + 0.140625s system = 3.718750s CPU (120.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2436 LUT to BLE ...
SYN-4008 : Packed 2436 LUT and 1134 SEQ to BLE.
SYN-4003 : Packing 1053 remaining SEQ's ...
SYN-4005 : Packed 505 SEQ with LUT/SLICE
SYN-4006 : 974 single LUT's are left
SYN-4006 : 548 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2984/5585 primitive instances ...
PHY-3001 : End packing;  0.295867s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.3%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3291 instances
RUN-1001 : 1559 mslices, 1560 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6290 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3824 nets have 2 pins
RUN-1001 : 1526 nets have [3 - 5] pins
RUN-1001 : 778 nets have [6 - 10] pins
RUN-1001 : 88 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 3289 instances, 3119 slices, 277 macros(1410 instances: 953 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1047 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 254445, Over = 39
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3208/6290.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 328536, over cnt = 358(1%), over = 503, worst = 5
PHY-1002 : len = 329712, over cnt = 223(0%), over = 277, worst = 4
PHY-1002 : len = 331456, over cnt = 86(0%), over = 102, worst = 3
PHY-1002 : len = 332136, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 332352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.547631s wall, 0.796875s user + 0.046875s system = 0.843750s CPU (154.1%)

PHY-1001 : Congestion index: top1 = 34.27, top5 = 28.74, top10 = 25.77, top15 = 23.77.
PHY-3001 : End congestion estimation;  0.694944s wall, 0.937500s user + 0.046875s system = 0.984375s CPU (141.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25571, tnet num: 6288, tinst num: 3289, tnode num: 30804, tedge num: 44050.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.349251s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (100.8%)

RUN-1004 : used memory is 169 MB, reserved memory is 311 MB, peak memory is 297 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.522394s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.13136e-05
PHY-3002 : Step(174): len = 242319, overlap = 37.5
PHY-3002 : Step(175): len = 233316, overlap = 37.25
PHY-3002 : Step(176): len = 221180, overlap = 42.5
PHY-3002 : Step(177): len = 217514, overlap = 47
PHY-3002 : Step(178): len = 216689, overlap = 48.25
PHY-3002 : Step(179): len = 214561, overlap = 49.5
PHY-3002 : Step(180): len = 213951, overlap = 52.5
PHY-3002 : Step(181): len = 213188, overlap = 46.75
PHY-3002 : Step(182): len = 212549, overlap = 47.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000102627
PHY-3002 : Step(183): len = 217640, overlap = 43
PHY-3002 : Step(184): len = 220025, overlap = 42
PHY-3002 : Step(185): len = 223248, overlap = 37.75
PHY-3002 : Step(186): len = 224808, overlap = 37.75
PHY-3002 : Step(187): len = 225750, overlap = 35.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000205254
PHY-3002 : Step(188): len = 230727, overlap = 31.75
PHY-3002 : Step(189): len = 232823, overlap = 30.75
PHY-3002 : Step(190): len = 238249, overlap = 28.25
PHY-3002 : Step(191): len = 238899, overlap = 26.25
PHY-3002 : Step(192): len = 238386, overlap = 25.25
PHY-3002 : Step(193): len = 237731, overlap = 23.25
PHY-3002 : Step(194): len = 237673, overlap = 25
PHY-3002 : Step(195): len = 237690, overlap = 24
PHY-3002 : Step(196): len = 237520, overlap = 21.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000410509
PHY-3002 : Step(197): len = 242330, overlap = 21
PHY-3002 : Step(198): len = 245324, overlap = 20
PHY-3002 : Step(199): len = 245828, overlap = 18.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000821017
PHY-3002 : Step(200): len = 248198, overlap = 18.75
PHY-3002 : Step(201): len = 253398, overlap = 19
PHY-3002 : Step(202): len = 258610, overlap = 17.75
PHY-3002 : Step(203): len = 258421, overlap = 17.5
PHY-3002 : Step(204): len = 258077, overlap = 17.25
PHY-3002 : Step(205): len = 258237, overlap = 16.75
PHY-3002 : Step(206): len = 259116, overlap = 15.75
PHY-3002 : Step(207): len = 259787, overlap = 15.75
PHY-3002 : Step(208): len = 260420, overlap = 16
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00148677
PHY-3002 : Step(209): len = 261835, overlap = 15
PHY-3002 : Step(210): len = 263702, overlap = 15.5
PHY-3002 : Step(211): len = 266232, overlap = 15.5
PHY-3002 : Step(212): len = 268108, overlap = 14.5
PHY-3002 : Step(213): len = 269012, overlap = 15
PHY-3002 : Step(214): len = 269806, overlap = 14.5
PHY-3002 : Step(215): len = 270045, overlap = 13.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00261594
PHY-3002 : Step(216): len = 271332, overlap = 14.25
PHY-3002 : Step(217): len = 273035, overlap = 14.5
PHY-3002 : Step(218): len = 275610, overlap = 14.25
PHY-3002 : Step(219): len = 279866, overlap = 14.75
PHY-3002 : Step(220): len = 280880, overlap = 14.75
PHY-3002 : Step(221): len = 281062, overlap = 14.75
PHY-3002 : Step(222): len = 280872, overlap = 14.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00459628
PHY-3002 : Step(223): len = 281497, overlap = 14.5
PHY-3002 : Step(224): len = 282991, overlap = 14.25
PHY-3002 : Step(225): len = 285277, overlap = 13.5
PHY-3002 : Step(226): len = 286838, overlap = 13
PHY-3002 : Step(227): len = 287727, overlap = 12.75
PHY-3002 : Step(228): len = 288249, overlap = 13
PHY-3002 : Step(229): len = 289420, overlap = 12.75
PHY-3002 : Step(230): len = 291177, overlap = 13.25
PHY-3002 : Step(231): len = 291988, overlap = 12.5
PHY-3002 : Step(232): len = 292311, overlap = 12.75
PHY-3002 : Step(233): len = 292780, overlap = 12.5
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00841274
PHY-3002 : Step(234): len = 293325, overlap = 12.75
PHY-3002 : Step(235): len = 294419, overlap = 12.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.946001s wall, 0.656250s user + 1.734375s system = 2.390625s CPU (252.7%)

PHY-3001 : Trial Legalized: Len = 300819
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 96/6290.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 375224, over cnt = 529(1%), over = 837, worst = 7
PHY-1002 : len = 378464, over cnt = 270(0%), over = 392, worst = 6
PHY-1002 : len = 381528, over cnt = 71(0%), over = 104, worst = 3
PHY-1002 : len = 382056, over cnt = 29(0%), over = 36, worst = 3
PHY-1002 : len = 382424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.980921s wall, 1.437500s user + 0.140625s system = 1.578125s CPU (160.9%)

PHY-1001 : Congestion index: top1 = 35.15, top5 = 30.03, top10 = 27.29, top15 = 25.37.
PHY-3001 : End congestion estimation;  1.145720s wall, 1.593750s user + 0.140625s system = 1.734375s CPU (151.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.188004s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000139346
PHY-3002 : Step(236): len = 275939, overlap = 3.25
PHY-3002 : Step(237): len = 263998, overlap = 9
PHY-3002 : Step(238): len = 259484, overlap = 10
PHY-3002 : Step(239): len = 258749, overlap = 10.25
PHY-3002 : Step(240): len = 257848, overlap = 10
PHY-3002 : Step(241): len = 257038, overlap = 10
PHY-3002 : Step(242): len = 256505, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008784s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (177.9%)

PHY-3001 : Legalized: Len = 261318, Over = 0
PHY-3001 : Spreading special nets. 23 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021522s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.6%)

PHY-3001 : 25 instances has been re-located, deltaX = 1, deltaY = 12, maxDist = 1.
PHY-3001 : Final: Len = 261472, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25571, tnet num: 6288, tinst num: 3289, tnode num: 30804, tedge num: 44050.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.438627s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (99.9%)

RUN-1004 : used memory is 174 MB, reserved memory is 318 MB, peak memory is 297 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1350/6290.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 334832, over cnt = 491(1%), over = 762, worst = 6
PHY-1002 : len = 337216, over cnt = 297(0%), over = 413, worst = 6
PHY-1002 : len = 340176, over cnt = 95(0%), over = 116, worst = 3
PHY-1002 : len = 340904, over cnt = 42(0%), over = 52, worst = 3
PHY-1002 : len = 341464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.815951s wall, 1.281250s user + 0.031250s system = 1.312500s CPU (160.9%)

PHY-1001 : Congestion index: top1 = 33.47, top5 = 28.56, top10 = 25.73, top15 = 24.01.
PHY-1001 : End incremental global routing;  0.982676s wall, 1.453125s user + 0.031250s system = 1.484375s CPU (151.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.188259s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (99.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.297207s wall, 1.765625s user + 0.031250s system = 1.796875s CPU (138.5%)

OPT-1001 : Current memory(MB): used = 176, reserve = 319, peak = 297.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5369/6290.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 341464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049785s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.2%)

PHY-1001 : Congestion index: top1 = 33.47, top5 = 28.56, top10 = 25.73, top15 = 24.01.
OPT-1001 : End congestion update;  0.175865s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (106.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121652s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (89.9%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.297683s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.7%)

OPT-1001 : Current memory(MB): used = 177, reserve = 320, peak = 297.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.136181s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.3%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5369/6290.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 341464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.049863s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (94.0%)

PHY-1001 : Congestion index: top1 = 33.47, top5 = 28.56, top10 = 25.73, top15 = 24.01.
PHY-1001 : End incremental global routing;  0.189557s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.179193s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5369/6290.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 341464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.048880s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (95.9%)

PHY-1001 : Congestion index: top1 = 33.47, top5 = 28.56, top10 = 25.73, top15 = 24.01.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.125484s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (99.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.965517
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.905607s wall, 4.375000s user + 0.031250s system = 4.406250s CPU (112.8%)

RUN-1003 : finish command "place" in  24.932192s wall, 44.718750s user + 12.359375s system = 57.078125s CPU (228.9%)

RUN-1004 : used memory is 154 MB, reserved memory is 290 MB, peak memory is 297 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3291 instances
RUN-1001 : 1559 mslices, 1560 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6290 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3824 nets have 2 pins
RUN-1001 : 1526 nets have [3 - 5] pins
RUN-1001 : 778 nets have [6 - 10] pins
RUN-1001 : 88 nets have [11 - 20] pins
RUN-1001 : 65 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25571, tnet num: 6288, tinst num: 3289, tnode num: 30804, tedge num: 44050.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.352729s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (99.3%)

RUN-1004 : used memory is 237 MB, reserved memory is 304 MB, peak memory is 297 MB
PHY-1001 : 1559 mslices, 1560 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6288 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 326760, over cnt = 547(1%), over = 897, worst = 7
PHY-1002 : len = 329832, over cnt = 339(0%), over = 482, worst = 6
PHY-1002 : len = 333040, over cnt = 141(0%), over = 194, worst = 5
PHY-1002 : len = 334984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.812904s wall, 1.265625s user + 0.078125s system = 1.343750s CPU (165.3%)

PHY-1001 : Congestion index: top1 = 33.58, top5 = 28.53, top10 = 25.65, top15 = 23.82.
PHY-1001 : End global routing;  0.950551s wall, 1.406250s user + 0.078125s system = 1.484375s CPU (156.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 270, reserve = 339, peak = 297.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 530, reserve = 598, peak = 530.
PHY-1001 : End build detailed router design. 4.073742s wall, 4.015625s user + 0.046875s system = 4.062500s CPU (99.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 89480, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.153075s wall, 4.156250s user + 0.000000s system = 4.156250s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 563, reserve = 632, peak = 563.
PHY-1001 : End phase 1; 4.159109s wall, 4.156250s user + 0.000000s system = 4.156250s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 2550 net; 3.228198s wall, 3.203125s user + 0.000000s system = 3.203125s CPU (99.2%)

PHY-1022 : len = 884656, over cnt = 136(0%), over = 136, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 567, reserve = 636, peak = 567.
PHY-1001 : End initial routed; 10.605473s wall, 19.421875s user + 0.046875s system = 19.468750s CPU (183.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5074(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.708648s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 574, reserve = 643, peak = 574.
PHY-1001 : End phase 2; 12.314190s wall, 21.125000s user + 0.046875s system = 21.171875s CPU (171.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 884656, over cnt = 136(0%), over = 136, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.024708s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (126.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 883048, over cnt = 31(0%), over = 31, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.123110s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 883024, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.068662s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (91.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 883016, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.054620s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (200.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5074(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.632798s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (99.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 25 feed throughs used by 22 nets
PHY-1001 : End commit to database; 0.771660s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (101.2%)

PHY-1001 : Current memory(MB): used = 607, reserve = 677, peak = 607.
PHY-1001 : End phase 3; 2.842205s wall, 2.875000s user + 0.031250s system = 2.906250s CPU (102.3%)

PHY-1003 : Routed, final wirelength = 883016
PHY-1001 : Current memory(MB): used = 609, reserve = 678, peak = 609.
PHY-1001 : End export database. 0.022499s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.4%)

PHY-1001 : End detail routing;  23.700212s wall, 32.468750s user + 0.140625s system = 32.609375s CPU (137.6%)

RUN-1003 : finish command "route" in  26.265309s wall, 35.484375s user + 0.218750s system = 35.703125s CPU (135.9%)

RUN-1004 : used memory is 542 MB, reserved memory is 612 MB, peak memory is 609 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5348   out of  19600   27.29%
#reg                     2190   out of  19600   11.17%
#le                      5896
  #lut only              3706   out of   5896   62.86%
  #reg only               548   out of   5896    9.29%
  #lut&reg               1642   out of   5896   27.85%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                   985
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                190
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                45
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                36
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_31.q0                        22
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/reg3_syn_31.q1                        18
#7        u_image_process/wrreq                                      GCLK               mslice             u_image_process/u_RGBYCbCr/reg7_syn_24.f1           11
#8        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_12.f0    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                    7
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5896   |3937    |1411    |2190    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |751    |505     |161     |382     |2       |0       |
|    command1                          |command                                    |53     |52      |0       |45      |0       |0       |
|    control1                          |control_interface                          |101    |65      |24      |52      |0       |0       |
|    data_path1                        |sdr_data_path                              |6      |6       |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |125    |83      |18      |96      |1       |0       |
|      dcfifo_component                |softfifo                                   |125    |83      |18      |96      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |27      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |27      |0       |33      |0       |0       |
|    sdram1                            |sdram                                      |2      |2       |0       |1       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |127    |67      |18      |98      |1       |0       |
|      dcfifo_component                |softfifo                                   |127    |67      |18      |98      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |22      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |34     |24      |0       |34      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |8      |8       |0       |6       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |114    |66      |44      |32      |0       |0       |
|  u_camera_init                       |camera_init                                |564    |546     |9       |83      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |180    |179     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |96     |50      |17      |58      |0       |0       |
|  u_image_process                     |image_process                              |4136   |2555    |1170    |1574    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |175    |117     |45      |76      |2       |0       |
|      u_three_martix_4                |three_martix                               |168    |113     |45      |69      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |173    |116     |45      |88      |2       |0       |
|      u_three_martix_3                |three_martix                               |161    |106     |45      |76      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |1       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |930    |644     |249     |250     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |745    |427     |235     |284     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |511    |312     |190     |140     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |89     |59      |30      |25      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |12      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |69     |39      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |12      |0       |0       |
|      u_three_martix                  |three_martix                               |234    |115     |45      |144     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |724    |424     |235     |259     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |490    |300     |190     |121     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |85     |55      |30      |29      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |24      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |48     |28      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |49     |29      |20      |9       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |234    |124     |45      |138     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |731    |420     |235     |268     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |490    |300     |190     |128     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |26      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |86     |56      |30      |27      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |82     |52      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |11      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |13      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |68     |38      |30      |13      |0       |0       |
|      u_three_martix                  |three_martix                               |241    |120     |45      |140     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |86     |32      |14      |59      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |359    |210     |92      |154     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |148    |97      |47      |49      |0       |0       |
|      u_three_martix_2                |three_martix                               |211    |113     |45      |105     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |39     |39      |0       |25      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |169    |149     |10      |26      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3743  
    #2          2       653   
    #3          3       565   
    #4          4       260   
    #5        5-10      791   
    #6        11-50     122   
    #7       51-100      12   
    #8       101-500     1    
    #9        >500       1    
  Average     2.89            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  1.011925s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (152.9%)

RUN-1004 : used memory is 543 MB, reserved memory is 613 MB, peak memory is 609 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3289
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6290, pip num: 60655
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 25
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3102 valid insts, and 185226 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.756813s wall, 72.015625s user + 0.703125s system = 72.718750s CPU (1263.2%)

RUN-1004 : used memory is 578 MB, reserved memory is 639 MB, peak memory is 739 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_170355.log"
