{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699372768197 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699372768198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov  7 10:59:28 2023 " "Processing started: Tue Nov  7 10:59:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699372768198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372768198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project2_ads -c project2_ads " "Command: quartus_map --read_settings_files=on --write_settings_files=off project2_ads -c project2_ads" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372768198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699372768395 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699372768395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_output-top " "Found design unit 1: vga_output-top" {  } { { "vga_output.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_output.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776199 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_output " "Found entity 1: vga_output" {  } { { "vga_output.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_output.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372776199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgb_out-gen " "Found design unit 1: rgb_out-gen" {  } { { "rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/rgb_out.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776201 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_out " "Found entity 1: rgb_out" {  } { { "rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/rgb_out.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372776201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_fixed.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ads_fixed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_fixed " "Found design unit 1: ads_fixed" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776202 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_fixed-body " "Found design unit 2: ads_fixed-body" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372776202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_complex.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ads_complex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_complex " "Found design unit 1: ads_complex" {  } { { "ads_complex.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_complex.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776202 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_complex-body " "Found design unit 2: ads_complex-body" {  } { { "ads_complex.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_complex.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372776202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_data " "Found design unit 1: vga_data" {  } { { "vga_data.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_data.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_data-body " "Found design unit 2: vga_data-body" {  } { { "vga_data.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_data.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372776204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_fsm-fsm " "Found design unit 1: vga_fsm-fsm" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776204 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_fsm " "Found entity 1: vga_fsm" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372776204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_test-test_fixture " "Found design unit 1: vga_test-test_fixture" {  } { { "vga_test.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_test.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776205 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_test " "Found entity 1: vga_test" {  } { { "vga_test.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_test.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372776205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2_ads.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project2_ads.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project2_ads-top_arch " "Found design unit 1: project2_ads-top_arch" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776206 ""} { "Info" "ISGN_ENTITY_NAME" "1 project2_ads " "Found entity 1: project2_ads" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372776206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file project2_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project2_pkg " "Found design unit 1: project2_pkg" {  } { { "project2_pkg.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_pkg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372776206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandelbrot_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mandelbrot_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mandelbrot_stage-behavior " "Found design unit 1: mandelbrot_stage-behavior" {  } { { "mandelbrot_stage.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/mandelbrot_stage.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776207 ""} { "Info" "ISGN_ENTITY_NAME" "1 mandelbrot_stage " "Found entity 1: mandelbrot_stage" {  } { { "mandelbrot_stage.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/mandelbrot_stage.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372776207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_25-SYN " "Found design unit 1: clock_25-SYN" {  } { { "clock_25.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776208 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_25 " "Found entity 1: clock_25" {  } { { "clock_25.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372776208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_rgb_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_rgb_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_rgb_out-gen " "Found design unit 1: pipeline_rgb_out-gen" {  } { { "pipeline_rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776209 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_rgb_out " "Found entity 1: pipeline_rgb_out" {  } { { "pipeline_rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372776209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pkg " "Found design unit 1: vga_pkg" {  } { { "vga_pkg.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776210 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_pkg-body " "Found design unit 2: vga_pkg-body" {  } { { "vga_pkg.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_pkg.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372776210 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project2_ads " "Elaborating entity \"project2_ads\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699372776266 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "index_out project2_ads.vhd(139) " "Verilog HDL or VHDL warning at project2_ads.vhd(139): object \"index_out\" assigned a value but never read" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699372776416 "|project2_ads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:0:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:0:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:0:p0" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372776573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_output vga_output:v0 " "Elaborating entity \"vga_output\" for hierarchy \"vga_output:v0\"" {  } { { "project2_ads.vhd" "v0" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372776624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_fsm vga_output:v0\|vga_fsm:driver " "Elaborating entity \"vga_fsm\" for hierarchy \"vga_output:v0\|vga_fsm:driver\"" {  } { { "vga_output.vhd" "driver" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_output.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372776631 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_point vga_fsm.vhd(45) " "VHDL Process Statement warning at vga_fsm.vhd(45): signal \"vga_point\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699372776632 "|project2_ads|vga_output:v0|vga_fsm:driver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_rgb_out vga_output:v0\|pipeline_rgb_out:output " "Elaborating entity \"pipeline_rgb_out\" for hierarchy \"vga_output:v0\|pipeline_rgb_out:output\"" {  } { { "vga_output.vhd" "output" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_output.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372776633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_25 clock_25:clk " "Elaborating entity \"clock_25\" for hierarchy \"clock_25:clk\"" {  } { { "project2_ads.vhd" "clk" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372776647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_25:clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_25:clk\|altpll:altpll_component\"" {  } { { "clock_25.vhd" "altpll_component" { Text "/home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372776687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_25:clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_25:clk\|altpll:altpll_component\"" {  } { { "clock_25.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372776689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_25:clk\|altpll:altpll_component " "Instantiated megafunction \"clock_25:clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_25 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372776689 ""}  } { { "clock_25.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/clock_25.vhd" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372776689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_25_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_25_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_25_altpll " "Found entity 1: clock_25_altpll" {  } { { "db/clock_25_altpll.v" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/clock_25_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372776729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372776729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_25_altpll clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated " "Elaborating entity \"clock_25_altpll\" for hierarchy \"clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372776729 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "hsync_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"hsync_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699372801425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 40 " "Parameter TAP_DISTANCE set to 40" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699372801425 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1699372801425 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801425 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699372801425 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "87 " "Inferred 87 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_output:v0\|pipeline_rgb_out:output\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_output:v0\|pipeline_rgb_out:output\|Div0\"" {  } { { "pipeline_rgb_out.vhd" "Div0" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_output:v0\|pipeline_rgb_out:output\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_output:v0\|pipeline_rgb_out:output\|Div1\"" {  } { { "pipeline_rgb_out.vhd" "Div1" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 85 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_output:v0\|pipeline_rgb_out:output\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_output:v0\|pipeline_rgb_out:output\|Div2\"" {  } { { "pipeline_rgb_out.vhd" "Div2" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 86 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:39:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:39:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:39:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:39:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:38:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:38:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:38:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:38:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:37:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:37:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:37:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:37:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:36:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:36:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:36:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:36:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:35:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:35:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:35:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:35:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:34:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:34:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:34:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:34:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:33:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:33:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:33:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:33:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:32:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:32:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:32:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:32:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:31:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:31:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:31:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:31:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:30:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:30:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:30:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:30:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:29:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:29:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:29:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:29:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:28:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:28:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:28:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:28:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:27:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:27:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:27:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:27:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:26:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:26:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:26:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:26:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:25:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:25:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:25:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:25:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:24:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:24:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:24:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:24:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:23:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:23:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:23:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:23:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:22:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:22:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:22:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:22:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:21:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:21:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:21:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:21:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:20:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:20:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:20:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:20:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:19:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:19:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:19:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:19:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:18:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:18:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:18:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:18:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:17:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:17:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:17:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:17:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:16:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:16:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:16:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:16:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:15:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:15:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:15:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:15:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:14:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:14:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:14:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:14:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:13:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:13:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:13:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:13:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:12:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:12:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:12:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:12:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:11:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:11:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:11:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:11:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:10:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:10:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:10:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:10:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:9:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:9:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:9:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:9:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:8:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:8:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:8:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:8:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:7:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:7:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:7:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:7:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:6:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:6:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:6:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:6:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:5:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:5:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:5:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:5:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:4:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:4:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:4:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:4:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:3:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:3:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:3:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:3:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:2:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:2:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:2:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:2:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:1:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:1:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:1:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:1:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:0:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:0:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:0:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:0:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "project2_ads.vhd" "Div1" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 145 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "project2_ads.vhd" "Div0" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372801437 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699372801437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:hsync_reg_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:hsync_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372801550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:hsync_reg_rtl_0 " "Instantiated megafunction \"altshift_taps:hsync_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372801550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 40 " "Parameter \"TAP_DISTANCE\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372801550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372801550 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372801550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ugl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ugl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ugl " "Found entity 1: shift_taps_ugl" {  } { { "db/shift_taps_ugl.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/shift_taps_ugl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372801585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372801585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6p71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6p71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6p71 " "Found entity 1: altsyncram_6p71" {  } { { "db/altsyncram_6p71.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/altsyncram_6p71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372801621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372801621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_o5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_o5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_o5f " "Found entity 1: cntr_o5f" {  } { { "db/cntr_o5f.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/cntr_o5f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372801661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372801661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_irb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_irb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_irb " "Found entity 1: cmpr_irb" {  } { { "db/cmpr_irb.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/cmpr_irb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372801695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372801695 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_output:v0\|pipeline_rgb_out:output\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_output:v0\|pipeline_rgb_out:output\|lpm_divide:Div0\"" {  } { { "pipeline_rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372801707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_output:v0\|pipeline_rgb_out:output\|lpm_divide:Div0 " "Instantiated megafunction \"vga_output:v0\|pipeline_rgb_out:output\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372801707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372801707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372801707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372801707 ""}  } { { "pipeline_rgb_out.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/pipeline_rgb_out.vhd" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372801707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_asl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_asl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_asl " "Found entity 1: lpm_divide_asl" {  } { { "db/lpm_divide_asl.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/lpm_divide_asl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372801744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372801744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/sign_div_unsign_ckh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372801747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372801747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2fe " "Found entity 1: alt_u_div_2fe" {  } { { "db/alt_u_div_2fe.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/alt_u_div_2fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372801754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372801754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372801789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372801789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372801824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372801824 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\"" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372801849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 29 " "Parameter \"LPM_WIDTHA\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372801850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 29 " "Parameter \"LPM_WIDTHB\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372801850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 58 " "Parameter \"LPM_WIDTHP\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372801850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 58 " "Parameter \"LPM_WIDTHR\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372801850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372801850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372801850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372801850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372801850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372801850 ""}  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372801850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9hs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9hs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9hs " "Found entity 1: mult_9hs" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372801886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372801886 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 145 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372802290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802290 ""}  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 145 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372802290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2vl " "Found entity 1: lpm_divide_2vl" {  } { { "db/lpm_divide_2vl.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/lpm_divide_2vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372802324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372802324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/sign_div_unsign_4nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372802332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372802332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ike.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ike.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ike " "Found entity 1: alt_u_div_ike" {  } { { "db/alt_u_div_ike.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/alt_u_div_ike.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372802369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372802369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372802441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802441 ""}  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372802441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372802465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 21 " "Parameter \"LPM_WIDTHA\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 29 " "Parameter \"LPM_WIDTHB\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802465 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802465 ""}  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372802465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dks " "Found entity 1: mult_dks" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372802502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372802502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372802519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 21 " "Parameter \"LPM_WIDTHA\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 29 " "Parameter \"LPM_WIDTHB\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802520 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372802520 ""}  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372802520 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "184 " "Converted 184 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 328 " "Used 328 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 328 328 " "Used 328 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 328 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1699372804623 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "184 " "Converted the following 184 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:38:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:37:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:36:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:35:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:34:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:33:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:32:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:31:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:30:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:29:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:28:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:27:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:26:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:25:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:24:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:23:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:22:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:21:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:20:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:19:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/project2_ads.vhd" 90 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out8 " "DSP block output node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out8\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult1\|mult_dks:auto_generated\|mac_mult7 " "DSP block multiplier node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_mult7\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult0\|mult_dks:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult0\|mult_dks:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult0\|mult_dks:auto_generated\|mac_out8 " "DSP block output node \"lpm_mult:Mult0\|mult_dks:auto_generated\|mac_out8\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult0\|mult_dks:auto_generated\|mac_mult7 " "DSP block multiplier node \"lpm_mult:Mult0\|mult_dks:auto_generated\|mac_mult7\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out6 " "DSP block output node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out6\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 87 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult1\|mult_dks:auto_generated\|mac_mult5 " "DSP block multiplier node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_mult5\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 87 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult0\|mult_dks:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult0\|mult_dks:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult0\|mult_dks:auto_generated\|mac_out6 " "DSP block output node \"lpm_mult:Mult0\|mult_dks:auto_generated\|mac_out6\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 87 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult0\|mult_dks:auto_generated\|mac_mult5 " "DSP block multiplier node \"lpm_mult:Mult0\|mult_dks:auto_generated\|mac_mult5\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 87 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804623 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1699372804623 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 144 " "Used 144 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 144 144 " "Used 144 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 144 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1699372804623 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1699372804623 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1699372804623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372804728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 11 " "Parameter \"dataa_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804728 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372804728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_0kg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_0kg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_0kg1 " "Found entity 1: mac_mult_0kg1" {  } { { "db/mac_mult_0kg1.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mac_mult_0kg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372804762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372804762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qqn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qqn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qqn " "Found entity 1: mult_qqn" {  } { { "db/mult_qqn.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_qqn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372804803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372804803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372804851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 22 " "Parameter \"dataa_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804851 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 91 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372804851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_e682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_e682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_e682 " "Found entity 1: mac_out_e682" {  } { { "db/mac_out_e682.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mac_out_e682.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372804893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372804893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372804917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 29 " "Parameter \"output_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372804917 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372804917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_4fg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_4fg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_4fg1 " "Found entity 1: mac_mult_4fg1" {  } { { "db/mac_mult_4fg1.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mac_mult_4fg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372804953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372804953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1rn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1rn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1rn " "Found entity 1: mult_1rn" {  } { { "db/mult_1rn.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_1rn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372804998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372804998 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372805022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 29 " "Parameter \"dataa_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 29 " "Parameter \"output_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805023 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 81 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372805023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_s682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_s682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_s682 " "Found entity 1: mac_out_s682" {  } { { "db/mac_out_s682.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mac_out_s682.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372805058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372805058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372805202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult5 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:39:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 11 " "Parameter \"dataa_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 29 " "Parameter \"output_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372805203 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_9hs.tdf" 58 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372805203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_5fg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_5fg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_5fg1 " "Found entity 1: mac_mult_5fg1" {  } { { "db/mac_mult_5fg1.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mac_mult_5fg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372805235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372805235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2rn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2rn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2rn " "Found entity 1: mult_2rn" {  } { { "db/mult_2rn.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_2rn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372805273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372805273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 3 " "Parameter \"dataa_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 14 " "Parameter \"output_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806661 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372806661 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "alt_mac_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/alt_mac_mult.tdf" 287 3 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806678 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806703 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 299 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806715 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 311 10 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 408 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806730 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "mpar_add.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 110 8 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u2f " "Found entity 1: add_sub_u2f" {  } { { "db/add_sub_u2f.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/add_sub_u2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372806792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372806792 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "mpar_add.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngg " "Found entity 1: add_sub_ngg" {  } { { "db/add_sub_ngg.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/add_sub_ngg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372806833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372806833 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00031 lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00031\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 959 39 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806843 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00033 lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00033\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 971 44 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806848 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00035 lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00035\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 1015 54 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806854 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00037 lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00037\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 1026 59 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806857 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|altshift:external_latency_ffs lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 92 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 14 " "Parameter \"dataa_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 14 " "Parameter \"output_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806871 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 92 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372806871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_g682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_g682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_g682 " "Found entity 1: mac_out_g682" {  } { { "db/mac_out_g682.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mac_out_g682.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372806905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372806905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"lpm_mult:Mult0\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 3 " "Parameter \"dataa_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 14 " "Parameter \"output_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806914 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372806914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Instantiated megafunction \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 3 " "Parameter \"dataa_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372806941 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372806941 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "alt_mac_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/alt_mac_mult.tdf" 287 3 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806961 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806974 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 299 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806981 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 311 10 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806987 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 408 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806991 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "mpar_add.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 110 8 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372806998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d4f " "Found entity 1: add_sub_d4f" {  } { { "db/add_sub_d4f.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/add_sub_d4f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372807032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372807032 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "mpar_add.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372807043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgg " "Found entity 1: add_sub_mgg" {  } { { "db/add_sub_mgg.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/add_sub_mgg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372807079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372807079 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|altshift:external_latency_ffs lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372807086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_out:mac_out6 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_out:mac_out6\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 87 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372807094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_out:mac_out6 " "Instantiated megafunction \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_out:mac_out6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 21 " "Parameter \"dataa_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807094 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 87 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372807094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_c682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_c682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_c682 " "Found entity 1: mac_out_c682" {  } { { "db/mac_out_c682.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mac_out_c682.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699372807126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372807126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372807136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Instantiated megafunction \"lpm_mult:Mult0\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 3 " "Parameter \"dataa_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699372807136 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699372807136 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "72140 " "Ignored 72140 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "1800 " "Ignored 1800 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1699372817151 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "70340 " "Ignored 70340 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1699372817151 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1699372817151 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[20\] vga_output:v0\|vga_fsm:driver\|point.y\[20\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[20\]~1 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[20\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[20\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[20\]~1\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[29\] vga_output:v0\|vga_fsm:driver\|point.y\[29\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[29\]~5 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[29\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[29\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[29\]~5\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[28\] vga_output:v0\|vga_fsm:driver\|point.y\[28\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[28\]~9 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[28\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[28\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[28\]~9\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[27\] vga_output:v0\|vga_fsm:driver\|point.y\[27\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[27\]~13 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[27\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[27\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[27\]~13\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[26\] vga_output:v0\|vga_fsm:driver\|point.y\[26\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[26\]~17 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[26\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[26\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[26\]~17\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[25\] vga_output:v0\|vga_fsm:driver\|point.y\[25\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[25\]~21 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[25\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[25\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[25\]~21\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[24\] vga_output:v0\|vga_fsm:driver\|point.y\[24\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[24\]~25 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[24\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[24\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[24\]~25\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[30\] vga_output:v0\|vga_fsm:driver\|point.y\[30\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[30\]~29 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[30\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[30\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[30\]~29\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[23\] vga_output:v0\|vga_fsm:driver\|point.y\[23\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[23\]~33 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[23\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[23\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[23\]~33\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[22\] vga_output:v0\|vga_fsm:driver\|point.y\[22\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[22\]~37 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[22\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[22\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[22\]~37\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[21\] vga_output:v0\|vga_fsm:driver\|point.y\[21\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[21\]~41 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[21\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[21\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[21\]~41\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[19\] vga_output:v0\|vga_fsm:driver\|point.y\[19\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[19\]~45 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[19\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[19\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[19\]~45\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[18\] vga_output:v0\|vga_fsm:driver\|point.y\[18\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[18\]~49 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[18\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[18\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[18\]~49\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[17\] vga_output:v0\|vga_fsm:driver\|point.y\[17\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[17\]~53 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[17\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[17\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[17\]~53\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[16\] vga_output:v0\|vga_fsm:driver\|point.y\[16\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[16\]~57 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[16\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[16\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[16\]~57\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[15\] vga_output:v0\|vga_fsm:driver\|point.y\[15\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[15\]~61 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[15\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[15\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[15\]~61\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[14\] vga_output:v0\|vga_fsm:driver\|point.y\[14\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[14\]~65 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[14\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[14\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[14\]~65\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[13\] vga_output:v0\|vga_fsm:driver\|point.y\[13\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[13\]~69 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[13\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[13\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[13\]~69\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[10\] vga_output:v0\|vga_fsm:driver\|point.y\[10\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[10\]~73 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[10\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[10\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[10\]~73\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[12\] vga_output:v0\|vga_fsm:driver\|point.y\[12\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[12\]~77 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[12\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[12\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[12\]~77\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[11\] vga_output:v0\|vga_fsm:driver\|point.y\[11\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[11\]~81 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[11\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[11\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[11\]~81\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[9\] vga_output:v0\|vga_fsm:driver\|point.y\[9\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[9\]~85 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[9\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[9\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[9\]~85\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[8\] vga_output:v0\|vga_fsm:driver\|point.y\[8\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[8\]~89 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[8\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[8\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[8\]~89\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[7\] vga_output:v0\|vga_fsm:driver\|point.y\[7\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[7\]~93 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[7\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[7\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[7\]~93\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[6\] vga_output:v0\|vga_fsm:driver\|point.y\[6\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[6\]~97 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[6\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[6\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[6\]~97\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[5\] vga_output:v0\|vga_fsm:driver\|point.y\[5\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[5\]~101 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[5\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[5\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[5\]~101\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[4\] vga_output:v0\|vga_fsm:driver\|point.y\[4\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[4\]~105 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[4\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[4\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[4\]~105\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.y\[3\] vga_output:v0\|vga_fsm:driver\|point.y\[3\]~_emulated vga_output:v0\|vga_fsm:driver\|point.y\[3\]~109 " "Register \"vga_output:v0\|vga_fsm:driver\|point.y\[3\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.y\[3\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.y\[3\]~109\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.y[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[20\] vga_output:v0\|vga_fsm:driver\|point.x\[20\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[20\]~1 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[20\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[20\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[20\]~1\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[29\] vga_output:v0\|vga_fsm:driver\|point.x\[29\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[29\]~5 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[29\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[29\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[29\]~5\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[28\] vga_output:v0\|vga_fsm:driver\|point.x\[28\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[28\]~9 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[28\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[28\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[28\]~9\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[27\] vga_output:v0\|vga_fsm:driver\|point.x\[27\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[27\]~13 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[27\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[27\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[27\]~13\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[26\] vga_output:v0\|vga_fsm:driver\|point.x\[26\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[26\]~17 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[26\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[26\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[26\]~17\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[30\] vga_output:v0\|vga_fsm:driver\|point.x\[30\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[30\]~21 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[30\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[30\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[30\]~21\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[25\] vga_output:v0\|vga_fsm:driver\|point.x\[25\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[25\]~25 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[25\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[25\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[25\]~25\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[24\] vga_output:v0\|vga_fsm:driver\|point.x\[24\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[24\]~29 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[24\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[24\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[24\]~29\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[23\] vga_output:v0\|vga_fsm:driver\|point.x\[23\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[23\]~33 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[23\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[23\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[23\]~33\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[22\] vga_output:v0\|vga_fsm:driver\|point.x\[22\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[22\]~37 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[22\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[22\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[22\]~37\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[21\] vga_output:v0\|vga_fsm:driver\|point.x\[21\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[21\]~41 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[21\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[21\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[21\]~41\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[19\] vga_output:v0\|vga_fsm:driver\|point.x\[19\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[19\]~45 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[19\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[19\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[19\]~45\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[18\] vga_output:v0\|vga_fsm:driver\|point.x\[18\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[18\]~49 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[18\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[18\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[18\]~49\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[17\] vga_output:v0\|vga_fsm:driver\|point.x\[17\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[17\]~53 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[17\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[17\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[17\]~53\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[16\] vga_output:v0\|vga_fsm:driver\|point.x\[16\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[16\]~57 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[16\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[16\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[16\]~57\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[15\] vga_output:v0\|vga_fsm:driver\|point.x\[15\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[15\]~61 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[15\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[15\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[15\]~61\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[10\] vga_output:v0\|vga_fsm:driver\|point.x\[10\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[10\]~65 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[10\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[10\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[10\]~65\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[14\] vga_output:v0\|vga_fsm:driver\|point.x\[14\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[14\]~69 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[14\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[14\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[14\]~69\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[13\] vga_output:v0\|vga_fsm:driver\|point.x\[13\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[13\]~73 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[13\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[13\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[13\]~73\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[12\] vga_output:v0\|vga_fsm:driver\|point.x\[12\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[12\]~77 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[12\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[12\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[12\]~77\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[11\] vga_output:v0\|vga_fsm:driver\|point.x\[11\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[11\]~81 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[11\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[11\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[11\]~81\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[9\] vga_output:v0\|vga_fsm:driver\|point.x\[9\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[9\]~85 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[9\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[9\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[9\]~85\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[8\] vga_output:v0\|vga_fsm:driver\|point.x\[8\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[8\]~89 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[8\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[8\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[8\]~89\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[7\] vga_output:v0\|vga_fsm:driver\|point.x\[7\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[7\]~93 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[7\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[7\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[7\]~93\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[6\] vga_output:v0\|vga_fsm:driver\|point.x\[6\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[6\]~97 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[6\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[6\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[6\]~97\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "vga_output:v0\|vga_fsm:driver\|point.x\[5\] vga_output:v0\|vga_fsm:driver\|point.x\[5\]~_emulated vga_output:v0\|vga_fsm:driver\|point.x\[5\]~101 " "Register \"vga_output:v0\|vga_fsm:driver\|point.x\[5\]\" is converted into an equivalent circuit using register \"vga_output:v0\|vga_fsm:driver\|point.x\[5\]~_emulated\" and latch \"vga_output:v0\|vga_fsm:driver\|point.x\[5\]~101\"" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/src/ads/ads_project2/vga_fsm.vhd" 17 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1699372817964 "|project2_ads|vga_output:v0|vga_fsm:driver|point.x[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1699372817964 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699372845010 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "599 " "599 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699372880125 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[19\]~4 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[19\]~4\"" {  } { { "db/mult_dks.tdf" "add9_result\[19\]~4" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[17\]~6 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[17\]~6\"" {  } { { "db/mult_dks.tdf" "add9_result\[17\]~6" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[16\]~8 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[16\]~8\"" {  } { { "db/mult_dks.tdf" "add9_result\[16\]~8" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[15\]~10 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[15\]~10\"" {  } { { "db/mult_dks.tdf" "add9_result\[15\]~10" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[14\]~12 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[14\]~12\"" {  } { { "db/mult_dks.tdf" "add9_result\[14\]~12" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[13\]~14 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[13\]~14\"" {  } { { "db/mult_dks.tdf" "add9_result\[13\]~14" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[12\]~16 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[12\]~16\"" {  } { { "db/mult_dks.tdf" "add9_result\[12\]~16" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[11\]~18 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[11\]~18\"" {  } { { "db/mult_dks.tdf" "add9_result\[11\]~18" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[10\]~20 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[10\]~20\"" {  } { { "db/mult_dks.tdf" "add9_result\[10\]~20" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[9\]~22 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[9\]~22\"" {  } { { "db/mult_dks.tdf" "add9_result\[9\]~22" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[8\]~24 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[8\]~24\"" {  } { { "db/mult_dks.tdf" "add9_result\[8\]~24" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[7\]~26 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[7\]~26\"" {  } { { "db/mult_dks.tdf" "add9_result\[7\]~26" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[6\]~28 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[6\]~28\"" {  } { { "db/mult_dks.tdf" "add9_result\[6\]~28" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[5\]~30 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[5\]~30\"" {  } { { "db/mult_dks.tdf" "add9_result\[5\]~30" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[4\]~32 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[4\]~32\"" {  } { { "db/mult_dks.tdf" "add9_result\[4\]~32" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[3\]~34 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[3\]~34\"" {  } { { "db/mult_dks.tdf" "add9_result\[3\]~34" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[2\]~36 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[2\]~36\"" {  } { { "db/mult_dks.tdf" "add9_result\[2\]~36" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[1\]~38 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[1\]~38\"" {  } { { "db/mult_dks.tdf" "add9_result\[1\]~38" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[0\]~40 " "Logic cell \"lpm_mult:Mult1\|mult_dks:auto_generated\|add9_result\[0\]~40\"" {  } { { "db/mult_dks.tdf" "add9_result\[0\]~40" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[19\]~4 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[19\]~4\"" {  } { { "db/mult_dks.tdf" "add9_result\[19\]~4" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[18\]~6 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[18\]~6\"" {  } { { "db/mult_dks.tdf" "add9_result\[18\]~6" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[17\]~8 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[17\]~8\"" {  } { { "db/mult_dks.tdf" "add9_result\[17\]~8" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[16\]~10 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[16\]~10\"" {  } { { "db/mult_dks.tdf" "add9_result\[16\]~10" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[15\]~12 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[15\]~12\"" {  } { { "db/mult_dks.tdf" "add9_result\[15\]~12" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[14\]~14 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[14\]~14\"" {  } { { "db/mult_dks.tdf" "add9_result\[14\]~14" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[13\]~16 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[13\]~16\"" {  } { { "db/mult_dks.tdf" "add9_result\[13\]~16" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[12\]~18 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[12\]~18\"" {  } { { "db/mult_dks.tdf" "add9_result\[12\]~18" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[11\]~20 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[11\]~20\"" {  } { { "db/mult_dks.tdf" "add9_result\[11\]~20" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[10\]~22 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[10\]~22\"" {  } { { "db/mult_dks.tdf" "add9_result\[10\]~22" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[9\]~24 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[9\]~24\"" {  } { { "db/mult_dks.tdf" "add9_result\[9\]~24" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[8\]~26 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[8\]~26\"" {  } { { "db/mult_dks.tdf" "add9_result\[8\]~26" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[7\]~28 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[7\]~28\"" {  } { { "db/mult_dks.tdf" "add9_result\[7\]~28" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[6\]~30 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[6\]~30\"" {  } { { "db/mult_dks.tdf" "add9_result\[6\]~30" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[5\]~32 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[5\]~32\"" {  } { { "db/mult_dks.tdf" "add9_result\[5\]~32" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[4\]~34 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[4\]~34\"" {  } { { "db/mult_dks.tdf" "add9_result\[4\]~34" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[3\]~36 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[3\]~36\"" {  } { { "db/mult_dks.tdf" "add9_result\[3\]~36" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[2\]~38 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[2\]~38\"" {  } { { "db/mult_dks.tdf" "add9_result\[2\]~38" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[1\]~40 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[1\]~40\"" {  } { { "db/mult_dks.tdf" "add9_result\[1\]~40" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[0\]~42 " "Logic cell \"lpm_mult:Mult0\|mult_dks:auto_generated\|add9_result\[0\]~42\"" {  } { { "db/mult_dks.tdf" "add9_result\[0\]~42" { Text "/home/smcginn-adsd/src/ads/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1699372880475 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1699372880475 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699372884198 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699372884198 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57128 " "Implemented 57128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699372887233 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699372887233 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56819 " "Implemented 56819 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699372887233 ""} { "Info" "ICUT_CUT_TM_RAMS" "2 " "Implemented 2 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1699372887233 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1699372887233 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "288 " "Implemented 288 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1699372887233 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699372887233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "855 " "Peak virtual memory: 855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699372887420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov  7 11:01:27 2023 " "Processing ended: Tue Nov  7 11:01:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699372887420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:59 " "Elapsed time: 00:01:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699372887420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:10 " "Total CPU time (on all processors): 00:02:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699372887420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699372887420 ""}
