============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 16 2025  11:28:23 am
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

         Pin                        Type               Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                     0 R             
(fp.sdc_line_33_106_1)   ext delay                                       +500     500 R             
write_if_we              in port                            2 21.1    0    +0     500 R             
g279/I                                                                     +0     500               
g279/ZN                  INVSKND16BWP16P90LVT(timing)       1  3.9    2    +3     503 F             
g2/A3                                                                      +0     503               
g2/ZN                    NR3SKPBD6BWP16P90LVT(timing)       2  1.8   11   +12     515 R             
write_if_gnt             interconnect                                11    +0     515 R             
                         out port                                          +0     515 R             
(fp.sdc_line_36_325_1)   ext delay                                       +500    1015 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                                  560 R             
----------------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    -455ps (TIMING VIOLATION)
Start-point  : write_if_we
End-point    : write_if_gnt

path   2:

         Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                    (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
-------------------------------------------------------------------------------------------------------
(clock clk)              launch                                                        0 R             
(fp.sdc_line_33_3_1)     ext delay                                          +500     500 R             
read_if_req              in port                               1  7.8    0    +0     500 R             
g277/B1                                                                       +0     500               
g277/ZN                  IND2OPTPBD12BWP16P90LVT(timing)       1  3.5    9    +5     505 F             
g276/A1                                                                       +0     505               
g276/ZN                  NR3SKPBD6BWP16P90LVT(timing)          2  1.7   17    +9     514 R             
read_if_gnt              interconnect                                   17    +0     514 R             
                         out port                                             +0     514 R             
(fp.sdc_line_36_291_1)   ext delay                                          +500    1014 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                     560 R             
-------------------------------------------------------------------------------------------------------
Cost Group   : 'I2O' (path_group 'I2O')
Timing slack :    -454ps (TIMING VIOLATION)
Start-point  : read_if_req
End-point    : read_if_gnt

path   3:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 F             
write_if_req            in port                              2 18.5    0    +0     500 F             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)         1 13.1    6    +5     505 R             
g269__6417/A2                                                               +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 24.2   11   +10     515 F             
async_fifo_i_wptr_full_inst/winc 
  g1106__4319/A1                                                            +0     515               
  g1106__4319/ZN        ND3OPTPAD2BWP16P90LVT(timing)        1  3.2   25   +10     526 R             
  g1124__7098/C                                                             +0     526               
  g1124__7098/ZN        AOAI211D4BWP16P90LVT(timing)         3  6.3   36   +26     552 F             
  g1125__6131/A2                                                            +0     552               
  g1125__6131/Z         XOR2D4BWP16P90LVT(timing)            2  5.1   13   +37     589 R             
  g1131__9945/A1                                                            +0     589               
  g1131__9945/Z         XOR2D8BWP16P90LVT(timing)            1  2.2    9   +25     615 F             
  g1096__1881/A3                                                            +0     615               
  g1096__1881/ZN        NR4SKPBD3BWP16P90LVT(timing)         1  1.6   21   +20     634 R             
  wfull_reg/D           DFCNQD2BWP16P90LVT(timing)                          +0     634               
  wfull_reg/CP          setup                                          0   +25     660 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :    -100ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wfull_reg/D

path   4:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 F             
write_if_req            in port                              2 18.5    0    +0     500 F             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)         1 13.1    6    +5     505 R             
g269__6417/A2                                                               +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 24.2   11   +10     515 F             
async_fifo_i_wptr_full_inst/winc 
  g1106__4319/A1                                                            +0     515               
  g1106__4319/ZN        ND3OPTPAD2BWP16P90LVT(timing)        1  3.2   25   +10     526 R             
  g1124__7098/C                                                             +0     526               
  g1124__7098/ZN        AOAI211D4BWP16P90LVT(timing)         3  6.3   36   +26     552 F             
  g1125__6131/A2                                                            +0     552               
  g1125__6131/Z         XOR2D4BWP16P90LVT(timing)            2  5.1   13   +37     589 R             
  wptr_reg[2]/D         DFCNQD0BWP16P90(timing)                             +0     589               
  wptr_reg[2]/CP        setup                                          0   +45     635 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -75ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[2]/D

path   5:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 F             
write_if_req            in port                              2 18.5    0    +0     500 F             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)         1 13.1    6    +5     505 R             
g269__6417/A2                                                               +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 24.2   11   +10     515 F             
async_fifo_i_wptr_full_inst/winc 
  g1106__4319/A1                                                            +0     515               
  g1106__4319/ZN        ND3OPTPAD2BWP16P90LVT(timing)        1  3.2   25   +10     526 R             
  g1124__7098/C                                                             +0     526               
  g1124__7098/ZN        AOAI211D4BWP16P90LVT(timing)         3  6.3   36   +26     552 F             
  g2__8246/A2                                                               +0     552               
  g2__8246/Z            XOR2D8BWP16P90LVT(timing)            3  4.4   10   +34     586 R             
  wptr_reg[1]/D         DFCNQD0BWP16P90(timing)                             +0     586               
  wptr_reg[1]/CP        setup                                          0   +44     631 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -71ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[1]/D

path   6:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 R             
write_if_req            in port                              2 18.4    0    +0     500 R             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)         1 13.5    5    +4     504 F             
g269__6417/A2                                                               +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 24.4   17   +14     518 R             
async_fifo_i_wptr_full_inst/winc 
  g1139/I                                                                   +0     518               
  g1139/ZN              INVSKND2BWP16P90LVT(timing)          1  2.3    9   +10     528 F             
  g1103__5107/A1                                                            +0     528               
  g1103__5107/ZN        NR3SKPD3BWP16P90LVT(timing)          1  3.0   21   +15     543 R             
  g1094__1666/A1                                                            +0     543               
  g1094__1666/ZN        IOAI21D4BWP16P90LVT(timing)          3  5.0   19   +18     561 F             
  g1092__2346/A1                                                            +0     561               
  g1092__2346/Z         CKXOR2D4BWP16P90LVT(timing)          3  7.0   16   +35     596 R             
  wptr_reg[3]/D         DFCNQD1BWP16P90LVT(timing)                          +0     596               
  wptr_reg[3]/CP        setup                                          0   +24     620 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -60ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[3]/D

path   7:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 R             
write_if_req            in port                              2 18.4    0    +0     500 R             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)         1 13.5    5    +4     504 F             
g269__6417/A2                                                               +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 24.4   17   +14     518 R             
async_fifo_i_wptr_full_inst/winc 
  g1115__1705/A1                                                            +0     518               
  g1115__1705/ZN        ND2OPTPBD6BWP16P90LVT(timing)        3  7.4   19   +14     533 F             
  g1108__5526/A2                                                            +0     533               
  g1108__5526/ZN        IOA22D4BWP16P90LVT(timing)           2  3.3   17   +24     557 F             
  g1098__6417/A2                                                            +0     557               
  g1098__6417/Z         XOR2D4BWP16P90LVT(timing)            3  4.3   12   +33     590 R             
  wptr_reg[0]/D         DFCNQD1BWP16P90LVT(timing)                          +0     590               
  wptr_reg[0]/CP        setup                                          0   +24     614 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -54ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wptr_reg[0]/D

path   8:

         Pin                        Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R             
async_fifo_i_fifomem_inst
  mem_reg[5][2]/CP                                                     0    +0       0 R             
  mem_reg[5][2]/Q        DFQD2BWP16P90LVT(timing)            1  2.9   10   +58      58 F             
  g4380__5477/B1                                                            +0      58               
  g4380__5477/ZN         AOI22SKPD4BWP16P90LVT(timing)       1  2.4   19   +14      72 R             
  g4327__6260/A2                                                            +0      72               
  g4327__6260/ZN         ND2SKNBD3BWP16P90LVT(timing)        1  2.6   13   +13      85 F             
  g4312__1881/A1                                                            +0      85               
  g4312__1881/ZN         NR2SKPBD4BWP16P90LVT(timing)        1  1.4    8    +8      93 R             
  g4303__6783/A1                                                            +0      93               
  g4303__6783/ZN         ND3OPTPAD1BWP16P90LVT(timing)       1  0.8   15   +12     106 F             
async_fifo_i_fifomem_inst/rdata[2] 
read_if_rdata[2]         interconnect                                 15    +0     106 F             
                         out port                                           +0     106 F             
(fp.sdc_line_36_322_1)   ext delay                                        +500     606 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                   560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -46ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[5][2]/CP
End-point    : read_if_rdata[2]

path   9:

         Pin                        Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R             
async_fifo_i_fifomem_inst
  mem_reg[14][4]/CP                                                    0    +0       0 R             
  mem_reg[14][4]/QN      DFQND1BWP16P90LVT(timing)           1  1.3   15   +49      49 R             
  g4436__5477/A1                                                            +0      49               
  g4436__5477/ZN         NR2D0P75BWP16P90LVT(timing)         1  2.4   27   +17      66 F             
  g4317__9315/A4                                                            +0      66               
  g4317__9315/ZN         NR4SKPBD3BWP16P90LVT(timing)        1  2.5   28   +26      92 R             
  g4304__3680/A2                                                            +0      92               
  g4304__3680/ZN         ND3OPTPAD2BWP16P90LVT(timing)       1  0.8   11   +14     106 F             
async_fifo_i_fifomem_inst/rdata[4] 
read_if_rdata[4]         interconnect                                 11    +0     106 F             
                         out port                                           +0     106 F             
(fp.sdc_line_36_320_1)   ext delay                                        +500     606 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                   560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -46ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[14][4]/CP
End-point    : read_if_rdata[4]

path  10:

         Pin                        Type               Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                     0 R             
async_fifo_i_fifomem_inst
  mem_reg[6][6]/CP                                                    0    +0       0 R             
  mem_reg[6][6]/QN       DFQND1BWP16P90LVT(timing)          1  1.3   15   +49      49 R             
  g4420__5122/A1                                                           +0      49               
  g4420__5122/ZN         NR2D0P75BWP16P90(timing)           1  1.7   28   +19      68 F             
  g4326__5107/A1                                                           +0      68               
  g4326__5107/ZN         NR4SKPBD2BWP16P90LVT(timing)       1  1.4   24   +20      88 R             
  g4301__8428/A2                                                           +0      88               
  g4301__8428/ZN         ND3SKNBD1BWP16P90LVT(timing)       1  0.8   17   +18     106 F             
async_fifo_i_fifomem_inst/rdata[6] 
read_if_rdata[6]         interconnect                                17    +0     106 F             
                         out port                                          +0     106 F             
(fp.sdc_line_36_318_1)   ext delay                                       +500     606 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                                  560 R             
----------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -46ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[6][6]/CP
End-point    : read_if_rdata[6]

path  11:

         Pin                        Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R             
async_fifo_i_fifomem_inst
  mem_reg[5][0]/CP                                                     0    +0       0 R             
  mem_reg[5][0]/QN       DFQND1BWP16P90LVT(timing)           1  1.3   15   +49      49 R             
  g4417__1617/B1                                                            +0      49               
  g4417__1617/ZN         INR2OPTPBD1BWP16P90(timing)         1  2.1   22   +20      70 F             
  g4335__1705/A2                                                            +0      70               
  g4335__1705/ZN         NR4SKPBD3BWP16P90LVT(timing)        1  2.5   26   +22      92 R             
  g4300__4319/A2                                                            +0      92               
  g4300__4319/ZN         ND3OPTPAD2BWP16P90LVT(timing)       1  0.8   11   +14     105 F             
async_fifo_i_fifomem_inst/rdata[0] 
read_if_rdata[0]         interconnect                                 11    +0     105 F             
                         out port                                           +0     105 F             
(fp.sdc_line_36_324_1)   ext delay                                        +500     605 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                   560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -45ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[5][0]/CP
End-point    : read_if_rdata[0]

path  12:

         Pin                        Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R             
async_fifo_i_fifomem_inst
  mem_reg[10][7]/CP                                                    0    +0       0 R             
  mem_reg[10][7]/QN      DFQND1BWP16P90LVT(timing)           1  1.2   14   +49      49 R             
  g4413__8428/A1                                                            +0      49               
  g4413__8428/ZN         NR2D0BWP16P90LVT(timing)            1  2.1   28   +20      69 F             
  g4329__8428/A1                                                            +0      69               
  g4329__8428/ZN         NR4SKPBD3BWP16P90LVT(timing)        1  2.9   28   +22      91 R             
  g4298__5107/A3                                                            +0      91               
  g4298__5107/ZN         ND3OPTPAD2BWP16P90LVT(timing)       1  0.8   11   +15     105 F             
async_fifo_i_fifomem_inst/rdata[7] 
read_if_rdata[7]         interconnect                                 11    +0     105 F             
                         out port                                           +0     105 F             
(fp.sdc_line_36_317_1)   ext delay                                        +500     605 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                   560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -45ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[10][7]/CP
End-point    : read_if_rdata[7]

path  13:

         Pin                        Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R             
async_fifo_i_fifomem_inst
  mem_reg[3][1]/CP                                                     0    +0       0 R             
  mem_reg[3][1]/QN       DFQND1BWP16P90LVT(timing)           1  1.3   15   +49      49 R             
  g4459__2883/A1                                                            +0      49               
  g4459__2883/ZN         NR2D0P75BWP16P90LVT(timing)         1  2.2   22   +16      65 F             
  g4325__2398/A3                                                            +0      65               
  g4325__2398/ZN         NR4SKPBD3BWP16P90LVT(timing)        1  2.9   27   +26      91 R             
  g4302__5526/A3                                                            +0      91               
  g4302__5526/ZN         ND3OPTPAD2BWP16P90LVT(timing)       1  0.8   11   +14     105 F             
async_fifo_i_fifomem_inst/rdata[1] 
read_if_rdata[1]         interconnect                                 11    +0     105 F             
                         out port                                           +0     105 F             
(fp.sdc_line_36_323_1)   ext delay                                        +500     605 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                   560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -45ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[3][1]/CP
End-point    : read_if_rdata[1]

path  14:

         Pin                        Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R             
async_fifo_i_fifomem_inst
  mem_reg[13][3]/CP                                                    0    +0       0 R             
  mem_reg[13][3]/QN      DFQND1BWP16P90LVT(timing)           1  1.4   15   +49      49 R             
  g4428__6161/B1                                                            +0      49               
  g4428__6161/ZN         INR2D1BWP16P90(timing)              1  2.2   17   +18      68 F             
  g4319__2883/A3                                                            +0      68               
  g4319__2883/ZN         NR4SKPBD3BWP16P90LVT(timing)        1  2.5   26   +24      92 R             
  g4297__2398/A2                                                            +0      92               
  g4297__2398/ZN         ND3OPTPAD2BWP16P90LVT(timing)       1  0.8   11   +14     105 F             
async_fifo_i_fifomem_inst/rdata[3] 
read_if_rdata[3]         interconnect                                 11    +0     105 F             
                         out port                                           +0     105 F             
(fp.sdc_line_36_321_1)   ext delay                                        +500     605 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                   560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -45ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[13][3]/CP
End-point    : read_if_rdata[3]

path  15:

         Pin                        Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                      0 R             
async_fifo_i_fifomem_inst
  mem_reg[11][5]/CP                                                    0    +0       0 R             
  mem_reg[11][5]/QN      DFQND1BWP16P90LVT(timing)           1  2.4   20   +46      46 F             
  g4378__7410/B1                                                            +0      46               
  g4378__7410/ZN         OAI22SKND3BWP16P90(timing)          1  3.0   38   +31      77 R             
  g4306__2802/A3                                                            +0      77               
  g4306__2802/ZN         NR3OPTPAD2BWP16P90LVT(timing)       1  1.8   16   +18      95 F             
  g4299__6260/A1                                                            +0      95               
  g4299__6260/ZN         ND2SKNBD2BWP16P90LVT(timing)        1  0.8   12   +10     105 R             
async_fifo_i_fifomem_inst/rdata[5] 
read_if_rdata[5]         interconnect                                 12    +0     105 R             
                         out port                                           +0     105 R             
(fp.sdc_line_36_319_1)   ext delay                                        +500     605 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                                   560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -45ps (TIMING VIOLATION)
Start-point  : async_fifo_i_fifomem_inst/mem_reg[11][5]/CP
End-point    : read_if_rdata[5]

path  16:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 R             
write_if_req            in port                              2 18.4    0    +0     500 R             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)         1 13.5    5    +4     504 F             
g269__6417/A2                                                               +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 24.4   17   +14     518 R             
async_fifo_i_wptr_full_inst/winc 
  g1095__7410/A1                                                            +0     518               
  g1095__7410/ZN        ND4SKND2BWP16P90LVT(timing)          1  3.2   44   +28     546 F             
  g1094__1666/B                                                             +0     546               
  g1094__1666/ZN        IOAI21D4BWP16P90LVT(timing)          3  4.9   19   +15     561 R             
  wbin_reg[4]/D         DFCNQD0BWP16P90LVT(timing)                          +0     561               
  wbin_reg[4]/CP        setup                                          0   +30     591 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -31ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[4]/D

path  17:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 R             
write_if_req            in port                              2 18.4    0    +0     500 R             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)         1 13.5    5    +4     504 F             
g269__6417/A2                                                               +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 24.4   17   +14     518 R             
async_fifo_i_wptr_full_inst/winc 
  g1102__2398/A1                                                            +0     518               
  g1102__2398/ZN        ND3SKND2BWP16P90LVT(timing)          1  3.3   37   +24     542 F             
  g1137/A2                                                                  +0     542               
  g1137/ZN              ND2D4BWP16P90LVT(timing)             3  5.4   16   +15     557 R             
  wbin_reg[3]/D         DFCNQD4BWP16P90LVT(timing)                          +0     557               
  wbin_reg[3]/CP        setup                                          0   +30     587 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -27ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[3]/D

path  18:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 R             
write_if_req            in port                              2 18.4    0    +0     500 R             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)         1 13.5    5    +4     504 F             
g269__6417/A2                                                               +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 24.4   17   +14     518 R             
async_fifo_i_wptr_full_inst/winc 
  g3/A1                                                                     +0     518               
  g3/ZN                 ND2SKNBD4BWP16P90LVT(timing)         1  4.2   17   +13     531 F             
  g1141/A1                                                                  +0     531               
  g1141/ZN              XNR2D8BWP16P90LVT(timing)            3  7.6   12   +29     560 R             
  wbin_reg[1]/D         DFCNQD1BWP16P90LVT(timing)                          +0     560               
  wbin_reg[1]/CP        setup                                          0   +24     584 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -24ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[1]/D

path  19:

         Pin                     Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)              launch                                                0 R             
write_gnt_dly_reg/CP                                             0    +0       0 R             
write_gnt_dly_reg/Q      DFCNQD4BWP16P90(timing)       2  4.1   12   +83      83 F             
write_if_rvalid          interconnect                           12    +0      83 F             
                         out port                                     +0      83 F             
(fp.sdc_line_36_326_1)   ext delay                                  +500     583 F             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)              capture                                             560 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     -23ps (TIMING VIOLATION)
Start-point  : write_gnt_dly_reg/CP
End-point    : write_if_rvalid

path  20:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 R             
write_if_req            in port                              2 18.4    0    +0     500 R             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)         1 13.5    5    +4     504 F             
g269__6417/A2                                                               +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 24.4   17   +14     518 R             
async_fifo_i_wptr_full_inst/winc 
  g1106__4319/A1                                                            +0     518               
  g1106__4319/ZN        ND3OPTPAD2BWP16P90LVT(timing)        1  3.1   27   +17     536 F             
  g1124__7098/C                                                             +0     536               
  g1124__7098/ZN        AOAI211D4BWP16P90LVT(timing)         3  6.3   30   +14     550 R             
  wbin_reg[2]/D         DFCNQD1BWP16P90LVT(timing)                          +0     550               
  wbin_reg[2]/CP        setup                                          0   +26     576 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -16ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[2]/D

path  21:

        Pin                         Type                Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                    (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------------
(clock clk)             launch                                                       0 R             
(fp.sdc_line_33_41_1)   ext delay                                         +500     500 F             
write_if_req            in port                              2 18.5    0    +0     500 F             
g178_0/I                                                                    +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)         1 13.1    6    +5     505 R             
g269__6417/A2                                                               +0     505               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)       9 24.2   11   +10     515 F             
async_fifo_i_wptr_full_inst/winc 
  g1115__1705/A1                                                            +0     515               
  g1115__1705/ZN        ND2OPTPBD6BWP16P90LVT(timing)        3  7.4   18    +9     525 R             
  g1108__5526/A2                                                            +0     525               
  g1108__5526/ZN        IOA22D4BWP16P90LVT(timing)           2  3.3   17   +25     550 R             
  wbin_reg[0]/D         DFCNQD1BWP16P90LVT(timing)                          +0     550               
  wbin_reg[0]/CP        setup                                          0   +25     574 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                                    560 R             
-----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :     -14ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/wbin_reg[0]/D

path  22:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 18.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F             
g269__6417/A2                                                                +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     518               
  g1046/ZN              INVSKND12BWP16P90LVT(timing)         16 19.0   11   +11     530 F             
  g2/B1                                                                      +0     530               
  g2/ZN                 IINR3D2BWP16P90LVT(timing)            1  1.6   19   +14     544 R             
  RC_CG_HIER_INST15/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     544               
    RC_CGIC_INST/CP     setup                                           0   +28     572 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -12ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST15/RC_CGIC_INST/E

path  23:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 18.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F             
g269__6417/A2                                                                +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     518               
  g1046/ZN              INVSKND12BWP16P90LVT(timing)         16 19.0   11   +11     530 F             
  g4652/B1                                                                   +0     530               
  g4652/ZN              IINR3D2BWP16P90LVT(timing)            1  1.6   19   +14     544 R             
  RC_CG_HIER_INST13/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     544               
    RC_CGIC_INST/CP     setup                                           0   +28     572 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -12ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST13/RC_CGIC_INST/E

path  24:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 18.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F             
g269__6417/A2                                                                +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     518               
  g1046/ZN              INVSKND12BWP16P90LVT(timing)         16 19.0   11   +11     530 F             
  g4348__2346/A1                                                             +0     530               
  g4348__2346/ZN        NR2SKPBD1BWP16P90LVT(timing)          1  1.6   20   +14     544 R             
  RC_CG_HIER_INST12/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     544               
    RC_CGIC_INST/CP     setup                                           0   +28     572 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -12ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST12/RC_CGIC_INST/E

path  25:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 18.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F             
g269__6417/A2                                                                +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     518               
  g1046/ZN              INVSKND12BWP16P90LVT(timing)         16 19.0   11   +11     530 F             
  g4349__1666/A1                                                             +0     530               
  g4349__1666/ZN        NR2SKPBD1BWP16P90LVT(timing)          1  1.6   20   +14     544 R             
  RC_CG_HIER_INST11/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     544               
    RC_CGIC_INST/CP     setup                                           0   +28     572 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -12ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST11/RC_CGIC_INST/E

path  26:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 18.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F             
g269__6417/A2                                                                +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     518               
  g1046/ZN              INVSKND12BWP16P90LVT(timing)         16 19.0   11   +11     530 F             
  g4352__5477/A1                                                             +0     530               
  g4352__5477/ZN        NR2SKPD1BWP16P90LVT(timing)           1  1.6   18   +14     544 R             
  RC_CG_HIER_INST8/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     544               
    RC_CGIC_INST/CP     setup                                           0   +28     571 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -11ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST8/RC_CGIC_INST/E

path  27:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 18.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F             
g269__6417/A2                                                                +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     518               
  g1046/ZN              INVSKND12BWP16P90LVT(timing)         16 19.0   11   +11     530 F             
  g4351__6417/A1                                                             +0     530               
  g4351__6417/ZN        NR2SKPD1BWP16P90LVT(timing)           1  1.6   17   +14     544 R             
  RC_CG_HIER_INST9/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     544               
    RC_CGIC_INST/CP     setup                                           0   +27     571 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -11ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST9/RC_CGIC_INST/E

path  28:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 18.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F             
g269__6417/A2                                                                +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     518               
  g1046/ZN              INVSKND12BWP16P90LVT(timing)         16 19.0   11   +11     530 F             
  g4342__7482/A1                                                             +0     530               
  g4342__7482/ZN        NR2SKPBD1BWP16P90LVT(timing)          1  1.6   18   +14     544 R             
  RC_CG_HIER_INST5/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     544               
    RC_CGIC_INST/CP     setup                                           0   +28     571 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :     -11ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST5/RC_CGIC_INST/E

path  29:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 18.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F             
g269__6417/A2                                                                +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     518               
  g1046/ZN              INVSKND12BWP16P90LVT(timing)         16 19.0   11   +11     530 F             
  g4353__2398/A1                                                             +0     530               
  g4353__2398/ZN        CKNR2D2BWP16P90LVT(timing)            1  1.6   21   +11     541 R             
  RC_CG_HIER_INST4/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     541               
    RC_CGIC_INST/CP     setup                                           0   +28     569 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :      -9ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST4/RC_CGIC_INST/E

path  30:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 18.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F             
g269__6417/A2                                                                +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     518               
  g1046/ZN              INVSKND12BWP16P90LVT(timing)         16 19.0   11   +11     530 F             
  g4354__5107/A1                                                             +0     530               
  g4354__5107/ZN        CKNR2D2BWP16P90LVT(timing)            1  1.6   21   +11     541 R             
  RC_CG_HIER_INST2/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     541               
    RC_CGIC_INST/CP     setup                                           0   +28     569 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :      -9ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST2/RC_CGIC_INST/E

path  31:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 18.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F             
g269__6417/A2                                                                +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     518               
  g1046/ZN              INVSKND12BWP16P90LVT(timing)         16 19.0   11   +11     530 F             
  g4356__4319/A1                                                             +0     530               
  g4356__4319/ZN        CKNR2D2BWP16P90LVT(timing)            1  1.6   21   +11     541 R             
  RC_CG_HIER_INST1/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     541               
    RC_CGIC_INST/CP     setup                                           0   +28     569 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :      -9ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST1/RC_CGIC_INST/E

path  32:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 18.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F             
g269__6417/A2                                                                +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R             
async_fifo_i_wptr_full_inst/winc 
  g1115__1705/A1                                                             +0     518               
  g1115__1705/ZN        ND2OPTPBD6BWP16P90LVT(timing)         3  7.4   19   +14     533 F             
  g1114/I                                                                    +0     533               
  g1114/ZN              INVSKPD4BWP16P90(timing)              1  1.6    7   +11     543 R             
  RC_CG_HIER_INST16/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     543               
    RC_CGIC_INST/CP     setup                                           0   +25     569 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :      -9ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_wptr_full_inst/RC_CG_HIER_INST16/RC_CGIC_INST/E

path  33:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 18.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F             
g269__6417/A2                                                                +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     518               
  g1046/ZN              INVSKND12BWP16P90LVT(timing)         16 19.0   11   +11     530 F             
  g4346__9945/A1                                                             +0     530               
  g4346__9945/ZN        CKNR2D2BWP16P90LVT(timing)            1  1.6   18   +11     541 R             
  RC_CG_HIER_INST14/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     541               
    RC_CGIC_INST/CP     setup                                           0   +28     569 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :      -9ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST14/RC_CGIC_INST/E

path  34:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 18.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F             
g269__6417/A2                                                                +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     518               
  g1046/ZN              INVSKND12BWP16P90LVT(timing)         16 19.0   11   +11     530 F             
  g4344__6161/A1                                                             +0     530               
  g4344__6161/ZN        CKNR2D2BWP16P90LVT(timing)            1  1.6   18   +11     541 R             
  RC_CG_HIER_INST0/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     541               
    RC_CGIC_INST/CP     setup                                           0   +28     569 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :      -9ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST0/RC_CGIC_INST/E

path  35:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 18.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F             
g269__6417/A2                                                                +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     518               
  g1046/ZN              INVSKND12BWP16P90LVT(timing)         16 19.0   11   +11     530 F             
  g4350__7410/A1                                                             +0     530               
  g4350__7410/ZN        CKNR2D2BWP16P90LVT(timing)            1  1.6   18   +11     541 R             
  RC_CG_HIER_INST10/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     541               
    RC_CGIC_INST/CP     setup                                           0   +28     568 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :      -8ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST10/RC_CGIC_INST/E

path  36:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 18.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F             
g269__6417/A2                                                                +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     518               
  g1046/ZN              INVSKND12BWP16P90LVT(timing)         16 19.0   11   +11     530 F             
  g4355__6260/A1                                                             +0     530               
  g4355__6260/ZN        NR2SKPBD2BWP16P90LVT(timing)          1  1.6   20   +10     540 R             
  RC_CG_HIER_INST7/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     540               
    RC_CGIC_INST/CP     setup                                           0   +28     568 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :      -8ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST7/RC_CGIC_INST/E

path  37:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 18.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F             
g269__6417/A2                                                                +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     518               
  g1046/ZN              INVSKND12BWP16P90LVT(timing)         16 19.0   11   +11     530 F             
  g4357__8428/A1                                                             +0     530               
  g4357__8428/ZN        NR2SKPBD2BWP16P90LVT(timing)          1  1.6   20   +10     540 R             
  RC_CG_HIER_INST6/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     540               
    RC_CGIC_INST/CP     setup                                           0   +28     568 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :      -8ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST6/RC_CGIC_INST/E

path  38:

        Pin                         Type                 Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                     (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------------
(clock clk)             launch                                                        0 R             
(fp.sdc_line_33_41_1)   ext delay                                          +500     500 R             
write_if_req            in port                               2 18.4    0    +0     500 R             
g178_0/I                                                                     +0     500               
g178_0/ZN               INVSKND18BWP16P90LVT(timing)          1 13.5    5    +4     504 F             
g269__6417/A2                                                                +0     504               
g269__6417/ZN           NR2OPTPBD16BWP16P90LVT(timing)        9 24.4   17   +14     518 R             
async_fifo_i_fifomem_inst/wclken 
  g1046/I                                                                    +0     518               
  g1046/ZN              INVSKND12BWP16P90LVT(timing)         16 19.0   11   +11     530 F             
  g4343__4733/A1                                                             +0     530               
  g4343__4733/ZN        NR2SKPBD2BWP16P90LVT(timing)          1  1.6   20   +10     540 R             
  RC_CG_HIER_INST3/enable 
    RC_CGIC_INST/E      CKLNQOPTBBD2BWP16P90LVT(timing)                      +0     540               
    RC_CGIC_INST/CP     setup                                           0   +28     568 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)             capture                                                     560 R             
------------------------------------------------------------------------------------------------------
Cost Group   : 'cg_enable_group_clk' (path_group 'cg_enable_group_clk')
Timing slack :      -8ps (TIMING VIOLATION)
Start-point  : write_if_req
End-point    : async_fifo_i_fifomem_inst/RC_CG_HIER_INST3/RC_CGIC_INST/E

path  39:

         Pin                        Type               Fanout Load Slew Delay Arrival   Location    
                                   (Domain)                   (fF) (ps)  (ps)   (ps)       (x,   y) 
----------------------------------------------------------------------------------------------------
(clock clk)              launch                                                     0 R             
(fp.sdc_line_33_106_1)   ext delay                                       +500     500 R             
write_if_we              in port                            2 21.1    0    +0     500 R             
g279/I                                                                     +0     500               
g279/ZN                  INVSKND16BWP16P90LVT(timing)       1  3.9    2    +3     503 F             
g2/A3                                                                      +0     503               
g2/ZN                    NR3SKPBD6BWP16P90LVT(timing)       2  1.8   11   +12     515 R             
write_gnt_dly_reg/D      DFCNQD4BWP16P90(timing)                           +0     515               
write_gnt_dly_reg/CP     setup                                        0   +44     558 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                                  560 R             
----------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :       2ps 
Start-point  : write_if_we
End-point    : write_gnt_dly_reg/D

path  40:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
(fp.sdc_line_33_100_1)   ext delay                                   +500     500 R             
write_if_wdata[5]        in port                       16 18.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[5] 
  mem_reg[15][5]/D       DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[15][5]/CP      setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                              560 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[5]
End-point    : async_fifo_i_fifomem_inst/mem_reg[15][5]/D

path  41:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
(fp.sdc_line_33_101_1)   ext delay                                   +500     500 R             
write_if_wdata[4]        in port                       16 18.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[4] 
  mem_reg[15][4]/D       DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[15][4]/CP      setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                              560 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[4]
End-point    : async_fifo_i_fifomem_inst/mem_reg[15][4]/D

path  42:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
(fp.sdc_line_33_102_1)   ext delay                                   +500     500 R             
write_if_wdata[3]        in port                       16 19.1    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[3] 
  mem_reg[15][3]/D       DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[15][3]/CP      setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                              560 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[3]
End-point    : async_fifo_i_fifomem_inst/mem_reg[15][3]/D

path  43:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
(fp.sdc_line_33_102_1)   ext delay                                   +500     500 R             
write_if_wdata[3]        in port                       16 19.1    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[3] 
  mem_reg[14][3]/D       DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[14][3]/CP      setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                              560 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[3]
End-point    : async_fifo_i_fifomem_inst/mem_reg[14][3]/D

path  44:

        Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)             launch                                                 0 R             
(fp.sdc_line_33_99_1)   ext delay                                   +500     500 R             
write_if_wdata[6]       in port                       16 18.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[6] 
  mem_reg[11][6]/D      DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[11][6]/CP     setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                              560 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[6]
End-point    : async_fifo_i_fifomem_inst/mem_reg[11][6]/D

path  45:

        Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)             launch                                                 0 R             
(fp.sdc_line_33_99_1)   ext delay                                   +500     500 R             
write_if_wdata[6]       in port                       16 18.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[6] 
  mem_reg[10][6]/D      DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[10][6]/CP     setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                              560 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[6]
End-point    : async_fifo_i_fifomem_inst/mem_reg[10][6]/D

path  46:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
(fp.sdc_line_33_105_1)   ext delay                                   +500     500 R             
write_if_wdata[0]        in port                       16 19.1    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[0] 
  mem_reg[10][0]/D       DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[10][0]/CP      setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                              560 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[0]
End-point    : async_fifo_i_fifomem_inst/mem_reg[10][0]/D

path  47:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
(fp.sdc_line_33_104_1)   ext delay                                   +500     500 R             
write_if_wdata[1]        in port                       16 18.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[1] 
  mem_reg[9][1]/D        DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[9][1]/CP       setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                              560 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[1]
End-point    : async_fifo_i_fifomem_inst/mem_reg[9][1]/D

path  48:

         Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                 (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R             
(fp.sdc_line_33_105_1)   ext delay                                   +500     500 R             
write_if_wdata[0]        in port                       16 19.1    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[0] 
  mem_reg[9][0]/D        DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[9][0]/CP       setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                              560 R             
------------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[0]
End-point    : async_fifo_i_fifomem_inst/mem_reg[9][0]/D

path  49:

        Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)             launch                                                 0 R             
(fp.sdc_line_33_98_1)   ext delay                                   +500     500 R             
write_if_wdata[7]       in port                       16 18.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[7] 
  mem_reg[7][7]/D       DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[7][7]/CP      setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                              560 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[7]
End-point    : async_fifo_i_fifomem_inst/mem_reg[7][7]/D

path  50:

        Pin                      Type             Fanout Load Slew Delay Arrival   Location    
                                (Domain)                 (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------------------
(clock clk)             launch                                                 0 R             
(fp.sdc_line_33_99_1)   ext delay                                   +500     500 R             
write_if_wdata[6]       in port                       16 18.7    0    +0     500 R             
async_fifo_i_fifomem_inst/wdata[6] 
  mem_reg[7][6]/D       DFQD4BWP16P90LVT(timing)                      +0     500               
  mem_reg[7][6]/CP      setup                                    0   +25     525 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)             capture                                              560 R             
-----------------------------------------------------------------------------------------------
Cost Group   : 'I2C' (path_group 'I2C')
Timing slack :      35ps 
Start-point  : write_if_wdata[6]
End-point    : async_fifo_i_fifomem_inst/mem_reg[7][6]/D

