# ğŸ“ Modern Project Architecture

## System Architecture Layers

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    Application Layer                        â”‚
â”‚                      (main.c)                               â”‚
â”‚  Handles main logic, initialization, control flow           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                  Middleware Layer                           â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚  â”‚   Command    â”‚  â”‚    Logger    â”‚  â”‚ Calibration  â”‚       â”‚
â”‚  â”‚   Parser     â”‚  â”‚  (Flash)     â”‚  â”‚  Manager     â”‚       â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â”‚                                                             â”‚
â”‚  High-level features and user-facing functionality          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                   Drivers Layer                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚  â”‚    Ring      â”‚  â”‚     CRC      â”‚  â”‚   Sensors    â”‚       â”‚
â”‚  â”‚   Buffer     â”‚  â”‚  Checksum    â”‚  â”‚  Utilities   â”‚       â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â”‚                                                             â”‚
â”‚  Reusable utility modules                                   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                  Core HAL Layer                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚  â”‚     ADC      â”‚  â”‚     DMA      â”‚  â”‚    Timer     â”‚       â”‚
â”‚  â”‚   Driver     â”‚  â”‚   Driver     â”‚  â”‚   Driver     â”‚       â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â”‚                                                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚  â”‚    UART      â”‚  â”‚    Error     â”‚  â”‚   Watchdog   â”‚       â”‚
â”‚  â”‚   Driver     â”‚  â”‚   Handler    â”‚  â”‚    Timer     â”‚       â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â”‚                                                             â”‚
â”‚  Hardware abstraction and initialization                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                 Hardware Layer                              â”‚
â”‚           STM32F411CE Microcontroller                       â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚  â”‚     ADC1     â”‚  â”‚   DMA2       â”‚  â”‚    TIM2      â”‚       â”‚
â”‚  â”‚              â”‚  â”‚   Stream 0   â”‚  â”‚              â”‚       â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â”‚                                                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
â”‚  â”‚   USART1     â”‚  â”‚    GPIO      â”‚  â”‚    NVIC      â”‚       â”‚
â”‚  â”‚   115200     â”‚  â”‚   PA0-PA9    â”‚  â”‚  Interrupt   â”‚       â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## Module Dependency Map

```
main.c
  â”œâ”€â”€â”€â”€â”€â–º core/uart.c       â”€â”€â–º Include: uart.h
  â”‚
  â”œâ”€â”€â”€â”€â”€â–º core/adc.c        â”€â”€â–º Include: adc.h
  â”‚       â””â”€â”€â”€â”€â–º utils/error.c
  â”‚
  â”œâ”€â”€â”€â”€â”€â–º core/dma.c        â”€â”€â–º Include: dma.h
  â”‚
  â”œâ”€â”€â”€â”€â”€â–º core/timer.c      â”€â”€â–º Include: timer.h
  â”‚
  â”œâ”€â”€â”€â”€â”€â–º drivers/buffer.c  â”€â”€â–º Include: buffer.h
  â”‚
  â”œâ”€â”€â”€â”€â”€â–º middleware/command.c  â”€â”€â–º Include: command.h
  â”‚       â””â”€â”€â”€â”€â–º drivers/crc.c
  â”‚
  â”œâ”€â”€â”€â”€â”€â–º utils/error.c     â”€â”€â–º Include: error.h
  â”‚
  â””â”€â”€â”€â”€â”€â–º include/config.h  â”€â”€â–º All modules depend on this
```

## Data Flow in Real-Time

```
Time â†’ 

0ms   â”Œâ”€ Timer fires (100 Hz, every 10ms)
      â”‚  â”œâ”€ Sends TRGO trigger to ADC
      â”‚  â””â”€ ADC starts conversion
      â”‚
1ms   â”‚  â”œâ”€ ADC completes 12-bit conversion
      â”‚  â””â”€ DMA moves value to RAM
      â”‚
2ms   â”‚  â”œâ”€ DMA transfer complete
      â”‚  â””â”€ ISR sets completion flag
      â”‚
3ms   â”œâ”€ Main loop detects flag
      â”‚  â”œâ”€ Calculates voltage: (raw * 3300) / 4095
      â”‚  â”œâ”€ Formats UART message
      â”‚  â””â”€ Transmits: "ADC: 2048 | Volts: 1.648 V"
      â”‚
10ms  â”œâ”€ Timer fires again (cycle repeats)
      â”‚
      â–¼
```

## State Machine

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  POWERUP     â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   INITIALIZATION         â”‚
â”‚  â””â”€ Setup GPIO           â”‚
â”‚  â””â”€ Setup Clock          â”‚
â”‚  â””â”€ Setup ADC            â”‚
â”‚  â””â”€ Setup DMA            â”‚
â”‚  â””â”€ Setup Timer          â”‚
â”‚  â””â”€ Setup UART           â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚   ARMED                  â”‚
â”‚  â””â”€ Timers running       â”‚
â”‚  â””â”€ ADC sampling         â”‚
â”‚  â””â”€ DMA transferring     â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚
    â”Œâ”€â”€â”´â”€â”€â”
    â”‚     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â–¼                       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  PROCESSING  â”‚   â”‚    ERROR     â”‚
â”‚ Convert data â”‚   â”‚ Handle fault â”‚
â”‚ Send UART    â”‚   â”‚ Log error    â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜
    â”‚                     â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â”‚
               â–¼
         (Loop back)
```

## Interrupt Priority Table

| Priority | IRQ | Source | Module | Purpose |
|----------|-----|--------|--------|---------|
| 0 | DMA2_Stream0 | ADC data ready | core/adc.c | ADCâ†’RAM transfer complete |
| 1 | TIM2 | Timer overflow | core/timer.c | Sampling trigger (optional) |
| 2 | USART1 | RX/TX event | core/uart.c | Serial communication |
| High | SysTick | System tick | core/system.c | 1ms tick (future) |

## Configuration Propagation

```
include/config.h
  â”‚
  â”œâ”€â–º include/core/adc.h
  â”‚   â””â”€â–º src/core/adc.c
  â”‚
  â”œâ”€â–º include/core/timer.h
  â”‚   â””â”€â–º src/core/timer.c
  â”‚
  â”œâ”€â–º include/drivers/buffer.h
  â”‚   â””â”€â–º src/drivers/buffer.c
  â”‚
  â”œâ”€â–º include/utils/error.h
  â”‚   â””â”€â–º src/utils/error.c
  â”‚
  â””â”€â–º src/main.c

All configurable parameters in one place!
```

---
