Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov 26 19:46:35 2023
| Host         : ROG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     12          
TIMING-18  Warning           Missing input or output delay   29          
TIMING-20  Warning           Non-clocked latch               11          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (111)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (20)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (111)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: editdigit/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: editdigit/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_tens_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_tens_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_tens_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_tens_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_tens_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg7/anode_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg7/anode_select_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.699        0.000                      0                  374        0.064        0.000                      0                  374        4.020        0.000                       0                   218  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.699        0.000                      0                  374        0.064        0.000                      0                  374        4.020        0.000                       0                   218  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.699ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrs_tens_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 1.575ns (30.499%)  route 3.589ns (69.501%))
  Logic Levels:           5  (LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.564     5.085    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  CLOCK_Mode/bin/hr/hrs_ctr_reg[2]/Q
                         net (fo=7, routed)           0.846     6.387    CLOCK_Mode/bin/hr/hrs_ctr_reg[2]
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.124     6.511 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_9/O
                         net (fo=3, routed)           0.576     7.087    CLOCK_Mode/bin/hr/hrs_tens[2]_i_9_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I3_O)        0.124     7.211 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_11/O
                         net (fo=1, routed)           0.000     7.211    CLOCK_Mode/bin/hr/hrs_tens[2]_i_11_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     7.423 r  CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_6/O
                         net (fo=4, routed)           0.969     8.392    CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_6_n_0
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.327     8.719 f  CLOCK_Mode/bin/hr/hrs_tens[1]_i_2/O
                         net (fo=2, routed)           0.679     9.398    sys_mode/hrs_tens_reg[1]
    SLICE_X43Y39         LUT5 (Prop_lut5_I0_O)        0.332     9.730 r  sys_mode/hrs_tens[1]_i_1/O
                         net (fo=1, routed)           0.519    10.249    sys_mode_n_13
    SLICE_X43Y39         FDRE                                         r  hrs_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.445    14.786    clk_100MHz_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  hrs_tens_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)       -0.062    14.949    hrs_tens_reg[1]
  -------------------------------------------------------------------
                         required time                         14.949    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 Count_Mode/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Mode/sec/sec_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 1.105ns (22.569%)  route 3.791ns (77.431%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.564     5.085    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Count_Mode/sec/sec_ctr_reg[3]/Q
                         net (fo=14, routed)          1.353     6.894    Count_Mode/sec/sec_out[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.018 f  Count_Mode/sec/sig_prev_i_2__0/O
                         net (fo=2, routed)           0.538     7.556    Count_Mode/min/c_reg
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.680 f  Count_Mode/min/vis_selected[2]_i_3/O
                         net (fo=5, routed)           0.457     8.137    Count_Mode/min/vis_selected[2]_i_3_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  Count_Mode/min/sig_prev_i_3/O
                         net (fo=2, routed)           0.161     8.422    Count_Mode/sec/sig_prev_reg_0
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.546 r  Count_Mode/sec/sig_prev_i_1/O
                         net (fo=9, routed)           0.894     9.440    Count_Mode/sec/sec_ctr1
    SLICE_X40Y39         LUT4 (Prop_lut4_I3_O)        0.153     9.593 r  Count_Mode/sec/sec_ctr[1]_i_1__1/O
                         net (fo=1, routed)           0.388     9.981    Count_Mode/sec/sec_ctr[1]_i_1__1_n_0
    SLICE_X40Y39         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.445    14.786    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[1]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X40Y39         FDRE (Setup_fdre_C_D)       -0.270    14.780    Count_Mode/sec/sec_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -9.981    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 Count_Mode/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Mode/sec/sec_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 1.102ns (23.105%)  route 3.668ns (76.895%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.564     5.085    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Count_Mode/sec/sec_ctr_reg[3]/Q
                         net (fo=14, routed)          1.353     6.894    Count_Mode/sec/sec_out[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.018 f  Count_Mode/sec/sig_prev_i_2__0/O
                         net (fo=2, routed)           0.538     7.556    Count_Mode/min/c_reg
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.680 f  Count_Mode/min/vis_selected[2]_i_3/O
                         net (fo=5, routed)           0.457     8.137    Count_Mode/min/vis_selected[2]_i_3_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  Count_Mode/min/sig_prev_i_3/O
                         net (fo=2, routed)           0.161     8.422    Count_Mode/sec/sig_prev_reg_0
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.546 r  Count_Mode/sec/sig_prev_i_1/O
                         net (fo=9, routed)           0.636     9.182    Count_Mode/sec/sec_ctr1
    SLICE_X41Y40         LUT4 (Prop_lut4_I3_O)        0.150     9.332 r  Count_Mode/sec/sec_ctr[4]_i_1__0/O
                         net (fo=1, routed)           0.523     9.855    Count_Mode/sec/sec_ctr[4]_i_1__0_n_0
    SLICE_X41Y41         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.446    14.787    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[4]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)       -0.269    14.757    Count_Mode/sec/sec_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 Count_Mode/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Mode/sec/sec_ctr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.076ns (22.174%)  route 3.777ns (77.826%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.564     5.085    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Count_Mode/sec/sec_ctr_reg[3]/Q
                         net (fo=14, routed)          1.353     6.894    Count_Mode/sec/sec_out[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.018 f  Count_Mode/sec/sig_prev_i_2__0/O
                         net (fo=2, routed)           0.538     7.556    Count_Mode/min/c_reg
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.680 f  Count_Mode/min/vis_selected[2]_i_3/O
                         net (fo=5, routed)           0.457     8.137    Count_Mode/min/vis_selected[2]_i_3_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  Count_Mode/min/sig_prev_i_3/O
                         net (fo=2, routed)           0.306     8.567    Count_Mode/min/pulse_reg_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  Count_Mode/min/sec_ctr[5]_i_6/O
                         net (fo=2, routed)           0.580     9.271    Count_Mode/min/pulse_reg
    SLICE_X41Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.395 r  Count_Mode/min/sec_ctr[5]_i_2__0/O
                         net (fo=5, routed)           0.543     9.938    Count_Mode/sec/sec_ctr_reg[0]_1
    SLICE_X40Y39         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.445    14.786    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[1]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X40Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.845    Count_Mode/sec/sec_ctr_reg[1]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 Count_Mode/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Mode/sec/sec_ctr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.076ns (22.174%)  route 3.777ns (77.826%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.564     5.085    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Count_Mode/sec/sec_ctr_reg[3]/Q
                         net (fo=14, routed)          1.353     6.894    Count_Mode/sec/sec_out[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.018 f  Count_Mode/sec/sig_prev_i_2__0/O
                         net (fo=2, routed)           0.538     7.556    Count_Mode/min/c_reg
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.680 f  Count_Mode/min/vis_selected[2]_i_3/O
                         net (fo=5, routed)           0.457     8.137    Count_Mode/min/vis_selected[2]_i_3_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  Count_Mode/min/sig_prev_i_3/O
                         net (fo=2, routed)           0.306     8.567    Count_Mode/min/pulse_reg_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  Count_Mode/min/sec_ctr[5]_i_6/O
                         net (fo=2, routed)           0.580     9.271    Count_Mode/min/pulse_reg
    SLICE_X41Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.395 r  Count_Mode/min/sec_ctr[5]_i_2__0/O
                         net (fo=5, routed)           0.543     9.938    Count_Mode/sec/sec_ctr_reg[0]_1
    SLICE_X40Y39         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.445    14.786    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[3]/C
                         clock pessimism              0.299    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X40Y39         FDRE (Setup_fdre_C_CE)      -0.205    14.845    Count_Mode/sec/sec_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             4.972ns  (required time - arrival time)
  Source:                 Count_Mode/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Mode/sec/sec_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.076ns (22.013%)  route 3.812ns (77.987%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.564     5.085    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Count_Mode/sec/sec_ctr_reg[3]/Q
                         net (fo=14, routed)          1.353     6.894    Count_Mode/sec/sec_out[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.018 f  Count_Mode/sec/sig_prev_i_2__0/O
                         net (fo=2, routed)           0.538     7.556    Count_Mode/min/c_reg
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.680 f  Count_Mode/min/vis_selected[2]_i_3/O
                         net (fo=5, routed)           0.457     8.137    Count_Mode/min/vis_selected[2]_i_3_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  Count_Mode/min/sig_prev_i_3/O
                         net (fo=2, routed)           0.161     8.422    Count_Mode/sec/sig_prev_reg_0
    SLICE_X39Y40         LUT2 (Prop_lut2_I1_O)        0.124     8.546 r  Count_Mode/sec/sig_prev_i_1/O
                         net (fo=9, routed)           0.690     9.237    Count_Mode/sec/sec_ctr1
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     9.361 r  Count_Mode/sec/sec_ctr[5]_i_3__0/O
                         net (fo=1, routed)           0.613     9.973    Count_Mode/sec/sec_ctr[5]_i_3__0_n_0
    SLICE_X41Y41         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.446    14.787    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[5]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X41Y41         FDRE (Setup_fdre_C_D)       -0.081    14.945    Count_Mode/sec/sec_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.945    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  4.972    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 Count_Mode/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Mode/sec/sec_ctr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.076ns (22.832%)  route 3.637ns (77.168%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.564     5.085    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Count_Mode/sec/sec_ctr_reg[3]/Q
                         net (fo=14, routed)          1.353     6.894    Count_Mode/sec/sec_out[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.018 f  Count_Mode/sec/sig_prev_i_2__0/O
                         net (fo=2, routed)           0.538     7.556    Count_Mode/min/c_reg
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.680 f  Count_Mode/min/vis_selected[2]_i_3/O
                         net (fo=5, routed)           0.457     8.137    Count_Mode/min/vis_selected[2]_i_3_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  Count_Mode/min/sig_prev_i_3/O
                         net (fo=2, routed)           0.306     8.567    Count_Mode/min/pulse_reg_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  Count_Mode/min/sec_ctr[5]_i_6/O
                         net (fo=2, routed)           0.580     9.271    Count_Mode/min/pulse_reg
    SLICE_X41Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.395 r  Count_Mode/min/sec_ctr[5]_i_2__0/O
                         net (fo=5, routed)           0.403     9.798    Count_Mode/sec/sec_ctr_reg[0]_1
    SLICE_X41Y41         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.446    14.787    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[4]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X41Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.821    Count_Mode/sec/sec_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 Count_Mode/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Mode/sec/sec_ctr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.713ns  (logic 1.076ns (22.832%)  route 3.637ns (77.168%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.564     5.085    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Count_Mode/sec/sec_ctr_reg[3]/Q
                         net (fo=14, routed)          1.353     6.894    Count_Mode/sec/sec_out[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.018 f  Count_Mode/sec/sig_prev_i_2__0/O
                         net (fo=2, routed)           0.538     7.556    Count_Mode/min/c_reg
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.680 f  Count_Mode/min/vis_selected[2]_i_3/O
                         net (fo=5, routed)           0.457     8.137    Count_Mode/min/vis_selected[2]_i_3_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  Count_Mode/min/sig_prev_i_3/O
                         net (fo=2, routed)           0.306     8.567    Count_Mode/min/pulse_reg_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  Count_Mode/min/sec_ctr[5]_i_6/O
                         net (fo=2, routed)           0.580     9.271    Count_Mode/min/pulse_reg
    SLICE_X41Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.395 r  Count_Mode/min/sec_ctr[5]_i_2__0/O
                         net (fo=5, routed)           0.403     9.798    Count_Mode/sec/sec_ctr_reg[0]_1
    SLICE_X41Y41         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.446    14.787    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X41Y41         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[5]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X41Y41         FDRE (Setup_fdre_C_CE)      -0.205    14.821    Count_Mode/sec/sec_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.072ns  (required time - arrival time)
  Source:                 Count_Mode/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Mode/sec/sec_ctr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.076ns (23.074%)  route 3.587ns (76.926%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.564     5.085    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  Count_Mode/sec/sec_ctr_reg[3]/Q
                         net (fo=14, routed)          1.353     6.894    Count_Mode/sec/sec_out[3]
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.124     7.018 f  Count_Mode/sec/sig_prev_i_2__0/O
                         net (fo=2, routed)           0.538     7.556    Count_Mode/min/c_reg
    SLICE_X42Y40         LUT6 (Prop_lut6_I0_O)        0.124     7.680 f  Count_Mode/min/vis_selected[2]_i_3/O
                         net (fo=5, routed)           0.457     8.137    Count_Mode/min/vis_selected[2]_i_3_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.261 r  Count_Mode/min/sig_prev_i_3/O
                         net (fo=2, routed)           0.306     8.567    Count_Mode/min/pulse_reg_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.124     8.691 r  Count_Mode/min/sec_ctr[5]_i_6/O
                         net (fo=2, routed)           0.580     9.271    Count_Mode/min/pulse_reg
    SLICE_X41Y41         LUT2 (Prop_lut2_I0_O)        0.124     9.395 r  Count_Mode/min/sec_ctr[5]_i_2__0/O
                         net (fo=5, routed)           0.354     9.748    Count_Mode/sec/sec_ctr_reg[0]_1
    SLICE_X40Y42         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.446    14.787    Count_Mode/sec/clk_100MHz_IBUF_BUFG
    SLICE_X40Y42         FDRE                                         r  Count_Mode/sec/sec_ctr_reg[0]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X40Y42         FDRE (Setup_fdre_C_CE)      -0.205    14.821    Count_Mode/sec/sec_ctr_reg[0]
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.748    
  -------------------------------------------------------------------
                         slack                                  5.072    

Slack (MET) :             5.306ns  (required time - arrival time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrs_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 1.575ns (33.770%)  route 3.089ns (66.230%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.564     5.085    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  CLOCK_Mode/bin/hr/hrs_ctr_reg[2]/Q
                         net (fo=7, routed)           0.846     6.387    CLOCK_Mode/bin/hr/hrs_ctr_reg[2]
    SLICE_X46Y38         LUT6 (Prop_lut6_I4_O)        0.124     6.511 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_9/O
                         net (fo=3, routed)           0.576     7.087    CLOCK_Mode/bin/hr/hrs_tens[2]_i_9_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I3_O)        0.124     7.211 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_11/O
                         net (fo=1, routed)           0.000     7.211    CLOCK_Mode/bin/hr/hrs_tens[2]_i_11_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     7.423 r  CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_6/O
                         net (fo=4, routed)           0.969     8.392    CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_6_n_0
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.327     8.719 r  CLOCK_Mode/bin/hr/hrs_tens[1]_i_2/O
                         net (fo=2, routed)           0.698     9.417    CLOCK_Mode/bin/hr/hrs_ctr_reg[2]_1
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.332     9.749 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_1/O
                         net (fo=1, routed)           0.000     9.749    CLOCK_Mode_n_5
    SLICE_X44Y39         FDRE                                         r  hrs_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.446    14.787    clk_100MHz_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  hrs_ones_reg[2]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X44Y39         FDRE (Setup_fdre_C_D)        0.029    15.055    hrs_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -9.749    
  -------------------------------------------------------------------
                         slack                                  5.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 bU/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bU/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.164ns (43.016%)  route 0.217ns (56.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.560     1.443    bU/clk_100MHz_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  bU/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y39         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  bU/temp1_reg/Q
                         net (fo=1, routed)           0.217     1.824    bU/temp1_reg_n_0
    SLICE_X38Y39         FDRE                                         r  bU/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.830     1.957    bU/clk_100MHz_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  bU/temp2_reg/C
                         clock pessimism             -0.249     1.708    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.052     1.760    bU/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Count_Mode/neg_U/sig_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Mode/neg_U/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.561     1.444    Count_Mode/neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  Count_Mode/neg_U/sig_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.148     1.592 r  Count_Mode/neg_U/sig_prev_reg/Q
                         net (fo=1, routed)           0.059     1.651    Count_Mode/neg_U/sig_prev
    SLICE_X38Y39         LUT2 (Prop_lut2_I0_O)        0.098     1.749 r  Count_Mode/neg_U/pulse_i_1__4/O
                         net (fo=1, routed)           0.000     1.749    Count_Mode/neg_U/pulse_i_1__4_n_0
    SLICE_X38Y39         FDRE                                         r  Count_Mode/neg_U/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.830     1.957    Count_Mode/neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  Count_Mode/neg_U/pulse_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X38Y39         FDRE (Hold_fdre_C_D)         0.120     1.564    Count_Mode/neg_U/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Count_Mode/neg_D/sig_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Mode/neg_D/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.559     1.442    Count_Mode/neg_D/clk_100MHz_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  Count_Mode/neg_D/sig_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  Count_Mode/neg_D/sig_prev_reg/Q
                         net (fo=1, routed)           0.054     1.625    Count_Mode/neg_D/sig_prev
    SLICE_X37Y34         LUT2 (Prop_lut2_I0_O)        0.099     1.724 r  Count_Mode/neg_D/pulse_i_1__8/O
                         net (fo=1, routed)           0.000     1.724    Count_Mode/neg_D/pulse_i_1__8_n_0
    SLICE_X37Y34         FDRE                                         r  Count_Mode/neg_D/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.826     1.953    Count_Mode/neg_D/clk_100MHz_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  Count_Mode/neg_D/pulse_reg/C
                         clock pessimism             -0.511     1.442    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.091     1.533    Count_Mode/neg_D/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 CLOCK_Mode/bin/min/min_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/min/min_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.945%)  route 0.094ns (31.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.560     1.443    CLOCK_Mode/bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  CLOCK_Mode/bin/min/min_ctr_reg[2]/Q
                         net (fo=10, routed)          0.094     1.701    CLOCK_Mode/bin/min/v_minutes[2]
    SLICE_X43Y37         LUT6 (Prop_lut6_I2_O)        0.045     1.746 r  CLOCK_Mode/bin/min/min_ctr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.746    CLOCK_Mode/bin/min/min_ctr[4]_i_1__0_n_0
    SLICE_X43Y37         FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.829     1.956    CLOCK_Mode/bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[4]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.092     1.548    CLOCK_Mode/bin/min/min_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 STOP_Mode/min/min_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/min/min_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.651%)  route 0.095ns (31.349%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    STOP_Mode/min/clk_100MHz_IBUF_BUFG
    SLICE_X42Y43         FDRE                                         r  STOP_Mode/min/min_ctr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  STOP_Mode/min/min_ctr_reg[3]/Q
                         net (fo=13, routed)          0.095     1.706    STOP_Mode/min/v_minutes[3]
    SLICE_X43Y43         LUT6 (Prop_lut6_I4_O)        0.045     1.751 r  STOP_Mode/min/min_ctr[5]_i_3__0/O
                         net (fo=1, routed)           0.000     1.751    STOP_Mode/min/min_ctr[5]_i_3__0_n_0
    SLICE_X43Y43         FDRE                                         r  STOP_Mode/min/min_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.833     1.960    STOP_Mode/min/clk_100MHz_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  STOP_Mode/min/min_ctr_reg[5]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X43Y43         FDRE (Hold_fdre_C_D)         0.092     1.551    STOP_Mode/min/min_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 STOP_Mode/d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mins_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.240%)  route 0.170ns (47.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    STOP_Mode/clk_100MHz_IBUF_BUFG
    SLICE_X44Y42         FDRE                                         r  STOP_Mode/d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y42         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  STOP_Mode/d_reg[2]/Q
                         net (fo=1, routed)           0.170     1.757    sys_mode/mins_ones_reg[3]_1[2]
    SLICE_X42Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.802 r  sys_mode/mins_ones[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    sys_mode_n_7
    SLICE_X42Y40         FDRE                                         r  mins_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    clk_100MHz_IBUF_BUFG
    SLICE_X42Y40         FDRE                                         r  mins_ones_reg[2]/C
                         clock pessimism             -0.478     1.481    
    SLICE_X42Y40         FDRE (Hold_fdre_C_D)         0.121     1.602    mins_ones_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 STOP_Mode/hr/hrs_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.788%)  route 0.147ns (41.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.563     1.446    STOP_Mode/hr/clk_100MHz_IBUF_BUFG
    SLICE_X46Y42         FDRE                                         r  STOP_Mode/hr/hrs_ctr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  STOP_Mode/hr/hrs_ctr_reg[4]/Q
                         net (fo=9, routed)           0.147     1.757    STOP_Mode/hr/hrs_ctr_reg[4]
    SLICE_X46Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.802 r  STOP_Mode/hr/a[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    STOP_Mode/hr_n_5
    SLICE_X46Y43         FDRE                                         r  STOP_Mode/a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.834     1.961    STOP_Mode/clk_100MHz_IBUF_BUFG
    SLICE_X46Y43         FDRE                                         r  STOP_Mode/a_reg[1]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X46Y43         FDRE (Hold_fdre_C_D)         0.120     1.583    STOP_Mode/a_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Count_Mode/pos_sec_in_count/sig_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Count_Mode/pos_sec_in_count/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.388%)  route 0.086ns (27.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    Count_Mode/pos_sec_in_count/clk_100MHz_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  Count_Mode/pos_sec_in_count/sig_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.128     1.573 f  Count_Mode/pos_sec_in_count/sig_prev_reg/Q
                         net (fo=1, routed)           0.086     1.659    Count_Mode/sec/sig_prev_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.098     1.757 r  Count_Mode/sec/pulse_i_1__0/O
                         net (fo=1, routed)           0.000     1.757    Count_Mode/pos_sec_in_count/pulse_reg_0
    SLICE_X41Y40         FDRE                                         r  Count_Mode/pos_sec_in_count/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    Count_Mode/pos_sec_in_count/clk_100MHz_IBUF_BUFG
    SLICE_X41Y40         FDRE                                         r  Count_Mode/pos_sec_in_count/pulse_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.092     1.537    Count_Mode/pos_sec_in_count/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 bR/temp2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bR/temp3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.559     1.442    bR/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  bR/temp2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  bR/temp2_reg/Q
                         net (fo=1, routed)           0.120     1.690    bR/temp2_reg_n_0
    SLICE_X37Y36         FDRE                                         r  bR/temp3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.827     1.954    bR/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  bR/temp3_reg/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.023     1.465    bR/temp3_reg
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 CLOCK_Mode/bin/min/min_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/min/min_ctr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.875%)  route 0.135ns (42.125%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.560     1.443    CLOCK_Mode/bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  CLOCK_Mode/bin/min/min_ctr_reg[5]/Q
                         net (fo=8, routed)           0.135     1.720    CLOCK_Mode/bin/min/v_minutes[5]
    SLICE_X43Y37         LUT6 (Prop_lut6_I0_O)        0.045     1.765 r  CLOCK_Mode/bin/min/min_ctr[5]_i_3/O
                         net (fo=1, routed)           0.000     1.765    CLOCK_Mode/bin/min/min_ctr[5]_i_3_n_0
    SLICE_X43Y37         FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.829     1.956    CLOCK_Mode/bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[5]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X43Y37         FDRE (Hold_fdre_C_D)         0.091     1.534    CLOCK_Mode/bin/min/min_ctr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X45Y40   hrs_ones_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X45Y39   hrs_ones_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y39   hrs_ones_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y39   hrs_ones_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X42Y39   hrs_tens_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X43Y39   hrs_tens_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X44Y39   hrs_tens_reg[2]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X42Y39   hrs_tens_reg[3]/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X42Y39   mins_ones_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y40   bReset/temp2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y40   bReset/temp2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X45Y40   hrs_ones_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X45Y40   hrs_ones_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X45Y39   hrs_ones_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X45Y39   hrs_ones_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X44Y39   hrs_ones_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X44Y39   hrs_ones_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X43Y39   hrs_ones_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X43Y39   hrs_ones_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y40   bReset/temp2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y40   bReset/temp2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X45Y40   hrs_ones_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X45Y40   hrs_ones_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X45Y39   hrs_ones_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X45Y39   hrs_ones_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X44Y39   hrs_ones_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X44Y39   hrs_ones_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X43Y39   hrs_ones_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X43Y39   hrs_ones_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/seg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.325ns  (logic 4.090ns (55.840%)  route 3.235ns (44.160%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         LDCE                         0.000     0.000 r  seg7/seg_reg[6]/G
    SLICE_X47Y38         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[6]/Q
                         net (fo=1, routed)           3.235     3.794    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.325 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.325    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.157ns  (logic 4.063ns (56.778%)  route 3.093ns (43.222%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         LDCE                         0.000     0.000 r  seg7/seg_reg[5]/G
    SLICE_X47Y38         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[5]/Q
                         net (fo=1, routed)           3.093     3.652    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.157 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.157    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.054ns  (logic 4.088ns (57.955%)  route 2.966ns (42.045%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         LDCE                         0.000     0.000 r  seg7/seg_reg[1]/G
    SLICE_X47Y38         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[1]/Q
                         net (fo=1, routed)           2.966     3.525    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.054 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.054    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.873ns  (logic 4.079ns (59.343%)  route 2.794ns (40.657%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         LDCE                         0.000     0.000 r  seg7/seg_reg[4]/G
    SLICE_X48Y38         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[4]/Q
                         net (fo=1, routed)           2.794     3.353    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.873 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.873    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.802ns  (logic 4.070ns (59.832%)  route 2.732ns (40.168%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         LDCE                         0.000     0.000 r  seg7/seg_reg[0]/G
    SLICE_X48Y38         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[0]/Q
                         net (fo=1, routed)           2.732     3.291    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.802 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.802    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.798ns  (logic 4.094ns (60.230%)  route 2.703ns (39.770%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         LDCE                         0.000     0.000 r  seg7/seg_reg[2]/G
    SLICE_X47Y38         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[2]/Q
                         net (fo=1, routed)           2.703     3.262    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.798 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.798    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.721ns  (logic 4.095ns (60.922%)  route 2.626ns (39.078%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         LDCE                         0.000     0.000 r  seg7/seg_reg[3]/G
    SLICE_X48Y38         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[3]/Q
                         net (fo=1, routed)           2.626     3.185    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.721 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.721    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.627ns  (logic 0.766ns (29.155%)  route 1.861ns (70.845%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[2]/C
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  STOP_Mode/sec/sec_ctr_reg[2]/Q
                         net (fo=12, routed)          0.876     1.394    STOP_Mode/sec/v_seconds[2]
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.124     1.518 f  STOP_Mode/sec/sec_ctr[5]_i_3/O
                         net (fo=6, routed)           0.985     2.503    STOP_Mode/sec/sec_ctr_reg[3]_0
    SLICE_X42Y45         LUT4 (Prop_lut4_I3_O)        0.124     2.627 r  STOP_Mode/sec/sec_ctr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.627    STOP_Mode/sec/p_0_in__0[1]
    SLICE_X42Y45         FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.624ns  (logic 0.766ns (29.188%)  route 1.858ns (70.812%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[2]/C
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  STOP_Mode/sec/sec_ctr_reg[2]/Q
                         net (fo=12, routed)          0.876     1.394    STOP_Mode/sec/v_seconds[2]
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.124     1.518 f  STOP_Mode/sec/sec_ctr[5]_i_3/O
                         net (fo=6, routed)           0.982     2.500    STOP_Mode/sec/sec_ctr_reg[3]_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I4_O)        0.124     2.624 r  STOP_Mode/sec/sec_ctr[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.624    STOP_Mode/sec/p_0_in__0[2]
    SLICE_X42Y45         FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.346ns  (logic 0.766ns (32.646%)  route 1.580ns (67.354%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[2]/C
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  STOP_Mode/sec/sec_ctr_reg[2]/Q
                         net (fo=12, routed)          0.876     1.394    STOP_Mode/sec/v_seconds[2]
    SLICE_X44Y44         LUT6 (Prop_lut6_I5_O)        0.124     1.518 f  STOP_Mode/sec/sec_ctr[5]_i_3/O
                         net (fo=6, routed)           0.704     2.222    STOP_Mode/sec/sec_ctr_reg[3]_0
    SLICE_X42Y45         LUT5 (Prop_lut5_I0_O)        0.124     2.346 r  STOP_Mode/sec/sec_ctr[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.346    STOP_Mode/sec/sec_ctr[4]_i_1__1_n_0
    SLICE_X42Y45         FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.186ns (67.810%)  route 0.088ns (32.190%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/Q
                         net (fo=5, routed)           0.088     0.229    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[5]
    SLICE_X37Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.274 r  CLOCK_Mode/bin/sec/sec_ctr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.274    CLOCK_Mode/bin/sec/p_0_in[2]
    SLICE_X37Y35         FDRE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[1]/C
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLOCK_Mode/bin/sec/sec_ctr_reg[1]/Q
                         net (fo=8, routed)           0.185     0.326    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[1]
    SLICE_X36Y35         LUT5 (Prop_lut5_I2_O)        0.043     0.369 r  CLOCK_Mode/bin/sec/sec_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.369    CLOCK_Mode/bin/sec/sec_ctr[4]_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.209ns (56.577%)  route 0.160ns (43.423%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[4]/C
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  STOP_Mode/sec/sec_ctr_reg[4]/Q
                         net (fo=10, routed)          0.160     0.324    STOP_Mode/sec/v_seconds[4]
    SLICE_X42Y45         LUT5 (Prop_lut5_I4_O)        0.045     0.369 r  STOP_Mode/sec/sec_ctr[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.369    STOP_Mode/sec/sec_ctr[4]_i_1__1_n_0
    SLICE_X42Y45         FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[1]/C
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLOCK_Mode/bin/sec/sec_ctr_reg[1]/Q
                         net (fo=8, routed)           0.185     0.326    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[1]
    SLICE_X36Y35         LUT4 (Prop_lut4_I2_O)        0.045     0.371 r  CLOCK_Mode/bin/sec/sec_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.371    CLOCK_Mode/bin/sec/sec_ctr[3]_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[1]/C
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLOCK_Mode/bin/sec/sec_ctr_reg[1]/Q
                         net (fo=8, routed)           0.196     0.337    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[1]
    SLICE_X36Y35         LUT2 (Prop_lut2_I0_O)        0.045     0.382 r  CLOCK_Mode/bin/sec/sec_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.382    CLOCK_Mode/bin/sec/sec_ctr[1]_i_1_n_0
    SLICE_X36Y35         FDRE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/C
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/Q
                         net (fo=9, routed)           0.197     0.338    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[0]
    SLICE_X36Y34         LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  CLOCK_Mode/bin/sec/sec_ctr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    CLOCK_Mode/bin/sec/sec_ctr[0]_i_1_n_0
    SLICE_X36Y34         FDRE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.701%)  route 0.204ns (52.299%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[3]/C
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLOCK_Mode/bin/sec/sec_ctr_reg[3]/Q
                         net (fo=7, routed)           0.204     0.345    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[3]
    SLICE_X36Y35         LUT6 (Prop_lut6_I1_O)        0.045     0.390 r  CLOCK_Mode/bin/sec/sec_ctr[5]_i_2/O
                         net (fo=1, routed)           0.000     0.390    CLOCK_Mode/bin/sec/sec_ctr[5]_i_2_n_0
    SLICE_X36Y35         FDRE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.606%)  route 0.205ns (52.394%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[3]/C
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  STOP_Mode/sec/sec_ctr_reg[3]/Q
                         net (fo=11, routed)          0.205     0.346    STOP_Mode/sec/v_seconds[3]
    SLICE_X43Y44         LUT6 (Prop_lut6_I5_O)        0.045     0.391 r  STOP_Mode/sec/sec_ctr[3]_i_1__1/O
                         net (fo=1, routed)           0.000     0.391    STOP_Mode/sec/sec_ctr[3]_i_1__1_n_0
    SLICE_X43Y44         FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.183ns (46.806%)  route 0.208ns (53.194%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[0]/C
    SLICE_X44Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  STOP_Mode/sec/sec_ctr_reg[0]/Q
                         net (fo=10, routed)          0.208     0.349    STOP_Mode/sec/Q[0]
    SLICE_X44Y44         LUT5 (Prop_lut5_I1_O)        0.042     0.391 r  STOP_Mode/sec/sec_ctr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.391    STOP_Mode/sec/p_0_in__0[0]
    SLICE_X44Y44         FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (52.991%)  route 0.185ns (47.009%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[4]/C
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  STOP_Mode/sec/sec_ctr_reg[4]/Q
                         net (fo=10, routed)          0.185     0.349    STOP_Mode/sec/v_seconds[4]
    SLICE_X42Y45         LUT6 (Prop_lut6_I3_O)        0.045     0.394 r  STOP_Mode/sec/sec_ctr[5]_i_2__1/O
                         net (fo=1, routed)           0.000     0.394    STOP_Mode/sec/sec_ctr[5]_i_2__1_n_0
    SLICE_X42Y45         FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_mode/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysmode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.962ns  (logic 4.381ns (48.884%)  route 4.581ns (51.116%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.560     5.081    sys_mode/clk_100MHz_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  sys_mode/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  sys_mode/FSM_sequential_state_reg[0]/Q
                         net (fo=28, routed)          1.318     6.918    sys_mode/sysmode_OBUF[0]
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.152     7.070 r  sys_mode/sysmode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.263    10.332    sysmode_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         3.711    14.043 r  sysmode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.043    sysmode[1]
    V19                                                               r  sysmode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.482ns  (logic 4.541ns (53.540%)  route 3.941ns (46.460%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.561     5.082    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X38Y37         FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDCE (Prop_fdce_C_Q)         0.478     5.560 r  seg7/anode_select_reg[1]/Q
                         net (fo=9, routed)           1.012     6.572    seg7/anode_select_reg_n_0_[1]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.329     6.901 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.929     9.830    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    13.564 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.564    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.281ns  (logic 4.508ns (54.440%)  route 3.773ns (45.560%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.561     5.082    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X38Y37         FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDCE (Prop_fdce_C_Q)         0.478     5.560 f  seg7/anode_select_reg[1]/Q
                         net (fo=9, routed)           1.022     6.582    seg7/anode_select_reg_n_0_[1]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.327     6.909 r  seg7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.751     9.660    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    13.363 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.363    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.012ns  (logic 4.282ns (53.442%)  route 3.730ns (46.558%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.561     5.082    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X38Y37         FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDCE (Prop_fdce_C_Q)         0.478     5.560 f  seg7/anode_select_reg[1]/Q
                         net (fo=9, routed)           1.022     6.582    seg7/anode_select_reg_n_0_[1]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.301     6.883 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.709     9.592    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    13.094 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.094    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modetog_sto_res/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_hhmmss
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.927ns  (logic 4.039ns (50.956%)  route 3.888ns (49.044%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.565     5.086    modetog_sto_res/clk_100MHz_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  modetog_sto_res/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  modetog_sto_res/q_reg/Q
                         net (fo=16, routed)          3.888     9.492    led_hhmmss_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.014 r  led_hhmmss_OBUF_inst/O
                         net (fo=0)                   0.000    13.014    led_hhmmss
    L1                                                                r  led_hhmmss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.926ns  (logic 4.302ns (54.275%)  route 3.624ns (45.725%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.561     5.082    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X38Y37         FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDCE (Prop_fdce_C_Q)         0.478     5.560 r  seg7/anode_select_reg[1]/Q
                         net (fo=9, routed)           1.012     6.572    seg7/anode_select_reg_n_0_[1]
    SLICE_X42Y36         LUT4 (Prop_lut4_I2_O)        0.301     6.873 r  seg7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.613     9.486    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.009 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.009    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modetog_sto/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pause
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.591ns  (logic 4.033ns (53.136%)  route 3.557ns (46.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.565     5.086    modetog_sto/clk_100MHz_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  modetog_sto/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  modetog_sto/q_reg/Q
                         net (fo=8, routed)           3.557     9.162    led_pause_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.677 r  led_pause_OBUF_inst/O
                         net (fo=0)                   0.000    12.677    led_pause
    P1                                                                r  led_pause (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.219ns  (logic 3.961ns (54.866%)  route 3.258ns (45.134%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.561     5.082    CLOCK_Mode/bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X29Y35         FDRE                                         r  CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/Q
                         net (fo=14, routed)          3.258     8.796    led0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.301 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    12.301    led0
    U16                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_mode/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysmode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.091ns  (logic 4.019ns (56.679%)  route 3.072ns (43.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.560     5.081    sys_mode/clk_100MHz_IBUF_BUFG
    SLICE_X38Y36         FDRE                                         r  sys_mode/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  sys_mode/FSM_sequential_state_reg[0]/Q
                         net (fo=28, routed)          3.072     8.671    sysmode_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.172 r  sysmode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.172    sysmode[0]
    U19                                                               r  sysmode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.679ns  (logic 0.794ns (21.582%)  route 2.885ns (78.418%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.561     5.082    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X38Y37         FDCE                                         r  seg7/anode_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y37         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  seg7/anode_select_reg[0]/Q
                         net (fo=10, routed)          1.133     6.733    seg7/anode_select_reg_n_0_[0]
    SLICE_X43Y39         LUT6 (Prop_lut6_I3_O)        0.124     6.857 r  seg7/seg_reg[0]_i_6/O
                         net (fo=8, routed)           1.145     8.002    seg7/show_number__25[1]
    SLICE_X47Y38         LUT4 (Prop_lut4_I3_O)        0.152     8.154 r  seg7/seg_reg[3]_i_1/O
                         net (fo=1, routed)           0.608     8.761    seg7/seg_reg[3]_i_1_n_0
    SLICE_X48Y38         LDCE                                         r  seg7/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.148ns (38.868%)  route 0.233ns (61.132%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  bReset/temp3_reg/Q
                         net (fo=15, routed)          0.233     1.826    STOP_Mode/sec/reset_db
    SLICE_X43Y44         FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modetog_sto/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.209ns (49.009%)  route 0.217ns (50.991%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    modetog_sto/clk_100MHz_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  modetog_sto/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  modetog_sto/q_reg/Q
                         net (fo=8, routed)           0.217     1.827    STOP_Mode/sec/led_pause_OBUF
    SLICE_X43Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.872 r  STOP_Mode/sec/sec_ctr[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.872    STOP_Mode/sec/sec_ctr[3]_i_1__1_n_0
    SLICE_X43Y44         FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.148ns (34.086%)  route 0.286ns (65.914%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  bReset/temp3_reg/Q
                         net (fo=15, routed)          0.286     1.879    STOP_Mode/sec/reset_db
    SLICE_X42Y45         FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.148ns (34.086%)  route 0.286ns (65.914%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  bReset/temp3_reg/Q
                         net (fo=15, routed)          0.286     1.879    STOP_Mode/sec/reset_db
    SLICE_X42Y45         FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.148ns (34.086%)  route 0.286ns (65.914%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  bReset/temp3_reg/Q
                         net (fo=15, routed)          0.286     1.879    STOP_Mode/sec/reset_db
    SLICE_X42Y45         FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.148ns (34.086%)  route 0.286ns (65.914%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  bReset/temp3_reg/Q
                         net (fo=15, routed)          0.286     1.879    STOP_Mode/sec/reset_db
    SLICE_X42Y45         FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neg_D/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            editdigit/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.189ns (42.033%)  route 0.261ns (57.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.559     1.442    neg_D/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  neg_D/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  neg_D/pulse_reg/Q
                         net (fo=4, routed)           0.142     1.725    editdigit/r_neg
    SLICE_X38Y37         LUT5 (Prop_lut5_I1_O)        0.048     1.773 r  editdigit/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.118     1.892    editdigit/next_state__0[1]
    SLICE_X40Y37         LDCE                                         r  editdigit/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.496ns  (logic 0.148ns (29.812%)  route 0.348ns (70.188%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.562     1.445    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X38Y40         FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y40         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  bReset/temp3_reg/Q
                         net (fo=15, routed)          0.348     1.942    STOP_Mode/sec/reset_db
    SLICE_X44Y44         FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 neg_D/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            editdigit/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.186ns (36.793%)  route 0.320ns (63.207%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.559     1.442    neg_D/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  neg_D/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  neg_D/pulse_reg/Q
                         net (fo=4, routed)           0.142     1.725    editdigit/r_neg
    SLICE_X38Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.770 r  editdigit/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.177     1.948    editdigit/next_state__0[0]
    SLICE_X40Y37         LDCE                                         r  editdigit/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 editdigit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            editdigit/Selected_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.225ns (38.080%)  route 0.366ns (61.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.560     1.443    editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  editdigit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.128     1.571 f  editdigit/FSM_sequential_state_reg[1]/Q
                         net (fo=4, routed)           0.240     1.812    editdigit/state[1]
    SLICE_X39Y37         LUT1 (Prop_lut1_I0_O)        0.097     1.909 r  editdigit/Selected_reg[2]_i_1/O
                         net (fo=1, routed)           0.125     2.034    editdigit/Selected_reg[2]_i_1_n_0
    SLICE_X40Y37         LDCE                                         r  editdigit/Selected_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           157 Endpoints
Min Delay           157 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            hrs_tens_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.928ns  (logic 2.826ns (25.858%)  route 8.102ns (74.142%))
  Logic Levels:           8  (IBUF=1 LUT5=3 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           4.047     5.505    CLOCK_Mode/bin/hr/sw_IBUF[4]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.629 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_12/O
                         net (fo=1, routed)           0.637     6.266    CLOCK_Mode/bin/hr/hrs_ones[2]_i_12_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.390 f  CLOCK_Mode/bin/hr/hrs_ones[2]_i_6/O
                         net (fo=4, routed)           0.676     7.066    CLOCK_Mode/bin/hr/hrs_ones[2]_i_6_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.190 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_9/O
                         net (fo=3, routed)           0.576     7.766    CLOCK_Mode/bin/hr/hrs_tens[2]_i_9_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I3_O)        0.124     7.890 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_11/O
                         net (fo=1, routed)           0.000     7.890    CLOCK_Mode/bin/hr/hrs_tens[2]_i_11_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.102 r  CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_6/O
                         net (fo=4, routed)           0.969     9.071    CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_6_n_0
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.327     9.398 f  CLOCK_Mode/bin/hr/hrs_tens[1]_i_2/O
                         net (fo=2, routed)           0.679    10.077    sys_mode/hrs_tens_reg[1]
    SLICE_X43Y39         LUT5 (Prop_lut5_I0_O)        0.332    10.409 r  sys_mode/hrs_tens[1]_i_1/O
                         net (fo=1, routed)           0.519    10.928    sys_mode_n_13
    SLICE_X43Y39         FDRE                                         r  hrs_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.445     4.786    clk_100MHz_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  hrs_tens_reg[1]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            hrs_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.428ns  (logic 2.826ns (27.099%)  route 7.602ns (72.901%))
  Logic Levels:           8  (IBUF=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           4.047     5.505    CLOCK_Mode/bin/hr/sw_IBUF[4]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.629 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_12/O
                         net (fo=1, routed)           0.637     6.266    CLOCK_Mode/bin/hr/hrs_ones[2]_i_12_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.390 f  CLOCK_Mode/bin/hr/hrs_ones[2]_i_6/O
                         net (fo=4, routed)           0.676     7.066    CLOCK_Mode/bin/hr/hrs_ones[2]_i_6_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.190 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_9/O
                         net (fo=3, routed)           0.576     7.766    CLOCK_Mode/bin/hr/hrs_tens[2]_i_9_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I3_O)        0.124     7.890 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_11/O
                         net (fo=1, routed)           0.000     7.890    CLOCK_Mode/bin/hr/hrs_tens[2]_i_11_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.102 r  CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_6/O
                         net (fo=4, routed)           0.969     9.071    CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_6_n_0
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.327     9.398 r  CLOCK_Mode/bin/hr/hrs_tens[1]_i_2/O
                         net (fo=2, routed)           0.698    10.096    CLOCK_Mode/bin/hr/hrs_ctr_reg[2]_1
    SLICE_X44Y39         LUT6 (Prop_lut6_I2_O)        0.332    10.428 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_1/O
                         net (fo=1, routed)           0.000    10.428    CLOCK_Mode_n_5
    SLICE_X44Y39         FDRE                                         r  hrs_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.446     4.787    clk_100MHz_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  hrs_ones_reg[2]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            hrs_ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.103ns  (logic 2.309ns (22.854%)  route 7.794ns (77.146%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=3)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           4.047     5.505    CLOCK_Mode/bin/hr/sw_IBUF[4]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.629 f  CLOCK_Mode/bin/hr/hrs_ones[2]_i_12/O
                         net (fo=1, routed)           0.637     6.266    CLOCK_Mode/bin/hr/hrs_ones[2]_i_12_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.390 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_6/O
                         net (fo=4, routed)           0.839     7.229    CLOCK_Mode/bin/hr/hrs_ones[2]_i_6_n_0
    SLICE_X46Y38         LUT5 (Prop_lut5_I0_O)        0.150     7.379 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_2/O
                         net (fo=4, routed)           1.348     8.727    CLOCK_Mode/bin/hr/hrs_ones[2]_i_2_n_0
    SLICE_X44Y39         LUT6 (Prop_lut6_I5_O)        0.328     9.055 f  CLOCK_Mode/bin/hr/hrs_ones[3]_i_2/O
                         net (fo=1, routed)           0.421     9.475    sys_mode/hrs_ones_reg[3]_0
    SLICE_X44Y40         LUT5 (Prop_lut5_I0_O)        0.124     9.599 r  sys_mode/hrs_ones[3]_i_1/O
                         net (fo=1, routed)           0.503    10.103    sys_mode_n_10
    SLICE_X43Y39         FDRE                                         r  hrs_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.445     4.786    clk_100MHz_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  hrs_ones_reg[3]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            hrs_tens_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.041ns  (logic 2.203ns (21.939%)  route 7.838ns (78.061%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           4.047     5.505    CLOCK_Mode/bin/hr/sw_IBUF[4]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.629 f  CLOCK_Mode/bin/hr/hrs_ones[2]_i_12/O
                         net (fo=1, routed)           0.637     6.266    CLOCK_Mode/bin/hr/hrs_ones[2]_i_12_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.390 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_6/O
                         net (fo=4, routed)           0.839     7.229    CLOCK_Mode/bin/hr/hrs_ones[2]_i_6_n_0
    SLICE_X46Y38         LUT5 (Prop_lut5_I3_O)        0.124     7.353 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_8/O
                         net (fo=1, routed)           0.502     7.855    CLOCK_Mode/bin/hr/hrs_ones[2]_i_8_n_0
    SLICE_X46Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.979 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_3/O
                         net (fo=4, routed)           0.979     8.958    CLOCK_Mode/bin/hr/hrs_ones[2]_i_3_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.082 f  CLOCK_Mode/bin/hr/hrs_tens[0]_i_2/O
                         net (fo=3, routed)           0.497     9.579    sys_mode/hrs_tens_reg[0]
    SLICE_X45Y39         LUT5 (Prop_lut5_I0_O)        0.124     9.703 r  sys_mode/hrs_tens[0]_i_1/O
                         net (fo=1, routed)           0.338    10.041    sys_mode_n_14
    SLICE_X42Y39         FDSE                                         r  hrs_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.445     4.786    clk_100MHz_IBUF_BUFG
    SLICE_X42Y39         FDSE                                         r  hrs_tens_reg[0]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            hrs_tens_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.652ns  (logic 2.590ns (26.833%)  route 7.062ns (73.167%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           4.047     5.505    CLOCK_Mode/bin/hr/sw_IBUF[4]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.629 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_12/O
                         net (fo=1, routed)           0.637     6.266    CLOCK_Mode/bin/hr/hrs_ones[2]_i_12_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.390 f  CLOCK_Mode/bin/hr/hrs_ones[2]_i_6/O
                         net (fo=4, routed)           0.676     7.066    CLOCK_Mode/bin/hr/hrs_ones[2]_i_6_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.124     7.190 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_9/O
                         net (fo=3, routed)           0.576     7.766    CLOCK_Mode/bin/hr/hrs_tens[2]_i_9_n_0
    SLICE_X45Y38         LUT5 (Prop_lut5_I3_O)        0.124     7.890 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_11/O
                         net (fo=1, routed)           0.000     7.890    CLOCK_Mode/bin/hr/hrs_tens[2]_i_11_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I0_O)      0.212     8.102 r  CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_6/O
                         net (fo=4, routed)           0.969     9.071    CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_6_n_0
    SLICE_X44Y39         LUT4 (Prop_lut4_I2_O)        0.299     9.370 f  CLOCK_Mode/bin/hr/hrs_tens[2]_i_2/O
                         net (fo=1, routed)           0.158     9.528    sys_mode/hrs_tens_reg[2]_0
    SLICE_X44Y39         LUT5 (Prop_lut5_I0_O)        0.124     9.652 r  sys_mode/hrs_tens[2]_i_1/O
                         net (fo=1, routed)           0.000     9.652    sys_mode_n_12
    SLICE_X44Y39         FDRE                                         r  hrs_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.446     4.787    clk_100MHz_IBUF_BUFG
    SLICE_X44Y39         FDRE                                         r  hrs_tens_reg[2]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            hrs_ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.373ns  (logic 2.203ns (23.503%)  route 7.170ns (76.497%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[4]_inst/O
                         net (fo=4, routed)           4.047     5.505    CLOCK_Mode/bin/hr/sw_IBUF[4]
    SLICE_X46Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.629 f  CLOCK_Mode/bin/hr/hrs_ones[2]_i_12/O
                         net (fo=1, routed)           0.637     6.266    CLOCK_Mode/bin/hr/hrs_ones[2]_i_12_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I5_O)        0.124     6.390 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_6/O
                         net (fo=4, routed)           0.839     7.229    CLOCK_Mode/bin/hr/hrs_ones[2]_i_6_n_0
    SLICE_X46Y38         LUT5 (Prop_lut5_I3_O)        0.124     7.353 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_8/O
                         net (fo=1, routed)           0.502     7.855    CLOCK_Mode/bin/hr/hrs_ones[2]_i_8_n_0
    SLICE_X46Y38         LUT3 (Prop_lut3_I2_O)        0.124     7.979 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_3/O
                         net (fo=4, routed)           0.979     8.958    CLOCK_Mode/bin/hr/hrs_ones[2]_i_3_n_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I0_O)        0.124     9.082 r  CLOCK_Mode/bin/hr/hrs_tens[0]_i_2/O
                         net (fo=3, routed)           0.167     9.249    CLOCK_Mode/bin/hr/hrs_ctr_reg[2]_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I1_O)        0.124     9.373 r  CLOCK_Mode/bin/hr/hrs_ones[1]_i_1/O
                         net (fo=1, routed)           0.000     9.373    CLOCK_Mode_n_6
    SLICE_X45Y39         FDRE                                         r  hrs_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.446     4.787    clk_100MHz_IBUF_BUFG
    SLICE_X45Y39         FDRE                                         r  hrs_ones_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            hrs_ones_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.554ns  (logic 1.823ns (27.811%)  route 4.731ns (72.189%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=5, routed)           3.742     5.193    CLOCK_Mode/bin/hr/sw_IBUF[1]
    SLICE_X46Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.317 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_3/O
                         net (fo=1, routed)           0.689     6.006    CLOCK_Mode/bin/hr/hrs_ones[0]_i_3_n_0
    SLICE_X46Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.130 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_2/O
                         net (fo=5, routed)           0.300     6.430    sys_mode/hrs_ones_reg[0]_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.554 r  sys_mode/hrs_ones[0]_i_1/O
                         net (fo=1, routed)           0.000     6.554    sys_mode_n_11
    SLICE_X45Y40         FDRE                                         r  hrs_ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.446     4.787    clk_100MHz_IBUF_BUFG
    SLICE_X45Y40         FDRE                                         r  hrs_ones_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.578ns  (logic 1.605ns (28.772%)  route 3.973ns (71.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.995     4.448    seg7/reset_IBUF
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.152     4.600 r  seg7/timer[25]_i_2/O
                         net (fo=25, routed)          0.977     5.578    seg7/timer[25]_i_2_n_0
    SLICE_X37Y44         FDRE                                         r  seg7/timer_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.445     4.786    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  seg7/timer_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.437ns  (logic 1.605ns (29.518%)  route 3.832ns (70.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.995     4.448    seg7/reset_IBUF
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.152     4.600 r  seg7/timer[25]_i_2/O
                         net (fo=25, routed)          0.837     5.437    seg7/timer[25]_i_2_n_0
    SLICE_X37Y43         FDRE                                         r  seg7/timer_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.445     4.786    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  seg7/timer_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.437ns  (logic 1.605ns (29.518%)  route 3.832ns (70.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          2.995     4.448    seg7/reset_IBUF
    SLICE_X36Y39         LUT1 (Prop_lut1_I0_O)        0.152     4.600 r  seg7/timer[25]_i_2/O
                         net (fo=25, routed)          0.837     5.437    seg7/timer[25]_i_2_n_0
    SLICE_X37Y43         FDRE                                         r  seg7/timer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         1.445     4.786    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  seg7/timer_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 editdigit/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            editdigit/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.354ns  (logic 0.207ns (58.549%)  route 0.147ns (41.451%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         LDCE                         0.000     0.000 r  editdigit/FSM_sequential_next_state_reg[1]/G
    SLICE_X40Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  editdigit/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.147     0.305    editdigit/open/Q[1]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.049     0.354 r  editdigit/open/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    editdigit/open_n_1
    SLICE_X39Y37         FDRE                                         r  editdigit/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.828     1.955    editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  editdigit/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/pos_sec_count/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.630%)  route 0.181ns (49.370%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/Q
                         net (fo=5, routed)           0.181     0.322    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[5]
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.367 r  CLOCK_Mode/bin/sec/pulse_i_1__2/O
                         net (fo=1, routed)           0.000     0.367    CLOCK_Mode/bin/pos_sec_count/pulse_reg_0
    SLICE_X37Y36         FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.827     1.954    CLOCK_Mode/bin/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/pulse_reg/C

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/pos_sec_count/sig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/Q
                         net (fo=5, routed)           0.182     0.323    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[5]
    SLICE_X37Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.368 r  CLOCK_Mode/bin/sec/sig_prev_i_1__2/O
                         net (fo=1, routed)           0.000     0.368    CLOCK_Mode/bin/pos_sec_count/w_inc_mins
    SLICE_X37Y36         FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/sig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.827     1.954    CLOCK_Mode/bin/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X37Y36         FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/sig_prev_reg/C

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/pos_sec_count/sig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.116%)  route 0.209ns (52.884%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[0]/C
    SLICE_X44Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  STOP_Mode/sec/sec_ctr_reg[0]/Q
                         net (fo=10, routed)          0.209     0.350    STOP_Mode/sec/Q[0]
    SLICE_X44Y43         LUT6 (Prop_lut6_I4_O)        0.045     0.395 r  STOP_Mode/sec/sig_prev_i_1__3/O
                         net (fo=1, routed)           0.000     0.395    STOP_Mode/pos_sec_count/w_inc_mins
    SLICE_X44Y43         FDRE                                         r  STOP_Mode/pos_sec_count/sig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.834     1.961    STOP_Mode/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  STOP_Mode/pos_sec_count/sig_prev_reg/C

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/pos_sec_count/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.787%)  route 0.212ns (53.213%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[3]/C
    SLICE_X43Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  STOP_Mode/sec/sec_ctr_reg[3]/Q
                         net (fo=11, routed)          0.212     0.353    STOP_Mode/sec/v_seconds[3]
    SLICE_X44Y43         LUT6 (Prop_lut6_I4_O)        0.045     0.398 r  STOP_Mode/sec/pulse_i_1__3/O
                         net (fo=1, routed)           0.000     0.398    STOP_Mode/pos_sec_count/pulse_reg_0
    SLICE_X44Y43         FDRE                                         r  STOP_Mode/pos_sec_count/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.834     1.961    STOP_Mode/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X44Y43         FDRE                                         r  STOP_Mode/pos_sec_count/pulse_reg/C

Slack:                    inf
  Source:                 editdigit/FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            editdigit/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.488ns  (logic 0.203ns (41.575%)  route 0.285ns (58.425%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         LDCE                         0.000     0.000 r  editdigit/FSM_sequential_next_state_reg[0]/G
    SLICE_X40Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  editdigit/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.285     0.443    editdigit/open/Q[0]
    SLICE_X39Y37         LUT2 (Prop_lut2_I0_O)        0.045     0.488 r  editdigit/open/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.488    editdigit/open_n_2
    SLICE_X39Y37         FDRE                                         r  editdigit/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.828     1.955    editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X39Y37         FDRE                                         r  editdigit/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 editdigit/Selected_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            vis_selected_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.203ns (38.389%)  route 0.326ns (61.611%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         LDCE                         0.000     0.000 r  editdigit/Selected_reg[2]/G
    SLICE_X40Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  editdigit/Selected_reg[2]/Q
                         net (fo=11, routed)          0.326     0.484    Count_Mode/min/vis_selected_reg[2][1]
    SLICE_X41Y38         LUT6 (Prop_lut6_I2_O)        0.045     0.529 r  Count_Mode/min/vis_selected[2]_i_2/O
                         net (fo=1, routed)           0.000     0.529    Count_Mode_n_21
    SLICE_X41Y38         FDSE                                         r  vis_selected_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.831     1.958    clk_100MHz_IBUF_BUFG
    SLICE_X41Y38         FDSE                                         r  vis_selected_reg[2]/C

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.759%)  route 0.365ns (66.241%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[0]/C
    SLICE_X44Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  STOP_Mode/sec/sec_ctr_reg[0]/Q
                         net (fo=10, routed)          0.365     0.506    STOP_Mode/min/d_reg[1][0]
    SLICE_X42Y41         LUT3 (Prop_lut3_I2_O)        0.045     0.551 r  STOP_Mode/min/d[0]_i_1/O
                         net (fo=1, routed)           0.000     0.551    STOP_Mode/min_n_5
    SLICE_X42Y41         FDRE                                         r  STOP_Mode/d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.832     1.959    STOP_Mode/clk_100MHz_IBUF_BUFG
    SLICE_X42Y41         FDRE                                         r  STOP_Mode/d_reg[0]/C

Slack:                    inf
  Source:                 editdigit/Selected_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            CLOCK_Mode/bin/min/min_ctr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.203ns (36.705%)  route 0.350ns (63.295%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         LDCE                         0.000     0.000 r  editdigit/Selected_reg[2]/G
    SLICE_X40Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  editdigit/Selected_reg[2]/Q
                         net (fo=11, routed)          0.240     0.398    editdigit/Q[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.443 r  editdigit/min_ctr[5]_i_2/O
                         net (fo=6, routed)           0.110     0.553    CLOCK_Mode/bin/min/E[0]
    SLICE_X42Y37         FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.829     1.956    CLOCK_Mode/bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[0]/C

Slack:                    inf
  Source:                 editdigit/Selected_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            CLOCK_Mode/bin/min/min_ctr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.203ns (36.705%)  route 0.350ns (63.295%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         LDCE                         0.000     0.000 r  editdigit/Selected_reg[2]/G
    SLICE_X40Y37         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  editdigit/Selected_reg[2]/Q
                         net (fo=11, routed)          0.240     0.398    editdigit/Q[1]
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.045     0.443 r  editdigit/min_ctr[5]_i_2/O
                         net (fo=6, routed)           0.110     0.553    CLOCK_Mode/bin/min/E[0]
    SLICE_X42Y37         FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=217, routed)         0.829     1.956    CLOCK_Mode/bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[1]/C





