#-----------------------------------------------------------
# Vivado v2022.1.2 (64-bit)
# SW Build 3605665 on Fri Aug  5 22:52:02 MDT 2022
# IP Build 3603185 on Sat Aug  6 04:07:44 MDT 2022
# Start of session at: Mon Sep 19 13:37:46 2022
# Process ID: 18667
# Current directory: /home/Vedi/school/ECE 524L/Lab2/fa22-e524-lab2-vedi97/hardware/part2/part2_proj/part2_proj.runs/synth_1
# Command line: vivado -log temp_convert.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source temp_convert.tcl
# Log file: /home/Vedi/school/ECE 524L/Lab2/fa22-e524-lab2-vedi97/hardware/part2/part2_proj/part2_proj.runs/synth_1/temp_convert.vds
# Journal file: /home/Vedi/school/ECE 524L/Lab2/fa22-e524-lab2-vedi97/hardware/part2/part2_proj/part2_proj.runs/synth_1/vivado.jou
# Running On: localhost.localdomain, OS: Linux, CPU Frequency: 2986.907 MHz, CPU Physical cores: 2, Host memory: 16529 MB
#-----------------------------------------------------------
source temp_convert.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3018.176 ; gain = 2.020 ; free physical = 3758 ; free virtual = 9681
Command: synth_design -top temp_convert -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18693
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3018.176 ; gain = 0.000 ; free physical = 3096 ; free virtual = 9019
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'temp_convert' [/home/Vedi/school/ECE 524L/Lab2/fa22-e524-lab2-vedi97/hardware/part2/src/temp_converter.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'temp_convert' (0#1) [/home/Vedi/school/ECE 524L/Lab2/fa22-e524-lab2-vedi97/hardware/part2/src/temp_converter.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3018.180 ; gain = 0.004 ; free physical = 3464 ; free virtual = 9387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3018.180 ; gain = 0.004 ; free physical = 3427 ; free virtual = 9350
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3026.184 ; gain = 8.008 ; free physical = 3422 ; free virtual = 9345
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3026.188 ; gain = 8.012 ; free physical = 3359 ; free virtual = 9282
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3026.188 ; gain = 8.012 ; free physical = 3224 ; free virtual = 9151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|temp_convert | romF2C     | 256x8         | LUT            | 
|temp_convert | romC2F     | 256x8         | LUT            | 
|temp_convert | p_0_out    | 256x8         | LUT            | 
|temp_convert | p_0_out    | 256x8         | LUT            | 
+-------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3026.188 ; gain = 8.012 ; free physical = 3160 ; free virtual = 9087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3026.188 ; gain = 8.012 ; free physical = 3121 ; free virtual = 9048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3026.188 ; gain = 8.012 ; free physical = 3254 ; free virtual = 9180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3026.188 ; gain = 8.012 ; free physical = 3253 ; free virtual = 9179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3026.188 ; gain = 8.012 ; free physical = 3250 ; free virtual = 9177
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3026.188 ; gain = 8.012 ; free physical = 3249 ; free virtual = 9176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3026.188 ; gain = 8.012 ; free physical = 3246 ; free virtual = 9173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3026.188 ; gain = 8.012 ; free physical = 3246 ; free virtual = 9173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     4|
|3     |LUT4  |     1|
|4     |LUT5  |    13|
|5     |LUT6  |    47|
|6     |MUXF7 |     5|
|7     |FDRE  |     8|
|8     |IBUF  |    10|
|9     |OBUF  |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    97|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3026.188 ; gain = 8.012 ; free physical = 3246 ; free virtual = 9173
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3026.188 ; gain = 8.012 ; free physical = 3240 ; free virtual = 9167
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3026.188 ; gain = 8.012 ; free physical = 3237 ; free virtual = 9163
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3026.188 ; gain = 0.000 ; free physical = 3307 ; free virtual = 9233
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3050.191 ; gain = 0.000 ; free physical = 3229 ; free virtual = 9156
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 7a5cb2e3
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 3050.191 ; gain = 32.016 ; free physical = 3463 ; free virtual = 9390
INFO: [Common 17-1381] The checkpoint '/home/Vedi/school/ECE 524L/Lab2/fa22-e524-lab2-vedi97/hardware/part2/part2_proj/part2_proj.runs/synth_1/temp_convert.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file temp_convert_utilization_synth.rpt -pb temp_convert_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 19 13:38:33 2022...
