// Seed: 2142642178
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout tri1 id_6;
  inout wire id_5;
  inout wire id_4;
  assign module_1.id_6 = 0;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_10;
  ;
  assign id_5 = id_6++;
  logic id_11;
  ;
  assign id_6 = id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  genvar id_3;
  logic id_4 = (id_2);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_2,
      id_3
  );
  wire id_5;
  logic id_6 = -1;
  wire [-1 : 1] id_7;
endmodule
