# rv-core-verification

##for fibonacci
  #### first 2 registers are input x1 and x2  
  #### and then the series will store in memory from forward 0x100 in 0 column
  #### and then it load data from memory into register x16
