// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out_____________\_________\___\_\__\_CC_\_\_\_\_CC_J_\_\_CC_\_CC_\_\_\_CC_\_\_CC_\_\_\_CC_\_\_CC_\_\_\_CC_\_\_\_CC_\_\_\_CC_\_\_CC_\_\_\_\_\_\_CC_\_\_\_\_\_CC_\_\_\_\_\_\_\_US_\_\_\_\_\_\_\_\_\_CC_\_\_\_\_\_\_\_\_\_\_\_endmodule
