Version 3.2 HI-TECH Software Intermediate Code
"153 Phases.c
[c E3829 0 1 .. ]
[n E3829 . SPI_LOW_POLARITY SPI_HIGH_POLARITY  ]
[c E3833 0 1 .. ]
[n E3833 . SPI_LOW_PHASE SPI_HIGH_PHASE  ]
[c E3837 0 1 2 .. ]
[n E3837 . SPI_SERIAL_CLK4 SPI_SERIAL_CLK16 SPI_SERIAL_CLK64  ]
"50 GPIO.h
[s S362 `E3829 1 `E3833 1 `E3837 1 ]
[n S362 . SPI_Polarity SPI_Phase SPI_Clk ]
"161 Phases.c
[c E4049 0 1 2 3 .. ]
[n E4049 . INITIAL_LOAD GENERAL_VIEW VIEW_MENU SEND_DATA  ]
[c E3904 0 1 2 3 4 5 6 7 .. ]
[n E3904 . MAIN_MENU ENERGY POWER_1 POWER_2 RMS_VI POWER_FACTOR PHASE_ANGLE FREQTEMP  ]
"24 Phases.h
[s S365 `E4049 1 `E3904 1 ]
[n S365 . phaseState stateMain ]
"114 ATM90E36A.h
[v _ATM_init `(v ~T0 @X0 0 ef ]
"116
[v _ATM_calibration `(v ~T0 @X0 0 ef ]
"65 GPIO.h
[v _delay `(v ~T0 @X0 0 ef1`ul ]
"31 LCDNokia5110.h
[v _LCDNokia_clear `(v ~T0 @X0 0 ef ]
"35
[v _LCDNokia_gotoXY `(v ~T0 @X0 0 ef2`uc`uc ]
"41
[v _LCDNokia_sendString `(v ~T0 @X0 0 ef1`*Cuc ]
"2567 C:\Program Files (x86)\Microchip\xc8\v1.44\include\pic18f4550.h
[s S106 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S106 . RC0 RC1 RC2 . RC4 RC5 RC6 RC7 ]
"2577
[s S107 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S107 . T1OSO T1OSI CCP1 . TX RX ]
"2585
[s S108 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S108 . T13CKI . P1A . CK DT ]
"2593
[s S109 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S109 . . CCP2 PA1 ]
"2598
[s S110 :1 `uc 1 :1 `uc 1 ]
[n S110 . . PA2 ]
"2566
[u S105 `S106 1 `S107 1 `S108 1 `S109 1 `S110 1 ]
[n S105 . . . . . . ]
"2603
[v _PORTCbits `VS105 ~T0 @X0 0 e@3970 ]
"326 Phases.c
[c E4067 0 1 2 3 .. ]
[n E4067 . ACTIVE_ENERGY FUNDAMENTAL_ENERGY HARMONIC_ENERGY EXIT_ENERGY  ]
"330
[c E4085 0 1 2 .. ]
[n E4085 . TYPES_POWER1 PHASES_POWER1 EXIT_POWER1  ]
"334
[c E4102 0 1 2 .. ]
[n E4102 . FH_POWER2 PHASES_POWER2 EXIT_POWER2  ]
"338
[c E4119 0 1 2 .. ]
[n E4119 . PHASES_RMSVI NEUTRAL_RMSVI EXIT_RMSVI  ]
"342
[c E4136 0 1 .. ]
[n E4136 . PHASES_PF EXIT_PF  ]
"346
[c E4152 0 1 2 3 .. ]
[n E4152 . PHASES_PA VI_PA THDN_PA EXIT_PA  ]
"350
[c E4170 0 1 .. ]
[n E4170 . SHOW_FREQTEMP EXIT_FREQTEMP  ]
"71 GPIO.h
[v _UART_init `(v ~T0 @X0 0 ef ]
"84
[v _SPI_init `(v ~T0 @X0 0 ef1`*CS362 ]
"24 LCDNokia5110.h
[v _LCDNokia_init `(v ~T0 @X0 0 ef ]
"51 Phases.h
[s S367 `E4067 1 `E3904 1 ]
[n S367 . phaseState stateMain ]
"46 LCDNokia5110.h
[v _LCDNokia_printValue `(v ~T0 @X0 0 ef1`ul ]
"431 Phases.c
[c E3938 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 .. ]
[n E3938 . ACTIVE_ENERGY_TYPE REACTIVE_ENERGY_TYPE APPARENT_ENERGY_TYPE FUNDAMENTAL_ENERGY_TYPE HARMONIC_ENERGY_TYPE ACTIVE_POWER_TYPE REACTIVE_POWER_TYPE APPARENT_POWER_TYPE POWER_FACTOR_TYPE FUNDAMENTAL_POWER HARMONIC_POWER VOLTAGE_RMS CURRENT_RMS THDN_TYPE FREQUENCY_TYPE PHASE_ANGLE_TYPE TEMPERATURE_TYPE  ]
[c E3957 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 .. ]
[n E3957 . TOTAL_FORW_ACTIVE_ENERGY PHASE_A_FORW_ACTIVE_ENERGY PHASE_B_FORW_ACTIVE_ENERGY PHASE_C_FORW_ACTIVE_ENERGY TOTAL_REV_ACTIVE_ENERGY PHASE_A_REV_ACTIVE_ENERGY PHASE_B_REV_ACTIVE_ENERGY PHASE_C_REV_ACTIVE_ENERGY TOTAL_FORW_REACTIVE_ENERGY PHASE_A_FORW_REACTIVE_ENERGY PHASE_B_FORW_REACTIVE_ENERGY PHASE_C_FORW_REACTIVE_ENERGY TOTAL_REVERSE_REACTIVE_ENERGY PHASE_A_REV_REACTIVE_ENERGY PHASE_B_REV_REACTIVE_ENERGY PHASE_C_REV_REACTIVE_ENERGY TOTAL_ARIT_APPARENT_ENERGY PHASE_A_APPARENT_ENERGY PHASE_B_APPARENT_ENERGY PHASE_C_APPARENT_ENERGY TOTAL_VECT_APPARENT_ENERGY TOTAL_FORW_ACTIVE_FUND_ENERGY PHASE_A_FORW_ACTIVE_FUND_ENERGY PHASE_B_FORW_ACTIVE_FUND_ENERGY PHASE_C_FORW_ACTIVE_FUND_ENERGY TOTAL_REV_ACTIVE_FUND_ENERGY PHASE_A_REV_ACTIVE_FUND_ENERGY PHASE_B_REV_ACTIVE_FUND_ENERGY PHASE_C_REV_ACTIVE_FUND_ENERGY TOTAL_FORW_ACTIVE_HARM_ENERGY PHASE_A_FORW_ACTIVE_HARM_ENERGY PHASE_B_FORW_ACTIVE_HARM_ENERGY PHASE_C_FORW_ACTIVE_HARM_ENERGY TOTAL_REV_ACTIVE_HARM_ENERGY PHASE_A_REV_ACTIVE_HARM_ENERGY PHASE_B_REV_ACTIVE_HARM_ENERGY PHASE_C_REV_ACTIVE_HARM_ENERGY TOTAL_ACTIVE_POWER PHASE_A_ACTIVE_POWER PHASE_B_ACTIVE_POWER PHASE_C_ACTIVE_POWER TOTAL_REACTIVE_POWER PHASE_A_REACTIVE_POWER PHASE_B_REACTIVE_POWER PHASE_C_REACTIVE_POWER TOTAL_APPARENT_POWER PHASE_A_APPARENT_POWER PHASE_B_APPARENT_POWER PHASE_C_APPARENT_POWER TOTAL_POWER_FACTOR PHASE_A_POWER_FACTOR PHASE_B_POWER_FACTOR PHASE_C_POWER_FACTOR TOTAL_ACTIVE_FUND_POWER PHASE_A_ACTIVE_FUND_POWER PHASE_B_ACTIVE_FUND_POWER PHASE_C_ACTIVE_FUND_POWER TOTAL_ACTIVE_HARM_POWER PHASE_A_ACTIVE_HARM_POWER PHASE_B_ACTIVE_HARM_POWER PHASE_C_ACTIVE_HARM_POWER NLINE_SAMPLED_CURRENT_RMS PHASE_A_VOLTAGE_RMS PHASE_B_VOLTAGE_RMS PHASE_C_VOLTAGE_RMS NLINE_CALCULATED_CURRENT_RMS PHASE_A_CURRENT_RMS PHASE_B_CURRENT_RMS PHASE_C_CURRENT_RMS PHASE_A_VOLTAGE_THDN PHASE_B_VOLTAGE_THDN PHASE_C_VOLTAGE_THDN PHASE_A_CURRENT_THDN PHASE_B_CURRENT_THDN PHASE_C_CURRENT_THDN FREQUENCY_REG PHASE_A_MEAN_ANGLE_PHASE PHASE_B_MEAN_ANGLE_PHASE PHASE_C_MEAN_ANGLE_PHASE TEMPERATURE_REG PHASE_A_VOLTAGE_ANGLE_PHASE PHASE_B_VOLTAGE_ANGLE_PHASE PHASE_C_VOLTAGE_ANGLE_PHASE  ]
"118 ATM90E36A.h
[v _ATM_registers `(ui ~T0 @X0 0 ef2`E3938`E3957 ]
"77 Phases.h
[s S369 `E4085 1 `E3904 1 ]
[n S369 . phaseState stateMain ]
"103
[s S371 `E4102 1 `E3904 1 ]
[n S371 . phaseState stateMain ]
"129
[s S373 `E4119 1 `E3904 1 ]
[n S373 . phaseState stateMain ]
"153
[s S375 `E4136 1 `E3904 1 ]
[n S375 . phaseState stateMain ]
"179
[s S377 `E4152 1 `E3904 1 ]
[n S377 . phaseState stateMain ]
"201
[s S379 `E4170 1 `E3904 1 ]
[n S379 . phaseState stateMain ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;pic18f4550.h: 50: extern volatile unsigned char SPPDATA @ 0xF62;
"52 C:\Program Files (x86)\Microchip\xc8\v1.44\include\pic18f4550.h
[; ;pic18f4550.h: 52: asm("SPPDATA equ 0F62h");
[; <" SPPDATA equ 0F62h ;# ">
[; ;pic18f4550.h: 55: typedef union {
[; ;pic18f4550.h: 56: struct {
[; ;pic18f4550.h: 57: unsigned DATA :8;
[; ;pic18f4550.h: 58: };
[; ;pic18f4550.h: 59: } SPPDATAbits_t;
[; ;pic18f4550.h: 60: extern volatile SPPDATAbits_t SPPDATAbits @ 0xF62;
[; ;pic18f4550.h: 70: extern volatile unsigned char SPPCFG @ 0xF63;
"72
[; ;pic18f4550.h: 72: asm("SPPCFG equ 0F63h");
[; <" SPPCFG equ 0F63h ;# ">
[; ;pic18f4550.h: 75: typedef union {
[; ;pic18f4550.h: 76: struct {
[; ;pic18f4550.h: 77: unsigned WS :4;
[; ;pic18f4550.h: 78: unsigned CLK1EN :1;
[; ;pic18f4550.h: 79: unsigned CSEN :1;
[; ;pic18f4550.h: 80: unsigned CLKCFG :2;
[; ;pic18f4550.h: 81: };
[; ;pic18f4550.h: 82: struct {
[; ;pic18f4550.h: 83: unsigned WS0 :1;
[; ;pic18f4550.h: 84: unsigned WS1 :1;
[; ;pic18f4550.h: 85: unsigned WS2 :1;
[; ;pic18f4550.h: 86: unsigned WS3 :1;
[; ;pic18f4550.h: 87: unsigned :2;
[; ;pic18f4550.h: 88: unsigned CLKCFG0 :1;
[; ;pic18f4550.h: 89: unsigned CLKCFG1 :1;
[; ;pic18f4550.h: 90: };
[; ;pic18f4550.h: 91: } SPPCFGbits_t;
[; ;pic18f4550.h: 92: extern volatile SPPCFGbits_t SPPCFGbits @ 0xF63;
[; ;pic18f4550.h: 147: extern volatile unsigned char SPPEPS @ 0xF64;
"149
[; ;pic18f4550.h: 149: asm("SPPEPS equ 0F64h");
[; <" SPPEPS equ 0F64h ;# ">
[; ;pic18f4550.h: 152: typedef union {
[; ;pic18f4550.h: 153: struct {
[; ;pic18f4550.h: 154: unsigned ADDR :4;
[; ;pic18f4550.h: 155: unsigned SPPBUSY :1;
[; ;pic18f4550.h: 156: unsigned :1;
[; ;pic18f4550.h: 157: unsigned WRSPP :1;
[; ;pic18f4550.h: 158: unsigned RDSPP :1;
[; ;pic18f4550.h: 159: };
[; ;pic18f4550.h: 160: struct {
[; ;pic18f4550.h: 161: unsigned ADDR0 :1;
[; ;pic18f4550.h: 162: unsigned ADDR1 :1;
[; ;pic18f4550.h: 163: unsigned ADDR2 :1;
[; ;pic18f4550.h: 164: unsigned ADDR3 :1;
[; ;pic18f4550.h: 165: };
[; ;pic18f4550.h: 166: struct {
[; ;pic18f4550.h: 167: unsigned :4;
[; ;pic18f4550.h: 168: unsigned BUSY :1;
[; ;pic18f4550.h: 169: };
[; ;pic18f4550.h: 170: } SPPEPSbits_t;
[; ;pic18f4550.h: 171: extern volatile SPPEPSbits_t SPPEPSbits @ 0xF64;
[; ;pic18f4550.h: 221: extern volatile unsigned char SPPCON @ 0xF65;
"223
[; ;pic18f4550.h: 223: asm("SPPCON equ 0F65h");
[; <" SPPCON equ 0F65h ;# ">
[; ;pic18f4550.h: 226: typedef union {
[; ;pic18f4550.h: 227: struct {
[; ;pic18f4550.h: 228: unsigned SPPEN :1;
[; ;pic18f4550.h: 229: unsigned SPPOWN :1;
[; ;pic18f4550.h: 230: };
[; ;pic18f4550.h: 231: } SPPCONbits_t;
[; ;pic18f4550.h: 232: extern volatile SPPCONbits_t SPPCONbits @ 0xF65;
[; ;pic18f4550.h: 247: extern volatile unsigned short UFRM @ 0xF66;
"249
[; ;pic18f4550.h: 249: asm("UFRM equ 0F66h");
[; <" UFRM equ 0F66h ;# ">
[; ;pic18f4550.h: 254: extern volatile unsigned char UFRML @ 0xF66;
"256
[; ;pic18f4550.h: 256: asm("UFRML equ 0F66h");
[; <" UFRML equ 0F66h ;# ">
[; ;pic18f4550.h: 259: typedef union {
[; ;pic18f4550.h: 260: struct {
[; ;pic18f4550.h: 261: unsigned FRM :8;
[; ;pic18f4550.h: 262: };
[; ;pic18f4550.h: 263: struct {
[; ;pic18f4550.h: 264: unsigned FRM0 :1;
[; ;pic18f4550.h: 265: unsigned FRM1 :1;
[; ;pic18f4550.h: 266: unsigned FRM2 :1;
[; ;pic18f4550.h: 267: unsigned FRM3 :1;
[; ;pic18f4550.h: 268: unsigned FRM4 :1;
[; ;pic18f4550.h: 269: unsigned FRM5 :1;
[; ;pic18f4550.h: 270: unsigned FRM6 :1;
[; ;pic18f4550.h: 271: unsigned FRM7 :1;
[; ;pic18f4550.h: 272: };
[; ;pic18f4550.h: 273: struct {
[; ;pic18f4550.h: 274: unsigned FRML :8;
[; ;pic18f4550.h: 275: };
[; ;pic18f4550.h: 276: } UFRMLbits_t;
[; ;pic18f4550.h: 277: extern volatile UFRMLbits_t UFRMLbits @ 0xF66;
[; ;pic18f4550.h: 332: extern volatile unsigned char UFRMH @ 0xF67;
"334
[; ;pic18f4550.h: 334: asm("UFRMH equ 0F67h");
[; <" UFRMH equ 0F67h ;# ">
[; ;pic18f4550.h: 337: typedef union {
[; ;pic18f4550.h: 338: struct {
[; ;pic18f4550.h: 339: unsigned FRM :3;
[; ;pic18f4550.h: 340: };
[; ;pic18f4550.h: 341: struct {
[; ;pic18f4550.h: 342: unsigned FRM8 :1;
[; ;pic18f4550.h: 343: unsigned FRM9 :1;
[; ;pic18f4550.h: 344: unsigned FRM10 :1;
[; ;pic18f4550.h: 345: };
[; ;pic18f4550.h: 346: } UFRMHbits_t;
[; ;pic18f4550.h: 347: extern volatile UFRMHbits_t UFRMHbits @ 0xF67;
[; ;pic18f4550.h: 372: extern volatile unsigned char UIR @ 0xF68;
"374
[; ;pic18f4550.h: 374: asm("UIR equ 0F68h");
[; <" UIR equ 0F68h ;# ">
[; ;pic18f4550.h: 377: typedef union {
[; ;pic18f4550.h: 378: struct {
[; ;pic18f4550.h: 379: unsigned URSTIF :1;
[; ;pic18f4550.h: 380: unsigned UERRIF :1;
[; ;pic18f4550.h: 381: unsigned ACTVIF :1;
[; ;pic18f4550.h: 382: unsigned TRNIF :1;
[; ;pic18f4550.h: 383: unsigned IDLEIF :1;
[; ;pic18f4550.h: 384: unsigned STALLIF :1;
[; ;pic18f4550.h: 385: unsigned SOFIF :1;
[; ;pic18f4550.h: 386: };
[; ;pic18f4550.h: 387: } UIRbits_t;
[; ;pic18f4550.h: 388: extern volatile UIRbits_t UIRbits @ 0xF68;
[; ;pic18f4550.h: 428: extern volatile unsigned char UIE @ 0xF69;
"430
[; ;pic18f4550.h: 430: asm("UIE equ 0F69h");
[; <" UIE equ 0F69h ;# ">
[; ;pic18f4550.h: 433: typedef union {
[; ;pic18f4550.h: 434: struct {
[; ;pic18f4550.h: 435: unsigned URSTIE :1;
[; ;pic18f4550.h: 436: unsigned UERRIE :1;
[; ;pic18f4550.h: 437: unsigned ACTVIE :1;
[; ;pic18f4550.h: 438: unsigned TRNIE :1;
[; ;pic18f4550.h: 439: unsigned IDLEIE :1;
[; ;pic18f4550.h: 440: unsigned STALLIE :1;
[; ;pic18f4550.h: 441: unsigned SOFIE :1;
[; ;pic18f4550.h: 442: };
[; ;pic18f4550.h: 443: } UIEbits_t;
[; ;pic18f4550.h: 444: extern volatile UIEbits_t UIEbits @ 0xF69;
[; ;pic18f4550.h: 484: extern volatile unsigned char UEIR @ 0xF6A;
"486
[; ;pic18f4550.h: 486: asm("UEIR equ 0F6Ah");
[; <" UEIR equ 0F6Ah ;# ">
[; ;pic18f4550.h: 489: typedef union {
[; ;pic18f4550.h: 490: struct {
[; ;pic18f4550.h: 491: unsigned PIDEF :1;
[; ;pic18f4550.h: 492: unsigned CRC5EF :1;
[; ;pic18f4550.h: 493: unsigned CRC16EF :1;
[; ;pic18f4550.h: 494: unsigned DFN8EF :1;
[; ;pic18f4550.h: 495: unsigned BTOEF :1;
[; ;pic18f4550.h: 496: unsigned :2;
[; ;pic18f4550.h: 497: unsigned BTSEF :1;
[; ;pic18f4550.h: 498: };
[; ;pic18f4550.h: 499: } UEIRbits_t;
[; ;pic18f4550.h: 500: extern volatile UEIRbits_t UEIRbits @ 0xF6A;
[; ;pic18f4550.h: 535: extern volatile unsigned char UEIE @ 0xF6B;
"537
[; ;pic18f4550.h: 537: asm("UEIE equ 0F6Bh");
[; <" UEIE equ 0F6Bh ;# ">
[; ;pic18f4550.h: 540: typedef union {
[; ;pic18f4550.h: 541: struct {
[; ;pic18f4550.h: 542: unsigned PIDEE :1;
[; ;pic18f4550.h: 543: unsigned CRC5EE :1;
[; ;pic18f4550.h: 544: unsigned CRC16EE :1;
[; ;pic18f4550.h: 545: unsigned DFN8EE :1;
[; ;pic18f4550.h: 546: unsigned BTOEE :1;
[; ;pic18f4550.h: 547: unsigned :2;
[; ;pic18f4550.h: 548: unsigned BTSEE :1;
[; ;pic18f4550.h: 549: };
[; ;pic18f4550.h: 550: } UEIEbits_t;
[; ;pic18f4550.h: 551: extern volatile UEIEbits_t UEIEbits @ 0xF6B;
[; ;pic18f4550.h: 586: extern volatile unsigned char USTAT @ 0xF6C;
"588
[; ;pic18f4550.h: 588: asm("USTAT equ 0F6Ch");
[; <" USTAT equ 0F6Ch ;# ">
[; ;pic18f4550.h: 591: typedef union {
[; ;pic18f4550.h: 592: struct {
[; ;pic18f4550.h: 593: unsigned :1;
[; ;pic18f4550.h: 594: unsigned PPBI :1;
[; ;pic18f4550.h: 595: unsigned DIR :1;
[; ;pic18f4550.h: 596: unsigned ENDP :4;
[; ;pic18f4550.h: 597: };
[; ;pic18f4550.h: 598: struct {
[; ;pic18f4550.h: 599: unsigned :3;
[; ;pic18f4550.h: 600: unsigned ENDP0 :1;
[; ;pic18f4550.h: 601: unsigned ENDP1 :1;
[; ;pic18f4550.h: 602: unsigned ENDP2 :1;
[; ;pic18f4550.h: 603: unsigned ENDP3 :1;
[; ;pic18f4550.h: 604: };
[; ;pic18f4550.h: 605: } USTATbits_t;
[; ;pic18f4550.h: 606: extern volatile USTATbits_t USTATbits @ 0xF6C;
[; ;pic18f4550.h: 646: extern volatile unsigned char UCON @ 0xF6D;
"648
[; ;pic18f4550.h: 648: asm("UCON equ 0F6Dh");
[; <" UCON equ 0F6Dh ;# ">
[; ;pic18f4550.h: 651: typedef union {
[; ;pic18f4550.h: 652: struct {
[; ;pic18f4550.h: 653: unsigned :1;
[; ;pic18f4550.h: 654: unsigned SUSPND :1;
[; ;pic18f4550.h: 655: unsigned RESUME :1;
[; ;pic18f4550.h: 656: unsigned USBEN :1;
[; ;pic18f4550.h: 657: unsigned PKTDIS :1;
[; ;pic18f4550.h: 658: unsigned SE0 :1;
[; ;pic18f4550.h: 659: unsigned PPBRST :1;
[; ;pic18f4550.h: 660: };
[; ;pic18f4550.h: 661: } UCONbits_t;
[; ;pic18f4550.h: 662: extern volatile UCONbits_t UCONbits @ 0xF6D;
[; ;pic18f4550.h: 697: extern volatile unsigned char UADDR @ 0xF6E;
"699
[; ;pic18f4550.h: 699: asm("UADDR equ 0F6Eh");
[; <" UADDR equ 0F6Eh ;# ">
[; ;pic18f4550.h: 702: typedef union {
[; ;pic18f4550.h: 703: struct {
[; ;pic18f4550.h: 704: unsigned ADDR :7;
[; ;pic18f4550.h: 705: };
[; ;pic18f4550.h: 706: struct {
[; ;pic18f4550.h: 707: unsigned ADDR0 :1;
[; ;pic18f4550.h: 708: unsigned ADDR1 :1;
[; ;pic18f4550.h: 709: unsigned ADDR2 :1;
[; ;pic18f4550.h: 710: unsigned ADDR3 :1;
[; ;pic18f4550.h: 711: unsigned ADDR4 :1;
[; ;pic18f4550.h: 712: unsigned ADDR5 :1;
[; ;pic18f4550.h: 713: unsigned ADDR6 :1;
[; ;pic18f4550.h: 714: };
[; ;pic18f4550.h: 715: } UADDRbits_t;
[; ;pic18f4550.h: 716: extern volatile UADDRbits_t UADDRbits @ 0xF6E;
[; ;pic18f4550.h: 761: extern volatile unsigned char UCFG @ 0xF6F;
"763
[; ;pic18f4550.h: 763: asm("UCFG equ 0F6Fh");
[; <" UCFG equ 0F6Fh ;# ">
[; ;pic18f4550.h: 766: typedef union {
[; ;pic18f4550.h: 767: struct {
[; ;pic18f4550.h: 768: unsigned PPB :2;
[; ;pic18f4550.h: 769: unsigned FSEN :1;
[; ;pic18f4550.h: 770: unsigned UTRDIS :1;
[; ;pic18f4550.h: 771: unsigned UPUEN :1;
[; ;pic18f4550.h: 772: unsigned :1;
[; ;pic18f4550.h: 773: unsigned UOEMON :1;
[; ;pic18f4550.h: 774: unsigned UTEYE :1;
[; ;pic18f4550.h: 775: };
[; ;pic18f4550.h: 776: struct {
[; ;pic18f4550.h: 777: unsigned PPB0 :1;
[; ;pic18f4550.h: 778: unsigned PPB1 :1;
[; ;pic18f4550.h: 779: };
[; ;pic18f4550.h: 780: struct {
[; ;pic18f4550.h: 781: unsigned UPP0 :1;
[; ;pic18f4550.h: 782: unsigned UPP1 :1;
[; ;pic18f4550.h: 783: };
[; ;pic18f4550.h: 784: } UCFGbits_t;
[; ;pic18f4550.h: 785: extern volatile UCFGbits_t UCFGbits @ 0xF6F;
[; ;pic18f4550.h: 840: extern volatile unsigned char UEP0 @ 0xF70;
"842
[; ;pic18f4550.h: 842: asm("UEP0 equ 0F70h");
[; <" UEP0 equ 0F70h ;# ">
[; ;pic18f4550.h: 845: typedef union {
[; ;pic18f4550.h: 846: struct {
[; ;pic18f4550.h: 847: unsigned EPSTALL :1;
[; ;pic18f4550.h: 848: unsigned EPINEN :1;
[; ;pic18f4550.h: 849: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 850: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 851: unsigned EPHSHK :1;
[; ;pic18f4550.h: 852: };
[; ;pic18f4550.h: 853: struct {
[; ;pic18f4550.h: 854: unsigned EP0STALL :1;
[; ;pic18f4550.h: 855: unsigned EP0INEN :1;
[; ;pic18f4550.h: 856: unsigned EP0OUTEN :1;
[; ;pic18f4550.h: 857: unsigned EP0CONDIS :1;
[; ;pic18f4550.h: 858: unsigned EP0HSHK :1;
[; ;pic18f4550.h: 859: };
[; ;pic18f4550.h: 860: struct {
[; ;pic18f4550.h: 861: unsigned EPSTALL0 :1;
[; ;pic18f4550.h: 862: unsigned EPINEN0 :1;
[; ;pic18f4550.h: 863: unsigned EPOUTEN0 :1;
[; ;pic18f4550.h: 864: unsigned EPCONDIS0 :1;
[; ;pic18f4550.h: 865: unsigned EPHSHK0 :1;
[; ;pic18f4550.h: 866: };
[; ;pic18f4550.h: 867: } UEP0bits_t;
[; ;pic18f4550.h: 868: extern volatile UEP0bits_t UEP0bits @ 0xF70;
[; ;pic18f4550.h: 948: extern volatile unsigned char UEP1 @ 0xF71;
"950
[; ;pic18f4550.h: 950: asm("UEP1 equ 0F71h");
[; <" UEP1 equ 0F71h ;# ">
[; ;pic18f4550.h: 953: typedef union {
[; ;pic18f4550.h: 954: struct {
[; ;pic18f4550.h: 955: unsigned EPSTALL :1;
[; ;pic18f4550.h: 956: unsigned EPINEN :1;
[; ;pic18f4550.h: 957: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 958: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 959: unsigned EPHSHK :1;
[; ;pic18f4550.h: 960: };
[; ;pic18f4550.h: 961: struct {
[; ;pic18f4550.h: 962: unsigned EP1STALL :1;
[; ;pic18f4550.h: 963: unsigned EP1INEN :1;
[; ;pic18f4550.h: 964: unsigned EP1OUTEN :1;
[; ;pic18f4550.h: 965: unsigned EP1CONDIS :1;
[; ;pic18f4550.h: 966: unsigned EP1HSHK :1;
[; ;pic18f4550.h: 967: };
[; ;pic18f4550.h: 968: struct {
[; ;pic18f4550.h: 969: unsigned EPSTALL1 :1;
[; ;pic18f4550.h: 970: unsigned EPINEN1 :1;
[; ;pic18f4550.h: 971: unsigned EPOUTEN1 :1;
[; ;pic18f4550.h: 972: unsigned EPCONDIS1 :1;
[; ;pic18f4550.h: 973: unsigned EPHSHK1 :1;
[; ;pic18f4550.h: 974: };
[; ;pic18f4550.h: 975: } UEP1bits_t;
[; ;pic18f4550.h: 976: extern volatile UEP1bits_t UEP1bits @ 0xF71;
[; ;pic18f4550.h: 1056: extern volatile unsigned char UEP2 @ 0xF72;
"1058
[; ;pic18f4550.h: 1058: asm("UEP2 equ 0F72h");
[; <" UEP2 equ 0F72h ;# ">
[; ;pic18f4550.h: 1061: typedef union {
[; ;pic18f4550.h: 1062: struct {
[; ;pic18f4550.h: 1063: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1064: unsigned EPINEN :1;
[; ;pic18f4550.h: 1065: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1066: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1067: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1068: };
[; ;pic18f4550.h: 1069: struct {
[; ;pic18f4550.h: 1070: unsigned EP2STALL :1;
[; ;pic18f4550.h: 1071: unsigned EP2INEN :1;
[; ;pic18f4550.h: 1072: unsigned EP2OUTEN :1;
[; ;pic18f4550.h: 1073: unsigned EP2CONDIS :1;
[; ;pic18f4550.h: 1074: unsigned EP2HSHK :1;
[; ;pic18f4550.h: 1075: };
[; ;pic18f4550.h: 1076: struct {
[; ;pic18f4550.h: 1077: unsigned EPSTALL2 :1;
[; ;pic18f4550.h: 1078: unsigned EPINEN2 :1;
[; ;pic18f4550.h: 1079: unsigned EPOUTEN2 :1;
[; ;pic18f4550.h: 1080: unsigned EPCONDIS2 :1;
[; ;pic18f4550.h: 1081: unsigned EPHSHK2 :1;
[; ;pic18f4550.h: 1082: };
[; ;pic18f4550.h: 1083: } UEP2bits_t;
[; ;pic18f4550.h: 1084: extern volatile UEP2bits_t UEP2bits @ 0xF72;
[; ;pic18f4550.h: 1164: extern volatile unsigned char UEP3 @ 0xF73;
"1166
[; ;pic18f4550.h: 1166: asm("UEP3 equ 0F73h");
[; <" UEP3 equ 0F73h ;# ">
[; ;pic18f4550.h: 1169: typedef union {
[; ;pic18f4550.h: 1170: struct {
[; ;pic18f4550.h: 1171: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1172: unsigned EPINEN :1;
[; ;pic18f4550.h: 1173: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1174: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1175: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1176: };
[; ;pic18f4550.h: 1177: struct {
[; ;pic18f4550.h: 1178: unsigned EP3STALL :1;
[; ;pic18f4550.h: 1179: unsigned EP3INEN :1;
[; ;pic18f4550.h: 1180: unsigned EP3OUTEN :1;
[; ;pic18f4550.h: 1181: unsigned EP3CONDIS :1;
[; ;pic18f4550.h: 1182: unsigned EP3HSHK :1;
[; ;pic18f4550.h: 1183: };
[; ;pic18f4550.h: 1184: struct {
[; ;pic18f4550.h: 1185: unsigned EPSTALL3 :1;
[; ;pic18f4550.h: 1186: unsigned EPINEN3 :1;
[; ;pic18f4550.h: 1187: unsigned EPOUTEN3 :1;
[; ;pic18f4550.h: 1188: unsigned EPCONDIS3 :1;
[; ;pic18f4550.h: 1189: unsigned EPHSHK3 :1;
[; ;pic18f4550.h: 1190: };
[; ;pic18f4550.h: 1191: } UEP3bits_t;
[; ;pic18f4550.h: 1192: extern volatile UEP3bits_t UEP3bits @ 0xF73;
[; ;pic18f4550.h: 1272: extern volatile unsigned char UEP4 @ 0xF74;
"1274
[; ;pic18f4550.h: 1274: asm("UEP4 equ 0F74h");
[; <" UEP4 equ 0F74h ;# ">
[; ;pic18f4550.h: 1277: typedef union {
[; ;pic18f4550.h: 1278: struct {
[; ;pic18f4550.h: 1279: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1280: unsigned EPINEN :1;
[; ;pic18f4550.h: 1281: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1282: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1283: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1284: };
[; ;pic18f4550.h: 1285: struct {
[; ;pic18f4550.h: 1286: unsigned EP4STALL :1;
[; ;pic18f4550.h: 1287: unsigned EP4INEN :1;
[; ;pic18f4550.h: 1288: unsigned EP4OUTEN :1;
[; ;pic18f4550.h: 1289: unsigned EP4CONDIS :1;
[; ;pic18f4550.h: 1290: unsigned EP4HSHK :1;
[; ;pic18f4550.h: 1291: };
[; ;pic18f4550.h: 1292: struct {
[; ;pic18f4550.h: 1293: unsigned EPSTALL4 :1;
[; ;pic18f4550.h: 1294: unsigned EPINEN4 :1;
[; ;pic18f4550.h: 1295: unsigned EPOUTEN4 :1;
[; ;pic18f4550.h: 1296: unsigned EPCONDIS4 :1;
[; ;pic18f4550.h: 1297: unsigned EPHSHK4 :1;
[; ;pic18f4550.h: 1298: };
[; ;pic18f4550.h: 1299: } UEP4bits_t;
[; ;pic18f4550.h: 1300: extern volatile UEP4bits_t UEP4bits @ 0xF74;
[; ;pic18f4550.h: 1380: extern volatile unsigned char UEP5 @ 0xF75;
"1382
[; ;pic18f4550.h: 1382: asm("UEP5 equ 0F75h");
[; <" UEP5 equ 0F75h ;# ">
[; ;pic18f4550.h: 1385: typedef union {
[; ;pic18f4550.h: 1386: struct {
[; ;pic18f4550.h: 1387: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1388: unsigned EPINEN :1;
[; ;pic18f4550.h: 1389: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1390: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1391: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1392: };
[; ;pic18f4550.h: 1393: struct {
[; ;pic18f4550.h: 1394: unsigned EP5STALL :1;
[; ;pic18f4550.h: 1395: unsigned EP5INEN :1;
[; ;pic18f4550.h: 1396: unsigned EP5OUTEN :1;
[; ;pic18f4550.h: 1397: unsigned EP5CONDIS :1;
[; ;pic18f4550.h: 1398: unsigned EP5HSHK :1;
[; ;pic18f4550.h: 1399: };
[; ;pic18f4550.h: 1400: struct {
[; ;pic18f4550.h: 1401: unsigned EPSTALL5 :1;
[; ;pic18f4550.h: 1402: unsigned EPINEN5 :1;
[; ;pic18f4550.h: 1403: unsigned EPOUTEN5 :1;
[; ;pic18f4550.h: 1404: unsigned EPCONDIS5 :1;
[; ;pic18f4550.h: 1405: unsigned EPHSHK5 :1;
[; ;pic18f4550.h: 1406: };
[; ;pic18f4550.h: 1407: } UEP5bits_t;
[; ;pic18f4550.h: 1408: extern volatile UEP5bits_t UEP5bits @ 0xF75;
[; ;pic18f4550.h: 1488: extern volatile unsigned char UEP6 @ 0xF76;
"1490
[; ;pic18f4550.h: 1490: asm("UEP6 equ 0F76h");
[; <" UEP6 equ 0F76h ;# ">
[; ;pic18f4550.h: 1493: typedef union {
[; ;pic18f4550.h: 1494: struct {
[; ;pic18f4550.h: 1495: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1496: unsigned EPINEN :1;
[; ;pic18f4550.h: 1497: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1498: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1499: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1500: };
[; ;pic18f4550.h: 1501: struct {
[; ;pic18f4550.h: 1502: unsigned EP6STALL :1;
[; ;pic18f4550.h: 1503: unsigned EP6INEN :1;
[; ;pic18f4550.h: 1504: unsigned EP6OUTEN :1;
[; ;pic18f4550.h: 1505: unsigned EP6CONDIS :1;
[; ;pic18f4550.h: 1506: unsigned EP6HSHK :1;
[; ;pic18f4550.h: 1507: };
[; ;pic18f4550.h: 1508: struct {
[; ;pic18f4550.h: 1509: unsigned EPSTALL6 :1;
[; ;pic18f4550.h: 1510: unsigned EPINEN6 :1;
[; ;pic18f4550.h: 1511: unsigned EPOUTEN6 :1;
[; ;pic18f4550.h: 1512: unsigned EPCONDIS6 :1;
[; ;pic18f4550.h: 1513: unsigned EPHSHK6 :1;
[; ;pic18f4550.h: 1514: };
[; ;pic18f4550.h: 1515: } UEP6bits_t;
[; ;pic18f4550.h: 1516: extern volatile UEP6bits_t UEP6bits @ 0xF76;
[; ;pic18f4550.h: 1596: extern volatile unsigned char UEP7 @ 0xF77;
"1598
[; ;pic18f4550.h: 1598: asm("UEP7 equ 0F77h");
[; <" UEP7 equ 0F77h ;# ">
[; ;pic18f4550.h: 1601: typedef union {
[; ;pic18f4550.h: 1602: struct {
[; ;pic18f4550.h: 1603: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1604: unsigned EPINEN :1;
[; ;pic18f4550.h: 1605: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1606: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1607: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1608: };
[; ;pic18f4550.h: 1609: struct {
[; ;pic18f4550.h: 1610: unsigned EP7STALL :1;
[; ;pic18f4550.h: 1611: unsigned EP7INEN :1;
[; ;pic18f4550.h: 1612: unsigned EP7OUTEN :1;
[; ;pic18f4550.h: 1613: unsigned EP7CONDIS :1;
[; ;pic18f4550.h: 1614: unsigned EP7HSHK :1;
[; ;pic18f4550.h: 1615: };
[; ;pic18f4550.h: 1616: struct {
[; ;pic18f4550.h: 1617: unsigned EPSTALL7 :1;
[; ;pic18f4550.h: 1618: unsigned EPINEN7 :1;
[; ;pic18f4550.h: 1619: unsigned EPOUTEN7 :1;
[; ;pic18f4550.h: 1620: unsigned EPCONDIS7 :1;
[; ;pic18f4550.h: 1621: unsigned EPHSHK7 :1;
[; ;pic18f4550.h: 1622: };
[; ;pic18f4550.h: 1623: } UEP7bits_t;
[; ;pic18f4550.h: 1624: extern volatile UEP7bits_t UEP7bits @ 0xF77;
[; ;pic18f4550.h: 1704: extern volatile unsigned char UEP8 @ 0xF78;
"1706
[; ;pic18f4550.h: 1706: asm("UEP8 equ 0F78h");
[; <" UEP8 equ 0F78h ;# ">
[; ;pic18f4550.h: 1709: typedef union {
[; ;pic18f4550.h: 1710: struct {
[; ;pic18f4550.h: 1711: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1712: unsigned EPINEN :1;
[; ;pic18f4550.h: 1713: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1714: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1715: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1716: };
[; ;pic18f4550.h: 1717: struct {
[; ;pic18f4550.h: 1718: unsigned EPSTALL8 :1;
[; ;pic18f4550.h: 1719: unsigned EPINEN8 :1;
[; ;pic18f4550.h: 1720: unsigned EPOUTEN8 :1;
[; ;pic18f4550.h: 1721: unsigned EPCONDIS8 :1;
[; ;pic18f4550.h: 1722: unsigned EPHSHK8 :1;
[; ;pic18f4550.h: 1723: };
[; ;pic18f4550.h: 1724: } UEP8bits_t;
[; ;pic18f4550.h: 1725: extern volatile UEP8bits_t UEP8bits @ 0xF78;
[; ;pic18f4550.h: 1780: extern volatile unsigned char UEP9 @ 0xF79;
"1782
[; ;pic18f4550.h: 1782: asm("UEP9 equ 0F79h");
[; <" UEP9 equ 0F79h ;# ">
[; ;pic18f4550.h: 1785: typedef union {
[; ;pic18f4550.h: 1786: struct {
[; ;pic18f4550.h: 1787: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1788: unsigned EPINEN :1;
[; ;pic18f4550.h: 1789: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1790: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1791: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1792: };
[; ;pic18f4550.h: 1793: struct {
[; ;pic18f4550.h: 1794: unsigned EPSTALL9 :1;
[; ;pic18f4550.h: 1795: unsigned EPINEN9 :1;
[; ;pic18f4550.h: 1796: unsigned EPOUTEN9 :1;
[; ;pic18f4550.h: 1797: unsigned EPCONDIS9 :1;
[; ;pic18f4550.h: 1798: unsigned EPHSHK9 :1;
[; ;pic18f4550.h: 1799: };
[; ;pic18f4550.h: 1800: } UEP9bits_t;
[; ;pic18f4550.h: 1801: extern volatile UEP9bits_t UEP9bits @ 0xF79;
[; ;pic18f4550.h: 1856: extern volatile unsigned char UEP10 @ 0xF7A;
"1858
[; ;pic18f4550.h: 1858: asm("UEP10 equ 0F7Ah");
[; <" UEP10 equ 0F7Ah ;# ">
[; ;pic18f4550.h: 1861: typedef union {
[; ;pic18f4550.h: 1862: struct {
[; ;pic18f4550.h: 1863: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1864: unsigned EPINEN :1;
[; ;pic18f4550.h: 1865: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1866: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1867: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1868: };
[; ;pic18f4550.h: 1869: struct {
[; ;pic18f4550.h: 1870: unsigned EPSTALL10 :1;
[; ;pic18f4550.h: 1871: unsigned EPINEN10 :1;
[; ;pic18f4550.h: 1872: unsigned EPOUTEN10 :1;
[; ;pic18f4550.h: 1873: unsigned EPCONDIS10 :1;
[; ;pic18f4550.h: 1874: unsigned EPHSHK10 :1;
[; ;pic18f4550.h: 1875: };
[; ;pic18f4550.h: 1876: } UEP10bits_t;
[; ;pic18f4550.h: 1877: extern volatile UEP10bits_t UEP10bits @ 0xF7A;
[; ;pic18f4550.h: 1932: extern volatile unsigned char UEP11 @ 0xF7B;
"1934
[; ;pic18f4550.h: 1934: asm("UEP11 equ 0F7Bh");
[; <" UEP11 equ 0F7Bh ;# ">
[; ;pic18f4550.h: 1937: typedef union {
[; ;pic18f4550.h: 1938: struct {
[; ;pic18f4550.h: 1939: unsigned EPSTALL :1;
[; ;pic18f4550.h: 1940: unsigned EPINEN :1;
[; ;pic18f4550.h: 1941: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 1942: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 1943: unsigned EPHSHK :1;
[; ;pic18f4550.h: 1944: };
[; ;pic18f4550.h: 1945: struct {
[; ;pic18f4550.h: 1946: unsigned EPSTALL11 :1;
[; ;pic18f4550.h: 1947: unsigned EPINEN11 :1;
[; ;pic18f4550.h: 1948: unsigned EPOUTEN11 :1;
[; ;pic18f4550.h: 1949: unsigned EPCONDIS11 :1;
[; ;pic18f4550.h: 1950: unsigned EPHSHK11 :1;
[; ;pic18f4550.h: 1951: };
[; ;pic18f4550.h: 1952: } UEP11bits_t;
[; ;pic18f4550.h: 1953: extern volatile UEP11bits_t UEP11bits @ 0xF7B;
[; ;pic18f4550.h: 2008: extern volatile unsigned char UEP12 @ 0xF7C;
"2010
[; ;pic18f4550.h: 2010: asm("UEP12 equ 0F7Ch");
[; <" UEP12 equ 0F7Ch ;# ">
[; ;pic18f4550.h: 2013: typedef union {
[; ;pic18f4550.h: 2014: struct {
[; ;pic18f4550.h: 2015: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2016: unsigned EPINEN :1;
[; ;pic18f4550.h: 2017: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2018: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2019: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2020: };
[; ;pic18f4550.h: 2021: struct {
[; ;pic18f4550.h: 2022: unsigned EPSTALL12 :1;
[; ;pic18f4550.h: 2023: unsigned EPINEN12 :1;
[; ;pic18f4550.h: 2024: unsigned EPOUTEN12 :1;
[; ;pic18f4550.h: 2025: unsigned EPCONDIS12 :1;
[; ;pic18f4550.h: 2026: unsigned EPHSHK12 :1;
[; ;pic18f4550.h: 2027: };
[; ;pic18f4550.h: 2028: } UEP12bits_t;
[; ;pic18f4550.h: 2029: extern volatile UEP12bits_t UEP12bits @ 0xF7C;
[; ;pic18f4550.h: 2084: extern volatile unsigned char UEP13 @ 0xF7D;
"2086
[; ;pic18f4550.h: 2086: asm("UEP13 equ 0F7Dh");
[; <" UEP13 equ 0F7Dh ;# ">
[; ;pic18f4550.h: 2089: typedef union {
[; ;pic18f4550.h: 2090: struct {
[; ;pic18f4550.h: 2091: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2092: unsigned EPINEN :1;
[; ;pic18f4550.h: 2093: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2094: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2095: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2096: };
[; ;pic18f4550.h: 2097: struct {
[; ;pic18f4550.h: 2098: unsigned EPSTALL13 :1;
[; ;pic18f4550.h: 2099: unsigned EPINEN13 :1;
[; ;pic18f4550.h: 2100: unsigned EPOUTEN13 :1;
[; ;pic18f4550.h: 2101: unsigned EPCONDIS13 :1;
[; ;pic18f4550.h: 2102: unsigned EPHSHK13 :1;
[; ;pic18f4550.h: 2103: };
[; ;pic18f4550.h: 2104: } UEP13bits_t;
[; ;pic18f4550.h: 2105: extern volatile UEP13bits_t UEP13bits @ 0xF7D;
[; ;pic18f4550.h: 2160: extern volatile unsigned char UEP14 @ 0xF7E;
"2162
[; ;pic18f4550.h: 2162: asm("UEP14 equ 0F7Eh");
[; <" UEP14 equ 0F7Eh ;# ">
[; ;pic18f4550.h: 2165: typedef union {
[; ;pic18f4550.h: 2166: struct {
[; ;pic18f4550.h: 2167: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2168: unsigned EPINEN :1;
[; ;pic18f4550.h: 2169: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2170: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2171: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2172: };
[; ;pic18f4550.h: 2173: struct {
[; ;pic18f4550.h: 2174: unsigned EPSTALL14 :1;
[; ;pic18f4550.h: 2175: unsigned EPINEN14 :1;
[; ;pic18f4550.h: 2176: unsigned EPOUTEN14 :1;
[; ;pic18f4550.h: 2177: unsigned EPCONDIS14 :1;
[; ;pic18f4550.h: 2178: unsigned EPHSHK14 :1;
[; ;pic18f4550.h: 2179: };
[; ;pic18f4550.h: 2180: } UEP14bits_t;
[; ;pic18f4550.h: 2181: extern volatile UEP14bits_t UEP14bits @ 0xF7E;
[; ;pic18f4550.h: 2236: extern volatile unsigned char UEP15 @ 0xF7F;
"2238
[; ;pic18f4550.h: 2238: asm("UEP15 equ 0F7Fh");
[; <" UEP15 equ 0F7Fh ;# ">
[; ;pic18f4550.h: 2241: typedef union {
[; ;pic18f4550.h: 2242: struct {
[; ;pic18f4550.h: 2243: unsigned EPSTALL :1;
[; ;pic18f4550.h: 2244: unsigned EPINEN :1;
[; ;pic18f4550.h: 2245: unsigned EPOUTEN :1;
[; ;pic18f4550.h: 2246: unsigned EPCONDIS :1;
[; ;pic18f4550.h: 2247: unsigned EPHSHK :1;
[; ;pic18f4550.h: 2248: };
[; ;pic18f4550.h: 2249: struct {
[; ;pic18f4550.h: 2250: unsigned EPSTALL15 :1;
[; ;pic18f4550.h: 2251: unsigned EPINEN15 :1;
[; ;pic18f4550.h: 2252: unsigned EPOUTEN15 :1;
[; ;pic18f4550.h: 2253: unsigned EPCONDIS15 :1;
[; ;pic18f4550.h: 2254: unsigned EPHSHK15 :1;
[; ;pic18f4550.h: 2255: };
[; ;pic18f4550.h: 2256: } UEP15bits_t;
[; ;pic18f4550.h: 2257: extern volatile UEP15bits_t UEP15bits @ 0xF7F;
[; ;pic18f4550.h: 2312: extern volatile unsigned char PORTA @ 0xF80;
"2314
[; ;pic18f4550.h: 2314: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f4550.h: 2317: typedef union {
[; ;pic18f4550.h: 2318: struct {
[; ;pic18f4550.h: 2319: unsigned RA0 :1;
[; ;pic18f4550.h: 2320: unsigned RA1 :1;
[; ;pic18f4550.h: 2321: unsigned RA2 :1;
[; ;pic18f4550.h: 2322: unsigned RA3 :1;
[; ;pic18f4550.h: 2323: unsigned RA4 :1;
[; ;pic18f4550.h: 2324: unsigned RA5 :1;
[; ;pic18f4550.h: 2325: unsigned RA6 :1;
[; ;pic18f4550.h: 2326: };
[; ;pic18f4550.h: 2327: struct {
[; ;pic18f4550.h: 2328: unsigned AN0 :1;
[; ;pic18f4550.h: 2329: unsigned AN1 :1;
[; ;pic18f4550.h: 2330: unsigned AN2 :1;
[; ;pic18f4550.h: 2331: unsigned AN3 :1;
[; ;pic18f4550.h: 2332: unsigned T0CKI :1;
[; ;pic18f4550.h: 2333: unsigned AN4 :1;
[; ;pic18f4550.h: 2334: unsigned OSC2 :1;
[; ;pic18f4550.h: 2335: };
[; ;pic18f4550.h: 2336: struct {
[; ;pic18f4550.h: 2337: unsigned :2;
[; ;pic18f4550.h: 2338: unsigned VREFM :1;
[; ;pic18f4550.h: 2339: unsigned VREFP :1;
[; ;pic18f4550.h: 2340: unsigned :1;
[; ;pic18f4550.h: 2341: unsigned LVDIN :1;
[; ;pic18f4550.h: 2342: };
[; ;pic18f4550.h: 2343: struct {
[; ;pic18f4550.h: 2344: unsigned :5;
[; ;pic18f4550.h: 2345: unsigned HLVDIN :1;
[; ;pic18f4550.h: 2346: };
[; ;pic18f4550.h: 2347: struct {
[; ;pic18f4550.h: 2348: unsigned ULPWUIN :1;
[; ;pic18f4550.h: 2349: };
[; ;pic18f4550.h: 2350: } PORTAbits_t;
[; ;pic18f4550.h: 2351: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f4550.h: 2451: extern volatile unsigned char PORTB @ 0xF81;
"2453
[; ;pic18f4550.h: 2453: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f4550.h: 2456: typedef union {
[; ;pic18f4550.h: 2457: struct {
[; ;pic18f4550.h: 2458: unsigned RB0 :1;
[; ;pic18f4550.h: 2459: unsigned RB1 :1;
[; ;pic18f4550.h: 2460: unsigned RB2 :1;
[; ;pic18f4550.h: 2461: unsigned RB3 :1;
[; ;pic18f4550.h: 2462: unsigned RB4 :1;
[; ;pic18f4550.h: 2463: unsigned RB5 :1;
[; ;pic18f4550.h: 2464: unsigned RB6 :1;
[; ;pic18f4550.h: 2465: unsigned RB7 :1;
[; ;pic18f4550.h: 2466: };
[; ;pic18f4550.h: 2467: struct {
[; ;pic18f4550.h: 2468: unsigned INT0 :1;
[; ;pic18f4550.h: 2469: unsigned INT1 :1;
[; ;pic18f4550.h: 2470: unsigned INT2 :1;
[; ;pic18f4550.h: 2471: unsigned :2;
[; ;pic18f4550.h: 2472: unsigned PGM :1;
[; ;pic18f4550.h: 2473: unsigned PGC :1;
[; ;pic18f4550.h: 2474: unsigned PGD :1;
[; ;pic18f4550.h: 2475: };
[; ;pic18f4550.h: 2476: struct {
[; ;pic18f4550.h: 2477: unsigned :3;
[; ;pic18f4550.h: 2478: unsigned CCP2_PA2 :1;
[; ;pic18f4550.h: 2479: };
[; ;pic18f4550.h: 2480: } PORTBbits_t;
[; ;pic18f4550.h: 2481: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f4550.h: 2561: extern volatile unsigned char PORTC @ 0xF82;
"2563
[; ;pic18f4550.h: 2563: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f4550.h: 2566: typedef union {
[; ;pic18f4550.h: 2567: struct {
[; ;pic18f4550.h: 2568: unsigned RC0 :1;
[; ;pic18f4550.h: 2569: unsigned RC1 :1;
[; ;pic18f4550.h: 2570: unsigned RC2 :1;
[; ;pic18f4550.h: 2571: unsigned :1;
[; ;pic18f4550.h: 2572: unsigned RC4 :1;
[; ;pic18f4550.h: 2573: unsigned RC5 :1;
[; ;pic18f4550.h: 2574: unsigned RC6 :1;
[; ;pic18f4550.h: 2575: unsigned RC7 :1;
[; ;pic18f4550.h: 2576: };
[; ;pic18f4550.h: 2577: struct {
[; ;pic18f4550.h: 2578: unsigned T1OSO :1;
[; ;pic18f4550.h: 2579: unsigned T1OSI :1;
[; ;pic18f4550.h: 2580: unsigned CCP1 :1;
[; ;pic18f4550.h: 2581: unsigned :3;
[; ;pic18f4550.h: 2582: unsigned TX :1;
[; ;pic18f4550.h: 2583: unsigned RX :1;
[; ;pic18f4550.h: 2584: };
[; ;pic18f4550.h: 2585: struct {
[; ;pic18f4550.h: 2586: unsigned T13CKI :1;
[; ;pic18f4550.h: 2587: unsigned :1;
[; ;pic18f4550.h: 2588: unsigned P1A :1;
[; ;pic18f4550.h: 2589: unsigned :3;
[; ;pic18f4550.h: 2590: unsigned CK :1;
[; ;pic18f4550.h: 2591: unsigned DT :1;
[; ;pic18f4550.h: 2592: };
[; ;pic18f4550.h: 2593: struct {
[; ;pic18f4550.h: 2594: unsigned :1;
[; ;pic18f4550.h: 2595: unsigned CCP2 :1;
[; ;pic18f4550.h: 2596: unsigned PA1 :1;
[; ;pic18f4550.h: 2597: };
[; ;pic18f4550.h: 2598: struct {
[; ;pic18f4550.h: 2599: unsigned :1;
[; ;pic18f4550.h: 2600: unsigned PA2 :1;
[; ;pic18f4550.h: 2601: };
[; ;pic18f4550.h: 2602: } PORTCbits_t;
[; ;pic18f4550.h: 2603: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f4550.h: 2703: extern volatile unsigned char PORTD @ 0xF83;
"2705
[; ;pic18f4550.h: 2705: asm("PORTD equ 0F83h");
[; <" PORTD equ 0F83h ;# ">
[; ;pic18f4550.h: 2708: typedef union {
[; ;pic18f4550.h: 2709: struct {
[; ;pic18f4550.h: 2710: unsigned RD0 :1;
[; ;pic18f4550.h: 2711: unsigned RD1 :1;
[; ;pic18f4550.h: 2712: unsigned RD2 :1;
[; ;pic18f4550.h: 2713: unsigned RD3 :1;
[; ;pic18f4550.h: 2714: unsigned RD4 :1;
[; ;pic18f4550.h: 2715: unsigned RD5 :1;
[; ;pic18f4550.h: 2716: unsigned RD6 :1;
[; ;pic18f4550.h: 2717: unsigned RD7 :1;
[; ;pic18f4550.h: 2718: };
[; ;pic18f4550.h: 2719: struct {
[; ;pic18f4550.h: 2720: unsigned SPP0 :1;
[; ;pic18f4550.h: 2721: unsigned SPP1 :1;
[; ;pic18f4550.h: 2722: unsigned SPP2 :1;
[; ;pic18f4550.h: 2723: unsigned SPP3 :1;
[; ;pic18f4550.h: 2724: unsigned SPP4 :1;
[; ;pic18f4550.h: 2725: unsigned SPP5 :1;
[; ;pic18f4550.h: 2726: unsigned SPP6 :1;
[; ;pic18f4550.h: 2727: unsigned SPP7 :1;
[; ;pic18f4550.h: 2728: };
[; ;pic18f4550.h: 2729: struct {
[; ;pic18f4550.h: 2730: unsigned :7;
[; ;pic18f4550.h: 2731: unsigned SS2 :1;
[; ;pic18f4550.h: 2732: };
[; ;pic18f4550.h: 2733: } PORTDbits_t;
[; ;pic18f4550.h: 2734: extern volatile PORTDbits_t PORTDbits @ 0xF83;
[; ;pic18f4550.h: 2824: extern volatile unsigned char PORTE @ 0xF84;
"2826
[; ;pic18f4550.h: 2826: asm("PORTE equ 0F84h");
[; <" PORTE equ 0F84h ;# ">
[; ;pic18f4550.h: 2829: typedef union {
[; ;pic18f4550.h: 2830: struct {
[; ;pic18f4550.h: 2831: unsigned RE0 :1;
[; ;pic18f4550.h: 2832: unsigned RE1 :1;
[; ;pic18f4550.h: 2833: unsigned RE2 :1;
[; ;pic18f4550.h: 2834: unsigned RE3 :1;
[; ;pic18f4550.h: 2835: unsigned :3;
[; ;pic18f4550.h: 2836: unsigned RDPU :1;
[; ;pic18f4550.h: 2837: };
[; ;pic18f4550.h: 2838: struct {
[; ;pic18f4550.h: 2839: unsigned CK1SPP :1;
[; ;pic18f4550.h: 2840: unsigned CK2SPP :1;
[; ;pic18f4550.h: 2841: unsigned OESPP :1;
[; ;pic18f4550.h: 2842: };
[; ;pic18f4550.h: 2843: struct {
[; ;pic18f4550.h: 2844: unsigned PD2 :1;
[; ;pic18f4550.h: 2845: unsigned PC2 :1;
[; ;pic18f4550.h: 2846: unsigned CCP10 :1;
[; ;pic18f4550.h: 2847: unsigned CCP9E :1;
[; ;pic18f4550.h: 2848: unsigned :3;
[; ;pic18f4550.h: 2849: unsigned CCP2E :1;
[; ;pic18f4550.h: 2850: };
[; ;pic18f4550.h: 2851: struct {
[; ;pic18f4550.h: 2852: unsigned RDE :1;
[; ;pic18f4550.h: 2853: unsigned WRE :1;
[; ;pic18f4550.h: 2854: unsigned CS :1;
[; ;pic18f4550.h: 2855: unsigned PC3E :1;
[; ;pic18f4550.h: 2856: unsigned :3;
[; ;pic18f4550.h: 2857: unsigned PA2E :1;
[; ;pic18f4550.h: 2858: };
[; ;pic18f4550.h: 2859: struct {
[; ;pic18f4550.h: 2860: unsigned :2;
[; ;pic18f4550.h: 2861: unsigned PB2 :1;
[; ;pic18f4550.h: 2862: unsigned :4;
[; ;pic18f4550.h: 2863: unsigned RE7 :1;
[; ;pic18f4550.h: 2864: };
[; ;pic18f4550.h: 2865: } PORTEbits_t;
[; ;pic18f4550.h: 2866: extern volatile PORTEbits_t PORTEbits @ 0xF84;
[; ;pic18f4550.h: 2971: extern volatile unsigned char LATA @ 0xF89;
"2973
[; ;pic18f4550.h: 2973: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f4550.h: 2976: typedef union {
[; ;pic18f4550.h: 2977: struct {
[; ;pic18f4550.h: 2978: unsigned LATA0 :1;
[; ;pic18f4550.h: 2979: unsigned LATA1 :1;
[; ;pic18f4550.h: 2980: unsigned LATA2 :1;
[; ;pic18f4550.h: 2981: unsigned LATA3 :1;
[; ;pic18f4550.h: 2982: unsigned LATA4 :1;
[; ;pic18f4550.h: 2983: unsigned LATA5 :1;
[; ;pic18f4550.h: 2984: unsigned LATA6 :1;
[; ;pic18f4550.h: 2985: };
[; ;pic18f4550.h: 2986: struct {
[; ;pic18f4550.h: 2987: unsigned LA0 :1;
[; ;pic18f4550.h: 2988: unsigned LA1 :1;
[; ;pic18f4550.h: 2989: unsigned LA2 :1;
[; ;pic18f4550.h: 2990: unsigned LA3 :1;
[; ;pic18f4550.h: 2991: unsigned LA4 :1;
[; ;pic18f4550.h: 2992: unsigned LA5 :1;
[; ;pic18f4550.h: 2993: unsigned LA6 :1;
[; ;pic18f4550.h: 2994: };
[; ;pic18f4550.h: 2995: } LATAbits_t;
[; ;pic18f4550.h: 2996: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f4550.h: 3071: extern volatile unsigned char LATB @ 0xF8A;
"3073
[; ;pic18f4550.h: 3073: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f4550.h: 3076: typedef union {
[; ;pic18f4550.h: 3077: struct {
[; ;pic18f4550.h: 3078: unsigned LATB0 :1;
[; ;pic18f4550.h: 3079: unsigned LATB1 :1;
[; ;pic18f4550.h: 3080: unsigned LATB2 :1;
[; ;pic18f4550.h: 3081: unsigned LATB3 :1;
[; ;pic18f4550.h: 3082: unsigned LATB4 :1;
[; ;pic18f4550.h: 3083: unsigned LATB5 :1;
[; ;pic18f4550.h: 3084: unsigned LATB6 :1;
[; ;pic18f4550.h: 3085: unsigned LATB7 :1;
[; ;pic18f4550.h: 3086: };
[; ;pic18f4550.h: 3087: struct {
[; ;pic18f4550.h: 3088: unsigned LB0 :1;
[; ;pic18f4550.h: 3089: unsigned LB1 :1;
[; ;pic18f4550.h: 3090: unsigned LB2 :1;
[; ;pic18f4550.h: 3091: unsigned LB3 :1;
[; ;pic18f4550.h: 3092: unsigned LB4 :1;
[; ;pic18f4550.h: 3093: unsigned LB5 :1;
[; ;pic18f4550.h: 3094: unsigned LB6 :1;
[; ;pic18f4550.h: 3095: unsigned LB7 :1;
[; ;pic18f4550.h: 3096: };
[; ;pic18f4550.h: 3097: } LATBbits_t;
[; ;pic18f4550.h: 3098: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f4550.h: 3183: extern volatile unsigned char LATC @ 0xF8B;
"3185
[; ;pic18f4550.h: 3185: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f4550.h: 3188: typedef union {
[; ;pic18f4550.h: 3189: struct {
[; ;pic18f4550.h: 3190: unsigned LATC0 :1;
[; ;pic18f4550.h: 3191: unsigned LATC1 :1;
[; ;pic18f4550.h: 3192: unsigned LATC2 :1;
[; ;pic18f4550.h: 3193: unsigned :3;
[; ;pic18f4550.h: 3194: unsigned LATC6 :1;
[; ;pic18f4550.h: 3195: unsigned LATC7 :1;
[; ;pic18f4550.h: 3196: };
[; ;pic18f4550.h: 3197: struct {
[; ;pic18f4550.h: 3198: unsigned LC0 :1;
[; ;pic18f4550.h: 3199: unsigned LC1 :1;
[; ;pic18f4550.h: 3200: unsigned LC2 :1;
[; ;pic18f4550.h: 3201: unsigned :3;
[; ;pic18f4550.h: 3202: unsigned LC6 :1;
[; ;pic18f4550.h: 3203: unsigned LC7 :1;
[; ;pic18f4550.h: 3204: };
[; ;pic18f4550.h: 3205: } LATCbits_t;
[; ;pic18f4550.h: 3206: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f4550.h: 3261: extern volatile unsigned char LATD @ 0xF8C;
"3263
[; ;pic18f4550.h: 3263: asm("LATD equ 0F8Ch");
[; <" LATD equ 0F8Ch ;# ">
[; ;pic18f4550.h: 3266: typedef union {
[; ;pic18f4550.h: 3267: struct {
[; ;pic18f4550.h: 3268: unsigned LATD0 :1;
[; ;pic18f4550.h: 3269: unsigned LATD1 :1;
[; ;pic18f4550.h: 3270: unsigned LATD2 :1;
[; ;pic18f4550.h: 3271: unsigned LATD3 :1;
[; ;pic18f4550.h: 3272: unsigned LATD4 :1;
[; ;pic18f4550.h: 3273: unsigned LATD5 :1;
[; ;pic18f4550.h: 3274: unsigned LATD6 :1;
[; ;pic18f4550.h: 3275: unsigned LATD7 :1;
[; ;pic18f4550.h: 3276: };
[; ;pic18f4550.h: 3277: struct {
[; ;pic18f4550.h: 3278: unsigned LD0 :1;
[; ;pic18f4550.h: 3279: unsigned LD1 :1;
[; ;pic18f4550.h: 3280: unsigned LD2 :1;
[; ;pic18f4550.h: 3281: unsigned LD3 :1;
[; ;pic18f4550.h: 3282: unsigned LD4 :1;
[; ;pic18f4550.h: 3283: unsigned LD5 :1;
[; ;pic18f4550.h: 3284: unsigned LD6 :1;
[; ;pic18f4550.h: 3285: unsigned LD7 :1;
[; ;pic18f4550.h: 3286: };
[; ;pic18f4550.h: 3287: } LATDbits_t;
[; ;pic18f4550.h: 3288: extern volatile LATDbits_t LATDbits @ 0xF8C;
[; ;pic18f4550.h: 3373: extern volatile unsigned char LATE @ 0xF8D;
"3375
[; ;pic18f4550.h: 3375: asm("LATE equ 0F8Dh");
[; <" LATE equ 0F8Dh ;# ">
[; ;pic18f4550.h: 3378: typedef union {
[; ;pic18f4550.h: 3379: struct {
[; ;pic18f4550.h: 3380: unsigned LATE0 :1;
[; ;pic18f4550.h: 3381: unsigned LATE1 :1;
[; ;pic18f4550.h: 3382: unsigned LATE2 :1;
[; ;pic18f4550.h: 3383: };
[; ;pic18f4550.h: 3384: struct {
[; ;pic18f4550.h: 3385: unsigned LE0 :1;
[; ;pic18f4550.h: 3386: unsigned LE1 :1;
[; ;pic18f4550.h: 3387: unsigned LE2 :1;
[; ;pic18f4550.h: 3388: };
[; ;pic18f4550.h: 3389: } LATEbits_t;
[; ;pic18f4550.h: 3390: extern volatile LATEbits_t LATEbits @ 0xF8D;
[; ;pic18f4550.h: 3425: extern volatile unsigned char TRISA @ 0xF92;
"3427
[; ;pic18f4550.h: 3427: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f4550.h: 3430: extern volatile unsigned char DDRA @ 0xF92;
"3432
[; ;pic18f4550.h: 3432: asm("DDRA equ 0F92h");
[; <" DDRA equ 0F92h ;# ">
[; ;pic18f4550.h: 3435: typedef union {
[; ;pic18f4550.h: 3436: struct {
[; ;pic18f4550.h: 3437: unsigned TRISA0 :1;
[; ;pic18f4550.h: 3438: unsigned TRISA1 :1;
[; ;pic18f4550.h: 3439: unsigned TRISA2 :1;
[; ;pic18f4550.h: 3440: unsigned TRISA3 :1;
[; ;pic18f4550.h: 3441: unsigned TRISA4 :1;
[; ;pic18f4550.h: 3442: unsigned TRISA5 :1;
[; ;pic18f4550.h: 3443: unsigned TRISA6 :1;
[; ;pic18f4550.h: 3444: };
[; ;pic18f4550.h: 3445: struct {
[; ;pic18f4550.h: 3446: unsigned RA0 :1;
[; ;pic18f4550.h: 3447: unsigned RA1 :1;
[; ;pic18f4550.h: 3448: unsigned RA2 :1;
[; ;pic18f4550.h: 3449: unsigned RA3 :1;
[; ;pic18f4550.h: 3450: unsigned RA4 :1;
[; ;pic18f4550.h: 3451: unsigned RA5 :1;
[; ;pic18f4550.h: 3452: unsigned RA6 :1;
[; ;pic18f4550.h: 3453: };
[; ;pic18f4550.h: 3454: } TRISAbits_t;
[; ;pic18f4550.h: 3455: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f4550.h: 3528: typedef union {
[; ;pic18f4550.h: 3529: struct {
[; ;pic18f4550.h: 3530: unsigned TRISA0 :1;
[; ;pic18f4550.h: 3531: unsigned TRISA1 :1;
[; ;pic18f4550.h: 3532: unsigned TRISA2 :1;
[; ;pic18f4550.h: 3533: unsigned TRISA3 :1;
[; ;pic18f4550.h: 3534: unsigned TRISA4 :1;
[; ;pic18f4550.h: 3535: unsigned TRISA5 :1;
[; ;pic18f4550.h: 3536: unsigned TRISA6 :1;
[; ;pic18f4550.h: 3537: };
[; ;pic18f4550.h: 3538: struct {
[; ;pic18f4550.h: 3539: unsigned RA0 :1;
[; ;pic18f4550.h: 3540: unsigned RA1 :1;
[; ;pic18f4550.h: 3541: unsigned RA2 :1;
[; ;pic18f4550.h: 3542: unsigned RA3 :1;
[; ;pic18f4550.h: 3543: unsigned RA4 :1;
[; ;pic18f4550.h: 3544: unsigned RA5 :1;
[; ;pic18f4550.h: 3545: unsigned RA6 :1;
[; ;pic18f4550.h: 3546: };
[; ;pic18f4550.h: 3547: } DDRAbits_t;
[; ;pic18f4550.h: 3548: extern volatile DDRAbits_t DDRAbits @ 0xF92;
[; ;pic18f4550.h: 3623: extern volatile unsigned char TRISB @ 0xF93;
"3625
[; ;pic18f4550.h: 3625: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f4550.h: 3628: extern volatile unsigned char DDRB @ 0xF93;
"3630
[; ;pic18f4550.h: 3630: asm("DDRB equ 0F93h");
[; <" DDRB equ 0F93h ;# ">
[; ;pic18f4550.h: 3633: typedef union {
[; ;pic18f4550.h: 3634: struct {
[; ;pic18f4550.h: 3635: unsigned TRISB0 :1;
[; ;pic18f4550.h: 3636: unsigned TRISB1 :1;
[; ;pic18f4550.h: 3637: unsigned TRISB2 :1;
[; ;pic18f4550.h: 3638: unsigned TRISB3 :1;
[; ;pic18f4550.h: 3639: unsigned TRISB4 :1;
[; ;pic18f4550.h: 3640: unsigned TRISB5 :1;
[; ;pic18f4550.h: 3641: unsigned TRISB6 :1;
[; ;pic18f4550.h: 3642: unsigned TRISB7 :1;
[; ;pic18f4550.h: 3643: };
[; ;pic18f4550.h: 3644: struct {
[; ;pic18f4550.h: 3645: unsigned RB0 :1;
[; ;pic18f4550.h: 3646: unsigned RB1 :1;
[; ;pic18f4550.h: 3647: unsigned RB2 :1;
[; ;pic18f4550.h: 3648: unsigned RB3 :1;
[; ;pic18f4550.h: 3649: unsigned RB4 :1;
[; ;pic18f4550.h: 3650: unsigned RB5 :1;
[; ;pic18f4550.h: 3651: unsigned RB6 :1;
[; ;pic18f4550.h: 3652: unsigned RB7 :1;
[; ;pic18f4550.h: 3653: };
[; ;pic18f4550.h: 3654: } TRISBbits_t;
[; ;pic18f4550.h: 3655: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f4550.h: 3738: typedef union {
[; ;pic18f4550.h: 3739: struct {
[; ;pic18f4550.h: 3740: unsigned TRISB0 :1;
[; ;pic18f4550.h: 3741: unsigned TRISB1 :1;
[; ;pic18f4550.h: 3742: unsigned TRISB2 :1;
[; ;pic18f4550.h: 3743: unsigned TRISB3 :1;
[; ;pic18f4550.h: 3744: unsigned TRISB4 :1;
[; ;pic18f4550.h: 3745: unsigned TRISB5 :1;
[; ;pic18f4550.h: 3746: unsigned TRISB6 :1;
[; ;pic18f4550.h: 3747: unsigned TRISB7 :1;
[; ;pic18f4550.h: 3748: };
[; ;pic18f4550.h: 3749: struct {
[; ;pic18f4550.h: 3750: unsigned RB0 :1;
[; ;pic18f4550.h: 3751: unsigned RB1 :1;
[; ;pic18f4550.h: 3752: unsigned RB2 :1;
[; ;pic18f4550.h: 3753: unsigned RB3 :1;
[; ;pic18f4550.h: 3754: unsigned RB4 :1;
[; ;pic18f4550.h: 3755: unsigned RB5 :1;
[; ;pic18f4550.h: 3756: unsigned RB6 :1;
[; ;pic18f4550.h: 3757: unsigned RB7 :1;
[; ;pic18f4550.h: 3758: };
[; ;pic18f4550.h: 3759: } DDRBbits_t;
[; ;pic18f4550.h: 3760: extern volatile DDRBbits_t DDRBbits @ 0xF93;
[; ;pic18f4550.h: 3845: extern volatile unsigned char TRISC @ 0xF94;
"3847
[; ;pic18f4550.h: 3847: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f4550.h: 3850: extern volatile unsigned char DDRC @ 0xF94;
"3852
[; ;pic18f4550.h: 3852: asm("DDRC equ 0F94h");
[; <" DDRC equ 0F94h ;# ">
[; ;pic18f4550.h: 3855: typedef union {
[; ;pic18f4550.h: 3856: struct {
[; ;pic18f4550.h: 3857: unsigned TRISC0 :1;
[; ;pic18f4550.h: 3858: unsigned TRISC1 :1;
[; ;pic18f4550.h: 3859: unsigned TRISC2 :1;
[; ;pic18f4550.h: 3860: unsigned :3;
[; ;pic18f4550.h: 3861: unsigned TRISC6 :1;
[; ;pic18f4550.h: 3862: unsigned TRISC7 :1;
[; ;pic18f4550.h: 3863: };
[; ;pic18f4550.h: 3864: struct {
[; ;pic18f4550.h: 3865: unsigned RC0 :1;
[; ;pic18f4550.h: 3866: unsigned RC1 :1;
[; ;pic18f4550.h: 3867: unsigned RC2 :1;
[; ;pic18f4550.h: 3868: unsigned :3;
[; ;pic18f4550.h: 3869: unsigned RC6 :1;
[; ;pic18f4550.h: 3870: unsigned RC7 :1;
[; ;pic18f4550.h: 3871: };
[; ;pic18f4550.h: 3872: } TRISCbits_t;
[; ;pic18f4550.h: 3873: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f4550.h: 3926: typedef union {
[; ;pic18f4550.h: 3927: struct {
[; ;pic18f4550.h: 3928: unsigned TRISC0 :1;
[; ;pic18f4550.h: 3929: unsigned TRISC1 :1;
[; ;pic18f4550.h: 3930: unsigned TRISC2 :1;
[; ;pic18f4550.h: 3931: unsigned :3;
[; ;pic18f4550.h: 3932: unsigned TRISC6 :1;
[; ;pic18f4550.h: 3933: unsigned TRISC7 :1;
[; ;pic18f4550.h: 3934: };
[; ;pic18f4550.h: 3935: struct {
[; ;pic18f4550.h: 3936: unsigned RC0 :1;
[; ;pic18f4550.h: 3937: unsigned RC1 :1;
[; ;pic18f4550.h: 3938: unsigned RC2 :1;
[; ;pic18f4550.h: 3939: unsigned :3;
[; ;pic18f4550.h: 3940: unsigned RC6 :1;
[; ;pic18f4550.h: 3941: unsigned RC7 :1;
[; ;pic18f4550.h: 3942: };
[; ;pic18f4550.h: 3943: } DDRCbits_t;
[; ;pic18f4550.h: 3944: extern volatile DDRCbits_t DDRCbits @ 0xF94;
[; ;pic18f4550.h: 3999: extern volatile unsigned char TRISD @ 0xF95;
"4001
[; ;pic18f4550.h: 4001: asm("TRISD equ 0F95h");
[; <" TRISD equ 0F95h ;# ">
[; ;pic18f4550.h: 4004: extern volatile unsigned char DDRD @ 0xF95;
"4006
[; ;pic18f4550.h: 4006: asm("DDRD equ 0F95h");
[; <" DDRD equ 0F95h ;# ">
[; ;pic18f4550.h: 4009: typedef union {
[; ;pic18f4550.h: 4010: struct {
[; ;pic18f4550.h: 4011: unsigned TRISD0 :1;
[; ;pic18f4550.h: 4012: unsigned TRISD1 :1;
[; ;pic18f4550.h: 4013: unsigned TRISD2 :1;
[; ;pic18f4550.h: 4014: unsigned TRISD3 :1;
[; ;pic18f4550.h: 4015: unsigned TRISD4 :1;
[; ;pic18f4550.h: 4016: unsigned TRISD5 :1;
[; ;pic18f4550.h: 4017: unsigned TRISD6 :1;
[; ;pic18f4550.h: 4018: unsigned TRISD7 :1;
[; ;pic18f4550.h: 4019: };
[; ;pic18f4550.h: 4020: struct {
[; ;pic18f4550.h: 4021: unsigned RD0 :1;
[; ;pic18f4550.h: 4022: unsigned RD1 :1;
[; ;pic18f4550.h: 4023: unsigned RD2 :1;
[; ;pic18f4550.h: 4024: unsigned RD3 :1;
[; ;pic18f4550.h: 4025: unsigned RD4 :1;
[; ;pic18f4550.h: 4026: unsigned RD5 :1;
[; ;pic18f4550.h: 4027: unsigned RD6 :1;
[; ;pic18f4550.h: 4028: unsigned RD7 :1;
[; ;pic18f4550.h: 4029: };
[; ;pic18f4550.h: 4030: } TRISDbits_t;
[; ;pic18f4550.h: 4031: extern volatile TRISDbits_t TRISDbits @ 0xF95;
[; ;pic18f4550.h: 4114: typedef union {
[; ;pic18f4550.h: 4115: struct {
[; ;pic18f4550.h: 4116: unsigned TRISD0 :1;
[; ;pic18f4550.h: 4117: unsigned TRISD1 :1;
[; ;pic18f4550.h: 4118: unsigned TRISD2 :1;
[; ;pic18f4550.h: 4119: unsigned TRISD3 :1;
[; ;pic18f4550.h: 4120: unsigned TRISD4 :1;
[; ;pic18f4550.h: 4121: unsigned TRISD5 :1;
[; ;pic18f4550.h: 4122: unsigned TRISD6 :1;
[; ;pic18f4550.h: 4123: unsigned TRISD7 :1;
[; ;pic18f4550.h: 4124: };
[; ;pic18f4550.h: 4125: struct {
[; ;pic18f4550.h: 4126: unsigned RD0 :1;
[; ;pic18f4550.h: 4127: unsigned RD1 :1;
[; ;pic18f4550.h: 4128: unsigned RD2 :1;
[; ;pic18f4550.h: 4129: unsigned RD3 :1;
[; ;pic18f4550.h: 4130: unsigned RD4 :1;
[; ;pic18f4550.h: 4131: unsigned RD5 :1;
[; ;pic18f4550.h: 4132: unsigned RD6 :1;
[; ;pic18f4550.h: 4133: unsigned RD7 :1;
[; ;pic18f4550.h: 4134: };
[; ;pic18f4550.h: 4135: } DDRDbits_t;
[; ;pic18f4550.h: 4136: extern volatile DDRDbits_t DDRDbits @ 0xF95;
[; ;pic18f4550.h: 4221: extern volatile unsigned char TRISE @ 0xF96;
"4223
[; ;pic18f4550.h: 4223: asm("TRISE equ 0F96h");
[; <" TRISE equ 0F96h ;# ">
[; ;pic18f4550.h: 4226: extern volatile unsigned char DDRE @ 0xF96;
"4228
[; ;pic18f4550.h: 4228: asm("DDRE equ 0F96h");
[; <" DDRE equ 0F96h ;# ">
[; ;pic18f4550.h: 4231: typedef union {
[; ;pic18f4550.h: 4232: struct {
[; ;pic18f4550.h: 4233: unsigned TRISE0 :1;
[; ;pic18f4550.h: 4234: unsigned TRISE1 :1;
[; ;pic18f4550.h: 4235: unsigned TRISE2 :1;
[; ;pic18f4550.h: 4236: };
[; ;pic18f4550.h: 4237: struct {
[; ;pic18f4550.h: 4238: unsigned RE0 :1;
[; ;pic18f4550.h: 4239: unsigned RE1 :1;
[; ;pic18f4550.h: 4240: unsigned RE2 :1;
[; ;pic18f4550.h: 4241: };
[; ;pic18f4550.h: 4242: } TRISEbits_t;
[; ;pic18f4550.h: 4243: extern volatile TRISEbits_t TRISEbits @ 0xF96;
[; ;pic18f4550.h: 4276: typedef union {
[; ;pic18f4550.h: 4277: struct {
[; ;pic18f4550.h: 4278: unsigned TRISE0 :1;
[; ;pic18f4550.h: 4279: unsigned TRISE1 :1;
[; ;pic18f4550.h: 4280: unsigned TRISE2 :1;
[; ;pic18f4550.h: 4281: };
[; ;pic18f4550.h: 4282: struct {
[; ;pic18f4550.h: 4283: unsigned RE0 :1;
[; ;pic18f4550.h: 4284: unsigned RE1 :1;
[; ;pic18f4550.h: 4285: unsigned RE2 :1;
[; ;pic18f4550.h: 4286: };
[; ;pic18f4550.h: 4287: } DDREbits_t;
[; ;pic18f4550.h: 4288: extern volatile DDREbits_t DDREbits @ 0xF96;
[; ;pic18f4550.h: 4323: extern volatile unsigned char OSCTUNE @ 0xF9B;
"4325
[; ;pic18f4550.h: 4325: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f4550.h: 4328: typedef union {
[; ;pic18f4550.h: 4329: struct {
[; ;pic18f4550.h: 4330: unsigned TUN :5;
[; ;pic18f4550.h: 4331: unsigned :2;
[; ;pic18f4550.h: 4332: unsigned INTSRC :1;
[; ;pic18f4550.h: 4333: };
[; ;pic18f4550.h: 4334: struct {
[; ;pic18f4550.h: 4335: unsigned TUN0 :1;
[; ;pic18f4550.h: 4336: unsigned TUN1 :1;
[; ;pic18f4550.h: 4337: unsigned TUN2 :1;
[; ;pic18f4550.h: 4338: unsigned TUN3 :1;
[; ;pic18f4550.h: 4339: unsigned TUN4 :1;
[; ;pic18f4550.h: 4340: };
[; ;pic18f4550.h: 4341: } OSCTUNEbits_t;
[; ;pic18f4550.h: 4342: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f4550.h: 4382: extern volatile unsigned char PIE1 @ 0xF9D;
"4384
[; ;pic18f4550.h: 4384: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f4550.h: 4387: typedef union {
[; ;pic18f4550.h: 4388: struct {
[; ;pic18f4550.h: 4389: unsigned TMR1IE :1;
[; ;pic18f4550.h: 4390: unsigned TMR2IE :1;
[; ;pic18f4550.h: 4391: unsigned CCP1IE :1;
[; ;pic18f4550.h: 4392: unsigned SSPIE :1;
[; ;pic18f4550.h: 4393: unsigned TXIE :1;
[; ;pic18f4550.h: 4394: unsigned RCIE :1;
[; ;pic18f4550.h: 4395: unsigned ADIE :1;
[; ;pic18f4550.h: 4396: unsigned SPPIE :1;
[; ;pic18f4550.h: 4397: };
[; ;pic18f4550.h: 4398: struct {
[; ;pic18f4550.h: 4399: unsigned :4;
[; ;pic18f4550.h: 4400: unsigned TX1IE :1;
[; ;pic18f4550.h: 4401: unsigned RC1IE :1;
[; ;pic18f4550.h: 4402: unsigned :1;
[; ;pic18f4550.h: 4403: unsigned PSPIE :1;
[; ;pic18f4550.h: 4404: };
[; ;pic18f4550.h: 4405: } PIE1bits_t;
[; ;pic18f4550.h: 4406: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f4550.h: 4466: extern volatile unsigned char PIR1 @ 0xF9E;
"4468
[; ;pic18f4550.h: 4468: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f4550.h: 4471: typedef union {
[; ;pic18f4550.h: 4472: struct {
[; ;pic18f4550.h: 4473: unsigned TMR1IF :1;
[; ;pic18f4550.h: 4474: unsigned TMR2IF :1;
[; ;pic18f4550.h: 4475: unsigned CCP1IF :1;
[; ;pic18f4550.h: 4476: unsigned SSPIF :1;
[; ;pic18f4550.h: 4477: unsigned TXIF :1;
[; ;pic18f4550.h: 4478: unsigned RCIF :1;
[; ;pic18f4550.h: 4479: unsigned ADIF :1;
[; ;pic18f4550.h: 4480: unsigned SPPIF :1;
[; ;pic18f4550.h: 4481: };
[; ;pic18f4550.h: 4482: struct {
[; ;pic18f4550.h: 4483: unsigned :4;
[; ;pic18f4550.h: 4484: unsigned TX1IF :1;
[; ;pic18f4550.h: 4485: unsigned RC1IF :1;
[; ;pic18f4550.h: 4486: unsigned :1;
[; ;pic18f4550.h: 4487: unsigned PSPIF :1;
[; ;pic18f4550.h: 4488: };
[; ;pic18f4550.h: 4489: } PIR1bits_t;
[; ;pic18f4550.h: 4490: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f4550.h: 4550: extern volatile unsigned char IPR1 @ 0xF9F;
"4552
[; ;pic18f4550.h: 4552: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f4550.h: 4555: typedef union {
[; ;pic18f4550.h: 4556: struct {
[; ;pic18f4550.h: 4557: unsigned TMR1IP :1;
[; ;pic18f4550.h: 4558: unsigned TMR2IP :1;
[; ;pic18f4550.h: 4559: unsigned CCP1IP :1;
[; ;pic18f4550.h: 4560: unsigned SSPIP :1;
[; ;pic18f4550.h: 4561: unsigned TXIP :1;
[; ;pic18f4550.h: 4562: unsigned RCIP :1;
[; ;pic18f4550.h: 4563: unsigned ADIP :1;
[; ;pic18f4550.h: 4564: unsigned SPPIP :1;
[; ;pic18f4550.h: 4565: };
[; ;pic18f4550.h: 4566: struct {
[; ;pic18f4550.h: 4567: unsigned :4;
[; ;pic18f4550.h: 4568: unsigned TX1IP :1;
[; ;pic18f4550.h: 4569: unsigned RC1IP :1;
[; ;pic18f4550.h: 4570: unsigned :1;
[; ;pic18f4550.h: 4571: unsigned PSPIP :1;
[; ;pic18f4550.h: 4572: };
[; ;pic18f4550.h: 4573: } IPR1bits_t;
[; ;pic18f4550.h: 4574: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f4550.h: 4634: extern volatile unsigned char PIE2 @ 0xFA0;
"4636
[; ;pic18f4550.h: 4636: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f4550.h: 4639: typedef union {
[; ;pic18f4550.h: 4640: struct {
[; ;pic18f4550.h: 4641: unsigned CCP2IE :1;
[; ;pic18f4550.h: 4642: unsigned TMR3IE :1;
[; ;pic18f4550.h: 4643: unsigned HLVDIE :1;
[; ;pic18f4550.h: 4644: unsigned BCLIE :1;
[; ;pic18f4550.h: 4645: unsigned EEIE :1;
[; ;pic18f4550.h: 4646: unsigned USBIE :1;
[; ;pic18f4550.h: 4647: unsigned CMIE :1;
[; ;pic18f4550.h: 4648: unsigned OSCFIE :1;
[; ;pic18f4550.h: 4649: };
[; ;pic18f4550.h: 4650: struct {
[; ;pic18f4550.h: 4651: unsigned :2;
[; ;pic18f4550.h: 4652: unsigned LVDIE :1;
[; ;pic18f4550.h: 4653: };
[; ;pic18f4550.h: 4654: } PIE2bits_t;
[; ;pic18f4550.h: 4655: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f4550.h: 4705: extern volatile unsigned char PIR2 @ 0xFA1;
"4707
[; ;pic18f4550.h: 4707: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f4550.h: 4710: typedef union {
[; ;pic18f4550.h: 4711: struct {
[; ;pic18f4550.h: 4712: unsigned CCP2IF :1;
[; ;pic18f4550.h: 4713: unsigned TMR3IF :1;
[; ;pic18f4550.h: 4714: unsigned HLVDIF :1;
[; ;pic18f4550.h: 4715: unsigned BCLIF :1;
[; ;pic18f4550.h: 4716: unsigned EEIF :1;
[; ;pic18f4550.h: 4717: unsigned USBIF :1;
[; ;pic18f4550.h: 4718: unsigned CMIF :1;
[; ;pic18f4550.h: 4719: unsigned OSCFIF :1;
[; ;pic18f4550.h: 4720: };
[; ;pic18f4550.h: 4721: struct {
[; ;pic18f4550.h: 4722: unsigned :2;
[; ;pic18f4550.h: 4723: unsigned LVDIF :1;
[; ;pic18f4550.h: 4724: };
[; ;pic18f4550.h: 4725: } PIR2bits_t;
[; ;pic18f4550.h: 4726: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f4550.h: 4776: extern volatile unsigned char IPR2 @ 0xFA2;
"4778
[; ;pic18f4550.h: 4778: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f4550.h: 4781: typedef union {
[; ;pic18f4550.h: 4782: struct {
[; ;pic18f4550.h: 4783: unsigned CCP2IP :1;
[; ;pic18f4550.h: 4784: unsigned TMR3IP :1;
[; ;pic18f4550.h: 4785: unsigned HLVDIP :1;
[; ;pic18f4550.h: 4786: unsigned BCLIP :1;
[; ;pic18f4550.h: 4787: unsigned EEIP :1;
[; ;pic18f4550.h: 4788: unsigned USBIP :1;
[; ;pic18f4550.h: 4789: unsigned CMIP :1;
[; ;pic18f4550.h: 4790: unsigned OSCFIP :1;
[; ;pic18f4550.h: 4791: };
[; ;pic18f4550.h: 4792: struct {
[; ;pic18f4550.h: 4793: unsigned :2;
[; ;pic18f4550.h: 4794: unsigned LVDIP :1;
[; ;pic18f4550.h: 4795: };
[; ;pic18f4550.h: 4796: } IPR2bits_t;
[; ;pic18f4550.h: 4797: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f4550.h: 4847: extern volatile unsigned char EECON1 @ 0xFA6;
"4849
[; ;pic18f4550.h: 4849: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f4550.h: 4852: typedef union {
[; ;pic18f4550.h: 4853: struct {
[; ;pic18f4550.h: 4854: unsigned RD :1;
[; ;pic18f4550.h: 4855: unsigned WR :1;
[; ;pic18f4550.h: 4856: unsigned WREN :1;
[; ;pic18f4550.h: 4857: unsigned WRERR :1;
[; ;pic18f4550.h: 4858: unsigned FREE :1;
[; ;pic18f4550.h: 4859: unsigned :1;
[; ;pic18f4550.h: 4860: unsigned CFGS :1;
[; ;pic18f4550.h: 4861: unsigned EEPGD :1;
[; ;pic18f4550.h: 4862: };
[; ;pic18f4550.h: 4863: struct {
[; ;pic18f4550.h: 4864: unsigned :6;
[; ;pic18f4550.h: 4865: unsigned EEFS :1;
[; ;pic18f4550.h: 4866: };
[; ;pic18f4550.h: 4867: } EECON1bits_t;
[; ;pic18f4550.h: 4868: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f4550.h: 4913: extern volatile unsigned char EECON2 @ 0xFA7;
"4915
[; ;pic18f4550.h: 4915: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f4550.h: 4920: extern volatile unsigned char EEDATA @ 0xFA8;
"4922
[; ;pic18f4550.h: 4922: asm("EEDATA equ 0FA8h");
[; <" EEDATA equ 0FA8h ;# ">
[; ;pic18f4550.h: 4927: extern volatile unsigned char EEADR @ 0xFA9;
"4929
[; ;pic18f4550.h: 4929: asm("EEADR equ 0FA9h");
[; <" EEADR equ 0FA9h ;# ">
[; ;pic18f4550.h: 4934: extern volatile unsigned char RCSTA @ 0xFAB;
"4936
[; ;pic18f4550.h: 4936: asm("RCSTA equ 0FABh");
[; <" RCSTA equ 0FABh ;# ">
[; ;pic18f4550.h: 4939: extern volatile unsigned char RCSTA1 @ 0xFAB;
"4941
[; ;pic18f4550.h: 4941: asm("RCSTA1 equ 0FABh");
[; <" RCSTA1 equ 0FABh ;# ">
[; ;pic18f4550.h: 4944: typedef union {
[; ;pic18f4550.h: 4945: struct {
[; ;pic18f4550.h: 4946: unsigned RX9D :1;
[; ;pic18f4550.h: 4947: unsigned OERR :1;
[; ;pic18f4550.h: 4948: unsigned FERR :1;
[; ;pic18f4550.h: 4949: unsigned ADDEN :1;
[; ;pic18f4550.h: 4950: unsigned CREN :1;
[; ;pic18f4550.h: 4951: unsigned SREN :1;
[; ;pic18f4550.h: 4952: unsigned RX9 :1;
[; ;pic18f4550.h: 4953: unsigned SPEN :1;
[; ;pic18f4550.h: 4954: };
[; ;pic18f4550.h: 4955: struct {
[; ;pic18f4550.h: 4956: unsigned :3;
[; ;pic18f4550.h: 4957: unsigned ADEN :1;
[; ;pic18f4550.h: 4958: };
[; ;pic18f4550.h: 4959: struct {
[; ;pic18f4550.h: 4960: unsigned :5;
[; ;pic18f4550.h: 4961: unsigned SRENA :1;
[; ;pic18f4550.h: 4962: };
[; ;pic18f4550.h: 4963: struct {
[; ;pic18f4550.h: 4964: unsigned :6;
[; ;pic18f4550.h: 4965: unsigned RC8_9 :1;
[; ;pic18f4550.h: 4966: };
[; ;pic18f4550.h: 4967: struct {
[; ;pic18f4550.h: 4968: unsigned :6;
[; ;pic18f4550.h: 4969: unsigned RC9 :1;
[; ;pic18f4550.h: 4970: };
[; ;pic18f4550.h: 4971: struct {
[; ;pic18f4550.h: 4972: unsigned RCD8 :1;
[; ;pic18f4550.h: 4973: };
[; ;pic18f4550.h: 4974: } RCSTAbits_t;
[; ;pic18f4550.h: 4975: extern volatile RCSTAbits_t RCSTAbits @ 0xFAB;
[; ;pic18f4550.h: 5043: typedef union {
[; ;pic18f4550.h: 5044: struct {
[; ;pic18f4550.h: 5045: unsigned RX9D :1;
[; ;pic18f4550.h: 5046: unsigned OERR :1;
[; ;pic18f4550.h: 5047: unsigned FERR :1;
[; ;pic18f4550.h: 5048: unsigned ADDEN :1;
[; ;pic18f4550.h: 5049: unsigned CREN :1;
[; ;pic18f4550.h: 5050: unsigned SREN :1;
[; ;pic18f4550.h: 5051: unsigned RX9 :1;
[; ;pic18f4550.h: 5052: unsigned SPEN :1;
[; ;pic18f4550.h: 5053: };
[; ;pic18f4550.h: 5054: struct {
[; ;pic18f4550.h: 5055: unsigned :3;
[; ;pic18f4550.h: 5056: unsigned ADEN :1;
[; ;pic18f4550.h: 5057: };
[; ;pic18f4550.h: 5058: struct {
[; ;pic18f4550.h: 5059: unsigned :5;
[; ;pic18f4550.h: 5060: unsigned SRENA :1;
[; ;pic18f4550.h: 5061: };
[; ;pic18f4550.h: 5062: struct {
[; ;pic18f4550.h: 5063: unsigned :6;
[; ;pic18f4550.h: 5064: unsigned RC8_9 :1;
[; ;pic18f4550.h: 5065: };
[; ;pic18f4550.h: 5066: struct {
[; ;pic18f4550.h: 5067: unsigned :6;
[; ;pic18f4550.h: 5068: unsigned RC9 :1;
[; ;pic18f4550.h: 5069: };
[; ;pic18f4550.h: 5070: struct {
[; ;pic18f4550.h: 5071: unsigned RCD8 :1;
[; ;pic18f4550.h: 5072: };
[; ;pic18f4550.h: 5073: } RCSTA1bits_t;
[; ;pic18f4550.h: 5074: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAB;
[; ;pic18f4550.h: 5144: extern volatile unsigned char TXSTA @ 0xFAC;
"5146
[; ;pic18f4550.h: 5146: asm("TXSTA equ 0FACh");
[; <" TXSTA equ 0FACh ;# ">
[; ;pic18f4550.h: 5149: extern volatile unsigned char TXSTA1 @ 0xFAC;
"5151
[; ;pic18f4550.h: 5151: asm("TXSTA1 equ 0FACh");
[; <" TXSTA1 equ 0FACh ;# ">
[; ;pic18f4550.h: 5154: typedef union {
[; ;pic18f4550.h: 5155: struct {
[; ;pic18f4550.h: 5156: unsigned TX9D :1;
[; ;pic18f4550.h: 5157: unsigned TRMT :1;
[; ;pic18f4550.h: 5158: unsigned BRGH :1;
[; ;pic18f4550.h: 5159: unsigned SENDB :1;
[; ;pic18f4550.h: 5160: unsigned SYNC :1;
[; ;pic18f4550.h: 5161: unsigned TXEN :1;
[; ;pic18f4550.h: 5162: unsigned TX9 :1;
[; ;pic18f4550.h: 5163: unsigned CSRC :1;
[; ;pic18f4550.h: 5164: };
[; ;pic18f4550.h: 5165: struct {
[; ;pic18f4550.h: 5166: unsigned TX9D1 :1;
[; ;pic18f4550.h: 5167: unsigned TRMT1 :1;
[; ;pic18f4550.h: 5168: unsigned BRGH1 :1;
[; ;pic18f4550.h: 5169: unsigned SENDB1 :1;
[; ;pic18f4550.h: 5170: unsigned SYNC1 :1;
[; ;pic18f4550.h: 5171: unsigned TXEN1 :1;
[; ;pic18f4550.h: 5172: unsigned TX91 :1;
[; ;pic18f4550.h: 5173: unsigned CSRC1 :1;
[; ;pic18f4550.h: 5174: };
[; ;pic18f4550.h: 5175: struct {
[; ;pic18f4550.h: 5176: unsigned :6;
[; ;pic18f4550.h: 5177: unsigned TX8_9 :1;
[; ;pic18f4550.h: 5178: };
[; ;pic18f4550.h: 5179: struct {
[; ;pic18f4550.h: 5180: unsigned TXD8 :1;
[; ;pic18f4550.h: 5181: };
[; ;pic18f4550.h: 5182: } TXSTAbits_t;
[; ;pic18f4550.h: 5183: extern volatile TXSTAbits_t TXSTAbits @ 0xFAC;
[; ;pic18f4550.h: 5276: typedef union {
[; ;pic18f4550.h: 5277: struct {
[; ;pic18f4550.h: 5278: unsigned TX9D :1;
[; ;pic18f4550.h: 5279: unsigned TRMT :1;
[; ;pic18f4550.h: 5280: unsigned BRGH :1;
[; ;pic18f4550.h: 5281: unsigned SENDB :1;
[; ;pic18f4550.h: 5282: unsigned SYNC :1;
[; ;pic18f4550.h: 5283: unsigned TXEN :1;
[; ;pic18f4550.h: 5284: unsigned TX9 :1;
[; ;pic18f4550.h: 5285: unsigned CSRC :1;
[; ;pic18f4550.h: 5286: };
[; ;pic18f4550.h: 5287: struct {
[; ;pic18f4550.h: 5288: unsigned TX9D1 :1;
[; ;pic18f4550.h: 5289: unsigned TRMT1 :1;
[; ;pic18f4550.h: 5290: unsigned BRGH1 :1;
[; ;pic18f4550.h: 5291: unsigned SENDB1 :1;
[; ;pic18f4550.h: 5292: unsigned SYNC1 :1;
[; ;pic18f4550.h: 5293: unsigned TXEN1 :1;
[; ;pic18f4550.h: 5294: unsigned TX91 :1;
[; ;pic18f4550.h: 5295: unsigned CSRC1 :1;
[; ;pic18f4550.h: 5296: };
[; ;pic18f4550.h: 5297: struct {
[; ;pic18f4550.h: 5298: unsigned :6;
[; ;pic18f4550.h: 5299: unsigned TX8_9 :1;
[; ;pic18f4550.h: 5300: };
[; ;pic18f4550.h: 5301: struct {
[; ;pic18f4550.h: 5302: unsigned TXD8 :1;
[; ;pic18f4550.h: 5303: };
[; ;pic18f4550.h: 5304: } TXSTA1bits_t;
[; ;pic18f4550.h: 5305: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAC;
[; ;pic18f4550.h: 5400: extern volatile unsigned char TXREG @ 0xFAD;
"5402
[; ;pic18f4550.h: 5402: asm("TXREG equ 0FADh");
[; <" TXREG equ 0FADh ;# ">
[; ;pic18f4550.h: 5405: extern volatile unsigned char TXREG1 @ 0xFAD;
"5407
[; ;pic18f4550.h: 5407: asm("TXREG1 equ 0FADh");
[; <" TXREG1 equ 0FADh ;# ">
[; ;pic18f4550.h: 5412: extern volatile unsigned char RCREG @ 0xFAE;
"5414
[; ;pic18f4550.h: 5414: asm("RCREG equ 0FAEh");
[; <" RCREG equ 0FAEh ;# ">
[; ;pic18f4550.h: 5417: extern volatile unsigned char RCREG1 @ 0xFAE;
"5419
[; ;pic18f4550.h: 5419: asm("RCREG1 equ 0FAEh");
[; <" RCREG1 equ 0FAEh ;# ">
[; ;pic18f4550.h: 5424: extern volatile unsigned char SPBRG @ 0xFAF;
"5426
[; ;pic18f4550.h: 5426: asm("SPBRG equ 0FAFh");
[; <" SPBRG equ 0FAFh ;# ">
[; ;pic18f4550.h: 5429: extern volatile unsigned char SPBRG1 @ 0xFAF;
"5431
[; ;pic18f4550.h: 5431: asm("SPBRG1 equ 0FAFh");
[; <" SPBRG1 equ 0FAFh ;# ">
[; ;pic18f4550.h: 5436: extern volatile unsigned char SPBRGH @ 0xFB0;
"5438
[; ;pic18f4550.h: 5438: asm("SPBRGH equ 0FB0h");
[; <" SPBRGH equ 0FB0h ;# ">
[; ;pic18f4550.h: 5443: extern volatile unsigned char T3CON @ 0xFB1;
"5445
[; ;pic18f4550.h: 5445: asm("T3CON equ 0FB1h");
[; <" T3CON equ 0FB1h ;# ">
[; ;pic18f4550.h: 5448: typedef union {
[; ;pic18f4550.h: 5449: struct {
[; ;pic18f4550.h: 5450: unsigned :2;
[; ;pic18f4550.h: 5451: unsigned NOT_T3SYNC :1;
[; ;pic18f4550.h: 5452: };
[; ;pic18f4550.h: 5453: struct {
[; ;pic18f4550.h: 5454: unsigned TMR3ON :1;
[; ;pic18f4550.h: 5455: unsigned TMR3CS :1;
[; ;pic18f4550.h: 5456: unsigned nT3SYNC :1;
[; ;pic18f4550.h: 5457: unsigned T3CCP1 :1;
[; ;pic18f4550.h: 5458: unsigned T3CKPS :2;
[; ;pic18f4550.h: 5459: unsigned T3CCP2 :1;
[; ;pic18f4550.h: 5460: unsigned RD16 :1;
[; ;pic18f4550.h: 5461: };
[; ;pic18f4550.h: 5462: struct {
[; ;pic18f4550.h: 5463: unsigned :2;
[; ;pic18f4550.h: 5464: unsigned T3SYNC :1;
[; ;pic18f4550.h: 5465: unsigned :1;
[; ;pic18f4550.h: 5466: unsigned T3CKPS0 :1;
[; ;pic18f4550.h: 5467: unsigned T3CKPS1 :1;
[; ;pic18f4550.h: 5468: };
[; ;pic18f4550.h: 5469: struct {
[; ;pic18f4550.h: 5470: unsigned :2;
[; ;pic18f4550.h: 5471: unsigned T3NSYNC :1;
[; ;pic18f4550.h: 5472: };
[; ;pic18f4550.h: 5473: struct {
[; ;pic18f4550.h: 5474: unsigned :3;
[; ;pic18f4550.h: 5475: unsigned SOSCEN3 :1;
[; ;pic18f4550.h: 5476: unsigned :3;
[; ;pic18f4550.h: 5477: unsigned RD163 :1;
[; ;pic18f4550.h: 5478: };
[; ;pic18f4550.h: 5479: struct {
[; ;pic18f4550.h: 5480: unsigned :7;
[; ;pic18f4550.h: 5481: unsigned T3RD16 :1;
[; ;pic18f4550.h: 5482: };
[; ;pic18f4550.h: 5483: } T3CONbits_t;
[; ;pic18f4550.h: 5484: extern volatile T3CONbits_t T3CONbits @ 0xFB1;
[; ;pic18f4550.h: 5564: extern volatile unsigned short TMR3 @ 0xFB2;
"5566
[; ;pic18f4550.h: 5566: asm("TMR3 equ 0FB2h");
[; <" TMR3 equ 0FB2h ;# ">
[; ;pic18f4550.h: 5571: extern volatile unsigned char TMR3L @ 0xFB2;
"5573
[; ;pic18f4550.h: 5573: asm("TMR3L equ 0FB2h");
[; <" TMR3L equ 0FB2h ;# ">
[; ;pic18f4550.h: 5578: extern volatile unsigned char TMR3H @ 0xFB3;
"5580
[; ;pic18f4550.h: 5580: asm("TMR3H equ 0FB3h");
[; <" TMR3H equ 0FB3h ;# ">
[; ;pic18f4550.h: 5585: extern volatile unsigned char CMCON @ 0xFB4;
"5587
[; ;pic18f4550.h: 5587: asm("CMCON equ 0FB4h");
[; <" CMCON equ 0FB4h ;# ">
[; ;pic18f4550.h: 5590: typedef union {
[; ;pic18f4550.h: 5591: struct {
[; ;pic18f4550.h: 5592: unsigned CM :3;
[; ;pic18f4550.h: 5593: unsigned CIS :1;
[; ;pic18f4550.h: 5594: unsigned C1INV :1;
[; ;pic18f4550.h: 5595: unsigned C2INV :1;
[; ;pic18f4550.h: 5596: unsigned C1OUT :1;
[; ;pic18f4550.h: 5597: unsigned C2OUT :1;
[; ;pic18f4550.h: 5598: };
[; ;pic18f4550.h: 5599: struct {
[; ;pic18f4550.h: 5600: unsigned CM0 :1;
[; ;pic18f4550.h: 5601: unsigned CM1 :1;
[; ;pic18f4550.h: 5602: unsigned CM2 :1;
[; ;pic18f4550.h: 5603: };
[; ;pic18f4550.h: 5604: struct {
[; ;pic18f4550.h: 5605: unsigned CMEN0 :1;
[; ;pic18f4550.h: 5606: unsigned CMEN1 :1;
[; ;pic18f4550.h: 5607: unsigned CMEN2 :1;
[; ;pic18f4550.h: 5608: };
[; ;pic18f4550.h: 5609: } CMCONbits_t;
[; ;pic18f4550.h: 5610: extern volatile CMCONbits_t CMCONbits @ 0xFB4;
[; ;pic18f4550.h: 5675: extern volatile unsigned char CVRCON @ 0xFB5;
"5677
[; ;pic18f4550.h: 5677: asm("CVRCON equ 0FB5h");
[; <" CVRCON equ 0FB5h ;# ">
[; ;pic18f4550.h: 5680: typedef union {
[; ;pic18f4550.h: 5681: struct {
[; ;pic18f4550.h: 5682: unsigned CVR :4;
[; ;pic18f4550.h: 5683: unsigned CVRSS :1;
[; ;pic18f4550.h: 5684: unsigned CVRR :1;
[; ;pic18f4550.h: 5685: unsigned CVROE :1;
[; ;pic18f4550.h: 5686: unsigned CVREN :1;
[; ;pic18f4550.h: 5687: };
[; ;pic18f4550.h: 5688: struct {
[; ;pic18f4550.h: 5689: unsigned CVR0 :1;
[; ;pic18f4550.h: 5690: unsigned CVR1 :1;
[; ;pic18f4550.h: 5691: unsigned CVR2 :1;
[; ;pic18f4550.h: 5692: unsigned CVR3 :1;
[; ;pic18f4550.h: 5693: unsigned CVREF :1;
[; ;pic18f4550.h: 5694: };
[; ;pic18f4550.h: 5695: struct {
[; ;pic18f4550.h: 5696: unsigned :6;
[; ;pic18f4550.h: 5697: unsigned CVROEN :1;
[; ;pic18f4550.h: 5698: };
[; ;pic18f4550.h: 5699: } CVRCONbits_t;
[; ;pic18f4550.h: 5700: extern volatile CVRCONbits_t CVRCONbits @ 0xFB5;
[; ;pic18f4550.h: 5760: extern volatile unsigned char ECCP1AS @ 0xFB6;
"5762
[; ;pic18f4550.h: 5762: asm("ECCP1AS equ 0FB6h");
[; <" ECCP1AS equ 0FB6h ;# ">
[; ;pic18f4550.h: 5765: extern volatile unsigned char CCP1AS @ 0xFB6;
"5767
[; ;pic18f4550.h: 5767: asm("CCP1AS equ 0FB6h");
[; <" CCP1AS equ 0FB6h ;# ">
[; ;pic18f4550.h: 5770: typedef union {
[; ;pic18f4550.h: 5771: struct {
[; ;pic18f4550.h: 5772: unsigned PSSBD :2;
[; ;pic18f4550.h: 5773: unsigned PSSAC :2;
[; ;pic18f4550.h: 5774: unsigned ECCPAS :3;
[; ;pic18f4550.h: 5775: unsigned ECCPASE :1;
[; ;pic18f4550.h: 5776: };
[; ;pic18f4550.h: 5777: struct {
[; ;pic18f4550.h: 5778: unsigned PSSBD0 :1;
[; ;pic18f4550.h: 5779: unsigned PSSBD1 :1;
[; ;pic18f4550.h: 5780: unsigned PSSAC0 :1;
[; ;pic18f4550.h: 5781: unsigned PSSAC1 :1;
[; ;pic18f4550.h: 5782: unsigned ECCPAS0 :1;
[; ;pic18f4550.h: 5783: unsigned ECCPAS1 :1;
[; ;pic18f4550.h: 5784: unsigned ECCPAS2 :1;
[; ;pic18f4550.h: 5785: };
[; ;pic18f4550.h: 5786: } ECCP1ASbits_t;
[; ;pic18f4550.h: 5787: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFB6;
[; ;pic18f4550.h: 5845: typedef union {
[; ;pic18f4550.h: 5846: struct {
[; ;pic18f4550.h: 5847: unsigned PSSBD :2;
[; ;pic18f4550.h: 5848: unsigned PSSAC :2;
[; ;pic18f4550.h: 5849: unsigned ECCPAS :3;
[; ;pic18f4550.h: 5850: unsigned ECCPASE :1;
[; ;pic18f4550.h: 5851: };
[; ;pic18f4550.h: 5852: struct {
[; ;pic18f4550.h: 5853: unsigned PSSBD0 :1;
[; ;pic18f4550.h: 5854: unsigned PSSBD1 :1;
[; ;pic18f4550.h: 5855: unsigned PSSAC0 :1;
[; ;pic18f4550.h: 5856: unsigned PSSAC1 :1;
[; ;pic18f4550.h: 5857: unsigned ECCPAS0 :1;
[; ;pic18f4550.h: 5858: unsigned ECCPAS1 :1;
[; ;pic18f4550.h: 5859: unsigned ECCPAS2 :1;
[; ;pic18f4550.h: 5860: };
[; ;pic18f4550.h: 5861: } CCP1ASbits_t;
[; ;pic18f4550.h: 5862: extern volatile CCP1ASbits_t CCP1ASbits @ 0xFB6;
[; ;pic18f4550.h: 5922: extern volatile unsigned char ECCP1DEL @ 0xFB7;
"5924
[; ;pic18f4550.h: 5924: asm("ECCP1DEL equ 0FB7h");
[; <" ECCP1DEL equ 0FB7h ;# ">
[; ;pic18f4550.h: 5927: extern volatile unsigned char CCP1DEL @ 0xFB7;
"5929
[; ;pic18f4550.h: 5929: asm("CCP1DEL equ 0FB7h");
[; <" CCP1DEL equ 0FB7h ;# ">
[; ;pic18f4550.h: 5932: typedef union {
[; ;pic18f4550.h: 5933: struct {
[; ;pic18f4550.h: 5934: unsigned PDC :7;
[; ;pic18f4550.h: 5935: unsigned PRSEN :1;
[; ;pic18f4550.h: 5936: };
[; ;pic18f4550.h: 5937: struct {
[; ;pic18f4550.h: 5938: unsigned PDC0 :1;
[; ;pic18f4550.h: 5939: unsigned PDC1 :1;
[; ;pic18f4550.h: 5940: unsigned PDC2 :1;
[; ;pic18f4550.h: 5941: unsigned PDC3 :1;
[; ;pic18f4550.h: 5942: unsigned PDC4 :1;
[; ;pic18f4550.h: 5943: unsigned PDC5 :1;
[; ;pic18f4550.h: 5944: unsigned PDC6 :1;
[; ;pic18f4550.h: 5945: };
[; ;pic18f4550.h: 5946: } ECCP1DELbits_t;
[; ;pic18f4550.h: 5947: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFB7;
[; ;pic18f4550.h: 5995: typedef union {
[; ;pic18f4550.h: 5996: struct {
[; ;pic18f4550.h: 5997: unsigned PDC :7;
[; ;pic18f4550.h: 5998: unsigned PRSEN :1;
[; ;pic18f4550.h: 5999: };
[; ;pic18f4550.h: 6000: struct {
[; ;pic18f4550.h: 6001: unsigned PDC0 :1;
[; ;pic18f4550.h: 6002: unsigned PDC1 :1;
[; ;pic18f4550.h: 6003: unsigned PDC2 :1;
[; ;pic18f4550.h: 6004: unsigned PDC3 :1;
[; ;pic18f4550.h: 6005: unsigned PDC4 :1;
[; ;pic18f4550.h: 6006: unsigned PDC5 :1;
[; ;pic18f4550.h: 6007: unsigned PDC6 :1;
[; ;pic18f4550.h: 6008: };
[; ;pic18f4550.h: 6009: } CCP1DELbits_t;
[; ;pic18f4550.h: 6010: extern volatile CCP1DELbits_t CCP1DELbits @ 0xFB7;
[; ;pic18f4550.h: 6060: extern volatile unsigned char BAUDCON @ 0xFB8;
"6062
[; ;pic18f4550.h: 6062: asm("BAUDCON equ 0FB8h");
[; <" BAUDCON equ 0FB8h ;# ">
[; ;pic18f4550.h: 6065: extern volatile unsigned char BAUDCTL @ 0xFB8;
"6067
[; ;pic18f4550.h: 6067: asm("BAUDCTL equ 0FB8h");
[; <" BAUDCTL equ 0FB8h ;# ">
[; ;pic18f4550.h: 6070: typedef union {
[; ;pic18f4550.h: 6071: struct {
[; ;pic18f4550.h: 6072: unsigned ABDEN :1;
[; ;pic18f4550.h: 6073: unsigned WUE :1;
[; ;pic18f4550.h: 6074: unsigned :1;
[; ;pic18f4550.h: 6075: unsigned BRG16 :1;
[; ;pic18f4550.h: 6076: unsigned TXCKP :1;
[; ;pic18f4550.h: 6077: unsigned RXDTP :1;
[; ;pic18f4550.h: 6078: unsigned RCIDL :1;
[; ;pic18f4550.h: 6079: unsigned ABDOVF :1;
[; ;pic18f4550.h: 6080: };
[; ;pic18f4550.h: 6081: struct {
[; ;pic18f4550.h: 6082: unsigned :4;
[; ;pic18f4550.h: 6083: unsigned SCKP :1;
[; ;pic18f4550.h: 6084: unsigned :1;
[; ;pic18f4550.h: 6085: unsigned RCMT :1;
[; ;pic18f4550.h: 6086: };
[; ;pic18f4550.h: 6087: struct {
[; ;pic18f4550.h: 6088: unsigned :5;
[; ;pic18f4550.h: 6089: unsigned RXCKP :1;
[; ;pic18f4550.h: 6090: };
[; ;pic18f4550.h: 6091: struct {
[; ;pic18f4550.h: 6092: unsigned :1;
[; ;pic18f4550.h: 6093: unsigned W4E :1;
[; ;pic18f4550.h: 6094: };
[; ;pic18f4550.h: 6095: } BAUDCONbits_t;
[; ;pic18f4550.h: 6096: extern volatile BAUDCONbits_t BAUDCONbits @ 0xFB8;
[; ;pic18f4550.h: 6154: typedef union {
[; ;pic18f4550.h: 6155: struct {
[; ;pic18f4550.h: 6156: unsigned ABDEN :1;
[; ;pic18f4550.h: 6157: unsigned WUE :1;
[; ;pic18f4550.h: 6158: unsigned :1;
[; ;pic18f4550.h: 6159: unsigned BRG16 :1;
[; ;pic18f4550.h: 6160: unsigned TXCKP :1;
[; ;pic18f4550.h: 6161: unsigned RXDTP :1;
[; ;pic18f4550.h: 6162: unsigned RCIDL :1;
[; ;pic18f4550.h: 6163: unsigned ABDOVF :1;
[; ;pic18f4550.h: 6164: };
[; ;pic18f4550.h: 6165: struct {
[; ;pic18f4550.h: 6166: unsigned :4;
[; ;pic18f4550.h: 6167: unsigned SCKP :1;
[; ;pic18f4550.h: 6168: unsigned :1;
[; ;pic18f4550.h: 6169: unsigned RCMT :1;
[; ;pic18f4550.h: 6170: };
[; ;pic18f4550.h: 6171: struct {
[; ;pic18f4550.h: 6172: unsigned :5;
[; ;pic18f4550.h: 6173: unsigned RXCKP :1;
[; ;pic18f4550.h: 6174: };
[; ;pic18f4550.h: 6175: struct {
[; ;pic18f4550.h: 6176: unsigned :1;
[; ;pic18f4550.h: 6177: unsigned W4E :1;
[; ;pic18f4550.h: 6178: };
[; ;pic18f4550.h: 6179: } BAUDCTLbits_t;
[; ;pic18f4550.h: 6180: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xFB8;
[; ;pic18f4550.h: 6240: extern volatile unsigned char CCP2CON @ 0xFBA;
"6242
[; ;pic18f4550.h: 6242: asm("CCP2CON equ 0FBAh");
[; <" CCP2CON equ 0FBAh ;# ">
[; ;pic18f4550.h: 6245: typedef union {
[; ;pic18f4550.h: 6246: struct {
[; ;pic18f4550.h: 6247: unsigned CCP2M :4;
[; ;pic18f4550.h: 6248: unsigned DC2B :2;
[; ;pic18f4550.h: 6249: };
[; ;pic18f4550.h: 6250: struct {
[; ;pic18f4550.h: 6251: unsigned CCP2M0 :1;
[; ;pic18f4550.h: 6252: unsigned CCP2M1 :1;
[; ;pic18f4550.h: 6253: unsigned CCP2M2 :1;
[; ;pic18f4550.h: 6254: unsigned CCP2M3 :1;
[; ;pic18f4550.h: 6255: unsigned DC2B0 :1;
[; ;pic18f4550.h: 6256: unsigned DC2B1 :1;
[; ;pic18f4550.h: 6257: };
[; ;pic18f4550.h: 6258: } CCP2CONbits_t;
[; ;pic18f4550.h: 6259: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFBA;
[; ;pic18f4550.h: 6304: extern volatile unsigned short CCPR2 @ 0xFBB;
"6306
[; ;pic18f4550.h: 6306: asm("CCPR2 equ 0FBBh");
[; <" CCPR2 equ 0FBBh ;# ">
[; ;pic18f4550.h: 6311: extern volatile unsigned char CCPR2L @ 0xFBB;
"6313
[; ;pic18f4550.h: 6313: asm("CCPR2L equ 0FBBh");
[; <" CCPR2L equ 0FBBh ;# ">
[; ;pic18f4550.h: 6318: extern volatile unsigned char CCPR2H @ 0xFBC;
"6320
[; ;pic18f4550.h: 6320: asm("CCPR2H equ 0FBCh");
[; <" CCPR2H equ 0FBCh ;# ">
[; ;pic18f4550.h: 6325: extern volatile unsigned char CCP1CON @ 0xFBD;
"6327
[; ;pic18f4550.h: 6327: asm("CCP1CON equ 0FBDh");
[; <" CCP1CON equ 0FBDh ;# ">
[; ;pic18f4550.h: 6330: extern volatile unsigned char ECCP1CON @ 0xFBD;
"6332
[; ;pic18f4550.h: 6332: asm("ECCP1CON equ 0FBDh");
[; <" ECCP1CON equ 0FBDh ;# ">
[; ;pic18f4550.h: 6335: typedef union {
[; ;pic18f4550.h: 6336: struct {
[; ;pic18f4550.h: 6337: unsigned CCP1M :4;
[; ;pic18f4550.h: 6338: unsigned DC1B :2;
[; ;pic18f4550.h: 6339: unsigned P1M :2;
[; ;pic18f4550.h: 6340: };
[; ;pic18f4550.h: 6341: struct {
[; ;pic18f4550.h: 6342: unsigned CCP1M0 :1;
[; ;pic18f4550.h: 6343: unsigned CCP1M1 :1;
[; ;pic18f4550.h: 6344: unsigned CCP1M2 :1;
[; ;pic18f4550.h: 6345: unsigned CCP1M3 :1;
[; ;pic18f4550.h: 6346: unsigned DC1B0 :1;
[; ;pic18f4550.h: 6347: unsigned DC1B1 :1;
[; ;pic18f4550.h: 6348: unsigned P1M0 :1;
[; ;pic18f4550.h: 6349: unsigned P1M1 :1;
[; ;pic18f4550.h: 6350: };
[; ;pic18f4550.h: 6351: } CCP1CONbits_t;
[; ;pic18f4550.h: 6352: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBD;
[; ;pic18f4550.h: 6410: typedef union {
[; ;pic18f4550.h: 6411: struct {
[; ;pic18f4550.h: 6412: unsigned CCP1M :4;
[; ;pic18f4550.h: 6413: unsigned DC1B :2;
[; ;pic18f4550.h: 6414: unsigned P1M :2;
[; ;pic18f4550.h: 6415: };
[; ;pic18f4550.h: 6416: struct {
[; ;pic18f4550.h: 6417: unsigned CCP1M0 :1;
[; ;pic18f4550.h: 6418: unsigned CCP1M1 :1;
[; ;pic18f4550.h: 6419: unsigned CCP1M2 :1;
[; ;pic18f4550.h: 6420: unsigned CCP1M3 :1;
[; ;pic18f4550.h: 6421: unsigned DC1B0 :1;
[; ;pic18f4550.h: 6422: unsigned DC1B1 :1;
[; ;pic18f4550.h: 6423: unsigned P1M0 :1;
[; ;pic18f4550.h: 6424: unsigned P1M1 :1;
[; ;pic18f4550.h: 6425: };
[; ;pic18f4550.h: 6426: } ECCP1CONbits_t;
[; ;pic18f4550.h: 6427: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBD;
[; ;pic18f4550.h: 6487: extern volatile unsigned short CCPR1 @ 0xFBE;
"6489
[; ;pic18f4550.h: 6489: asm("CCPR1 equ 0FBEh");
[; <" CCPR1 equ 0FBEh ;# ">
[; ;pic18f4550.h: 6494: extern volatile unsigned char CCPR1L @ 0xFBE;
"6496
[; ;pic18f4550.h: 6496: asm("CCPR1L equ 0FBEh");
[; <" CCPR1L equ 0FBEh ;# ">
[; ;pic18f4550.h: 6501: extern volatile unsigned char CCPR1H @ 0xFBF;
"6503
[; ;pic18f4550.h: 6503: asm("CCPR1H equ 0FBFh");
[; <" CCPR1H equ 0FBFh ;# ">
[; ;pic18f4550.h: 6508: extern volatile unsigned char ADCON2 @ 0xFC0;
"6510
[; ;pic18f4550.h: 6510: asm("ADCON2 equ 0FC0h");
[; <" ADCON2 equ 0FC0h ;# ">
[; ;pic18f4550.h: 6513: typedef union {
[; ;pic18f4550.h: 6514: struct {
[; ;pic18f4550.h: 6515: unsigned ADCS :3;
[; ;pic18f4550.h: 6516: unsigned ACQT :3;
[; ;pic18f4550.h: 6517: unsigned :1;
[; ;pic18f4550.h: 6518: unsigned ADFM :1;
[; ;pic18f4550.h: 6519: };
[; ;pic18f4550.h: 6520: struct {
[; ;pic18f4550.h: 6521: unsigned ADCS0 :1;
[; ;pic18f4550.h: 6522: unsigned ADCS1 :1;
[; ;pic18f4550.h: 6523: unsigned ADCS2 :1;
[; ;pic18f4550.h: 6524: unsigned ACQT0 :1;
[; ;pic18f4550.h: 6525: unsigned ACQT1 :1;
[; ;pic18f4550.h: 6526: unsigned ACQT2 :1;
[; ;pic18f4550.h: 6527: };
[; ;pic18f4550.h: 6528: } ADCON2bits_t;
[; ;pic18f4550.h: 6529: extern volatile ADCON2bits_t ADCON2bits @ 0xFC0;
[; ;pic18f4550.h: 6579: extern volatile unsigned char ADCON1 @ 0xFC1;
"6581
[; ;pic18f4550.h: 6581: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f4550.h: 6584: typedef union {
[; ;pic18f4550.h: 6585: struct {
[; ;pic18f4550.h: 6586: unsigned PCFG :4;
[; ;pic18f4550.h: 6587: unsigned VCFG :2;
[; ;pic18f4550.h: 6588: };
[; ;pic18f4550.h: 6589: struct {
[; ;pic18f4550.h: 6590: unsigned PCFG0 :1;
[; ;pic18f4550.h: 6591: unsigned PCFG1 :1;
[; ;pic18f4550.h: 6592: unsigned PCFG2 :1;
[; ;pic18f4550.h: 6593: unsigned PCFG3 :1;
[; ;pic18f4550.h: 6594: unsigned VCFG0 :1;
[; ;pic18f4550.h: 6595: unsigned VCFG1 :1;
[; ;pic18f4550.h: 6596: };
[; ;pic18f4550.h: 6597: struct {
[; ;pic18f4550.h: 6598: unsigned :3;
[; ;pic18f4550.h: 6599: unsigned CHSN3 :1;
[; ;pic18f4550.h: 6600: unsigned VCFG01 :1;
[; ;pic18f4550.h: 6601: unsigned VCFG11 :1;
[; ;pic18f4550.h: 6602: };
[; ;pic18f4550.h: 6603: } ADCON1bits_t;
[; ;pic18f4550.h: 6604: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f4550.h: 6664: extern volatile unsigned char ADCON0 @ 0xFC2;
"6666
[; ;pic18f4550.h: 6666: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f4550.h: 6669: typedef union {
[; ;pic18f4550.h: 6670: struct {
[; ;pic18f4550.h: 6671: unsigned :1;
[; ;pic18f4550.h: 6672: unsigned GO_NOT_DONE :1;
[; ;pic18f4550.h: 6673: };
[; ;pic18f4550.h: 6674: struct {
[; ;pic18f4550.h: 6675: unsigned ADON :1;
[; ;pic18f4550.h: 6676: unsigned GO_nDONE :1;
[; ;pic18f4550.h: 6677: unsigned CHS :4;
[; ;pic18f4550.h: 6678: };
[; ;pic18f4550.h: 6679: struct {
[; ;pic18f4550.h: 6680: unsigned :1;
[; ;pic18f4550.h: 6681: unsigned GO_DONE :1;
[; ;pic18f4550.h: 6682: unsigned CHS0 :1;
[; ;pic18f4550.h: 6683: unsigned CHS1 :1;
[; ;pic18f4550.h: 6684: unsigned CHS2 :1;
[; ;pic18f4550.h: 6685: unsigned CHS3 :1;
[; ;pic18f4550.h: 6686: };
[; ;pic18f4550.h: 6687: struct {
[; ;pic18f4550.h: 6688: unsigned :1;
[; ;pic18f4550.h: 6689: unsigned DONE :1;
[; ;pic18f4550.h: 6690: };
[; ;pic18f4550.h: 6691: struct {
[; ;pic18f4550.h: 6692: unsigned :1;
[; ;pic18f4550.h: 6693: unsigned GO :1;
[; ;pic18f4550.h: 6694: };
[; ;pic18f4550.h: 6695: struct {
[; ;pic18f4550.h: 6696: unsigned :1;
[; ;pic18f4550.h: 6697: unsigned NOT_DONE :1;
[; ;pic18f4550.h: 6698: };
[; ;pic18f4550.h: 6699: struct {
[; ;pic18f4550.h: 6700: unsigned :1;
[; ;pic18f4550.h: 6701: unsigned nDONE :1;
[; ;pic18f4550.h: 6702: };
[; ;pic18f4550.h: 6703: struct {
[; ;pic18f4550.h: 6704: unsigned :1;
[; ;pic18f4550.h: 6705: unsigned GODONE :1;
[; ;pic18f4550.h: 6706: };
[; ;pic18f4550.h: 6707: } ADCON0bits_t;
[; ;pic18f4550.h: 6708: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f4550.h: 6783: extern volatile unsigned short ADRES @ 0xFC3;
"6785
[; ;pic18f4550.h: 6785: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f4550.h: 6790: extern volatile unsigned char ADRESL @ 0xFC3;
"6792
[; ;pic18f4550.h: 6792: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f4550.h: 6797: extern volatile unsigned char ADRESH @ 0xFC4;
"6799
[; ;pic18f4550.h: 6799: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f4550.h: 6804: extern volatile unsigned char SSPCON2 @ 0xFC5;
"6806
[; ;pic18f4550.h: 6806: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f4550.h: 6809: typedef union {
[; ;pic18f4550.h: 6810: struct {
[; ;pic18f4550.h: 6811: unsigned SEN :1;
[; ;pic18f4550.h: 6812: unsigned RSEN :1;
[; ;pic18f4550.h: 6813: unsigned PEN :1;
[; ;pic18f4550.h: 6814: unsigned RCEN :1;
[; ;pic18f4550.h: 6815: unsigned ACKEN :1;
[; ;pic18f4550.h: 6816: unsigned ACKDT :1;
[; ;pic18f4550.h: 6817: unsigned ACKSTAT :1;
[; ;pic18f4550.h: 6818: unsigned GCEN :1;
[; ;pic18f4550.h: 6819: };
[; ;pic18f4550.h: 6820: } SSPCON2bits_t;
[; ;pic18f4550.h: 6821: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f4550.h: 6866: extern volatile unsigned char SSPCON1 @ 0xFC6;
"6868
[; ;pic18f4550.h: 6868: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f4550.h: 6871: typedef union {
[; ;pic18f4550.h: 6872: struct {
[; ;pic18f4550.h: 6873: unsigned SSPM :4;
[; ;pic18f4550.h: 6874: unsigned CKP :1;
[; ;pic18f4550.h: 6875: unsigned SSPEN :1;
[; ;pic18f4550.h: 6876: unsigned SSPOV :1;
[; ;pic18f4550.h: 6877: unsigned WCOL :1;
[; ;pic18f4550.h: 6878: };
[; ;pic18f4550.h: 6879: struct {
[; ;pic18f4550.h: 6880: unsigned SSPM0 :1;
[; ;pic18f4550.h: 6881: unsigned SSPM1 :1;
[; ;pic18f4550.h: 6882: unsigned SSPM2 :1;
[; ;pic18f4550.h: 6883: unsigned SSPM3 :1;
[; ;pic18f4550.h: 6884: };
[; ;pic18f4550.h: 6885: } SSPCON1bits_t;
[; ;pic18f4550.h: 6886: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f4550.h: 6936: extern volatile unsigned char SSPSTAT @ 0xFC7;
"6938
[; ;pic18f4550.h: 6938: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f4550.h: 6941: typedef union {
[; ;pic18f4550.h: 6942: struct {
[; ;pic18f4550.h: 6943: unsigned :2;
[; ;pic18f4550.h: 6944: unsigned R_NOT_W :1;
[; ;pic18f4550.h: 6945: };
[; ;pic18f4550.h: 6946: struct {
[; ;pic18f4550.h: 6947: unsigned :5;
[; ;pic18f4550.h: 6948: unsigned D_NOT_A :1;
[; ;pic18f4550.h: 6949: };
[; ;pic18f4550.h: 6950: struct {
[; ;pic18f4550.h: 6951: unsigned BF :1;
[; ;pic18f4550.h: 6952: unsigned UA :1;
[; ;pic18f4550.h: 6953: unsigned R_nW :1;
[; ;pic18f4550.h: 6954: unsigned S :1;
[; ;pic18f4550.h: 6955: unsigned P :1;
[; ;pic18f4550.h: 6956: unsigned D_nA :1;
[; ;pic18f4550.h: 6957: unsigned CKE :1;
[; ;pic18f4550.h: 6958: unsigned SMP :1;
[; ;pic18f4550.h: 6959: };
[; ;pic18f4550.h: 6960: struct {
[; ;pic18f4550.h: 6961: unsigned :2;
[; ;pic18f4550.h: 6962: unsigned R_W :1;
[; ;pic18f4550.h: 6963: unsigned :2;
[; ;pic18f4550.h: 6964: unsigned D_A :1;
[; ;pic18f4550.h: 6965: };
[; ;pic18f4550.h: 6966: struct {
[; ;pic18f4550.h: 6967: unsigned :2;
[; ;pic18f4550.h: 6968: unsigned I2C_READ :1;
[; ;pic18f4550.h: 6969: unsigned I2C_START :1;
[; ;pic18f4550.h: 6970: unsigned I2C_STOP :1;
[; ;pic18f4550.h: 6971: unsigned I2C_DAT :1;
[; ;pic18f4550.h: 6972: };
[; ;pic18f4550.h: 6973: struct {
[; ;pic18f4550.h: 6974: unsigned :2;
[; ;pic18f4550.h: 6975: unsigned nW :1;
[; ;pic18f4550.h: 6976: unsigned :2;
[; ;pic18f4550.h: 6977: unsigned nA :1;
[; ;pic18f4550.h: 6978: };
[; ;pic18f4550.h: 6979: struct {
[; ;pic18f4550.h: 6980: unsigned :2;
[; ;pic18f4550.h: 6981: unsigned NOT_WRITE :1;
[; ;pic18f4550.h: 6982: };
[; ;pic18f4550.h: 6983: struct {
[; ;pic18f4550.h: 6984: unsigned :5;
[; ;pic18f4550.h: 6985: unsigned NOT_ADDRESS :1;
[; ;pic18f4550.h: 6986: };
[; ;pic18f4550.h: 6987: struct {
[; ;pic18f4550.h: 6988: unsigned :2;
[; ;pic18f4550.h: 6989: unsigned nWRITE :1;
[; ;pic18f4550.h: 6990: unsigned :2;
[; ;pic18f4550.h: 6991: unsigned nADDRESS :1;
[; ;pic18f4550.h: 6992: };
[; ;pic18f4550.h: 6993: struct {
[; ;pic18f4550.h: 6994: unsigned :2;
[; ;pic18f4550.h: 6995: unsigned READ_WRITE :1;
[; ;pic18f4550.h: 6996: unsigned :2;
[; ;pic18f4550.h: 6997: unsigned DATA_ADDRESS :1;
[; ;pic18f4550.h: 6998: };
[; ;pic18f4550.h: 6999: struct {
[; ;pic18f4550.h: 7000: unsigned :2;
[; ;pic18f4550.h: 7001: unsigned R :1;
[; ;pic18f4550.h: 7002: unsigned :2;
[; ;pic18f4550.h: 7003: unsigned D :1;
[; ;pic18f4550.h: 7004: };
[; ;pic18f4550.h: 7005: struct {
[; ;pic18f4550.h: 7006: unsigned :2;
[; ;pic18f4550.h: 7007: unsigned RW :1;
[; ;pic18f4550.h: 7008: unsigned START :1;
[; ;pic18f4550.h: 7009: unsigned STOP :1;
[; ;pic18f4550.h: 7010: unsigned DA :1;
[; ;pic18f4550.h: 7011: };
[; ;pic18f4550.h: 7012: struct {
[; ;pic18f4550.h: 7013: unsigned :2;
[; ;pic18f4550.h: 7014: unsigned NOT_W :1;
[; ;pic18f4550.h: 7015: unsigned :2;
[; ;pic18f4550.h: 7016: unsigned NOT_A :1;
[; ;pic18f4550.h: 7017: };
[; ;pic18f4550.h: 7018: } SSPSTATbits_t;
[; ;pic18f4550.h: 7019: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f4550.h: 7184: extern volatile unsigned char SSPADD @ 0xFC8;
"7186
[; ;pic18f4550.h: 7186: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f4550.h: 7191: extern volatile unsigned char SSPBUF @ 0xFC9;
"7193
[; ;pic18f4550.h: 7193: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f4550.h: 7198: extern volatile unsigned char T2CON @ 0xFCA;
"7200
[; ;pic18f4550.h: 7200: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f4550.h: 7203: typedef union {
[; ;pic18f4550.h: 7204: struct {
[; ;pic18f4550.h: 7205: unsigned T2CKPS :2;
[; ;pic18f4550.h: 7206: unsigned TMR2ON :1;
[; ;pic18f4550.h: 7207: unsigned TOUTPS :4;
[; ;pic18f4550.h: 7208: };
[; ;pic18f4550.h: 7209: struct {
[; ;pic18f4550.h: 7210: unsigned T2CKPS0 :1;
[; ;pic18f4550.h: 7211: unsigned T2CKPS1 :1;
[; ;pic18f4550.h: 7212: unsigned :1;
[; ;pic18f4550.h: 7213: unsigned T2OUTPS0 :1;
[; ;pic18f4550.h: 7214: unsigned T2OUTPS1 :1;
[; ;pic18f4550.h: 7215: unsigned T2OUTPS2 :1;
[; ;pic18f4550.h: 7216: unsigned T2OUTPS3 :1;
[; ;pic18f4550.h: 7217: };
[; ;pic18f4550.h: 7218: struct {
[; ;pic18f4550.h: 7219: unsigned :3;
[; ;pic18f4550.h: 7220: unsigned TOUTPS0 :1;
[; ;pic18f4550.h: 7221: unsigned TOUTPS1 :1;
[; ;pic18f4550.h: 7222: unsigned TOUTPS2 :1;
[; ;pic18f4550.h: 7223: unsigned TOUTPS3 :1;
[; ;pic18f4550.h: 7224: };
[; ;pic18f4550.h: 7225: } T2CONbits_t;
[; ;pic18f4550.h: 7226: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f4550.h: 7296: extern volatile unsigned char PR2 @ 0xFCB;
"7298
[; ;pic18f4550.h: 7298: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f4550.h: 7301: extern volatile unsigned char MEMCON @ 0xFCB;
"7303
[; ;pic18f4550.h: 7303: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f4550.h: 7306: typedef union {
[; ;pic18f4550.h: 7307: struct {
[; ;pic18f4550.h: 7308: unsigned :7;
[; ;pic18f4550.h: 7309: unsigned EBDIS :1;
[; ;pic18f4550.h: 7310: };
[; ;pic18f4550.h: 7311: struct {
[; ;pic18f4550.h: 7312: unsigned :4;
[; ;pic18f4550.h: 7313: unsigned WAIT0 :1;
[; ;pic18f4550.h: 7314: };
[; ;pic18f4550.h: 7315: struct {
[; ;pic18f4550.h: 7316: unsigned :5;
[; ;pic18f4550.h: 7317: unsigned WAIT1 :1;
[; ;pic18f4550.h: 7318: };
[; ;pic18f4550.h: 7319: struct {
[; ;pic18f4550.h: 7320: unsigned WM0 :1;
[; ;pic18f4550.h: 7321: };
[; ;pic18f4550.h: 7322: struct {
[; ;pic18f4550.h: 7323: unsigned :1;
[; ;pic18f4550.h: 7324: unsigned WM1 :1;
[; ;pic18f4550.h: 7325: };
[; ;pic18f4550.h: 7326: } PR2bits_t;
[; ;pic18f4550.h: 7327: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f4550.h: 7355: typedef union {
[; ;pic18f4550.h: 7356: struct {
[; ;pic18f4550.h: 7357: unsigned :7;
[; ;pic18f4550.h: 7358: unsigned EBDIS :1;
[; ;pic18f4550.h: 7359: };
[; ;pic18f4550.h: 7360: struct {
[; ;pic18f4550.h: 7361: unsigned :4;
[; ;pic18f4550.h: 7362: unsigned WAIT0 :1;
[; ;pic18f4550.h: 7363: };
[; ;pic18f4550.h: 7364: struct {
[; ;pic18f4550.h: 7365: unsigned :5;
[; ;pic18f4550.h: 7366: unsigned WAIT1 :1;
[; ;pic18f4550.h: 7367: };
[; ;pic18f4550.h: 7368: struct {
[; ;pic18f4550.h: 7369: unsigned WM0 :1;
[; ;pic18f4550.h: 7370: };
[; ;pic18f4550.h: 7371: struct {
[; ;pic18f4550.h: 7372: unsigned :1;
[; ;pic18f4550.h: 7373: unsigned WM1 :1;
[; ;pic18f4550.h: 7374: };
[; ;pic18f4550.h: 7375: } MEMCONbits_t;
[; ;pic18f4550.h: 7376: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f4550.h: 7406: extern volatile unsigned char TMR2 @ 0xFCC;
"7408
[; ;pic18f4550.h: 7408: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f4550.h: 7413: extern volatile unsigned char T1CON @ 0xFCD;
"7415
[; ;pic18f4550.h: 7415: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f4550.h: 7418: typedef union {
[; ;pic18f4550.h: 7419: struct {
[; ;pic18f4550.h: 7420: unsigned :2;
[; ;pic18f4550.h: 7421: unsigned NOT_T1SYNC :1;
[; ;pic18f4550.h: 7422: };
[; ;pic18f4550.h: 7423: struct {
[; ;pic18f4550.h: 7424: unsigned TMR1ON :1;
[; ;pic18f4550.h: 7425: unsigned TMR1CS :1;
[; ;pic18f4550.h: 7426: unsigned nT1SYNC :1;
[; ;pic18f4550.h: 7427: unsigned T1OSCEN :1;
[; ;pic18f4550.h: 7428: unsigned T1CKPS :2;
[; ;pic18f4550.h: 7429: unsigned T1RUN :1;
[; ;pic18f4550.h: 7430: unsigned RD16 :1;
[; ;pic18f4550.h: 7431: };
[; ;pic18f4550.h: 7432: struct {
[; ;pic18f4550.h: 7433: unsigned :2;
[; ;pic18f4550.h: 7434: unsigned T1SYNC :1;
[; ;pic18f4550.h: 7435: unsigned :1;
[; ;pic18f4550.h: 7436: unsigned T1CKPS0 :1;
[; ;pic18f4550.h: 7437: unsigned T1CKPS1 :1;
[; ;pic18f4550.h: 7438: };
[; ;pic18f4550.h: 7439: struct {
[; ;pic18f4550.h: 7440: unsigned :3;
[; ;pic18f4550.h: 7441: unsigned SOSCEN :1;
[; ;pic18f4550.h: 7442: unsigned :3;
[; ;pic18f4550.h: 7443: unsigned T1RD16 :1;
[; ;pic18f4550.h: 7444: };
[; ;pic18f4550.h: 7445: } T1CONbits_t;
[; ;pic18f4550.h: 7446: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f4550.h: 7516: extern volatile unsigned short TMR1 @ 0xFCE;
"7518
[; ;pic18f4550.h: 7518: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f4550.h: 7523: extern volatile unsigned char TMR1L @ 0xFCE;
"7525
[; ;pic18f4550.h: 7525: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f4550.h: 7530: extern volatile unsigned char TMR1H @ 0xFCF;
"7532
[; ;pic18f4550.h: 7532: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f4550.h: 7537: extern volatile unsigned char RCON @ 0xFD0;
"7539
[; ;pic18f4550.h: 7539: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f4550.h: 7542: typedef union {
[; ;pic18f4550.h: 7543: struct {
[; ;pic18f4550.h: 7544: unsigned NOT_BOR :1;
[; ;pic18f4550.h: 7545: };
[; ;pic18f4550.h: 7546: struct {
[; ;pic18f4550.h: 7547: unsigned :1;
[; ;pic18f4550.h: 7548: unsigned NOT_POR :1;
[; ;pic18f4550.h: 7549: };
[; ;pic18f4550.h: 7550: struct {
[; ;pic18f4550.h: 7551: unsigned :2;
[; ;pic18f4550.h: 7552: unsigned NOT_PD :1;
[; ;pic18f4550.h: 7553: };
[; ;pic18f4550.h: 7554: struct {
[; ;pic18f4550.h: 7555: unsigned :3;
[; ;pic18f4550.h: 7556: unsigned NOT_TO :1;
[; ;pic18f4550.h: 7557: };
[; ;pic18f4550.h: 7558: struct {
[; ;pic18f4550.h: 7559: unsigned :4;
[; ;pic18f4550.h: 7560: unsigned NOT_RI :1;
[; ;pic18f4550.h: 7561: };
[; ;pic18f4550.h: 7562: struct {
[; ;pic18f4550.h: 7563: unsigned nBOR :1;
[; ;pic18f4550.h: 7564: unsigned nPOR :1;
[; ;pic18f4550.h: 7565: unsigned nPD :1;
[; ;pic18f4550.h: 7566: unsigned nTO :1;
[; ;pic18f4550.h: 7567: unsigned nRI :1;
[; ;pic18f4550.h: 7568: unsigned :1;
[; ;pic18f4550.h: 7569: unsigned SBOREN :1;
[; ;pic18f4550.h: 7570: unsigned IPEN :1;
[; ;pic18f4550.h: 7571: };
[; ;pic18f4550.h: 7572: struct {
[; ;pic18f4550.h: 7573: unsigned :7;
[; ;pic18f4550.h: 7574: unsigned NOT_IPEN :1;
[; ;pic18f4550.h: 7575: };
[; ;pic18f4550.h: 7576: struct {
[; ;pic18f4550.h: 7577: unsigned BOR :1;
[; ;pic18f4550.h: 7578: unsigned POR :1;
[; ;pic18f4550.h: 7579: unsigned PD :1;
[; ;pic18f4550.h: 7580: unsigned TO :1;
[; ;pic18f4550.h: 7581: unsigned RI :1;
[; ;pic18f4550.h: 7582: unsigned :2;
[; ;pic18f4550.h: 7583: unsigned nIPEN :1;
[; ;pic18f4550.h: 7584: };
[; ;pic18f4550.h: 7585: } RCONbits_t;
[; ;pic18f4550.h: 7586: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f4550.h: 7686: extern volatile unsigned char WDTCON @ 0xFD1;
"7688
[; ;pic18f4550.h: 7688: asm("WDTCON equ 0FD1h");
[; <" WDTCON equ 0FD1h ;# ">
[; ;pic18f4550.h: 7691: typedef union {
[; ;pic18f4550.h: 7692: struct {
[; ;pic18f4550.h: 7693: unsigned SWDTEN :1;
[; ;pic18f4550.h: 7694: };
[; ;pic18f4550.h: 7695: struct {
[; ;pic18f4550.h: 7696: unsigned SWDTE :1;
[; ;pic18f4550.h: 7697: };
[; ;pic18f4550.h: 7698: } WDTCONbits_t;
[; ;pic18f4550.h: 7699: extern volatile WDTCONbits_t WDTCONbits @ 0xFD1;
[; ;pic18f4550.h: 7714: extern volatile unsigned char HLVDCON @ 0xFD2;
"7716
[; ;pic18f4550.h: 7716: asm("HLVDCON equ 0FD2h");
[; <" HLVDCON equ 0FD2h ;# ">
[; ;pic18f4550.h: 7719: extern volatile unsigned char LVDCON @ 0xFD2;
"7721
[; ;pic18f4550.h: 7721: asm("LVDCON equ 0FD2h");
[; <" LVDCON equ 0FD2h ;# ">
[; ;pic18f4550.h: 7724: typedef union {
[; ;pic18f4550.h: 7725: struct {
[; ;pic18f4550.h: 7726: unsigned HLVDL :4;
[; ;pic18f4550.h: 7727: unsigned HLVDEN :1;
[; ;pic18f4550.h: 7728: unsigned IRVST :1;
[; ;pic18f4550.h: 7729: unsigned :1;
[; ;pic18f4550.h: 7730: unsigned VDIRMAG :1;
[; ;pic18f4550.h: 7731: };
[; ;pic18f4550.h: 7732: struct {
[; ;pic18f4550.h: 7733: unsigned HLVDL0 :1;
[; ;pic18f4550.h: 7734: unsigned HLVDL1 :1;
[; ;pic18f4550.h: 7735: unsigned HLVDL2 :1;
[; ;pic18f4550.h: 7736: unsigned HLVDL3 :1;
[; ;pic18f4550.h: 7737: };
[; ;pic18f4550.h: 7738: struct {
[; ;pic18f4550.h: 7739: unsigned LVDL0 :1;
[; ;pic18f4550.h: 7740: unsigned LVDL1 :1;
[; ;pic18f4550.h: 7741: unsigned LVDL2 :1;
[; ;pic18f4550.h: 7742: unsigned LVDL3 :1;
[; ;pic18f4550.h: 7743: unsigned LVDEN :1;
[; ;pic18f4550.h: 7744: unsigned IVRST :1;
[; ;pic18f4550.h: 7745: };
[; ;pic18f4550.h: 7746: struct {
[; ;pic18f4550.h: 7747: unsigned LVV0 :1;
[; ;pic18f4550.h: 7748: unsigned LVV1 :1;
[; ;pic18f4550.h: 7749: unsigned LVV2 :1;
[; ;pic18f4550.h: 7750: unsigned LVV3 :1;
[; ;pic18f4550.h: 7751: unsigned :1;
[; ;pic18f4550.h: 7752: unsigned BGST :1;
[; ;pic18f4550.h: 7753: };
[; ;pic18f4550.h: 7754: } HLVDCONbits_t;
[; ;pic18f4550.h: 7755: extern volatile HLVDCONbits_t HLVDCONbits @ 0xFD2;
[; ;pic18f4550.h: 7853: typedef union {
[; ;pic18f4550.h: 7854: struct {
[; ;pic18f4550.h: 7855: unsigned HLVDL :4;
[; ;pic18f4550.h: 7856: unsigned HLVDEN :1;
[; ;pic18f4550.h: 7857: unsigned IRVST :1;
[; ;pic18f4550.h: 7858: unsigned :1;
[; ;pic18f4550.h: 7859: unsigned VDIRMAG :1;
[; ;pic18f4550.h: 7860: };
[; ;pic18f4550.h: 7861: struct {
[; ;pic18f4550.h: 7862: unsigned HLVDL0 :1;
[; ;pic18f4550.h: 7863: unsigned HLVDL1 :1;
[; ;pic18f4550.h: 7864: unsigned HLVDL2 :1;
[; ;pic18f4550.h: 7865: unsigned HLVDL3 :1;
[; ;pic18f4550.h: 7866: };
[; ;pic18f4550.h: 7867: struct {
[; ;pic18f4550.h: 7868: unsigned LVDL0 :1;
[; ;pic18f4550.h: 7869: unsigned LVDL1 :1;
[; ;pic18f4550.h: 7870: unsigned LVDL2 :1;
[; ;pic18f4550.h: 7871: unsigned LVDL3 :1;
[; ;pic18f4550.h: 7872: unsigned LVDEN :1;
[; ;pic18f4550.h: 7873: unsigned IVRST :1;
[; ;pic18f4550.h: 7874: };
[; ;pic18f4550.h: 7875: struct {
[; ;pic18f4550.h: 7876: unsigned LVV0 :1;
[; ;pic18f4550.h: 7877: unsigned LVV1 :1;
[; ;pic18f4550.h: 7878: unsigned LVV2 :1;
[; ;pic18f4550.h: 7879: unsigned LVV3 :1;
[; ;pic18f4550.h: 7880: unsigned :1;
[; ;pic18f4550.h: 7881: unsigned BGST :1;
[; ;pic18f4550.h: 7882: };
[; ;pic18f4550.h: 7883: } LVDCONbits_t;
[; ;pic18f4550.h: 7884: extern volatile LVDCONbits_t LVDCONbits @ 0xFD2;
[; ;pic18f4550.h: 7984: extern volatile unsigned char OSCCON @ 0xFD3;
"7986
[; ;pic18f4550.h: 7986: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f4550.h: 7989: typedef union {
[; ;pic18f4550.h: 7990: struct {
[; ;pic18f4550.h: 7991: unsigned SCS :2;
[; ;pic18f4550.h: 7992: unsigned IOFS :1;
[; ;pic18f4550.h: 7993: unsigned OSTS :1;
[; ;pic18f4550.h: 7994: unsigned IRCF :3;
[; ;pic18f4550.h: 7995: unsigned IDLEN :1;
[; ;pic18f4550.h: 7996: };
[; ;pic18f4550.h: 7997: struct {
[; ;pic18f4550.h: 7998: unsigned SCS0 :1;
[; ;pic18f4550.h: 7999: unsigned SCS1 :1;
[; ;pic18f4550.h: 8000: unsigned FLTS :1;
[; ;pic18f4550.h: 8001: unsigned :1;
[; ;pic18f4550.h: 8002: unsigned IRCF0 :1;
[; ;pic18f4550.h: 8003: unsigned IRCF1 :1;
[; ;pic18f4550.h: 8004: unsigned IRCF2 :1;
[; ;pic18f4550.h: 8005: };
[; ;pic18f4550.h: 8006: } OSCCONbits_t;
[; ;pic18f4550.h: 8007: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f4550.h: 8067: extern volatile unsigned char T0CON @ 0xFD5;
"8069
[; ;pic18f4550.h: 8069: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f4550.h: 8072: typedef union {
[; ;pic18f4550.h: 8073: struct {
[; ;pic18f4550.h: 8074: unsigned T0PS :3;
[; ;pic18f4550.h: 8075: unsigned PSA :1;
[; ;pic18f4550.h: 8076: unsigned T0SE :1;
[; ;pic18f4550.h: 8077: unsigned T0CS :1;
[; ;pic18f4550.h: 8078: unsigned T08BIT :1;
[; ;pic18f4550.h: 8079: unsigned TMR0ON :1;
[; ;pic18f4550.h: 8080: };
[; ;pic18f4550.h: 8081: struct {
[; ;pic18f4550.h: 8082: unsigned T0PS0 :1;
[; ;pic18f4550.h: 8083: unsigned T0PS1 :1;
[; ;pic18f4550.h: 8084: unsigned T0PS2 :1;
[; ;pic18f4550.h: 8085: };
[; ;pic18f4550.h: 8086: } T0CONbits_t;
[; ;pic18f4550.h: 8087: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f4550.h: 8137: extern volatile unsigned short TMR0 @ 0xFD6;
"8139
[; ;pic18f4550.h: 8139: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f4550.h: 8144: extern volatile unsigned char TMR0L @ 0xFD6;
"8146
[; ;pic18f4550.h: 8146: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f4550.h: 8151: extern volatile unsigned char TMR0H @ 0xFD7;
"8153
[; ;pic18f4550.h: 8153: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f4550.h: 8158: extern volatile unsigned char STATUS @ 0xFD8;
"8160
[; ;pic18f4550.h: 8160: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f4550.h: 8163: typedef union {
[; ;pic18f4550.h: 8164: struct {
[; ;pic18f4550.h: 8165: unsigned C :1;
[; ;pic18f4550.h: 8166: unsigned DC :1;
[; ;pic18f4550.h: 8167: unsigned Z :1;
[; ;pic18f4550.h: 8168: unsigned OV :1;
[; ;pic18f4550.h: 8169: unsigned N :1;
[; ;pic18f4550.h: 8170: };
[; ;pic18f4550.h: 8171: struct {
[; ;pic18f4550.h: 8172: unsigned CARRY :1;
[; ;pic18f4550.h: 8173: unsigned :1;
[; ;pic18f4550.h: 8174: unsigned ZERO :1;
[; ;pic18f4550.h: 8175: unsigned OVERFLOW :1;
[; ;pic18f4550.h: 8176: unsigned NEGATIVE :1;
[; ;pic18f4550.h: 8177: };
[; ;pic18f4550.h: 8178: } STATUSbits_t;
[; ;pic18f4550.h: 8179: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f4550.h: 8229: extern volatile unsigned short FSR2 @ 0xFD9;
"8231
[; ;pic18f4550.h: 8231: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f4550.h: 8236: extern volatile unsigned char FSR2L @ 0xFD9;
"8238
[; ;pic18f4550.h: 8238: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f4550.h: 8243: extern volatile unsigned char FSR2H @ 0xFDA;
"8245
[; ;pic18f4550.h: 8245: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f4550.h: 8250: extern volatile unsigned char PLUSW2 @ 0xFDB;
"8252
[; ;pic18f4550.h: 8252: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f4550.h: 8257: extern volatile unsigned char PREINC2 @ 0xFDC;
"8259
[; ;pic18f4550.h: 8259: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f4550.h: 8264: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"8266
[; ;pic18f4550.h: 8266: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f4550.h: 8271: extern volatile unsigned char POSTINC2 @ 0xFDE;
"8273
[; ;pic18f4550.h: 8273: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f4550.h: 8278: extern volatile unsigned char INDF2 @ 0xFDF;
"8280
[; ;pic18f4550.h: 8280: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f4550.h: 8285: extern volatile unsigned char BSR @ 0xFE0;
"8287
[; ;pic18f4550.h: 8287: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f4550.h: 8292: extern volatile unsigned short FSR1 @ 0xFE1;
"8294
[; ;pic18f4550.h: 8294: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f4550.h: 8299: extern volatile unsigned char FSR1L @ 0xFE1;
"8301
[; ;pic18f4550.h: 8301: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f4550.h: 8306: extern volatile unsigned char FSR1H @ 0xFE2;
"8308
[; ;pic18f4550.h: 8308: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f4550.h: 8313: extern volatile unsigned char PLUSW1 @ 0xFE3;
"8315
[; ;pic18f4550.h: 8315: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f4550.h: 8320: extern volatile unsigned char PREINC1 @ 0xFE4;
"8322
[; ;pic18f4550.h: 8322: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f4550.h: 8327: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"8329
[; ;pic18f4550.h: 8329: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f4550.h: 8334: extern volatile unsigned char POSTINC1 @ 0xFE6;
"8336
[; ;pic18f4550.h: 8336: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f4550.h: 8341: extern volatile unsigned char INDF1 @ 0xFE7;
"8343
[; ;pic18f4550.h: 8343: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f4550.h: 8348: extern volatile unsigned char WREG @ 0xFE8;
"8350
[; ;pic18f4550.h: 8350: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f4550.h: 8355: extern volatile unsigned short FSR0 @ 0xFE9;
"8357
[; ;pic18f4550.h: 8357: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f4550.h: 8362: extern volatile unsigned char FSR0L @ 0xFE9;
"8364
[; ;pic18f4550.h: 8364: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f4550.h: 8369: extern volatile unsigned char FSR0H @ 0xFEA;
"8371
[; ;pic18f4550.h: 8371: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f4550.h: 8376: extern volatile unsigned char PLUSW0 @ 0xFEB;
"8378
[; ;pic18f4550.h: 8378: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f4550.h: 8383: extern volatile unsigned char PREINC0 @ 0xFEC;
"8385
[; ;pic18f4550.h: 8385: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f4550.h: 8390: extern volatile unsigned char POSTDEC0 @ 0xFED;
"8392
[; ;pic18f4550.h: 8392: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f4550.h: 8397: extern volatile unsigned char POSTINC0 @ 0xFEE;
"8399
[; ;pic18f4550.h: 8399: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f4550.h: 8404: extern volatile unsigned char INDF0 @ 0xFEF;
"8406
[; ;pic18f4550.h: 8406: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f4550.h: 8411: extern volatile unsigned char INTCON3 @ 0xFF0;
"8413
[; ;pic18f4550.h: 8413: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f4550.h: 8416: typedef union {
[; ;pic18f4550.h: 8417: struct {
[; ;pic18f4550.h: 8418: unsigned INT1IF :1;
[; ;pic18f4550.h: 8419: unsigned INT2IF :1;
[; ;pic18f4550.h: 8420: unsigned :1;
[; ;pic18f4550.h: 8421: unsigned INT1IE :1;
[; ;pic18f4550.h: 8422: unsigned INT2IE :1;
[; ;pic18f4550.h: 8423: unsigned :1;
[; ;pic18f4550.h: 8424: unsigned INT1IP :1;
[; ;pic18f4550.h: 8425: unsigned INT2IP :1;
[; ;pic18f4550.h: 8426: };
[; ;pic18f4550.h: 8427: struct {
[; ;pic18f4550.h: 8428: unsigned INT1F :1;
[; ;pic18f4550.h: 8429: unsigned INT2F :1;
[; ;pic18f4550.h: 8430: unsigned :1;
[; ;pic18f4550.h: 8431: unsigned INT1E :1;
[; ;pic18f4550.h: 8432: unsigned INT2E :1;
[; ;pic18f4550.h: 8433: unsigned :1;
[; ;pic18f4550.h: 8434: unsigned INT1P :1;
[; ;pic18f4550.h: 8435: unsigned INT2P :1;
[; ;pic18f4550.h: 8436: };
[; ;pic18f4550.h: 8437: } INTCON3bits_t;
[; ;pic18f4550.h: 8438: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f4550.h: 8503: extern volatile unsigned char INTCON2 @ 0xFF1;
"8505
[; ;pic18f4550.h: 8505: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f4550.h: 8508: typedef union {
[; ;pic18f4550.h: 8509: struct {
[; ;pic18f4550.h: 8510: unsigned :7;
[; ;pic18f4550.h: 8511: unsigned NOT_RBPU :1;
[; ;pic18f4550.h: 8512: };
[; ;pic18f4550.h: 8513: struct {
[; ;pic18f4550.h: 8514: unsigned RBIP :1;
[; ;pic18f4550.h: 8515: unsigned :1;
[; ;pic18f4550.h: 8516: unsigned TMR0IP :1;
[; ;pic18f4550.h: 8517: unsigned :1;
[; ;pic18f4550.h: 8518: unsigned INTEDG2 :1;
[; ;pic18f4550.h: 8519: unsigned INTEDG1 :1;
[; ;pic18f4550.h: 8520: unsigned INTEDG0 :1;
[; ;pic18f4550.h: 8521: unsigned nRBPU :1;
[; ;pic18f4550.h: 8522: };
[; ;pic18f4550.h: 8523: struct {
[; ;pic18f4550.h: 8524: unsigned :2;
[; ;pic18f4550.h: 8525: unsigned T0IP :1;
[; ;pic18f4550.h: 8526: unsigned :4;
[; ;pic18f4550.h: 8527: unsigned RBPU :1;
[; ;pic18f4550.h: 8528: };
[; ;pic18f4550.h: 8529: } INTCON2bits_t;
[; ;pic18f4550.h: 8530: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f4550.h: 8580: extern volatile unsigned char INTCON @ 0xFF2;
"8582
[; ;pic18f4550.h: 8582: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f4550.h: 8585: typedef union {
[; ;pic18f4550.h: 8586: struct {
[; ;pic18f4550.h: 8587: unsigned RBIF :1;
[; ;pic18f4550.h: 8588: unsigned INT0IF :1;
[; ;pic18f4550.h: 8589: unsigned TMR0IF :1;
[; ;pic18f4550.h: 8590: unsigned RBIE :1;
[; ;pic18f4550.h: 8591: unsigned INT0IE :1;
[; ;pic18f4550.h: 8592: unsigned TMR0IE :1;
[; ;pic18f4550.h: 8593: unsigned PEIE_GIEL :1;
[; ;pic18f4550.h: 8594: unsigned GIE_GIEH :1;
[; ;pic18f4550.h: 8595: };
[; ;pic18f4550.h: 8596: struct {
[; ;pic18f4550.h: 8597: unsigned :1;
[; ;pic18f4550.h: 8598: unsigned INT0F :1;
[; ;pic18f4550.h: 8599: unsigned T0IF :1;
[; ;pic18f4550.h: 8600: unsigned :1;
[; ;pic18f4550.h: 8601: unsigned INT0E :1;
[; ;pic18f4550.h: 8602: unsigned T0IE :1;
[; ;pic18f4550.h: 8603: unsigned PEIE :1;
[; ;pic18f4550.h: 8604: unsigned GIE :1;
[; ;pic18f4550.h: 8605: };
[; ;pic18f4550.h: 8606: struct {
[; ;pic18f4550.h: 8607: unsigned :6;
[; ;pic18f4550.h: 8608: unsigned GIEL :1;
[; ;pic18f4550.h: 8609: unsigned GIEH :1;
[; ;pic18f4550.h: 8610: };
[; ;pic18f4550.h: 8611: } INTCONbits_t;
[; ;pic18f4550.h: 8612: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f4550.h: 8697: extern volatile unsigned short PROD @ 0xFF3;
"8699
[; ;pic18f4550.h: 8699: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f4550.h: 8704: extern volatile unsigned char PRODL @ 0xFF3;
"8706
[; ;pic18f4550.h: 8706: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f4550.h: 8711: extern volatile unsigned char PRODH @ 0xFF4;
"8713
[; ;pic18f4550.h: 8713: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f4550.h: 8718: extern volatile unsigned char TABLAT @ 0xFF5;
"8720
[; ;pic18f4550.h: 8720: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f4550.h: 8726: extern volatile unsigned short long TBLPTR @ 0xFF6;
"8729
[; ;pic18f4550.h: 8729: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f4550.h: 8734: extern volatile unsigned char TBLPTRL @ 0xFF6;
"8736
[; ;pic18f4550.h: 8736: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f4550.h: 8741: extern volatile unsigned char TBLPTRH @ 0xFF7;
"8743
[; ;pic18f4550.h: 8743: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f4550.h: 8748: extern volatile unsigned char TBLPTRU @ 0xFF8;
"8750
[; ;pic18f4550.h: 8750: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f4550.h: 8756: extern volatile unsigned short long PCLAT @ 0xFF9;
"8759
[; ;pic18f4550.h: 8759: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f4550.h: 8763: extern volatile unsigned short long PC @ 0xFF9;
"8766
[; ;pic18f4550.h: 8766: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f4550.h: 8771: extern volatile unsigned char PCL @ 0xFF9;
"8773
[; ;pic18f4550.h: 8773: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f4550.h: 8778: extern volatile unsigned char PCLATH @ 0xFFA;
"8780
[; ;pic18f4550.h: 8780: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f4550.h: 8785: extern volatile unsigned char PCLATU @ 0xFFB;
"8787
[; ;pic18f4550.h: 8787: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f4550.h: 8792: extern volatile unsigned char STKPTR @ 0xFFC;
"8794
[; ;pic18f4550.h: 8794: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f4550.h: 8797: typedef union {
[; ;pic18f4550.h: 8798: struct {
[; ;pic18f4550.h: 8799: unsigned STKPTR :5;
[; ;pic18f4550.h: 8800: unsigned :1;
[; ;pic18f4550.h: 8801: unsigned STKUNF :1;
[; ;pic18f4550.h: 8802: unsigned STKFUL :1;
[; ;pic18f4550.h: 8803: };
[; ;pic18f4550.h: 8804: struct {
[; ;pic18f4550.h: 8805: unsigned STKPTR0 :1;
[; ;pic18f4550.h: 8806: unsigned STKPTR1 :1;
[; ;pic18f4550.h: 8807: unsigned STKPTR2 :1;
[; ;pic18f4550.h: 8808: unsigned STKPTR3 :1;
[; ;pic18f4550.h: 8809: unsigned STKPTR4 :1;
[; ;pic18f4550.h: 8810: };
[; ;pic18f4550.h: 8811: struct {
[; ;pic18f4550.h: 8812: unsigned :7;
[; ;pic18f4550.h: 8813: unsigned STKOVF :1;
[; ;pic18f4550.h: 8814: };
[; ;pic18f4550.h: 8815: } STKPTRbits_t;
[; ;pic18f4550.h: 8816: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f4550.h: 8867: extern volatile unsigned short long TOS @ 0xFFD;
"8870
[; ;pic18f4550.h: 8870: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f4550.h: 8875: extern volatile unsigned char TOSL @ 0xFFD;
"8877
[; ;pic18f4550.h: 8877: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f4550.h: 8882: extern volatile unsigned char TOSH @ 0xFFE;
"8884
[; ;pic18f4550.h: 8884: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f4550.h: 8889: extern volatile unsigned char TOSU @ 0xFFF;
"8891
[; ;pic18f4550.h: 8891: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f4550.h: 8901: extern volatile __bit ABDEN @ (((unsigned) &BAUDCON)*8) + 0;
[; ;pic18f4550.h: 8903: extern volatile __bit ABDOVF @ (((unsigned) &BAUDCON)*8) + 7;
[; ;pic18f4550.h: 8905: extern volatile __bit ACKDT @ (((unsigned) &SSPCON2)*8) + 5;
[; ;pic18f4550.h: 8907: extern volatile __bit ACKEN @ (((unsigned) &SSPCON2)*8) + 4;
[; ;pic18f4550.h: 8909: extern volatile __bit ACKSTAT @ (((unsigned) &SSPCON2)*8) + 6;
[; ;pic18f4550.h: 8911: extern volatile __bit ACQT0 @ (((unsigned) &ADCON2)*8) + 3;
[; ;pic18f4550.h: 8913: extern volatile __bit ACQT1 @ (((unsigned) &ADCON2)*8) + 4;
[; ;pic18f4550.h: 8915: extern volatile __bit ACQT2 @ (((unsigned) &ADCON2)*8) + 5;
[; ;pic18f4550.h: 8917: extern volatile __bit ACTVIE @ (((unsigned) &UIE)*8) + 2;
[; ;pic18f4550.h: 8919: extern volatile __bit ACTVIF @ (((unsigned) &UIR)*8) + 2;
[; ;pic18f4550.h: 8921: extern volatile __bit ADCS0 @ (((unsigned) &ADCON2)*8) + 0;
[; ;pic18f4550.h: 8923: extern volatile __bit ADCS1 @ (((unsigned) &ADCON2)*8) + 1;
[; ;pic18f4550.h: 8925: extern volatile __bit ADCS2 @ (((unsigned) &ADCON2)*8) + 2;
[; ;pic18f4550.h: 8927: extern volatile __bit ADDEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4550.h: 8929: extern volatile __bit __attribute__((__deprecated__)) ADDR0 @ (((unsigned) &SPPEPS)*8) + 0;
[; ;pic18f4550.h: 8931: extern volatile __bit __attribute__((__deprecated__)) ADDR1 @ (((unsigned) &SPPEPS)*8) + 1;
[; ;pic18f4550.h: 8933: extern volatile __bit __attribute__((__deprecated__)) ADDR2 @ (((unsigned) &SPPEPS)*8) + 2;
[; ;pic18f4550.h: 8935: extern volatile __bit __attribute__((__deprecated__)) ADDR3 @ (((unsigned) &SPPEPS)*8) + 3;
[; ;pic18f4550.h: 8937: extern volatile __bit ADDR4 @ (((unsigned) &UADDR)*8) + 4;
[; ;pic18f4550.h: 8939: extern volatile __bit ADDR5 @ (((unsigned) &UADDR)*8) + 5;
[; ;pic18f4550.h: 8941: extern volatile __bit ADDR6 @ (((unsigned) &UADDR)*8) + 6;
[; ;pic18f4550.h: 8943: extern volatile __bit ADEN @ (((unsigned) &RCSTA)*8) + 3;
[; ;pic18f4550.h: 8945: extern volatile __bit ADFM @ (((unsigned) &ADCON2)*8) + 7;
[; ;pic18f4550.h: 8947: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f4550.h: 8949: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f4550.h: 8951: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f4550.h: 8953: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f4550.h: 8955: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 8957: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4550.h: 8959: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 8961: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 8963: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 8965: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f4550.h: 8967: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f4550.h: 8969: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f4550.h: 8971: extern volatile __bit BF @ (((unsigned) &SSPSTAT)*8) + 0;
[; ;pic18f4550.h: 8973: extern volatile __bit BGST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 8975: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 8977: extern volatile __bit BRG16 @ (((unsigned) &BAUDCON)*8) + 3;
[; ;pic18f4550.h: 8979: extern volatile __bit BRGH @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4550.h: 8981: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA)*8) + 2;
[; ;pic18f4550.h: 8983: extern volatile __bit BTOEE @ (((unsigned) &UEIE)*8) + 4;
[; ;pic18f4550.h: 8985: extern volatile __bit BTOEF @ (((unsigned) &UEIR)*8) + 4;
[; ;pic18f4550.h: 8987: extern volatile __bit BTSEE @ (((unsigned) &UEIE)*8) + 7;
[; ;pic18f4550.h: 8989: extern volatile __bit BTSEF @ (((unsigned) &UEIR)*8) + 7;
[; ;pic18f4550.h: 8991: extern volatile __bit BUSY @ (((unsigned) &SPPEPS)*8) + 4;
[; ;pic18f4550.h: 8993: extern volatile __bit C1INV @ (((unsigned) &CMCON)*8) + 4;
[; ;pic18f4550.h: 8995: extern volatile __bit C1OUT @ (((unsigned) &CMCON)*8) + 6;
[; ;pic18f4550.h: 8997: extern volatile __bit C2INV @ (((unsigned) &CMCON)*8) + 5;
[; ;pic18f4550.h: 8999: extern volatile __bit C2OUT @ (((unsigned) &CMCON)*8) + 7;
[; ;pic18f4550.h: 9001: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f4550.h: 9003: extern volatile __bit CCP1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 9005: extern volatile __bit CCP10 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9007: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f4550.h: 9009: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f4550.h: 9011: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f4550.h: 9013: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f4550.h: 9015: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f4550.h: 9017: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f4550.h: 9019: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f4550.h: 9021: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 9023: extern volatile __bit CCP2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 9025: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f4550.h: 9027: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f4550.h: 9029: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f4550.h: 9031: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f4550.h: 9033: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f4550.h: 9035: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f4550.h: 9037: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f4550.h: 9039: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4550.h: 9041: extern volatile __bit CCP9E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 9043: extern volatile __bit CFGS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4550.h: 9045: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f4550.h: 9047: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f4550.h: 9049: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f4550.h: 9051: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f4550.h: 9053: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4550.h: 9055: extern volatile __bit CIS @ (((unsigned) &CMCON)*8) + 3;
[; ;pic18f4550.h: 9057: extern volatile __bit CK @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 9059: extern volatile __bit CK1SPP @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 9061: extern volatile __bit CK2SPP @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 9063: extern volatile __bit CKE @ (((unsigned) &SSPSTAT)*8) + 6;
[; ;pic18f4550.h: 9065: extern volatile __bit CKP @ (((unsigned) &SSPCON1)*8) + 4;
[; ;pic18f4550.h: 9067: extern volatile __bit CLK1EN @ (((unsigned) &SPPCFG)*8) + 4;
[; ;pic18f4550.h: 9069: extern volatile __bit CLKCFG0 @ (((unsigned) &SPPCFG)*8) + 6;
[; ;pic18f4550.h: 9071: extern volatile __bit CLKCFG1 @ (((unsigned) &SPPCFG)*8) + 7;
[; ;pic18f4550.h: 9073: extern volatile __bit CM0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4550.h: 9075: extern volatile __bit CM1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4550.h: 9077: extern volatile __bit CM2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4550.h: 9079: extern volatile __bit CMEN0 @ (((unsigned) &CMCON)*8) + 0;
[; ;pic18f4550.h: 9081: extern volatile __bit CMEN1 @ (((unsigned) &CMCON)*8) + 1;
[; ;pic18f4550.h: 9083: extern volatile __bit CMEN2 @ (((unsigned) &CMCON)*8) + 2;
[; ;pic18f4550.h: 9085: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f4550.h: 9087: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f4550.h: 9089: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f4550.h: 9091: extern volatile __bit CRC16EE @ (((unsigned) &UEIE)*8) + 2;
[; ;pic18f4550.h: 9093: extern volatile __bit CRC16EF @ (((unsigned) &UEIR)*8) + 2;
[; ;pic18f4550.h: 9095: extern volatile __bit CRC5EE @ (((unsigned) &UEIE)*8) + 1;
[; ;pic18f4550.h: 9097: extern volatile __bit CRC5EF @ (((unsigned) &UEIR)*8) + 1;
[; ;pic18f4550.h: 9099: extern volatile __bit CREN @ (((unsigned) &RCSTA)*8) + 4;
[; ;pic18f4550.h: 9101: extern volatile __bit CS @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9103: extern volatile __bit CSEN @ (((unsigned) &SPPCFG)*8) + 5;
[; ;pic18f4550.h: 9105: extern volatile __bit CSRC @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4550.h: 9107: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA)*8) + 7;
[; ;pic18f4550.h: 9109: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f4550.h: 9111: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f4550.h: 9113: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f4550.h: 9115: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f4550.h: 9117: extern volatile __bit CVREF @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4550.h: 9119: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f4550.h: 9121: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4550.h: 9123: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f4550.h: 9125: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f4550.h: 9127: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f4550.h: 9129: extern volatile __bit DA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9131: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9133: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f4550.h: 9135: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f4550.h: 9137: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f4550.h: 9139: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f4550.h: 9141: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f4550.h: 9143: extern volatile __bit DFN8EE @ (((unsigned) &UEIE)*8) + 3;
[; ;pic18f4550.h: 9145: extern volatile __bit DFN8EF @ (((unsigned) &UEIR)*8) + 3;
[; ;pic18f4550.h: 9147: extern volatile __bit DIR @ (((unsigned) &USTAT)*8) + 2;
[; ;pic18f4550.h: 9149: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9151: extern volatile __bit DT @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 9153: extern volatile __bit D_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9155: extern volatile __bit D_NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9157: extern volatile __bit D_nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9159: extern volatile __bit EBDIS @ (((unsigned) &PR2)*8) + 7;
[; ;pic18f4550.h: 9161: extern volatile __bit ECCPAS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f4550.h: 9163: extern volatile __bit ECCPAS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f4550.h: 9165: extern volatile __bit ECCPAS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f4550.h: 9167: extern volatile __bit ECCPASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f4550.h: 9169: extern volatile __bit EEFS @ (((unsigned) &EECON1)*8) + 6;
[; ;pic18f4550.h: 9171: extern volatile __bit EEIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f4550.h: 9173: extern volatile __bit EEIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f4550.h: 9175: extern volatile __bit EEIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f4550.h: 9177: extern volatile __bit EEPGD @ (((unsigned) &EECON1)*8) + 7;
[; ;pic18f4550.h: 9179: extern volatile __bit ENDP0 @ (((unsigned) &USTAT)*8) + 3;
[; ;pic18f4550.h: 9181: extern volatile __bit ENDP1 @ (((unsigned) &USTAT)*8) + 4;
[; ;pic18f4550.h: 9183: extern volatile __bit ENDP2 @ (((unsigned) &USTAT)*8) + 5;
[; ;pic18f4550.h: 9185: extern volatile __bit ENDP3 @ (((unsigned) &USTAT)*8) + 6;
[; ;pic18f4550.h: 9187: extern volatile __bit EP0CONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f4550.h: 9189: extern volatile __bit EP0HSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f4550.h: 9191: extern volatile __bit EP0INEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f4550.h: 9193: extern volatile __bit EP0OUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f4550.h: 9195: extern volatile __bit EP0STALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f4550.h: 9197: extern volatile __bit EP1CONDIS @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f4550.h: 9199: extern volatile __bit EP1HSHK @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f4550.h: 9201: extern volatile __bit EP1INEN @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f4550.h: 9203: extern volatile __bit EP1OUTEN @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f4550.h: 9205: extern volatile __bit EP1STALL @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f4550.h: 9207: extern volatile __bit EP2CONDIS @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f4550.h: 9209: extern volatile __bit EP2HSHK @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f4550.h: 9211: extern volatile __bit EP2INEN @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f4550.h: 9213: extern volatile __bit EP2OUTEN @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f4550.h: 9215: extern volatile __bit EP2STALL @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f4550.h: 9217: extern volatile __bit EP3CONDIS @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f4550.h: 9219: extern volatile __bit EP3HSHK @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f4550.h: 9221: extern volatile __bit EP3INEN @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f4550.h: 9223: extern volatile __bit EP3OUTEN @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f4550.h: 9225: extern volatile __bit EP3STALL @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f4550.h: 9227: extern volatile __bit EP4CONDIS @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f4550.h: 9229: extern volatile __bit EP4HSHK @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f4550.h: 9231: extern volatile __bit EP4INEN @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f4550.h: 9233: extern volatile __bit EP4OUTEN @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f4550.h: 9235: extern volatile __bit EP4STALL @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f4550.h: 9237: extern volatile __bit EP5CONDIS @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f4550.h: 9239: extern volatile __bit EP5HSHK @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f4550.h: 9241: extern volatile __bit EP5INEN @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f4550.h: 9243: extern volatile __bit EP5OUTEN @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f4550.h: 9245: extern volatile __bit EP5STALL @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f4550.h: 9247: extern volatile __bit EP6CONDIS @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f4550.h: 9249: extern volatile __bit EP6HSHK @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f4550.h: 9251: extern volatile __bit EP6INEN @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f4550.h: 9253: extern volatile __bit EP6OUTEN @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f4550.h: 9255: extern volatile __bit EP6STALL @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f4550.h: 9257: extern volatile __bit EP7CONDIS @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f4550.h: 9259: extern volatile __bit EP7HSHK @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f4550.h: 9261: extern volatile __bit EP7INEN @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f4550.h: 9263: extern volatile __bit EP7OUTEN @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f4550.h: 9265: extern volatile __bit EP7STALL @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f4550.h: 9267: extern volatile __bit EPCONDIS0 @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f4550.h: 9269: extern volatile __bit EPCONDIS1 @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f4550.h: 9271: extern volatile __bit EPCONDIS10 @ (((unsigned) &UEP10)*8) + 3;
[; ;pic18f4550.h: 9273: extern volatile __bit EPCONDIS11 @ (((unsigned) &UEP11)*8) + 3;
[; ;pic18f4550.h: 9275: extern volatile __bit EPCONDIS12 @ (((unsigned) &UEP12)*8) + 3;
[; ;pic18f4550.h: 9277: extern volatile __bit EPCONDIS13 @ (((unsigned) &UEP13)*8) + 3;
[; ;pic18f4550.h: 9279: extern volatile __bit EPCONDIS14 @ (((unsigned) &UEP14)*8) + 3;
[; ;pic18f4550.h: 9281: extern volatile __bit EPCONDIS15 @ (((unsigned) &UEP15)*8) + 3;
[; ;pic18f4550.h: 9283: extern volatile __bit EPCONDIS2 @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f4550.h: 9285: extern volatile __bit EPCONDIS3 @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f4550.h: 9287: extern volatile __bit EPCONDIS4 @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f4550.h: 9289: extern volatile __bit EPCONDIS5 @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f4550.h: 9291: extern volatile __bit EPCONDIS6 @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f4550.h: 9293: extern volatile __bit EPCONDIS7 @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f4550.h: 9295: extern volatile __bit EPCONDIS8 @ (((unsigned) &UEP8)*8) + 3;
[; ;pic18f4550.h: 9297: extern volatile __bit EPCONDIS9 @ (((unsigned) &UEP9)*8) + 3;
[; ;pic18f4550.h: 9299: extern volatile __bit EPHSHK0 @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f4550.h: 9301: extern volatile __bit EPHSHK1 @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f4550.h: 9303: extern volatile __bit EPHSHK10 @ (((unsigned) &UEP10)*8) + 4;
[; ;pic18f4550.h: 9305: extern volatile __bit EPHSHK11 @ (((unsigned) &UEP11)*8) + 4;
[; ;pic18f4550.h: 9307: extern volatile __bit EPHSHK12 @ (((unsigned) &UEP12)*8) + 4;
[; ;pic18f4550.h: 9309: extern volatile __bit EPHSHK13 @ (((unsigned) &UEP13)*8) + 4;
[; ;pic18f4550.h: 9311: extern volatile __bit EPHSHK14 @ (((unsigned) &UEP14)*8) + 4;
[; ;pic18f4550.h: 9313: extern volatile __bit EPHSHK15 @ (((unsigned) &UEP15)*8) + 4;
[; ;pic18f4550.h: 9315: extern volatile __bit EPHSHK2 @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f4550.h: 9317: extern volatile __bit EPHSHK3 @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f4550.h: 9319: extern volatile __bit EPHSHK4 @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f4550.h: 9321: extern volatile __bit EPHSHK5 @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f4550.h: 9323: extern volatile __bit EPHSHK6 @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f4550.h: 9325: extern volatile __bit EPHSHK7 @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f4550.h: 9327: extern volatile __bit EPHSHK8 @ (((unsigned) &UEP8)*8) + 4;
[; ;pic18f4550.h: 9329: extern volatile __bit EPHSHK9 @ (((unsigned) &UEP9)*8) + 4;
[; ;pic18f4550.h: 9331: extern volatile __bit EPINEN0 @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f4550.h: 9333: extern volatile __bit EPINEN1 @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f4550.h: 9335: extern volatile __bit EPINEN10 @ (((unsigned) &UEP10)*8) + 1;
[; ;pic18f4550.h: 9337: extern volatile __bit EPINEN11 @ (((unsigned) &UEP11)*8) + 1;
[; ;pic18f4550.h: 9339: extern volatile __bit EPINEN12 @ (((unsigned) &UEP12)*8) + 1;
[; ;pic18f4550.h: 9341: extern volatile __bit EPINEN13 @ (((unsigned) &UEP13)*8) + 1;
[; ;pic18f4550.h: 9343: extern volatile __bit EPINEN14 @ (((unsigned) &UEP14)*8) + 1;
[; ;pic18f4550.h: 9345: extern volatile __bit EPINEN15 @ (((unsigned) &UEP15)*8) + 1;
[; ;pic18f4550.h: 9347: extern volatile __bit EPINEN2 @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f4550.h: 9349: extern volatile __bit EPINEN3 @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f4550.h: 9351: extern volatile __bit EPINEN4 @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f4550.h: 9353: extern volatile __bit EPINEN5 @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f4550.h: 9355: extern volatile __bit EPINEN6 @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f4550.h: 9357: extern volatile __bit EPINEN7 @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f4550.h: 9359: extern volatile __bit EPINEN8 @ (((unsigned) &UEP8)*8) + 1;
[; ;pic18f4550.h: 9361: extern volatile __bit EPINEN9 @ (((unsigned) &UEP9)*8) + 1;
[; ;pic18f4550.h: 9363: extern volatile __bit EPOUTEN0 @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f4550.h: 9365: extern volatile __bit EPOUTEN1 @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f4550.h: 9367: extern volatile __bit EPOUTEN10 @ (((unsigned) &UEP10)*8) + 2;
[; ;pic18f4550.h: 9369: extern volatile __bit EPOUTEN11 @ (((unsigned) &UEP11)*8) + 2;
[; ;pic18f4550.h: 9371: extern volatile __bit EPOUTEN12 @ (((unsigned) &UEP12)*8) + 2;
[; ;pic18f4550.h: 9373: extern volatile __bit EPOUTEN13 @ (((unsigned) &UEP13)*8) + 2;
[; ;pic18f4550.h: 9375: extern volatile __bit EPOUTEN14 @ (((unsigned) &UEP14)*8) + 2;
[; ;pic18f4550.h: 9377: extern volatile __bit EPOUTEN15 @ (((unsigned) &UEP15)*8) + 2;
[; ;pic18f4550.h: 9379: extern volatile __bit EPOUTEN2 @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f4550.h: 9381: extern volatile __bit EPOUTEN3 @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f4550.h: 9383: extern volatile __bit EPOUTEN4 @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f4550.h: 9385: extern volatile __bit EPOUTEN5 @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f4550.h: 9387: extern volatile __bit EPOUTEN6 @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f4550.h: 9389: extern volatile __bit EPOUTEN7 @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f4550.h: 9391: extern volatile __bit EPOUTEN8 @ (((unsigned) &UEP8)*8) + 2;
[; ;pic18f4550.h: 9393: extern volatile __bit EPOUTEN9 @ (((unsigned) &UEP9)*8) + 2;
[; ;pic18f4550.h: 9395: extern volatile __bit EPSTALL0 @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f4550.h: 9397: extern volatile __bit EPSTALL1 @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f4550.h: 9399: extern volatile __bit EPSTALL10 @ (((unsigned) &UEP10)*8) + 0;
[; ;pic18f4550.h: 9401: extern volatile __bit EPSTALL11 @ (((unsigned) &UEP11)*8) + 0;
[; ;pic18f4550.h: 9403: extern volatile __bit EPSTALL12 @ (((unsigned) &UEP12)*8) + 0;
[; ;pic18f4550.h: 9405: extern volatile __bit EPSTALL13 @ (((unsigned) &UEP13)*8) + 0;
[; ;pic18f4550.h: 9407: extern volatile __bit EPSTALL14 @ (((unsigned) &UEP14)*8) + 0;
[; ;pic18f4550.h: 9409: extern volatile __bit EPSTALL15 @ (((unsigned) &UEP15)*8) + 0;
[; ;pic18f4550.h: 9411: extern volatile __bit EPSTALL2 @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f4550.h: 9413: extern volatile __bit EPSTALL3 @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f4550.h: 9415: extern volatile __bit EPSTALL4 @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f4550.h: 9417: extern volatile __bit EPSTALL5 @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f4550.h: 9419: extern volatile __bit EPSTALL6 @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f4550.h: 9421: extern volatile __bit EPSTALL7 @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f4550.h: 9423: extern volatile __bit EPSTALL8 @ (((unsigned) &UEP8)*8) + 0;
[; ;pic18f4550.h: 9425: extern volatile __bit EPSTALL9 @ (((unsigned) &UEP9)*8) + 0;
[; ;pic18f4550.h: 9427: extern volatile __bit FERR @ (((unsigned) &RCSTA)*8) + 2;
[; ;pic18f4550.h: 9429: extern volatile __bit FLTS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4550.h: 9431: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f4550.h: 9433: extern volatile __bit FRM0 @ (((unsigned) &UFRML)*8) + 0;
[; ;pic18f4550.h: 9435: extern volatile __bit FRM1 @ (((unsigned) &UFRML)*8) + 1;
[; ;pic18f4550.h: 9437: extern volatile __bit FRM10 @ (((unsigned) &UFRMH)*8) + 2;
[; ;pic18f4550.h: 9439: extern volatile __bit FRM2 @ (((unsigned) &UFRML)*8) + 2;
[; ;pic18f4550.h: 9441: extern volatile __bit FRM3 @ (((unsigned) &UFRML)*8) + 3;
[; ;pic18f4550.h: 9443: extern volatile __bit FRM4 @ (((unsigned) &UFRML)*8) + 4;
[; ;pic18f4550.h: 9445: extern volatile __bit FRM5 @ (((unsigned) &UFRML)*8) + 5;
[; ;pic18f4550.h: 9447: extern volatile __bit FRM6 @ (((unsigned) &UFRML)*8) + 6;
[; ;pic18f4550.h: 9449: extern volatile __bit FRM7 @ (((unsigned) &UFRML)*8) + 7;
[; ;pic18f4550.h: 9451: extern volatile __bit FRM8 @ (((unsigned) &UFRMH)*8) + 0;
[; ;pic18f4550.h: 9453: extern volatile __bit FRM9 @ (((unsigned) &UFRMH)*8) + 1;
[; ;pic18f4550.h: 9455: extern volatile __bit FSEN @ (((unsigned) &UCFG)*8) + 2;
[; ;pic18f4550.h: 9457: extern volatile __bit GCEN @ (((unsigned) &SSPCON2)*8) + 7;
[; ;pic18f4550.h: 9459: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9461: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9463: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 9465: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f4550.h: 9467: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9469: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9471: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9473: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9475: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9477: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4550.h: 9479: extern volatile __bit HLVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4550.h: 9481: extern volatile __bit HLVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4550.h: 9483: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 9485: extern volatile __bit HLVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4550.h: 9487: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 9489: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 9491: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 9493: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 9495: extern volatile __bit I2C_DAT @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9497: extern volatile __bit I2C_READ @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9499: extern volatile __bit I2C_START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4550.h: 9501: extern volatile __bit I2C_STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4550.h: 9503: extern volatile __bit IDLEIE @ (((unsigned) &UIE)*8) + 4;
[; ;pic18f4550.h: 9505: extern volatile __bit IDLEIF @ (((unsigned) &UIR)*8) + 4;
[; ;pic18f4550.h: 9507: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f4550.h: 9509: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4550.h: 9511: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4550.h: 9513: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4550.h: 9515: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f4550.h: 9517: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f4550.h: 9519: extern volatile __bit INT1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4550.h: 9521: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4550.h: 9523: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4550.h: 9525: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f4550.h: 9527: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f4550.h: 9529: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4550.h: 9531: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f4550.h: 9533: extern volatile __bit INT2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4550.h: 9535: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4550.h: 9537: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4550.h: 9539: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f4550.h: 9541: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f4550.h: 9543: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4550.h: 9545: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f4550.h: 9547: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f4550.h: 9549: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f4550.h: 9551: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f4550.h: 9553: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f4550.h: 9555: extern volatile __bit IOFS @ (((unsigned) &OSCCON)*8) + 2;
[; ;pic18f4550.h: 9557: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 9559: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f4550.h: 9561: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f4550.h: 9563: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f4550.h: 9565: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 9567: extern volatile __bit IVRST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f4550.h: 9569: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4550.h: 9571: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4550.h: 9573: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4550.h: 9575: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4550.h: 9577: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4550.h: 9579: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4550.h: 9581: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4550.h: 9583: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f4550.h: 9585: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f4550.h: 9587: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f4550.h: 9589: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f4550.h: 9591: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f4550.h: 9593: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f4550.h: 9595: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f4550.h: 9597: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4550.h: 9599: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4550.h: 9601: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4550.h: 9603: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4550.h: 9605: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4550.h: 9607: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4550.h: 9609: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4550.h: 9611: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4550.h: 9613: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4550.h: 9615: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4550.h: 9617: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4550.h: 9619: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4550.h: 9621: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4550.h: 9623: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4550.h: 9625: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4550.h: 9627: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4550.h: 9629: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4550.h: 9631: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4550.h: 9633: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4550.h: 9635: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4550.h: 9637: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4550.h: 9639: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4550.h: 9641: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4550.h: 9643: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4550.h: 9645: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f4550.h: 9647: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f4550.h: 9649: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f4550.h: 9651: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f4550.h: 9653: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f4550.h: 9655: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f4550.h: 9657: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f4550.h: 9659: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f4550.h: 9661: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f4550.h: 9663: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f4550.h: 9665: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f4550.h: 9667: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f4550.h: 9669: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f4550.h: 9671: extern volatile __bit LD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic18f4550.h: 9673: extern volatile __bit LD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic18f4550.h: 9675: extern volatile __bit LD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic18f4550.h: 9677: extern volatile __bit LD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic18f4550.h: 9679: extern volatile __bit LD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic18f4550.h: 9681: extern volatile __bit LD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic18f4550.h: 9683: extern volatile __bit LD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic18f4550.h: 9685: extern volatile __bit LD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic18f4550.h: 9687: extern volatile __bit LE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic18f4550.h: 9689: extern volatile __bit LE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic18f4550.h: 9691: extern volatile __bit LE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic18f4550.h: 9693: extern volatile __bit LVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f4550.h: 9695: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f4550.h: 9697: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f4550.h: 9699: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 9701: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f4550.h: 9703: extern volatile __bit LVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 9705: extern volatile __bit LVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 9707: extern volatile __bit LVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 9709: extern volatile __bit LVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 9711: extern volatile __bit LVV0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f4550.h: 9713: extern volatile __bit LVV1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f4550.h: 9715: extern volatile __bit LVV2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f4550.h: 9717: extern volatile __bit LVV3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f4550.h: 9719: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f4550.h: 9721: extern volatile __bit NOT_A @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9723: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 9725: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 9727: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 9729: extern volatile __bit NOT_IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 9731: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 9733: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 9735: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 9737: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 9739: extern volatile __bit NOT_T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 9741: extern volatile __bit NOT_T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 9743: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 9745: extern volatile __bit NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9747: extern volatile __bit NOT_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9749: extern volatile __bit OERR @ (((unsigned) &RCSTA)*8) + 1;
[; ;pic18f4550.h: 9751: extern volatile __bit OESPP @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9753: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4550.h: 9755: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f4550.h: 9757: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f4550.h: 9759: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f4550.h: 9761: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f4550.h: 9763: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4550.h: 9765: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f4550.h: 9767: extern volatile __bit P1A @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 9769: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f4550.h: 9771: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f4550.h: 9773: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 9775: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 9777: extern volatile __bit PA2E @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 9779: extern volatile __bit PB2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9781: extern volatile __bit PC2 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 9783: extern volatile __bit PC3E @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 9785: extern volatile __bit PCFG0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f4550.h: 9787: extern volatile __bit PCFG1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f4550.h: 9789: extern volatile __bit PCFG2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f4550.h: 9791: extern volatile __bit PCFG3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f4550.h: 9793: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 9795: extern volatile __bit PD2 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 9797: extern volatile __bit PDC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f4550.h: 9799: extern volatile __bit PDC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f4550.h: 9801: extern volatile __bit PDC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f4550.h: 9803: extern volatile __bit PDC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f4550.h: 9805: extern volatile __bit PDC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f4550.h: 9807: extern volatile __bit PDC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f4550.h: 9809: extern volatile __bit PDC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f4550.h: 9811: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 9813: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f4550.h: 9815: extern volatile __bit PEN @ (((unsigned) &SSPCON2)*8) + 2;
[; ;pic18f4550.h: 9817: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4550.h: 9819: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4550.h: 9821: extern volatile __bit PGM @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4550.h: 9823: extern volatile __bit PIDEE @ (((unsigned) &UEIE)*8) + 0;
[; ;pic18f4550.h: 9825: extern volatile __bit PIDEF @ (((unsigned) &UEIR)*8) + 0;
[; ;pic18f4550.h: 9827: extern volatile __bit PKTDIS @ (((unsigned) &UCON)*8) + 4;
[; ;pic18f4550.h: 9829: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 9831: extern volatile __bit PPB0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f4550.h: 9833: extern volatile __bit PPB1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f4550.h: 9835: extern volatile __bit PPBI @ (((unsigned) &USTAT)*8) + 1;
[; ;pic18f4550.h: 9837: extern volatile __bit PPBRST @ (((unsigned) &UCON)*8) + 6;
[; ;pic18f4550.h: 9839: extern volatile __bit PRSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f4550.h: 9841: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f4550.h: 9843: extern volatile __bit PSPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4550.h: 9845: extern volatile __bit PSPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4550.h: 9847: extern volatile __bit PSPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4550.h: 9849: extern volatile __bit PSSAC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f4550.h: 9851: extern volatile __bit PSSAC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f4550.h: 9853: extern volatile __bit PSSBD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f4550.h: 9855: extern volatile __bit PSSBD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f4550.h: 9857: extern volatile __bit __attribute__((__deprecated__)) RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 9859: extern volatile __bit __attribute__((__deprecated__)) RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f4550.h: 9861: extern volatile __bit __attribute__((__deprecated__)) RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 9863: extern volatile __bit __attribute__((__deprecated__)) RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 9865: extern volatile __bit __attribute__((__deprecated__)) RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4550.h: 9867: extern volatile __bit __attribute__((__deprecated__)) RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f4550.h: 9869: extern volatile __bit __attribute__((__deprecated__)) RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f4550.h: 9871: extern volatile __bit __attribute__((__deprecated__)) RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f4550.h: 9873: extern volatile __bit __attribute__((__deprecated__)) RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f4550.h: 9875: extern volatile __bit __attribute__((__deprecated__)) RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f4550.h: 9877: extern volatile __bit __attribute__((__deprecated__)) RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f4550.h: 9879: extern volatile __bit __attribute__((__deprecated__)) RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f4550.h: 9881: extern volatile __bit __attribute__((__deprecated__)) RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f4550.h: 9883: extern volatile __bit __attribute__((__deprecated__)) RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f4550.h: 9885: extern volatile __bit __attribute__((__deprecated__)) RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f4550.h: 9887: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f4550.h: 9889: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f4550.h: 9891: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f4550.h: 9893: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 9895: extern volatile __bit __attribute__((__deprecated__)) RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 9897: extern volatile __bit __attribute__((__deprecated__)) RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 9899: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4550.h: 9901: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4550.h: 9903: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4550.h: 9905: extern volatile __bit __attribute__((__deprecated__)) RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f4550.h: 9907: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f4550.h: 9909: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f4550.h: 9911: extern volatile __bit __attribute__((__deprecated__)) RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 9913: extern volatile __bit __attribute__((__deprecated__)) RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 9915: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 9917: extern volatile __bit RC9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 9919: extern volatile __bit RCD8 @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4550.h: 9921: extern volatile __bit RCEN @ (((unsigned) &SSPCON2)*8) + 3;
[; ;pic18f4550.h: 9923: extern volatile __bit RCIDL @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4550.h: 9925: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f4550.h: 9927: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f4550.h: 9929: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f4550.h: 9931: extern volatile __bit RCMT @ (((unsigned) &BAUDCON)*8) + 6;
[; ;pic18f4550.h: 9933: extern volatile __bit RD @ (((unsigned) &EECON1)*8) + 0;
[; ;pic18f4550.h: 9935: extern volatile __bit __attribute__((__deprecated__)) RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4550.h: 9937: extern volatile __bit __attribute__((__deprecated__)) RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4550.h: 9939: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4550.h: 9941: extern volatile __bit __attribute__((__deprecated__)) RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4550.h: 9943: extern volatile __bit __attribute__((__deprecated__)) RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4550.h: 9945: extern volatile __bit __attribute__((__deprecated__)) RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4550.h: 9947: extern volatile __bit __attribute__((__deprecated__)) RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4550.h: 9949: extern volatile __bit __attribute__((__deprecated__)) RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4550.h: 9951: extern volatile __bit __attribute__((__deprecated__)) RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 9953: extern volatile __bit RDE @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 9955: extern volatile __bit RDPU @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 9957: extern volatile __bit RDSPP @ (((unsigned) &SPPEPS)*8) + 7;
[; ;pic18f4550.h: 9959: extern volatile __bit __attribute__((__deprecated__)) RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic18f4550.h: 9961: extern volatile __bit __attribute__((__deprecated__)) RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 9963: extern volatile __bit __attribute__((__deprecated__)) RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic18f4550.h: 9965: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic18f4550.h: 9967: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic18f4550.h: 9969: extern volatile __bit READ_WRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9971: extern volatile __bit RESUME @ (((unsigned) &UCON)*8) + 2;
[; ;pic18f4550.h: 9973: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 9975: extern volatile __bit RSEN @ (((unsigned) &SSPCON2)*8) + 1;
[; ;pic18f4550.h: 9977: extern volatile __bit RW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9979: extern volatile __bit RX @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f4550.h: 9981: extern volatile __bit RX9 @ (((unsigned) &RCSTA)*8) + 6;
[; ;pic18f4550.h: 9983: extern volatile __bit RX9D @ (((unsigned) &RCSTA)*8) + 0;
[; ;pic18f4550.h: 9985: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4550.h: 9987: extern volatile __bit RXDTP @ (((unsigned) &BAUDCON)*8) + 5;
[; ;pic18f4550.h: 9989: extern volatile __bit R_NOT_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9991: extern volatile __bit R_W @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9993: extern volatile __bit R_nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 9995: extern volatile __bit SBOREN @ (((unsigned) &RCON)*8) + 6;
[; ;pic18f4550.h: 9997: extern volatile __bit SCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4550.h: 9999: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f4550.h: 10001: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f4550.h: 10003: extern volatile __bit SE0 @ (((unsigned) &UCON)*8) + 5;
[; ;pic18f4550.h: 10005: extern volatile __bit SEN @ (((unsigned) &SSPCON2)*8) + 0;
[; ;pic18f4550.h: 10007: extern volatile __bit SENDB @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4550.h: 10009: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA)*8) + 3;
[; ;pic18f4550.h: 10011: extern volatile __bit SMP @ (((unsigned) &SSPSTAT)*8) + 7;
[; ;pic18f4550.h: 10013: extern volatile __bit SOFIE @ (((unsigned) &UIE)*8) + 6;
[; ;pic18f4550.h: 10015: extern volatile __bit SOFIF @ (((unsigned) &UIR)*8) + 6;
[; ;pic18f4550.h: 10017: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4550.h: 10019: extern volatile __bit SOSCEN3 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4550.h: 10021: extern volatile __bit SPEN @ (((unsigned) &RCSTA)*8) + 7;
[; ;pic18f4550.h: 10023: extern volatile __bit SPP0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic18f4550.h: 10025: extern volatile __bit SPP1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic18f4550.h: 10027: extern volatile __bit SPP2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic18f4550.h: 10029: extern volatile __bit SPP3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic18f4550.h: 10031: extern volatile __bit SPP4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic18f4550.h: 10033: extern volatile __bit SPP5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic18f4550.h: 10035: extern volatile __bit SPP6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic18f4550.h: 10037: extern volatile __bit SPP7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 10039: extern volatile __bit SPPBUSY @ (((unsigned) &SPPEPS)*8) + 4;
[; ;pic18f4550.h: 10041: extern volatile __bit SPPEN @ (((unsigned) &SPPCON)*8) + 0;
[; ;pic18f4550.h: 10043: extern volatile __bit SPPIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic18f4550.h: 10045: extern volatile __bit SPPIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic18f4550.h: 10047: extern volatile __bit SPPIP @ (((unsigned) &IPR1)*8) + 7;
[; ;pic18f4550.h: 10049: extern volatile __bit SPPOWN @ (((unsigned) &SPPCON)*8) + 1;
[; ;pic18f4550.h: 10051: extern volatile __bit SREN @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4550.h: 10053: extern volatile __bit SRENA @ (((unsigned) &RCSTA)*8) + 5;
[; ;pic18f4550.h: 10055: extern volatile __bit SS2 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic18f4550.h: 10057: extern volatile __bit SSPEN @ (((unsigned) &SSPCON1)*8) + 5;
[; ;pic18f4550.h: 10059: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f4550.h: 10061: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f4550.h: 10063: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f4550.h: 10065: extern volatile __bit SSPM0 @ (((unsigned) &SSPCON1)*8) + 0;
[; ;pic18f4550.h: 10067: extern volatile __bit SSPM1 @ (((unsigned) &SSPCON1)*8) + 1;
[; ;pic18f4550.h: 10069: extern volatile __bit SSPM2 @ (((unsigned) &SSPCON1)*8) + 2;
[; ;pic18f4550.h: 10071: extern volatile __bit SSPM3 @ (((unsigned) &SSPCON1)*8) + 3;
[; ;pic18f4550.h: 10073: extern volatile __bit SSPOV @ (((unsigned) &SSPCON1)*8) + 6;
[; ;pic18f4550.h: 10075: extern volatile __bit STALLIE @ (((unsigned) &UIE)*8) + 5;
[; ;pic18f4550.h: 10077: extern volatile __bit STALLIF @ (((unsigned) &UIR)*8) + 5;
[; ;pic18f4550.h: 10079: extern volatile __bit START @ (((unsigned) &SSPSTAT)*8) + 3;
[; ;pic18f4550.h: 10081: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4550.h: 10083: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f4550.h: 10085: extern volatile __bit STKPTR0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f4550.h: 10087: extern volatile __bit STKPTR1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f4550.h: 10089: extern volatile __bit STKPTR2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f4550.h: 10091: extern volatile __bit STKPTR3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f4550.h: 10093: extern volatile __bit STKPTR4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f4550.h: 10095: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f4550.h: 10097: extern volatile __bit STOP @ (((unsigned) &SSPSTAT)*8) + 4;
[; ;pic18f4550.h: 10099: extern volatile __bit SUSPND @ (((unsigned) &UCON)*8) + 1;
[; ;pic18f4550.h: 10101: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4550.h: 10103: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f4550.h: 10105: extern volatile __bit SYNC @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4550.h: 10107: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA)*8) + 4;
[; ;pic18f4550.h: 10109: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f4550.h: 10111: extern volatile __bit T0CKI @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f4550.h: 10113: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f4550.h: 10115: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4550.h: 10117: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4550.h: 10119: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4550.h: 10121: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f4550.h: 10123: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f4550.h: 10125: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f4550.h: 10127: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f4550.h: 10129: extern volatile __bit T13CKI @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 10131: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f4550.h: 10133: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f4550.h: 10135: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f4550.h: 10137: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f4550.h: 10139: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f4550.h: 10141: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f4550.h: 10143: extern volatile __bit T1RUN @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f4550.h: 10145: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 10147: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f4550.h: 10149: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f4550.h: 10151: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4550.h: 10153: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4550.h: 10155: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4550.h: 10157: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4550.h: 10159: extern volatile __bit T3CCP1 @ (((unsigned) &T3CON)*8) + 3;
[; ;pic18f4550.h: 10161: extern volatile __bit T3CCP2 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f4550.h: 10163: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f4550.h: 10165: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f4550.h: 10167: extern volatile __bit T3NSYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10169: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f4550.h: 10171: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10173: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f4550.h: 10175: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f4550.h: 10177: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f4550.h: 10179: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f4550.h: 10181: extern volatile __bit TMR1CS @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f4550.h: 10183: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f4550.h: 10185: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f4550.h: 10187: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f4550.h: 10189: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f4550.h: 10191: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f4550.h: 10193: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f4550.h: 10195: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f4550.h: 10197: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f4550.h: 10199: extern volatile __bit TMR3CS @ (((unsigned) &T3CON)*8) + 1;
[; ;pic18f4550.h: 10201: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f4550.h: 10203: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f4550.h: 10205: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f4550.h: 10207: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f4550.h: 10209: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 10211: extern volatile __bit TOUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f4550.h: 10213: extern volatile __bit TOUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f4550.h: 10215: extern volatile __bit TOUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f4550.h: 10217: extern volatile __bit TOUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f4550.h: 10219: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f4550.h: 10221: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f4550.h: 10223: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f4550.h: 10225: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f4550.h: 10227: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic18f4550.h: 10229: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f4550.h: 10231: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f4550.h: 10233: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f4550.h: 10235: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f4550.h: 10237: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f4550.h: 10239: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f4550.h: 10241: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f4550.h: 10243: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f4550.h: 10245: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f4550.h: 10247: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f4550.h: 10249: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f4550.h: 10251: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f4550.h: 10253: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f4550.h: 10255: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f4550.h: 10257: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f4550.h: 10259: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic18f4550.h: 10261: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic18f4550.h: 10263: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic18f4550.h: 10265: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic18f4550.h: 10267: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic18f4550.h: 10269: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic18f4550.h: 10271: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic18f4550.h: 10273: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic18f4550.h: 10275: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic18f4550.h: 10277: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic18f4550.h: 10279: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic18f4550.h: 10281: extern volatile __bit TRMT @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4550.h: 10283: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA)*8) + 1;
[; ;pic18f4550.h: 10285: extern volatile __bit TRNIE @ (((unsigned) &UIE)*8) + 3;
[; ;pic18f4550.h: 10287: extern volatile __bit TRNIF @ (((unsigned) &UIR)*8) + 3;
[; ;pic18f4550.h: 10289: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f4550.h: 10291: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f4550.h: 10293: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f4550.h: 10295: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f4550.h: 10297: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f4550.h: 10299: extern volatile __bit TX @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f4550.h: 10301: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4550.h: 10303: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4550.h: 10305: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4550.h: 10307: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10309: extern volatile __bit TX9 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10311: extern volatile __bit TX91 @ (((unsigned) &TXSTA)*8) + 6;
[; ;pic18f4550.h: 10313: extern volatile __bit TX9D @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10315: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10317: extern volatile __bit TXCKP @ (((unsigned) &BAUDCON)*8) + 4;
[; ;pic18f4550.h: 10319: extern volatile __bit TXD8 @ (((unsigned) &TXSTA)*8) + 0;
[; ;pic18f4550.h: 10321: extern volatile __bit TXEN @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4550.h: 10323: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA)*8) + 5;
[; ;pic18f4550.h: 10325: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f4550.h: 10327: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f4550.h: 10329: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f4550.h: 10331: extern volatile __bit UA @ (((unsigned) &SSPSTAT)*8) + 1;
[; ;pic18f4550.h: 10333: extern volatile __bit UERRIE @ (((unsigned) &UIE)*8) + 1;
[; ;pic18f4550.h: 10335: extern volatile __bit UERRIF @ (((unsigned) &UIR)*8) + 1;
[; ;pic18f4550.h: 10337: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f4550.h: 10339: extern volatile __bit UOEMON @ (((unsigned) &UCFG)*8) + 6;
[; ;pic18f4550.h: 10341: extern volatile __bit UPP0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f4550.h: 10343: extern volatile __bit UPP1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f4550.h: 10345: extern volatile __bit UPUEN @ (((unsigned) &UCFG)*8) + 4;
[; ;pic18f4550.h: 10347: extern volatile __bit URSTIE @ (((unsigned) &UIE)*8) + 0;
[; ;pic18f4550.h: 10349: extern volatile __bit URSTIF @ (((unsigned) &UIR)*8) + 0;
[; ;pic18f4550.h: 10351: extern volatile __bit USBEN @ (((unsigned) &UCON)*8) + 3;
[; ;pic18f4550.h: 10353: extern volatile __bit USBIE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f4550.h: 10355: extern volatile __bit USBIF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f4550.h: 10357: extern volatile __bit USBIP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f4550.h: 10359: extern volatile __bit UTEYE @ (((unsigned) &UCFG)*8) + 7;
[; ;pic18f4550.h: 10361: extern volatile __bit UTRDIS @ (((unsigned) &UCFG)*8) + 3;
[; ;pic18f4550.h: 10363: extern volatile __bit VCFG0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4550.h: 10365: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f4550.h: 10367: extern volatile __bit VCFG1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4550.h: 10369: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f4550.h: 10371: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f4550.h: 10373: extern volatile __bit VREFM @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f4550.h: 10375: extern volatile __bit VREFP @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f4550.h: 10377: extern volatile __bit W4E @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4550.h: 10379: extern volatile __bit WAIT0 @ (((unsigned) &PR2)*8) + 4;
[; ;pic18f4550.h: 10381: extern volatile __bit WAIT1 @ (((unsigned) &PR2)*8) + 5;
[; ;pic18f4550.h: 10383: extern volatile __bit WCOL @ (((unsigned) &SSPCON1)*8) + 7;
[; ;pic18f4550.h: 10385: extern volatile __bit WM0 @ (((unsigned) &PR2)*8) + 0;
[; ;pic18f4550.h: 10387: extern volatile __bit WM1 @ (((unsigned) &PR2)*8) + 1;
[; ;pic18f4550.h: 10389: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f4550.h: 10391: extern volatile __bit WRE @ (((unsigned) &PORTE)*8) + 1;
[; ;pic18f4550.h: 10393: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f4550.h: 10395: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f4550.h: 10397: extern volatile __bit WRSPP @ (((unsigned) &SPPEPS)*8) + 6;
[; ;pic18f4550.h: 10399: extern volatile __bit WS0 @ (((unsigned) &SPPCFG)*8) + 0;
[; ;pic18f4550.h: 10401: extern volatile __bit WS1 @ (((unsigned) &SPPCFG)*8) + 1;
[; ;pic18f4550.h: 10403: extern volatile __bit WS2 @ (((unsigned) &SPPCFG)*8) + 2;
[; ;pic18f4550.h: 10405: extern volatile __bit WS3 @ (((unsigned) &SPPCFG)*8) + 3;
[; ;pic18f4550.h: 10407: extern volatile __bit WUE @ (((unsigned) &BAUDCON)*8) + 1;
[; ;pic18f4550.h: 10409: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f4550.h: 10411: extern volatile __bit nA @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 10413: extern volatile __bit nADDRESS @ (((unsigned) &SSPSTAT)*8) + 5;
[; ;pic18f4550.h: 10415: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f4550.h: 10417: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f4550.h: 10419: extern volatile __bit nIPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f4550.h: 10421: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f4550.h: 10423: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f4550.h: 10425: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f4550.h: 10427: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f4550.h: 10429: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f4550.h: 10431: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f4550.h: 10433: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f4550.h: 10435: extern volatile __bit nW @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18f4550.h: 10437: extern volatile __bit nWRITE @ (((unsigned) &SSPSTAT)*8) + 2;
[; ;pic18.h: 18: __attribute__((__unsupported__("The " "flash_write" " routine is no longer supported. Please use the MPLAB X MCC."))) void flash_write(const unsigned char *, unsigned int, __far unsigned char *);
[; ;pic18.h: 19: __attribute__((__unsupported__("The " "EraseFlash" " routine is no longer supported. Please use the MPLAB X MCC."))) void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;pic18.h: 43: extern void __nop(void);
[; ;pic18.h: 135: __attribute__((__unsupported__("The " "Read_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) unsigned char Read_b_eep(unsigned int badd);
[; ;pic18.h: 136: __attribute__((__unsupported__("The " "Busy_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Busy_eep(void);
[; ;pic18.h: 137: __attribute__((__unsupported__("The " "Write_b_eep" " routine is no longer supported. Please use the MPLAB X MCC."))) void Write_b_eep(unsigned int badd, unsigned char bdat);
[; ;pic18.h: 155: unsigned char __t1rd16on(void);
[; ;pic18.h: 156: unsigned char __t3rd16on(void);
[; ;pic18.h: 164: extern __nonreentrant void _delay(unsigned long);
[; ;pic18.h: 166: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic18.h: 168: extern __nonreentrant void _delay3(unsigned char);
[; ;stdint.h: 13: typedef signed char int8_t;
[; ;stdint.h: 20: typedef signed int int16_t;
[; ;stdint.h: 28: typedef signed short long int int24_t;
[; ;stdint.h: 36: typedef signed long int int32_t;
[; ;stdint.h: 43: typedef unsigned char uint8_t;
[; ;stdint.h: 49: typedef unsigned int uint16_t;
[; ;stdint.h: 56: typedef unsigned short long int uint24_t;
[; ;stdint.h: 63: typedef unsigned long int uint32_t;
[; ;stdint.h: 71: typedef signed char int_least8_t;
[; ;stdint.h: 78: typedef signed int int_least16_t;
[; ;stdint.h: 90: typedef signed short long int int_least24_t;
[; ;stdint.h: 98: typedef signed long int int_least32_t;
[; ;stdint.h: 105: typedef unsigned char uint_least8_t;
[; ;stdint.h: 111: typedef unsigned int uint_least16_t;
[; ;stdint.h: 121: typedef unsigned short long int uint_least24_t;
[; ;stdint.h: 128: typedef unsigned long int uint_least32_t;
[; ;stdint.h: 137: typedef signed char int_fast8_t;
[; ;stdint.h: 144: typedef signed int int_fast16_t;
[; ;stdint.h: 156: typedef signed short long int int_fast24_t;
[; ;stdint.h: 164: typedef signed long int int_fast32_t;
[; ;stdint.h: 171: typedef unsigned char uint_fast8_t;
[; ;stdint.h: 177: typedef unsigned int uint_fast16_t;
[; ;stdint.h: 187: typedef unsigned short long int uint_fast24_t;
[; ;stdint.h: 194: typedef unsigned long int uint_fast32_t;
[; ;stdint.h: 200: typedef int32_t intmax_t;
[; ;stdint.h: 205: typedef uint32_t uintmax_t;
[; ;stdint.h: 210: typedef int16_t intptr_t;
[; ;stdint.h: 215: typedef uint16_t uintptr_t;
[; ;GPIO.h: 9: typedef enum
[; ;GPIO.h: 10: {
[; ;GPIO.h: 11: GPIO_INPUT,
[; ;GPIO.h: 12: GPIO_OUTPUT
[; ;GPIO.h: 13: } GPIO_state;
[; ;GPIO.h: 17: typedef enum
[; ;GPIO.h: 18: {
[; ;GPIO.h: 19: GPIO_A,
[; ;GPIO.h: 20: GPIO_B,
[; ;GPIO.h: 21: GPIO_C,
[; ;GPIO.h: 22: GPIO_D,
[; ;GPIO.h: 23: GPIO_E
[; ;GPIO.h: 24: } GPIO_portNameType;
[; ;GPIO.h: 27: typedef enum
[; ;GPIO.h: 28: {
[; ;GPIO.h: 29: SPI_LOW_POLARITY,
[; ;GPIO.h: 30: SPI_HIGH_POLARITY
[; ;GPIO.h: 31: } SPI_PolarityType;
[; ;GPIO.h: 34: typedef enum
[; ;GPIO.h: 35: {
[; ;GPIO.h: 36: SPI_LOW_PHASE,
[; ;GPIO.h: 37: SPI_HIGH_PHASE
[; ;GPIO.h: 38: } SPI_PhaseType;
[; ;GPIO.h: 40: typedef enum
[; ;GPIO.h: 41: {
[; ;GPIO.h: 42: SPI_SERIAL_CLK4,
[; ;GPIO.h: 43: SPI_SERIAL_CLK16,
[; ;GPIO.h: 44: SPI_SERIAL_CLK64
[; ;GPIO.h: 45: } SPI_SerialClk;
[; ;GPIO.h: 49: typedef struct
[; ;GPIO.h: 50: {
[; ;GPIO.h: 51: SPI_PolarityType SPI_Polarity;
[; ;GPIO.h: 52: SPI_PhaseType SPI_Phase;
[; ;GPIO.h: 53: SPI_SerialClk SPI_Clk;
[; ;GPIO.h: 54: } SPI_ConfigType;
[; ;GPIO.h: 56: void GPIO_dataDirectionPIN
[; ;GPIO.h: 57: (GPIO_portNameType portName, uint8_t pin, GPIO_state state);
[; ;GPIO.h: 59: void GPIO_setPIN
[; ;GPIO.h: 60: (GPIO_portNameType portName, uint8_t pin);
[; ;GPIO.h: 62: void GPIO_clearPIN
[; ;GPIO.h: 63: (GPIO_portNameType portName, uint8_t pin);
[; ;GPIO.h: 65: void delay(uint32_t delay);
[; ;GPIO.h: 67: void ButtonInt_config();
[; ;GPIO.h: 71: void UART_init(void);
[; ;GPIO.h: 73: void UART_putChar(uint8_t character);
[; ;GPIO.h: 75: void UART_putString(int8_t* string);
[; ;GPIO.h: 77: uint32_t expBASE10(uint8_t limit);
[; ;GPIO.h: 79: uint32_t Convert_numberASCIItoDATA(uint8_t *string);
[; ;GPIO.h: 81: uint8_t Convert_wordASCIItoDATA(uint8_t word);
[; ;GPIO.h: 84: void SPI_init(const SPI_ConfigType* SPI_Config);
[; ;GPIO.h: 86: void SPI_write(uint8_t data);
[; ;GPIO.h: 88: uint8_t SPI_read(void);
[; ;LCDNokia5110.h: 17: typedef struct
[; ;LCDNokia5110.h: 18: {
[; ;LCDNokia5110.h: 19: uint8_t numberDigits;
[; ;LCDNokia5110.h: 20: uint8_t realDigit[7];
[; ;LCDNokia5110.h: 21: }formatASCII;
[; ;LCDNokia5110.h: 24: void LCDNokia_init(void);
[; ;LCDNokia5110.h: 29: void LCDNokia_writeByte(uint8_t, uint8_t);
[; ;LCDNokia5110.h: 31: void LCDNokia_clear(void);
[; ;LCDNokia5110.h: 35: void LCDNokia_gotoXY(uint8_t x, uint8_t y);
[; ;LCDNokia5110.h: 37: void LCDNokia_bitmap(const uint8_t*);
[; ;LCDNokia5110.h: 39: void LCDNokia_sendChar(uint8_t);
[; ;LCDNokia5110.h: 41: void LCDNokia_sendString(const uint8_t*);
[; ;LCDNokia5110.h: 43: void LCD_delay(void);
[; ;LCDNokia5110.h: 46: void LCDNokia_printValue(uint32_t value);
[; ;LCDNokia5110.h: 48: void LCDNokia_printFloatValue(float value);
[; ;States.h: 11: typedef enum
[; ;States.h: 12: {
[; ;States.h: 13: MAIN_MENU,
[; ;States.h: 14: ENERGY,
[; ;States.h: 15: POWER_1,
[; ;States.h: 16: POWER_2,
[; ;States.h: 17: RMS_VI,
[; ;States.h: 18: POWER_FACTOR,
[; ;States.h: 19: PHASE_ANGLE,
[; ;States.h: 20: FREQTEMP
[; ;States.h: 21: }States_MenuType;
[; ;States.h: 24: typedef States_MenuType(*fptrState)(void);
[; ;States.h: 27: typedef const struct State
[; ;States.h: 28: {
[; ;States.h: 29: States_MenuType (*stateFunction)(void);
[; ;States.h: 30: }StateType;
[; ;States.h: 41: States_MenuType stateMainMenu(void);
[; ;States.h: 51: States_MenuType stateEnergy(void);
[; ;States.h: 61: States_MenuType statePower1(void);
[; ;States.h: 71: States_MenuType statePower2(void);
[; ;States.h: 81: States_MenuType stateRmsVI(void);
[; ;States.h: 91: States_MenuType statePowerFactor(void);
[; ;States.h: 101: States_MenuType statePhaseAngle(void);
[; ;States.h: 111: States_MenuType stateFreqTemp(void);
[; ;ATM90E36A.h: 6: typedef enum
[; ;ATM90E36A.h: 7: {
[; ;ATM90E36A.h: 8: ACTIVE_ENERGY_TYPE,
[; ;ATM90E36A.h: 9: REACTIVE_ENERGY_TYPE,
[; ;ATM90E36A.h: 10: APPARENT_ENERGY_TYPE,
[; ;ATM90E36A.h: 11: FUNDAMENTAL_ENERGY_TYPE,
[; ;ATM90E36A.h: 12: HARMONIC_ENERGY_TYPE,
[; ;ATM90E36A.h: 13: ACTIVE_POWER_TYPE,
[; ;ATM90E36A.h: 14: REACTIVE_POWER_TYPE,
[; ;ATM90E36A.h: 15: APPARENT_POWER_TYPE,
[; ;ATM90E36A.h: 16: POWER_FACTOR_TYPE,
[; ;ATM90E36A.h: 17: FUNDAMENTAL_POWER,
[; ;ATM90E36A.h: 18: HARMONIC_POWER,
[; ;ATM90E36A.h: 19: VOLTAGE_RMS,
[; ;ATM90E36A.h: 20: CURRENT_RMS,
[; ;ATM90E36A.h: 21: THDN_TYPE,
[; ;ATM90E36A.h: 22: FREQUENCY_TYPE,
[; ;ATM90E36A.h: 23: PHASE_ANGLE_TYPE,
[; ;ATM90E36A.h: 24: TEMPERATURE_TYPE
[; ;ATM90E36A.h: 25: } ATM_type_t;
[; ;ATM90E36A.h: 27: typedef enum
[; ;ATM90E36A.h: 28: {
[; ;ATM90E36A.h: 29: TOTAL_FORW_ACTIVE_ENERGY,
[; ;ATM90E36A.h: 30: PHASE_A_FORW_ACTIVE_ENERGY,
[; ;ATM90E36A.h: 31: PHASE_B_FORW_ACTIVE_ENERGY,
[; ;ATM90E36A.h: 32: PHASE_C_FORW_ACTIVE_ENERGY,
[; ;ATM90E36A.h: 33: TOTAL_REV_ACTIVE_ENERGY,
[; ;ATM90E36A.h: 34: PHASE_A_REV_ACTIVE_ENERGY,
[; ;ATM90E36A.h: 35: PHASE_B_REV_ACTIVE_ENERGY,
[; ;ATM90E36A.h: 36: PHASE_C_REV_ACTIVE_ENERGY,
[; ;ATM90E36A.h: 37: TOTAL_FORW_REACTIVE_ENERGY,
[; ;ATM90E36A.h: 38: PHASE_A_FORW_REACTIVE_ENERGY,
[; ;ATM90E36A.h: 39: PHASE_B_FORW_REACTIVE_ENERGY,
[; ;ATM90E36A.h: 40: PHASE_C_FORW_REACTIVE_ENERGY,
[; ;ATM90E36A.h: 41: TOTAL_REVERSE_REACTIVE_ENERGY,
[; ;ATM90E36A.h: 42: PHASE_A_REV_REACTIVE_ENERGY,
[; ;ATM90E36A.h: 43: PHASE_B_REV_REACTIVE_ENERGY,
[; ;ATM90E36A.h: 44: PHASE_C_REV_REACTIVE_ENERGY,
[; ;ATM90E36A.h: 45: TOTAL_ARIT_APPARENT_ENERGY,
[; ;ATM90E36A.h: 46: PHASE_A_APPARENT_ENERGY,
[; ;ATM90E36A.h: 47: PHASE_B_APPARENT_ENERGY,
[; ;ATM90E36A.h: 48: PHASE_C_APPARENT_ENERGY,
[; ;ATM90E36A.h: 49: TOTAL_VECT_APPARENT_ENERGY,
[; ;ATM90E36A.h: 50: TOTAL_FORW_ACTIVE_FUND_ENERGY,
[; ;ATM90E36A.h: 51: PHASE_A_FORW_ACTIVE_FUND_ENERGY,
[; ;ATM90E36A.h: 52: PHASE_B_FORW_ACTIVE_FUND_ENERGY,
[; ;ATM90E36A.h: 53: PHASE_C_FORW_ACTIVE_FUND_ENERGY,
[; ;ATM90E36A.h: 54: TOTAL_REV_ACTIVE_FUND_ENERGY,
[; ;ATM90E36A.h: 55: PHASE_A_REV_ACTIVE_FUND_ENERGY,
[; ;ATM90E36A.h: 56: PHASE_B_REV_ACTIVE_FUND_ENERGY,
[; ;ATM90E36A.h: 57: PHASE_C_REV_ACTIVE_FUND_ENERGY,
[; ;ATM90E36A.h: 58: TOTAL_FORW_ACTIVE_HARM_ENERGY,
[; ;ATM90E36A.h: 59: PHASE_A_FORW_ACTIVE_HARM_ENERGY,
[; ;ATM90E36A.h: 60: PHASE_B_FORW_ACTIVE_HARM_ENERGY,
[; ;ATM90E36A.h: 61: PHASE_C_FORW_ACTIVE_HARM_ENERGY,
[; ;ATM90E36A.h: 62: TOTAL_REV_ACTIVE_HARM_ENERGY,
[; ;ATM90E36A.h: 63: PHASE_A_REV_ACTIVE_HARM_ENERGY,
[; ;ATM90E36A.h: 64: PHASE_B_REV_ACTIVE_HARM_ENERGY,
[; ;ATM90E36A.h: 65: PHASE_C_REV_ACTIVE_HARM_ENERGY,
[; ;ATM90E36A.h: 66: TOTAL_ACTIVE_POWER,
[; ;ATM90E36A.h: 67: PHASE_A_ACTIVE_POWER,
[; ;ATM90E36A.h: 68: PHASE_B_ACTIVE_POWER,
[; ;ATM90E36A.h: 69: PHASE_C_ACTIVE_POWER,
[; ;ATM90E36A.h: 70: TOTAL_REACTIVE_POWER,
[; ;ATM90E36A.h: 71: PHASE_A_REACTIVE_POWER,
[; ;ATM90E36A.h: 72: PHASE_B_REACTIVE_POWER,
[; ;ATM90E36A.h: 73: PHASE_C_REACTIVE_POWER,
[; ;ATM90E36A.h: 74: TOTAL_APPARENT_POWER,
[; ;ATM90E36A.h: 75: PHASE_A_APPARENT_POWER,
[; ;ATM90E36A.h: 76: PHASE_B_APPARENT_POWER,
[; ;ATM90E36A.h: 77: PHASE_C_APPARENT_POWER,
[; ;ATM90E36A.h: 78: TOTAL_POWER_FACTOR,
[; ;ATM90E36A.h: 79: PHASE_A_POWER_FACTOR,
[; ;ATM90E36A.h: 80: PHASE_B_POWER_FACTOR,
[; ;ATM90E36A.h: 81: PHASE_C_POWER_FACTOR,
[; ;ATM90E36A.h: 82: TOTAL_ACTIVE_FUND_POWER,
[; ;ATM90E36A.h: 83: PHASE_A_ACTIVE_FUND_POWER,
[; ;ATM90E36A.h: 84: PHASE_B_ACTIVE_FUND_POWER,
[; ;ATM90E36A.h: 85: PHASE_C_ACTIVE_FUND_POWER,
[; ;ATM90E36A.h: 86: TOTAL_ACTIVE_HARM_POWER,
[; ;ATM90E36A.h: 87: PHASE_A_ACTIVE_HARM_POWER,
[; ;ATM90E36A.h: 88: PHASE_B_ACTIVE_HARM_POWER,
[; ;ATM90E36A.h: 89: PHASE_C_ACTIVE_HARM_POWER,
[; ;ATM90E36A.h: 90: NLINE_SAMPLED_CURRENT_RMS,
[; ;ATM90E36A.h: 91: PHASE_A_VOLTAGE_RMS,
[; ;ATM90E36A.h: 92: PHASE_B_VOLTAGE_RMS,
[; ;ATM90E36A.h: 93: PHASE_C_VOLTAGE_RMS,
[; ;ATM90E36A.h: 94: NLINE_CALCULATED_CURRENT_RMS,
[; ;ATM90E36A.h: 95: PHASE_A_CURRENT_RMS,
[; ;ATM90E36A.h: 96: PHASE_B_CURRENT_RMS,
[; ;ATM90E36A.h: 97: PHASE_C_CURRENT_RMS,
[; ;ATM90E36A.h: 98: PHASE_A_VOLTAGE_THDN,
[; ;ATM90E36A.h: 99: PHASE_B_VOLTAGE_THDN,
[; ;ATM90E36A.h: 100: PHASE_C_VOLTAGE_THDN,
[; ;ATM90E36A.h: 101: PHASE_A_CURRENT_THDN,
[; ;ATM90E36A.h: 102: PHASE_B_CURRENT_THDN,
[; ;ATM90E36A.h: 103: PHASE_C_CURRENT_THDN,
[; ;ATM90E36A.h: 104: FREQUENCY_REG,
[; ;ATM90E36A.h: 105: PHASE_A_MEAN_ANGLE_PHASE,
[; ;ATM90E36A.h: 106: PHASE_B_MEAN_ANGLE_PHASE,
[; ;ATM90E36A.h: 107: PHASE_C_MEAN_ANGLE_PHASE,
[; ;ATM90E36A.h: 108: TEMPERATURE_REG,
[; ;ATM90E36A.h: 109: PHASE_A_VOLTAGE_ANGLE_PHASE,
[; ;ATM90E36A.h: 110: PHASE_B_VOLTAGE_ANGLE_PHASE,
[; ;ATM90E36A.h: 111: PHASE_C_VOLTAGE_ANGLE_PHASE
[; ;ATM90E36A.h: 112: } ATM_reg_t;
[; ;ATM90E36A.h: 114: void ATM_init(void);
[; ;ATM90E36A.h: 116: void ATM_calibration(void);
[; ;ATM90E36A.h: 118: uint16_t ATM_registers(ATM_type_t type, ATM_reg_t reg);
[; ;Phases.h: 15: typedef enum
[; ;Phases.h: 16: {
[; ;Phases.h: 17: INITIAL_LOAD,
[; ;Phases.h: 18: GENERAL_VIEW,
[; ;Phases.h: 19: VIEW_MENU,
[; ;Phases.h: 20: SEND_DATA
[; ;Phases.h: 21: }PhaseStateMenu_Type;
[; ;Phases.h: 23: typedef struct
[; ;Phases.h: 24: {
[; ;Phases.h: 25: PhaseStateMenu_Type phaseState;
[; ;Phases.h: 26: States_MenuType stateMain;
[; ;Phases.h: 27: }PhaseMainMenu_Type;
[; ;Phases.h: 29: typedef PhaseMainMenu_Type(*fptrPhaseMainMenu)(PhaseMainMenu_Type);
[; ;Phases.h: 31: typedef const struct PhaseMainMenu
[; ;Phases.h: 32: {
[; ;Phases.h: 33: PhaseMainMenu_Type(*PhaseMainMenu)(PhaseMainMenu_Type);
[; ;Phases.h: 34: }PhasePtrMainMenu_Type;
[; ;Phases.h: 42: typedef enum
[; ;Phases.h: 43: {
[; ;Phases.h: 44: ACTIVE_ENERGY,
[; ;Phases.h: 45: FUNDAMENTAL_ENERGY,
[; ;Phases.h: 46: HARMONIC_ENERGY,
[; ;Phases.h: 47: EXIT_ENERGY
[; ;Phases.h: 48: }PhaseStateEnergy_Type;
[; ;Phases.h: 50: typedef struct
[; ;Phases.h: 51: {
[; ;Phases.h: 52: PhaseStateEnergy_Type phaseState;
[; ;Phases.h: 53: States_MenuType stateMain;
[; ;Phases.h: 54: }PhaseEnergy_Type;
[; ;Phases.h: 56: typedef PhaseEnergy_Type(*fptrPhaseEnergy)(PhaseEnergy_Type);
[; ;Phases.h: 58: typedef const struct PhaseEnergy
[; ;Phases.h: 59: {
[; ;Phases.h: 60: PhaseEnergy_Type(*PhaseEnergy)(PhaseEnergy_Type);
[; ;Phases.h: 61: }PhasePtrEnergy_Type;
[; ;Phases.h: 69: typedef enum
[; ;Phases.h: 70: {
[; ;Phases.h: 71: TYPES_POWER1,
[; ;Phases.h: 72: PHASES_POWER1,
[; ;Phases.h: 73: EXIT_POWER1
[; ;Phases.h: 74: }PhaseStatePower1_Type;
[; ;Phases.h: 76: typedef struct
[; ;Phases.h: 77: {
[; ;Phases.h: 78: PhaseStatePower1_Type phaseState;
[; ;Phases.h: 79: States_MenuType stateMain;
[; ;Phases.h: 80: }PhasePower1_Type;
[; ;Phases.h: 82: typedef PhasePower1_Type(*fptrPhasePower1)(PhasePower1_Type);
[; ;Phases.h: 84: typedef const struct PhasePower1
[; ;Phases.h: 85: {
[; ;Phases.h: 86: PhasePower1_Type(*PhasePower1)(PhasePower1_Type);
[; ;Phases.h: 87: }PhasePtrPower1_Type;
[; ;Phases.h: 95: typedef enum
[; ;Phases.h: 96: {
[; ;Phases.h: 97: FH_POWER2,
[; ;Phases.h: 98: PHASES_POWER2,
[; ;Phases.h: 99: EXIT_POWER2
[; ;Phases.h: 100: }PhaseStatePower2_Type;
[; ;Phases.h: 102: typedef struct
[; ;Phases.h: 103: {
[; ;Phases.h: 104: PhaseStatePower2_Type phaseState;
[; ;Phases.h: 105: States_MenuType stateMain;
[; ;Phases.h: 106: }PhasePower2_Type;
[; ;Phases.h: 108: typedef PhasePower2_Type(*fptrPhasePower2)(PhasePower2_Type);
[; ;Phases.h: 110: typedef const struct PhasePower2
[; ;Phases.h: 111: {
[; ;Phases.h: 112: PhasePower2_Type(*PhasePower2)(PhasePower2_Type);
[; ;Phases.h: 113: }PhasePtrPower2_Type;
[; ;Phases.h: 121: typedef enum
[; ;Phases.h: 122: {
[; ;Phases.h: 123: PHASES_RMSVI,
[; ;Phases.h: 124: NEUTRAL_RMSVI,
[; ;Phases.h: 125: EXIT_RMSVI
[; ;Phases.h: 126: }PhaseStateRmsVI_Type;
[; ;Phases.h: 128: typedef struct
[; ;Phases.h: 129: {
[; ;Phases.h: 130: PhaseStateRmsVI_Type phaseState;
[; ;Phases.h: 131: States_MenuType stateMain;
[; ;Phases.h: 132: }PhaseRmsVI_Type;
[; ;Phases.h: 134: typedef PhaseRmsVI_Type(*fptrPhaseRmsVI)(PhaseRmsVI_Type);
[; ;Phases.h: 136: typedef const struct PhaseRmsVI
[; ;Phases.h: 137: {
[; ;Phases.h: 138: PhaseRmsVI_Type(*PhaseRmsVI)(PhaseRmsVI_Type);
[; ;Phases.h: 139: }PhasePtrRmsVI_Type;
[; ;Phases.h: 146: typedef enum
[; ;Phases.h: 147: {
[; ;Phases.h: 148: PHASES_PF,
[; ;Phases.h: 149: EXIT_PF
[; ;Phases.h: 150: }PhaseStatePowerFactor_Type;
[; ;Phases.h: 152: typedef struct
[; ;Phases.h: 153: {
[; ;Phases.h: 154: PhaseStatePowerFactor_Type phaseState;
[; ;Phases.h: 155: States_MenuType stateMain;
[; ;Phases.h: 156: }PhasePowerFactor_Type;
[; ;Phases.h: 158: typedef PhasePowerFactor_Type(*fptrPhasePowerFactor)(PhasePowerFactor_Type);
[; ;Phases.h: 160: typedef const struct PhasePowerFactor
[; ;Phases.h: 161: {
[; ;Phases.h: 162: PhasePowerFactor_Type(*PhasePowerFactor)(PhasePowerFactor_Type);
[; ;Phases.h: 163: }PhasePtrPowerFactor_Type;
[; ;Phases.h: 170: typedef enum
[; ;Phases.h: 171: {
[; ;Phases.h: 172: PHASES_PA,
[; ;Phases.h: 173: VI_PA,
[; ;Phases.h: 174: THDN_PA,
[; ;Phases.h: 175: EXIT_PA
[; ;Phases.h: 176: }PhaseStatePhaseAngle_Type;
[; ;Phases.h: 178: typedef struct
[; ;Phases.h: 179: {
[; ;Phases.h: 180: PhaseStatePhaseAngle_Type phaseState;
[; ;Phases.h: 181: States_MenuType stateMain;
[; ;Phases.h: 182: }PhasePhaseAngle_Type;
[; ;Phases.h: 184: typedef PhasePhaseAngle_Type(*fptrPhasePhaseAngle)(PhasePhaseAngle_Type);
[; ;Phases.h: 186: typedef const struct PhasePhaseAngle
[; ;Phases.h: 187: {
[; ;Phases.h: 188: PhasePhaseAngle_Type(*PhasePhaseAngle)(PhasePhaseAngle_Type);
[; ;Phases.h: 189: }PhasePtrPhaseAngle_Type;
[; ;Phases.h: 194: typedef enum
[; ;Phases.h: 195: {
[; ;Phases.h: 196: SHOW_FREQTEMP,
[; ;Phases.h: 197: EXIT_FREQTEMP
[; ;Phases.h: 198: }PhaseStateFreqTemp_Type;
[; ;Phases.h: 200: typedef struct
[; ;Phases.h: 201: {
[; ;Phases.h: 202: PhaseStateFreqTemp_Type phaseState;
[; ;Phases.h: 203: States_MenuType stateMain;
[; ;Phases.h: 204: }PhaseFreqTemp_Type;
[; ;Phases.h: 206: typedef PhaseFreqTemp_Type(*fptrPhaseFreqTemp)(PhaseFreqTemp_Type);
[; ;Phases.h: 208: typedef const struct PhaseFreqTemp
[; ;Phases.h: 209: {
[; ;Phases.h: 210: PhaseFreqTemp_Type(*PhaseFreqTemp)(PhaseFreqTemp_Type);
[; ;Phases.h: 211: }PhasePtrFreqTemp_Type;
[; ;Phases.h: 222: PhaseMainMenu_Type initialLoad(PhaseMainMenu_Type data);
[; ;Phases.h: 232: PhaseMainMenu_Type generalView(PhaseMainMenu_Type data);
[; ;Phases.h: 243: PhaseMainMenu_Type viewMenu(PhaseMainMenu_Type data);
[; ;Phases.h: 253: PhaseMainMenu_Type sendData(PhaseMainMenu_Type data);
[; ;Phases.h: 263: PhaseEnergy_Type activeEnergy(PhaseEnergy_Type data);
[; ;Phases.h: 273: PhaseEnergy_Type fundamentalEnergy(PhaseEnergy_Type data);
[; ;Phases.h: 283: PhaseEnergy_Type harmonicEnergy(PhaseEnergy_Type data);
[; ;Phases.h: 293: PhaseEnergy_Type exitEnergy(PhaseEnergy_Type data);
[; ;Phases.h: 303: PhasePower1_Type typesPower1(PhasePower1_Type data);
[; ;Phases.h: 313: PhasePower1_Type phPower1(PhasePower1_Type data);
[; ;Phases.h: 324: PhasePower1_Type vectorPower1(PhasePower1_Type data);
[; ;Phases.h: 336: PhasePower1_Type exitPower1(PhasePower1_Type data);
[; ;Phases.h: 347: PhasePower2_Type fhPower2(PhasePower2_Type data);
[; ;Phases.h: 358: PhasePower2_Type phPower2(PhasePower2_Type data);
[; ;Phases.h: 369: PhasePower2_Type exitPower2(PhasePower2_Type data);
[; ;Phases.h: 380: PhaseRmsVI_Type phRmsVI(PhaseRmsVI_Type data);
[; ;Phases.h: 391: PhaseRmsVI_Type neutralRmsVI(PhaseRmsVI_Type data);
[; ;Phases.h: 402: PhaseRmsVI_Type exitRmsVI(PhaseRmsVI_Type data);
[; ;Phases.h: 413: PhasePowerFactor_Type phPowerFactor(PhasePowerFactor_Type data);
[; ;Phases.h: 424: PhasePowerFactor_Type exitPowerFactor(PhasePowerFactor_Type data);
[; ;Phases.h: 435: PhasePhaseAngle_Type phPhaseAngle(PhasePhaseAngle_Type data);
[; ;Phases.h: 446: PhasePhaseAngle_Type viPhaseAngle(PhasePhaseAngle_Type data);
[; ;Phases.h: 456: PhasePhaseAngle_Type THDNPhaseAngle(PhasePhaseAngle_Type data);
[; ;Phases.h: 467: PhasePhaseAngle_Type exitPhaseAngle(PhasePhaseAngle_Type data);
[; ;Phases.h: 478: PhaseFreqTemp_Type showFreqTemp(PhaseFreqTemp_Type data);
[; ;Phases.h: 488: PhaseFreqTemp_Type exitFreqTemp(PhaseFreqTemp_Type data);
"9 Phases.c
[v _msgInitial1_gv `Cuc ~T0 @X0 -> 13 `i e ]
[i _msgInitial1_gv
:U ..
-> 84 `c
-> 104 `c
-> 114 `c
-> 101 `c
-> 101 `c
-> 32 `c
-> 80 `c
-> 104 `c
-> 97 `c
-> 115 `c
-> 101 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 9: const uint8_t msgInitial1_gv[13] = "Three Phase\0";
"10
[v _msgInitial2_gv `Cuc ~T0 @X0 -> 13 `i e ]
[i _msgInitial2_gv
:U ..
-> 77 `c
-> 101 `c
-> 97 `c
-> 115 `c
-> 117 `c
-> 114 `c
-> 101 `c
-> 109 `c
-> 101 `c
-> 110 `c
-> 116 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 10: const uint8_t msgInitial2_gv[13] = "Measurement\0";
"11
[v _buttonRight_gv `Cuc ~T0 @X0 -> 6 `i e ]
[i _buttonRight_gv
:U ..
-> 83 `c
-> 101 `c
-> 110 `c
-> 100 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 11: const uint8_t buttonRight_gv[6] = "Send\0";
"12
[v _buttonLeft_gv `Cuc ~T0 @X0 -> 6 `i e ]
[i _buttonLeft_gv
:U ..
-> 77 `c
-> 101 `c
-> 110 `c
-> 117 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 12: const uint8_t buttonLeft_gv[6] = "Menu\0";
"14
[v _string_Energy `Cuc ~T0 @X0 -> 7 `i e ]
[i _string_Energy
:U ..
-> 69 `c
-> 110 `c
-> 101 `c
-> 114 `c
-> 103 `c
-> 121 `c
-> 0 `c
..
]
[; ;Phases.c: 14: const uint8_t string_Energy[7] = "Energy";
"16
[v _string1_Power1 `Cuc ~T0 @X0 -> 17 `i e ]
[i _string1_Power1
:U ..
-> 65 `c
-> 99 `c
-> 116 `c
-> 105 `c
-> 118 `c
-> 101 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 97 `c
-> 99 `c
-> 116 `c
-> 105 `c
-> 118 `c
-> 101 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 16: const uint8_t string1_Power1[17] = "Active Reactive\0";
"17
[v _string2_Power1 `Cuc ~T0 @X0 -> 17 `i e ]
[i _string2_Power1
:U ..
-> 65 `c
-> 112 `c
-> 112 `c
-> 97 `c
-> 114 `c
-> 101 `c
-> 110 `c
-> 116 `c
-> 32 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 101 `c
-> 114 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 17: const uint8_t string2_Power1[17] = "Apparent Power\0";
"19
[v _string1_Power2 `Cuc ~T0 @X0 -> 12 `i e ]
[i _string1_Power2
:U ..
-> 70 `c
-> 117 `c
-> 110 `c
-> 100 `c
-> 97 `c
-> 109 `c
-> 101 `c
-> 110 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 0 `c
..
]
[; ;Phases.c: 19: const uint8_t string1_Power2[12] = "Fundamental\0";
"20
[v _string2_Power2 `Cuc ~T0 @X0 -> 10 `i e ]
[i _string2_Power2
:U ..
-> 72 `c
-> 97 `c
-> 114 `c
-> 109 `c
-> 111 `c
-> 110 `c
-> 105 `c
-> 99 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 20: const uint8_t string2_Power2[10] = "Harmonic\0";
"21
[v _string3_Power2 `Cuc ~T0 @X0 -> 7 `i e ]
[i _string3_Power2
:U ..
-> 80 `c
-> 111 `c
-> 119 `c
-> 101 `c
-> 114 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 21: const uint8_t string3_Power2[7] = "Power\0";
"23
[v _string1_RMS `Cuc ~T0 @X0 -> 17 `i e ]
[i _string1_RMS
:U ..
-> 86 `c
-> 111 `c
-> 108 `c
-> 116 `c
-> 97 `c
-> 103 `c
-> 101 `c
-> 32 `c
-> 67 `c
-> 117 `c
-> 114 `c
-> 114 `c
-> 101 `c
-> 110 `c
-> 116 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 23: const uint8_t string1_RMS[17] = "Voltage Current\0";
"24
[v _string2_RMS `Cuc ~T0 @X0 -> 5 `i e ]
[i _string2_RMS
:U ..
-> 82 `c
-> 77 `c
-> 83 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 24: const uint8_t string2_RMS[5] = "RMS\0";
"26
[v _string1_PowerFactor `Cuc ~T0 @X0 -> 7 `i e ]
[i _string1_PowerFactor
:U ..
-> 80 `c
-> 111 `c
-> 119 `c
-> 101 `c
-> 114 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 26: const uint8_t string1_PowerFactor[7] = "Power\0";
"27
[v _string2_PowerFactor `Cuc ~T0 @X0 -> 8 `i e ]
[i _string2_PowerFactor
:U ..
-> 70 `c
-> 97 `c
-> 99 `c
-> 116 `c
-> 111 `c
-> 114 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 27: const uint8_t string2_PowerFactor[8] = "Factor\0";
"29
[v _string1_PhaseAngle `Cuc ~T0 @X0 -> 7 `i e ]
[i _string1_PhaseAngle
:U ..
-> 80 `c
-> 104 `c
-> 97 `c
-> 115 `c
-> 101 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 29: const uint8_t string1_PhaseAngle[7] = "Phase\0";
"30
[v _string2_PhaseAngle `Cuc ~T0 @X0 -> 7 `i e ]
[i _string2_PhaseAngle
:U ..
-> 65 `c
-> 110 `c
-> 103 `c
-> 108 `c
-> 101 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 30: const uint8_t string2_PhaseAngle[7] = "Angle\0";
"32
[v _string1_FreqTemp `Cuc ~T0 @X0 -> 10 `i e ]
[i _string1_FreqTemp
:U ..
-> 70 `c
-> 114 `c
-> 101 `c
-> 113 `c
-> 84 `c
-> 101 `c
-> 109 `c
-> 112 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 32: const uint8_t string1_FreqTemp[10] = "FreqTemp\0";
"34
[v _buttonRight `Cuc ~T0 @X0 -> 3 `i e ]
[i _buttonRight
:U ..
-> 82 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 34: const uint8_t buttonRight[3] = "R\0";
"35
[v _buttonCenter `Cuc ~T0 @X0 -> 3 `i e ]
[i _buttonCenter
:U ..
-> 69 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 35: const uint8_t buttonCenter[3] = "E\0";
"36
[v _buttonLeft `Cuc ~T0 @X0 -> 3 `i e ]
[i _buttonLeft
:U ..
-> 76 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 36: const uint8_t buttonLeft[3] = "L\0";
"38
[v _active_Forward1 `Cuc ~T0 @X0 -> 15 `i e ]
[i _active_Forward1
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 70 `c
-> 111 `c
-> 114 `c
-> 119 `c
-> 32 `c
-> 65 `c
-> 99 `c
-> 116 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 38: const uint8_t active_Forward1[15] = "PA Forw Act: \0";
"39
[v _active_Forward2 `Cuc ~T0 @X0 -> 15 `i e ]
[i _active_Forward2
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 70 `c
-> 111 `c
-> 114 `c
-> 119 `c
-> 32 `c
-> 65 `c
-> 99 `c
-> 116 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 39: const uint8_t active_Forward2[15] = "PB Forw Act: \0";
"40
[v _active_Forward3 `Cuc ~T0 @X0 -> 15 `i e ]
[i _active_Forward3
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 70 `c
-> 111 `c
-> 114 `c
-> 119 `c
-> 32 `c
-> 65 `c
-> 99 `c
-> 116 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 40: const uint8_t active_Forward3[15] = "PC Forw Act: \0";
"42
[v _active_Reverse1 `Cuc ~T0 @X0 -> 14 `i e ]
[i _active_Reverse1
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 118 `c
-> 32 `c
-> 65 `c
-> 99 `c
-> 116 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 42: const uint8_t active_Reverse1[14] = "PA Rev Act: \0";
"43
[v _active_Reverse2 `Cuc ~T0 @X0 -> 14 `i e ]
[i _active_Reverse2
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 118 `c
-> 32 `c
-> 65 `c
-> 99 `c
-> 116 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 43: const uint8_t active_Reverse2[14] = "PB Rev Act: \0";
"44
[v _active_Reverse3 `Cuc ~T0 @X0 -> 14 `i e ]
[i _active_Reverse3
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 118 `c
-> 32 `c
-> 65 `c
-> 99 `c
-> 116 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 44: const uint8_t active_Reverse3[14] = "PC Rev Act: \0";
"46
[v _active_Forward_Total `Cuc ~T0 @X0 -> 18 `i e ]
[i _active_Forward_Total
:U ..
-> 84 `c
-> 111 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 70 `c
-> 111 `c
-> 114 `c
-> 119 `c
-> 32 `c
-> 65 `c
-> 99 `c
-> 116 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 46: const uint8_t active_Forward_Total[18] = "Total Forw Act: \0";
"47
[v _active_Reverse_Total `Cuc ~T0 @X0 -> 17 `i e ]
[i _active_Reverse_Total
:U ..
-> 84 `c
-> 111 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 118 `c
-> 32 `c
-> 65 `c
-> 99 `c
-> 116 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 47: const uint8_t active_Reverse_Total[17] = "Total Rev Act: \0";
"49
[v _reactive_Forward1 `Cuc ~T0 @X0 -> 17 `i e ]
[i _reactive_Forward1
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 70 `c
-> 111 `c
-> 114 `c
-> 119 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 97 `c
-> 99 `c
-> 116 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 49: const uint8_t reactive_Forward1[17] = "PA Forw React: \0";
"50
[v _reactive_Forward2 `Cuc ~T0 @X0 -> 17 `i e ]
[i _reactive_Forward2
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 70 `c
-> 111 `c
-> 114 `c
-> 119 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 97 `c
-> 99 `c
-> 116 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 50: const uint8_t reactive_Forward2[17] = "PB Forw React: \0";
"51
[v _reactive_Forward3 `Cuc ~T0 @X0 -> 17 `i e ]
[i _reactive_Forward3
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 70 `c
-> 111 `c
-> 114 `c
-> 119 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 97 `c
-> 99 `c
-> 116 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 51: const uint8_t reactive_Forward3[17] = "PC Forw React: \0";
"53
[v _reactive_Reverse1 `Cuc ~T0 @X0 -> 16 `i e ]
[i _reactive_Reverse1
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 118 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 97 `c
-> 99 `c
-> 116 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 53: const uint8_t reactive_Reverse1[16] = "PA Rev React: \0";
"54
[v _reactive_Reverse2 `Cuc ~T0 @X0 -> 16 `i e ]
[i _reactive_Reverse2
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 118 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 97 `c
-> 99 `c
-> 116 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 54: const uint8_t reactive_Reverse2[16] = "PB Rev React: \0";
"55
[v _reactive_Reverse3 `Cuc ~T0 @X0 -> 16 `i e ]
[i _reactive_Reverse3
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 118 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 97 `c
-> 99 `c
-> 116 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 55: const uint8_t reactive_Reverse3[16] = "PC Rev React: \0";
"57
[v _reactive_Forward_Total `Cuc ~T0 @X0 -> 20 `i e ]
[i _reactive_Forward_Total
:U ..
-> 84 `c
-> 111 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 70 `c
-> 111 `c
-> 114 `c
-> 119 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 97 `c
-> 99 `c
-> 116 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 57: const uint8_t reactive_Forward_Total[20] = "Total Forw React: \0";
"58
[v _reactive_Reverse_Total `Cuc ~T0 @X0 -> 19 `i e ]
[i _reactive_Reverse_Total
:U ..
-> 84 `c
-> 111 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 118 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 97 `c
-> 99 `c
-> 116 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 58: const uint8_t reactive_Reverse_Total[19] = "Total Rev React: \0";
"60
[v _apparent_energyP1 `Cuc ~T0 @X0 -> 10 `i e ]
[i _apparent_energyP1
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 65 `c
-> 112 `c
-> 112 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 60: const uint8_t apparent_energyP1[10] = "PA App: \0";
"61
[v _apparent_energyP2 `Cuc ~T0 @X0 -> 10 `i e ]
[i _apparent_energyP2
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 65 `c
-> 112 `c
-> 112 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 61: const uint8_t apparent_energyP2[10] = "PB App: \0";
"62
[v _apparent_energyP3 `Cuc ~T0 @X0 -> 10 `i e ]
[i _apparent_energyP3
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 65 `c
-> 112 `c
-> 112 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 62: const uint8_t apparent_energyP3[10] = "PC App: \0";
"64
[v _apparentAri_energyTotal `Cuc ~T0 @X0 -> 19 `i e ]
[i _apparentAri_energyTotal
:U ..
-> 84 `c
-> 111 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 65 `c
-> 114 `c
-> 105 `c
-> 65 `c
-> 112 `c
-> 112 `c
-> 32 `c
-> 69 `c
-> 110 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 64: const uint8_t apparentAri_energyTotal[19] = "Total AriApp En: \0";
"65
[v _apparentVec_energyTotal `Cuc ~T0 @X0 -> 19 `i e ]
[i _apparentVec_energyTotal
:U ..
-> 84 `c
-> 111 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 86 `c
-> 101 `c
-> 99 `c
-> 65 `c
-> 112 `c
-> 112 `c
-> 32 `c
-> 69 `c
-> 110 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 65: const uint8_t apparentVec_energyTotal[19] = "Total VecApp En: \0";
"67
[v _fund_ForwardP1 `Cuc ~T0 @X0 -> 17 `i e ]
[i _fund_ForwardP1
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 70 `c
-> 111 `c
-> 114 `c
-> 119 `c
-> 70 `c
-> 117 `c
-> 110 `c
-> 100 `c
-> 32 `c
-> 69 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 67: const uint8_t fund_ForwardP1[17] = "PA ForwFund E: \0";
"68
[v _fund_ForwardP2 `Cuc ~T0 @X0 -> 17 `i e ]
[i _fund_ForwardP2
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 70 `c
-> 111 `c
-> 114 `c
-> 119 `c
-> 70 `c
-> 117 `c
-> 110 `c
-> 100 `c
-> 32 `c
-> 69 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 68: const uint8_t fund_ForwardP2[17] = "PB ForwFund E: \0";
"69
[v _fund_ForwardP3 `Cuc ~T0 @X0 -> 17 `i e ]
[i _fund_ForwardP3
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 70 `c
-> 111 `c
-> 114 `c
-> 119 `c
-> 70 `c
-> 117 `c
-> 110 `c
-> 100 `c
-> 32 `c
-> 69 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 69: const uint8_t fund_ForwardP3[17] = "PC ForwFund E: \0";
"71
[v _fund_ReverseP1 `Cuc ~T0 @X0 -> 16 `i e ]
[i _fund_ReverseP1
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 118 `c
-> 70 `c
-> 117 `c
-> 110 `c
-> 100 `c
-> 32 `c
-> 69 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 71: const uint8_t fund_ReverseP1[16] = "PA RevFund E: \0";
"72
[v _fund_ReverseP2 `Cuc ~T0 @X0 -> 16 `i e ]
[i _fund_ReverseP2
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 118 `c
-> 70 `c
-> 117 `c
-> 110 `c
-> 100 `c
-> 32 `c
-> 69 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 72: const uint8_t fund_ReverseP2[16] = "PB RevFund E: \0";
"73
[v _fund_ReverseP3 `Cuc ~T0 @X0 -> 16 `i e ]
[i _fund_ReverseP3
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 118 `c
-> 70 `c
-> 117 `c
-> 110 `c
-> 100 `c
-> 32 `c
-> 69 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 73: const uint8_t fund_ReverseP3[16] = "PC RevFund E: \0";
"75
[v _fund_ForwardTotal `Cuc ~T0 @X0 -> 20 `i e ]
[i _fund_ForwardTotal
:U ..
-> 84 `c
-> 111 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 70 `c
-> 111 `c
-> 114 `c
-> 119 `c
-> 70 `c
-> 117 `c
-> 110 `c
-> 100 `c
-> 32 `c
-> 69 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 75: const uint8_t fund_ForwardTotal[20] = "Total ForwFund E: \0";
"76
[v _fund_ReverseTotal `Cuc ~T0 @X0 -> 19 `i e ]
[i _fund_ReverseTotal
:U ..
-> 84 `c
-> 111 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 118 `c
-> 70 `c
-> 117 `c
-> 110 `c
-> 100 `c
-> 32 `c
-> 69 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 76: const uint8_t fund_ReverseTotal[19] = "Total RevFund E: \0";
"78
[v _harmonic_ForwardP1 `Cuc ~T0 @X0 -> 13 `i e ]
[i _harmonic_ForwardP1
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 70 `c
-> 111 `c
-> 114 `c
-> 119 `c
-> 72 `c
-> 69 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 78: const uint8_t harmonic_ForwardP1[13] = "PA ForwHE: \0";
"79
[v _harmonic_ForwardP2 `Cuc ~T0 @X0 -> 13 `i e ]
[i _harmonic_ForwardP2
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 70 `c
-> 111 `c
-> 114 `c
-> 119 `c
-> 72 `c
-> 69 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 79: const uint8_t harmonic_ForwardP2[13] = "PB ForwHE: \0";
"80
[v _harmonic_ForwardP3 `Cuc ~T0 @X0 -> 13 `i e ]
[i _harmonic_ForwardP3
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 70 `c
-> 111 `c
-> 114 `c
-> 119 `c
-> 72 `c
-> 69 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 80: const uint8_t harmonic_ForwardP3[13] = "PC ForwHE: \0";
"82
[v _harmonic_ReverseP1 `Cuc ~T0 @X0 -> 12 `i e ]
[i _harmonic_ReverseP1
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 118 `c
-> 72 `c
-> 69 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 82: const uint8_t harmonic_ReverseP1[12] = "PA RevHE: \0";
"83
[v _harmonic_ReverseP2 `Cuc ~T0 @X0 -> 12 `i e ]
[i _harmonic_ReverseP2
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 118 `c
-> 72 `c
-> 69 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 83: const uint8_t harmonic_ReverseP2[12] = "PB RevHE: \0";
"84
[v _harmonic_ReverseP3 `Cuc ~T0 @X0 -> 12 `i e ]
[i _harmonic_ReverseP3
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 118 `c
-> 72 `c
-> 69 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 84: const uint8_t harmonic_ReverseP3[12] = "PC RevHE: \0";
"86
[v _harmonic_ForwardTotal `Cuc ~T0 @X0 -> 16 `i e ]
[i _harmonic_ForwardTotal
:U ..
-> 84 `c
-> 111 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 70 `c
-> 111 `c
-> 114 `c
-> 119 `c
-> 72 `c
-> 69 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 86: const uint8_t harmonic_ForwardTotal[16] = "Total ForwHE: \0";
"87
[v _harmonic_ReverseTotal `Cuc ~T0 @X0 -> 15 `i e ]
[i _harmonic_ReverseTotal
:U ..
-> 84 `c
-> 111 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 82 `c
-> 101 `c
-> 118 `c
-> 72 `c
-> 69 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 87: const uint8_t harmonic_ReverseTotal[15] = "Total RevHE: \0";
"89
[v _active_powerP1 `Cuc ~T0 @X0 -> 11 `i e ]
[i _active_powerP1
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 65 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 89: const uint8_t active_powerP1[11] = "PA APow: \0";
"90
[v _active_powerP2 `Cuc ~T0 @X0 -> 11 `i e ]
[i _active_powerP2
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 65 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 90: const uint8_t active_powerP2[11] = "PB APow: \0";
"91
[v _active_powerP3 `Cuc ~T0 @X0 -> 11 `i e ]
[i _active_powerP3
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 65 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 91: const uint8_t active_powerP3[11] = "PC APow: \0";
"93
[v _reactive_powerP1 `Cuc ~T0 @X0 -> 11 `i e ]
[i _reactive_powerP1
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 82 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 93: const uint8_t reactive_powerP1[11] = "PA RPow: \0";
"94
[v _reactive_powerP2 `Cuc ~T0 @X0 -> 11 `i e ]
[i _reactive_powerP2
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 82 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 94: const uint8_t reactive_powerP2[11] = "PB RPow: \0";
"95
[v _reactive_powerP3 `Cuc ~T0 @X0 -> 11 `i e ]
[i _reactive_powerP3
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 82 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 95: const uint8_t reactive_powerP3[11] = "PC RPow: \0";
"97
[v _apparent_powerP1 `Cuc ~T0 @X0 -> 12 `i e ]
[i _apparent_powerP1
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 65 `c
-> 80 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 97: const uint8_t apparent_powerP1[12] = "PA APPow: \0";
"98
[v _apparent_powerP2 `Cuc ~T0 @X0 -> 12 `i e ]
[i _apparent_powerP2
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 65 `c
-> 80 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 98: const uint8_t apparent_powerP2[12] = "PB APPow: \0";
"99
[v _apparent_powerP3 `Cuc ~T0 @X0 -> 12 `i e ]
[i _apparent_powerP3
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 65 `c
-> 80 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 99: const uint8_t apparent_powerP3[12] = "PC APPow: \0";
"101
[v _total_active_power `Cuc ~T0 @X0 -> 14 `i e ]
[i _total_active_power
:U ..
-> 84 `c
-> 111 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 65 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 101: const uint8_t total_active_power[14] = "Total APow: \0";
"102
[v _total_reactive_power `Cuc ~T0 @X0 -> 14 `i e ]
[i _total_reactive_power
:U ..
-> 84 `c
-> 111 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 82 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 102: const uint8_t total_reactive_power[14] = "Total RPow: \0";
"103
[v _total_apparent_power `Cuc ~T0 @X0 -> 15 `i e ]
[i _total_apparent_power
:U ..
-> 84 `c
-> 111 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 65 `c
-> 80 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 103: const uint8_t total_apparent_power[15] = "Total APPow: \0";
"105
[v _fundamental_PowerP1 `Cuc ~T0 @X0 -> 11 `i e ]
[i _fundamental_PowerP1
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 70 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 105: const uint8_t fundamental_PowerP1[11] = "PA FPow: \0";
"106
[v _fundamental_PowerP2 `Cuc ~T0 @X0 -> 11 `i e ]
[i _fundamental_PowerP2
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 70 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 106: const uint8_t fundamental_PowerP2[11] = "PB FPow: \0";
"107
[v _fundamental_PowerP3 `Cuc ~T0 @X0 -> 11 `i e ]
[i _fundamental_PowerP3
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 70 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 107: const uint8_t fundamental_PowerP3[11] = "PC FPow: \0";
"109
[v _harmonic_PowerP1 `Cuc ~T0 @X0 -> 11 `i e ]
[i _harmonic_PowerP1
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 72 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 109: const uint8_t harmonic_PowerP1[11] = "PA HPow: \0";
"110
[v _harmonic_PowerP2 `Cuc ~T0 @X0 -> 11 `i e ]
[i _harmonic_PowerP2
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 72 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 110: const uint8_t harmonic_PowerP2[11] = "PB HPow: \0";
"111
[v _harmonic_PowerP3 `Cuc ~T0 @X0 -> 11 `i e ]
[i _harmonic_PowerP3
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 72 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 111: const uint8_t harmonic_PowerP3[11] = "PC HPow: \0";
"113
[v _fundamental_Total_Power `Cuc ~T0 @X0 -> 14 `i e ]
[i _fundamental_Total_Power
:U ..
-> 84 `c
-> 111 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 70 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 113: const uint8_t fundamental_Total_Power[14] = "Total FPow: \0";
"114
[v _harmonic_Total_Power `Cuc ~T0 @X0 -> 14 `i e ]
[i _harmonic_Total_Power
:U ..
-> 84 `c
-> 111 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 72 `c
-> 80 `c
-> 111 `c
-> 119 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 114: const uint8_t harmonic_Total_Power[14] = "Total HPow: \0";
"116
[v _voltage1_RMS `Cuc ~T0 @X0 -> 11 `i e ]
[i _voltage1_RMS
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 86 `c
-> 82 `c
-> 77 `c
-> 83 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 116: const uint8_t voltage1_RMS[11] = "PA VRMS: \0";
"117
[v _voltage2_RMS `Cuc ~T0 @X0 -> 11 `i e ]
[i _voltage2_RMS
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 86 `c
-> 82 `c
-> 77 `c
-> 83 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 117: const uint8_t voltage2_RMS[11] = "PB VRMS: \0";
"118
[v _voltage3_RMS `Cuc ~T0 @X0 -> 11 `i e ]
[i _voltage3_RMS
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 86 `c
-> 82 `c
-> 77 `c
-> 83 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 118: const uint8_t voltage3_RMS[11] = "PC VRMS: \0";
"120
[v _current1_RMS `Cuc ~T0 @X0 -> 11 `i e ]
[i _current1_RMS
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 67 `c
-> 82 `c
-> 77 `c
-> 83 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 120: const uint8_t current1_RMS[11] = "PA CRMS: \0";
"121
[v _current2_RMS `Cuc ~T0 @X0 -> 11 `i e ]
[i _current2_RMS
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 67 `c
-> 82 `c
-> 77 `c
-> 83 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 121: const uint8_t current2_RMS[11] = "PB CRMS: \0";
"122
[v _current3_RMS `Cuc ~T0 @X0 -> 11 `i e ]
[i _current3_RMS
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 67 `c
-> 82 `c
-> 77 `c
-> 83 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 122: const uint8_t current3_RMS[11] = "PC CRMS: \0";
"124
[v _nline_calculated_RMS `Cuc ~T0 @X0 -> 13 `i e ]
[i _nline_calculated_RMS
:U ..
-> 78 `c
-> 32 `c
-> 67 `c
-> 97 `c
-> 108 `c
-> 67 `c
-> 82 `c
-> 77 `c
-> 83 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 124: const uint8_t nline_calculated_RMS[13] = "N CalCRMS: \0";
"125
[v _nline_sampled_RMS `Cuc ~T0 @X0 -> 13 `i e ]
[i _nline_sampled_RMS
:U ..
-> 78 `c
-> 32 `c
-> 83 `c
-> 97 `c
-> 109 `c
-> 67 `c
-> 82 `c
-> 77 `c
-> 83 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 125: const uint8_t nline_sampled_RMS[13] = "N SamCRMS: \0";
"127
[v _factor_powerP1 `Cuc ~T0 @X0 -> 9 `i e ]
[i _factor_powerP1
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 80 `c
-> 70 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 127: const uint8_t factor_powerP1[9] = "PA PF: \0";
"128
[v _factor_powerP2 `Cuc ~T0 @X0 -> 9 `i e ]
[i _factor_powerP2
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 80 `c
-> 70 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 128: const uint8_t factor_powerP2[9] = "PB PF: \0";
"129
[v _factor_powerP3 `Cuc ~T0 @X0 -> 9 `i e ]
[i _factor_powerP3
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 80 `c
-> 70 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 129: const uint8_t factor_powerP3[9] = "PC PF: \0";
"131
[v _total_factor_power `Cuc ~T0 @X0 -> 12 `i e ]
[i _total_factor_power
:U ..
-> 84 `c
-> 111 `c
-> 116 `c
-> 97 `c
-> 108 `c
-> 32 `c
-> 80 `c
-> 70 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 131: const uint8_t total_factor_power[12] = "Total PF: \0";
"133
[v _anglePhase1 `Cuc ~T0 @X0 -> 11 `i e ]
[i _anglePhase1
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 112 `c
-> 104 `c
-> 65 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 133: const uint8_t anglePhase1[11] = "PA phA: \0";
"134
[v _anglePhase2 `Cuc ~T0 @X0 -> 11 `i e ]
[i _anglePhase2
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 112 `c
-> 104 `c
-> 65 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 134: const uint8_t anglePhase2[11] = "PB phA: \0";
"135
[v _anglePhase3 `Cuc ~T0 @X0 -> 11 `i e ]
[i _anglePhase3
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 112 `c
-> 104 `c
-> 65 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 135: const uint8_t anglePhase3[11] = "PC phA: \0";
"137
[v _angle_VoltageP1 `Cuc ~T0 @X0 -> 11 `i e ]
[i _angle_VoltageP1
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 86 `c
-> 112 `c
-> 104 `c
-> 65 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 137: const uint8_t angle_VoltageP1[11] = "PA VphA: \0";
"138
[v _angle_VoltageP2 `Cuc ~T0 @X0 -> 11 `i e ]
[i _angle_VoltageP2
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 86 `c
-> 112 `c
-> 104 `c
-> 65 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 138: const uint8_t angle_VoltageP2[11] = "PB VphA: \0";
"139
[v _angle_VoltageP3 `Cuc ~T0 @X0 -> 11 `i e ]
[i _angle_VoltageP3
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 86 `c
-> 112 `c
-> 104 `c
-> 65 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 139: const uint8_t angle_VoltageP3[11] = "PC VphA: \0";
"141
[v _voltage1_THDN `Cuc ~T0 @X0 -> 12 `i e ]
[i _voltage1_THDN
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 118 `c
-> 84 `c
-> 72 `c
-> 68 `c
-> 78 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 141: const uint8_t voltage1_THDN[12] = "PA vTHDN: \0";
"142
[v _voltage2_THDN `Cuc ~T0 @X0 -> 12 `i e ]
[i _voltage2_THDN
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 118 `c
-> 84 `c
-> 72 `c
-> 68 `c
-> 78 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 142: const uint8_t voltage2_THDN[12] = "PB vTHDN: \0";
"143
[v _voltage3_THDN `Cuc ~T0 @X0 -> 12 `i e ]
[i _voltage3_THDN
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 118 `c
-> 84 `c
-> 72 `c
-> 68 `c
-> 78 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 143: const uint8_t voltage3_THDN[12] = "PC vTHDN: \0";
"145
[v _current1_THDN `Cuc ~T0 @X0 -> 12 `i e ]
[i _current1_THDN
:U ..
-> 80 `c
-> 65 `c
-> 32 `c
-> 99 `c
-> 84 `c
-> 72 `c
-> 68 `c
-> 78 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 145: const uint8_t current1_THDN[12] = "PA cTHDN: \0";
"146
[v _current2_THDN `Cuc ~T0 @X0 -> 12 `i e ]
[i _current2_THDN
:U ..
-> 80 `c
-> 66 `c
-> 32 `c
-> 99 `c
-> 84 `c
-> 72 `c
-> 68 `c
-> 78 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 146: const uint8_t current2_THDN[12] = "PB cTHDN: \0";
"147
[v _current3_THDN `Cuc ~T0 @X0 -> 12 `i e ]
[i _current3_THDN
:U ..
-> 80 `c
-> 67 `c
-> 32 `c
-> 99 `c
-> 84 `c
-> 72 `c
-> 68 `c
-> 78 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 147: const uint8_t current3_THDN[12] = "PC cTHDN: \0";
"149
[v _frequency `Cuc ~T0 @X0 -> 8 `i e ]
[i _frequency
:U ..
-> 70 `c
-> 114 `c
-> 101 `c
-> 113 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 149: const uint8_t frequency[8] = "Freq: \0";
"150
[v _temperature `Cuc ~T0 @X0 -> 8 `i e ]
[i _temperature
:U ..
-> 84 `c
-> 101 `c
-> 109 `c
-> 112 `c
-> 58 `c
-> 32 `c
-> 0 `c
-> 0 `c
..
]
[; ;Phases.c: 150: const uint8_t temperature[8] = "Temp: \0";
"153
[v _SPI_Config2 `CS362 ~T0 @X0 1 e ]
[i _SPI_Config2
:U ..
:U ..
"155
. `E3829 1
"156
. `E3833 0
"158
. `E3837 2
..
..
]
[; ;Phases.c: 153: const SPI_ConfigType SPI_Config2 =
[; ;Phases.c: 154: {
[; ;Phases.c: 155: SPI_HIGH_POLARITY,
[; ;Phases.c: 156: SPI_LOW_PHASE,
[; ;Phases.c: 157: SPI_SERIAL_CLK64
[; ;Phases.c: 158: };
"160
[v _initialLoad `(S365 ~T0 @X0 1 ef1`S365 ]
"161
{
[; ;Phases.c: 160: PhaseMainMenu_Type initialLoad(PhaseMainMenu_Type data)
[; ;Phases.c: 161: {
[e :U _initialLoad ]
"160
[v _data `S365 ~T0 @X0 1 r1 ]
"161
[f ]
"163
[v F4343 `S365 ~T0 @X0 1 s currentMainMenu1 ]
[; ;Phases.c: 163: static PhaseMainMenu_Type currentMainMenu1;
[; ;Phases.c: 166: ATM_init();
"166
[e ( _ATM_init ..  ]
[; ;Phases.c: 167: ATM_calibration();
"167
[e ( _ATM_calibration ..  ]
[; ;Phases.c: 168: delay(1500);
"168
[e ( _delay (1 -> -> -> 1500 `i `l `ul ]
[; ;Phases.c: 171: currentMainMenu1.phaseState = GENERAL_VIEW;
"171
[e = . F4343 0 . `E4049 1 ]
[; ;Phases.c: 172: currentMainMenu1.stateMain = data.stateMain;
"172
[e = . F4343 1 . _data 1 ]
[; ;Phases.c: 173: return (currentMainMenu1);
"173
[e ) F4343 ]
[e $UE 381  ]
[; ;Phases.c: 174: }
"174
[e :UE 381 ]
}
"176
[v _generalView `(S365 ~T0 @X0 1 ef1`S365 ]
"177
{
[; ;Phases.c: 176: PhaseMainMenu_Type generalView(PhaseMainMenu_Type data)
[; ;Phases.c: 177: {
[e :U _generalView ]
"176
[v _data `S365 ~T0 @X0 1 r1 ]
"177
[f ]
"179
[v F4345 `S365 ~T0 @X0 1 s currentMainMenu2 ]
"180
[v F4346 `uc ~T0 @X0 1 s lockClear ]
[i F4346
-> -> 0 `i `uc
]
"181
[v F4347 `uc ~T0 @X0 1 s lockWrite ]
[i F4347
-> -> 0 `i `uc
]
[; ;Phases.c: 179: static PhaseMainMenu_Type currentMainMenu2;
[; ;Phases.c: 180: static uint8_t lockClear = 0;
[; ;Phases.c: 181: static uint8_t lockWrite = 0;
[; ;Phases.c: 183: currentMainMenu2.phaseState = GENERAL_VIEW;
"183
[e = . F4345 0 . `E4049 1 ]
[; ;Phases.c: 185: if(0 == lockClear)
"185
[e $ ! == -> 0 `i -> F4346 `i 383  ]
[; ;Phases.c: 186: {
"186
{
[; ;Phases.c: 188: LCDNokia_clear();
"188
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 190: lockClear = 1;
"190
[e = F4346 -> -> 1 `i `uc ]
"191
}
[e :U 383 ]
[; ;Phases.c: 191: }
[; ;Phases.c: 193: if(0 == lockWrite)
"193
[e $ ! == -> 0 `i -> F4347 `i 384  ]
[; ;Phases.c: 194: {
"194
{
[; ;Phases.c: 195: LCDNokia_gotoXY(20,1);
"195
[e ( _LCDNokia_gotoXY (2 , -> -> 20 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 196: LCDNokia_sendString(msgInitial1_gv);
"196
[e ( _LCDNokia_sendString (1 &U _msgInitial1_gv ]
[; ;Phases.c: 198: LCDNokia_gotoXY(27,1);
"198
[e ( _LCDNokia_gotoXY (2 , -> -> 27 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 199: LCDNokia_sendString(msgInitial2_gv);
"199
[e ( _LCDNokia_sendString (1 &U _msgInitial2_gv ]
[; ;Phases.c: 201: LCDNokia_gotoXY(0,4);
"201
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 4 `i `uc ]
[; ;Phases.c: 202: LCDNokia_sendString(buttonLeft_gv);
"202
[e ( _LCDNokia_sendString (1 &U _buttonLeft_gv ]
[; ;Phases.c: 204: LCDNokia_gotoXY(65,4);
"204
[e ( _LCDNokia_gotoXY (2 , -> -> 65 `i `uc -> -> 4 `i `uc ]
[; ;Phases.c: 205: LCDNokia_sendString(buttonRight_gv);
"205
[e ( _LCDNokia_sendString (1 &U _buttonRight_gv ]
[; ;Phases.c: 207: lockWrite = 1;
"207
[e = F4347 -> -> 1 `i `uc ]
"208
}
[e :U 384 ]
[; ;Phases.c: 208: }
[; ;Phases.c: 210: if(1 == PORTCbits.RC0)
"210
[e $ ! == -> 1 `i -> . . _PORTCbits 0 0 `i 385  ]
[; ;Phases.c: 211: {
"211
{
[; ;Phases.c: 212: currentMainMenu2.phaseState = VIEW_MENU;
"212
[e = . F4345 0 . `E4049 2 ]
[; ;Phases.c: 213: lockClear = 0;
"213
[e = F4346 -> -> 0 `i `uc ]
[; ;Phases.c: 214: lockWrite = 0;
"214
[e = F4347 -> -> 0 `i `uc ]
"215
}
[e :U 385 ]
[; ;Phases.c: 215: }
[; ;Phases.c: 216: if(1 == PORTCbits.RC2)
"216
[e $ ! == -> 1 `i -> . . _PORTCbits 0 2 `i 386  ]
[; ;Phases.c: 217: {
"217
{
[; ;Phases.c: 218: currentMainMenu2.phaseState = SEND_DATA;
"218
[e = . F4345 0 . `E4049 3 ]
[; ;Phases.c: 219: lockClear = 0;
"219
[e = F4346 -> -> 0 `i `uc ]
[; ;Phases.c: 220: lockWrite = 0;
"220
[e = F4347 -> -> 0 `i `uc ]
"221
}
[e :U 386 ]
[; ;Phases.c: 221: }
[; ;Phases.c: 224: currentMainMenu2.stateMain = data.stateMain;
"224
[e = . F4345 1 . _data 1 ]
[; ;Phases.c: 225: return (currentMainMenu2);
"225
[e ) F4345 ]
[e $UE 382  ]
[; ;Phases.c: 226: }
"226
[e :UE 382 ]
}
"228
[v _viewMenu `(S365 ~T0 @X0 1 ef1`S365 ]
"229
{
[; ;Phases.c: 228: PhaseMainMenu_Type viewMenu(PhaseMainMenu_Type data)
[; ;Phases.c: 229: {
[e :U _viewMenu ]
"228
[v _data `S365 ~T0 @X0 1 r1 ]
"229
[f ]
"231
[v F4349 `S365 ~T0 @X0 1 s currentMainMenu3 ]
"232
[v F4350 `uc ~T0 @X0 1 s lockClear ]
[i F4350
-> -> 0 `i `uc
]
"233
[v F4351 `uc ~T0 @X0 1 s lockWrite ]
[i F4351
-> -> 0 `i `uc
]
"234
[v F4352 `uc ~T0 @X0 1 s counterMenu ]
[i F4352
-> -> 0 `i `uc
]
[; ;Phases.c: 231: static PhaseMainMenu_Type currentMainMenu3;
[; ;Phases.c: 232: static uint8_t lockClear = 0;
[; ;Phases.c: 233: static uint8_t lockWrite = 0;
[; ;Phases.c: 234: static uint8_t counterMenu = 0;
[; ;Phases.c: 236: currentMainMenu3.phaseState = VIEW_MENU;
"236
[e = . F4349 0 . `E4049 2 ]
[; ;Phases.c: 237: currentMainMenu3.stateMain = data.stateMain;
"237
[e = . F4349 1 . _data 1 ]
[; ;Phases.c: 239: if(0 == lockClear)
"239
[e $ ! == -> 0 `i -> F4350 `i 388  ]
[; ;Phases.c: 240: {
"240
{
[; ;Phases.c: 242: LCDNokia_clear();
"242
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 244: lockClear = 1;
"244
[e = F4350 -> -> 1 `i `uc ]
"245
}
[e :U 388 ]
[; ;Phases.c: 245: }
[; ;Phases.c: 247: if(0 == lockWrite)
"247
[e $ ! == -> 0 `i -> F4351 `i 389  ]
[; ;Phases.c: 248: {
"248
{
[; ;Phases.c: 249: LCDNokia_gotoXY(15,1);
"249
[e ( _LCDNokia_gotoXY (2 , -> -> 15 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 250: switch(counterMenu)
"250
[e $U 391  ]
[; ;Phases.c: 251: {
"251
{
[; ;Phases.c: 252: case 0:
"252
[e :U 392 ]
[; ;Phases.c: 253: LCDNokia_sendString(string_Energy);
"253
[e ( _LCDNokia_sendString (1 &U _string_Energy ]
[; ;Phases.c: 254: break;
"254
[e $U 390  ]
[; ;Phases.c: 255: case 1:
"255
[e :U 393 ]
[; ;Phases.c: 256: LCDNokia_sendString(string1_Power1);
"256
[e ( _LCDNokia_sendString (1 &U _string1_Power1 ]
[; ;Phases.c: 258: LCDNokia_gotoXY(0,2);
"258
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 259: LCDNokia_sendString(string2_Power1);
"259
[e ( _LCDNokia_sendString (1 &U _string2_Power1 ]
[; ;Phases.c: 260: break;
"260
[e $U 390  ]
[; ;Phases.c: 261: case 2:
"261
[e :U 394 ]
[; ;Phases.c: 262: LCDNokia_sendString(string1_Power2);
"262
[e ( _LCDNokia_sendString (1 &U _string1_Power2 ]
[; ;Phases.c: 264: LCDNokia_gotoXY(15,2);
"264
[e ( _LCDNokia_gotoXY (2 , -> -> 15 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 265: LCDNokia_sendString(string2_Power2);
"265
[e ( _LCDNokia_sendString (1 &U _string2_Power2 ]
[; ;Phases.c: 267: LCDNokia_gotoXY(15,3);
"267
[e ( _LCDNokia_gotoXY (2 , -> -> 15 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 268: LCDNokia_sendString(string3_Power2);
"268
[e ( _LCDNokia_sendString (1 &U _string3_Power2 ]
[; ;Phases.c: 269: break;
"269
[e $U 390  ]
[; ;Phases.c: 270: case 3:
"270
[e :U 395 ]
[; ;Phases.c: 271: LCDNokia_sendString(string1_RMS);
"271
[e ( _LCDNokia_sendString (1 &U _string1_RMS ]
[; ;Phases.c: 273: LCDNokia_gotoXY(15,2);
"273
[e ( _LCDNokia_gotoXY (2 , -> -> 15 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 274: LCDNokia_sendString(string2_RMS);
"274
[e ( _LCDNokia_sendString (1 &U _string2_RMS ]
[; ;Phases.c: 275: break;
"275
[e $U 390  ]
[; ;Phases.c: 276: case 4:
"276
[e :U 396 ]
[; ;Phases.c: 277: LCDNokia_sendString(string1_PowerFactor);
"277
[e ( _LCDNokia_sendString (1 &U _string1_PowerFactor ]
[; ;Phases.c: 279: LCDNokia_gotoXY(15,2);
"279
[e ( _LCDNokia_gotoXY (2 , -> -> 15 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 280: LCDNokia_sendString(string2_PowerFactor);
"280
[e ( _LCDNokia_sendString (1 &U _string2_PowerFactor ]
[; ;Phases.c: 281: break;
"281
[e $U 390  ]
[; ;Phases.c: 282: case 5:
"282
[e :U 397 ]
[; ;Phases.c: 283: LCDNokia_sendString(string1_PhaseAngle);
"283
[e ( _LCDNokia_sendString (1 &U _string1_PhaseAngle ]
[; ;Phases.c: 285: LCDNokia_gotoXY(15,2);
"285
[e ( _LCDNokia_gotoXY (2 , -> -> 15 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 286: LCDNokia_sendString(string2_PhaseAngle);
"286
[e ( _LCDNokia_sendString (1 &U _string2_PhaseAngle ]
[; ;Phases.c: 287: break;
"287
[e $U 390  ]
[; ;Phases.c: 288: case 6:
"288
[e :U 398 ]
[; ;Phases.c: 289: LCDNokia_sendString(string1_FreqTemp);
"289
[e ( _LCDNokia_sendString (1 &U _string1_FreqTemp ]
[; ;Phases.c: 290: break;
"290
[e $U 390  ]
[; ;Phases.c: 291: default:
"291
[e :U 399 ]
[; ;Phases.c: 292: break;
"292
[e $U 390  ]
"293
}
[; ;Phases.c: 293: }
[e $U 390  ]
"250
[e :U 391 ]
[e [\ F4352 , $ -> -> 0 `i `uc 392
 , $ -> -> 1 `i `uc 393
 , $ -> -> 2 `i `uc 394
 , $ -> -> 3 `i `uc 395
 , $ -> -> 4 `i `uc 396
 , $ -> -> 5 `i `uc 397
 , $ -> -> 6 `i `uc 398
 399 ]
"293
[e :U 390 ]
[; ;Phases.c: 295: LCDNokia_gotoXY(0,4);
"295
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 4 `i `uc ]
[; ;Phases.c: 296: LCDNokia_sendString(buttonLeft);
"296
[e ( _LCDNokia_sendString (1 &U _buttonLeft ]
[; ;Phases.c: 298: LCDNokia_gotoXY(40,4);
"298
[e ( _LCDNokia_gotoXY (2 , -> -> 40 `i `uc -> -> 4 `i `uc ]
[; ;Phases.c: 299: LCDNokia_sendString(buttonCenter);
"299
[e ( _LCDNokia_sendString (1 &U _buttonCenter ]
[; ;Phases.c: 301: LCDNokia_gotoXY(80,4);
"301
[e ( _LCDNokia_gotoXY (2 , -> -> 80 `i `uc -> -> 4 `i `uc ]
[; ;Phases.c: 302: LCDNokia_sendString(buttonRight);
"302
[e ( _LCDNokia_sendString (1 &U _buttonRight ]
[; ;Phases.c: 304: lockWrite = 1;
"304
[e = F4351 -> -> 1 `i `uc ]
"305
}
[e :U 389 ]
[; ;Phases.c: 305: }
[; ;Phases.c: 307: if(1 == PORTCbits.RC0)
"307
[e $ ! == -> 1 `i -> . . _PORTCbits 0 0 `i 400  ]
[; ;Phases.c: 308: {
"308
{
[; ;Phases.c: 309: if(0 == counterMenu)
"309
[e $ ! == -> 0 `i -> F4352 `i 401  ]
[; ;Phases.c: 310: {
"310
{
[; ;Phases.c: 311: counterMenu = 6;
"311
[e = F4352 -> -> 6 `i `uc ]
"312
}
[; ;Phases.c: 312: }
[e $U 402  ]
"313
[e :U 401 ]
[; ;Phases.c: 313: else
[; ;Phases.c: 314: {
"314
{
[; ;Phases.c: 315: counterMenu--;
"315
[e -- F4352 -> -> 1 `i `uc ]
"316
}
[e :U 402 ]
[; ;Phases.c: 316: }
[; ;Phases.c: 318: lockClear = 0;
"318
[e = F4350 -> -> 0 `i `uc ]
[; ;Phases.c: 319: lockWrite = 0;
"319
[e = F4351 -> -> 0 `i `uc ]
"320
}
[e :U 400 ]
[; ;Phases.c: 320: }
[; ;Phases.c: 321: if(1 == PORTCbits.RC1)
"321
[e $ ! == -> 1 `i -> . . _PORTCbits 0 1 `i 403  ]
[; ;Phases.c: 322: {
"322
{
[; ;Phases.c: 323: switch(counterMenu)
"323
[e $U 405  ]
[; ;Phases.c: 324: {
"324
{
[; ;Phases.c: 325: case 0:
"325
[e :U 406 ]
[; ;Phases.c: 326: currentMainMenu3.phaseState = ACTIVE_ENERGY;
"326
[e = . F4349 0 . `E4067 0 ]
[; ;Phases.c: 327: currentMainMenu3.stateMain = ENERGY;
"327
[e = . F4349 1 . `E3904 1 ]
[; ;Phases.c: 328: break;
"328
[e $U 404  ]
[; ;Phases.c: 329: case 1:
"329
[e :U 407 ]
[; ;Phases.c: 330: currentMainMenu3.phaseState = TYPES_POWER1;
"330
[e = . F4349 0 . `E4085 0 ]
[; ;Phases.c: 331: currentMainMenu3.stateMain = POWER_1;
"331
[e = . F4349 1 . `E3904 2 ]
[; ;Phases.c: 332: break;
"332
[e $U 404  ]
[; ;Phases.c: 333: case 2:
"333
[e :U 408 ]
[; ;Phases.c: 334: currentMainMenu3.phaseState = FH_POWER2;
"334
[e = . F4349 0 . `E4102 0 ]
[; ;Phases.c: 335: currentMainMenu3.stateMain = POWER_2;
"335
[e = . F4349 1 . `E3904 3 ]
[; ;Phases.c: 336: break;
"336
[e $U 404  ]
[; ;Phases.c: 337: case 3:
"337
[e :U 409 ]
[; ;Phases.c: 338: currentMainMenu3.phaseState = PHASES_RMSVI;
"338
[e = . F4349 0 . `E4119 0 ]
[; ;Phases.c: 339: currentMainMenu3.stateMain = RMS_VI;
"339
[e = . F4349 1 . `E3904 4 ]
[; ;Phases.c: 340: break;
"340
[e $U 404  ]
[; ;Phases.c: 341: case 4:
"341
[e :U 410 ]
[; ;Phases.c: 342: currentMainMenu3.phaseState = PHASES_PF;
"342
[e = . F4349 0 . `E4136 0 ]
[; ;Phases.c: 343: currentMainMenu3.stateMain = POWER_FACTOR;
"343
[e = . F4349 1 . `E3904 5 ]
[; ;Phases.c: 344: break;
"344
[e $U 404  ]
[; ;Phases.c: 345: case 5:
"345
[e :U 411 ]
[; ;Phases.c: 346: currentMainMenu3.phaseState = PHASES_PA;
"346
[e = . F4349 0 . `E4152 0 ]
[; ;Phases.c: 347: currentMainMenu3.stateMain = PHASE_ANGLE;
"347
[e = . F4349 1 . `E3904 6 ]
[; ;Phases.c: 348: break;
"348
[e $U 404  ]
[; ;Phases.c: 349: case 7:
"349
[e :U 412 ]
[; ;Phases.c: 350: currentMainMenu3.phaseState = SHOW_FREQTEMP;
"350
[e = . F4349 0 . `E4170 0 ]
[; ;Phases.c: 351: currentMainMenu3.stateMain = FREQTEMP;
"351
[e = . F4349 1 . `E3904 7 ]
[; ;Phases.c: 352: break;
"352
[e $U 404  ]
[; ;Phases.c: 353: default:
"353
[e :U 413 ]
[; ;Phases.c: 354: break;
"354
[e $U 404  ]
"355
}
[; ;Phases.c: 355: }
[e $U 404  ]
"323
[e :U 405 ]
[e [\ F4352 , $ -> -> 0 `i `uc 406
 , $ -> -> 1 `i `uc 407
 , $ -> -> 2 `i `uc 408
 , $ -> -> 3 `i `uc 409
 , $ -> -> 4 `i `uc 410
 , $ -> -> 5 `i `uc 411
 , $ -> -> 7 `i `uc 412
 413 ]
"355
[e :U 404 ]
[; ;Phases.c: 356: lockClear = 0;
"356
[e = F4350 -> -> 0 `i `uc ]
[; ;Phases.c: 357: lockWrite = 0;
"357
[e = F4351 -> -> 0 `i `uc ]
"358
}
[e :U 403 ]
[; ;Phases.c: 358: }
[; ;Phases.c: 359: if(1 == PORTCbits.RC2)
"359
[e $ ! == -> 1 `i -> . . _PORTCbits 0 2 `i 414  ]
[; ;Phases.c: 360: {
"360
{
[; ;Phases.c: 361: counterMenu++;
"361
[e ++ F4352 -> -> 1 `i `uc ]
[; ;Phases.c: 362: if(counterMenu > 6)
"362
[e $ ! > -> F4352 `i -> 6 `i 415  ]
[; ;Phases.c: 363: {
"363
{
[; ;Phases.c: 364: counterMenu = 0;
"364
[e = F4352 -> -> 0 `i `uc ]
"365
}
[e :U 415 ]
[; ;Phases.c: 365: }
[; ;Phases.c: 366: lockClear = 0;
"366
[e = F4350 -> -> 0 `i `uc ]
[; ;Phases.c: 367: lockWrite = 0;
"367
[e = F4351 -> -> 0 `i `uc ]
"368
}
[e :U 414 ]
[; ;Phases.c: 368: }
[; ;Phases.c: 369: return (currentMainMenu3);
"369
[e ) F4349 ]
[e $UE 387  ]
[; ;Phases.c: 370: }
"370
[e :UE 387 ]
}
"372
[v _sendData `(S365 ~T0 @X0 1 ef1`S365 ]
"373
{
[; ;Phases.c: 372: PhaseMainMenu_Type sendData(PhaseMainMenu_Type data)
[; ;Phases.c: 373: {
[e :U _sendData ]
"372
[v _data `S365 ~T0 @X0 1 r1 ]
"373
[f ]
"375
[v F4354 `S365 ~T0 @X0 1 s currentMainMenu4 ]
[; ;Phases.c: 375: static PhaseMainMenu_Type currentMainMenu4;
[; ;Phases.c: 377: UART_init();
"377
[e ( _UART_init ..  ]
[; ;Phases.c: 380: currentMainMenu4.phaseState = GENERAL_VIEW;
"380
[e = . F4354 0 . `E4049 1 ]
[; ;Phases.c: 381: currentMainMenu4.stateMain = MAIN_MENU;
"381
[e = . F4354 1 . `E3904 0 ]
[; ;Phases.c: 384: SPI_init(&SPI_Config2);
"384
[e ( _SPI_init (1 &U _SPI_Config2 ]
[; ;Phases.c: 385: LCDNokia_init();
"385
[e ( _LCDNokia_init ..  ]
[; ;Phases.c: 386: LCDNokia_clear();
"386
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 387: return (currentMainMenu4);
"387
[e ) F4354 ]
[e $UE 416  ]
[; ;Phases.c: 388: }
"388
[e :UE 416 ]
}
"390
[v _activeEnergy `(S367 ~T0 @X0 1 ef1`S367 ]
"391
{
[; ;Phases.c: 390: PhaseEnergy_Type activeEnergy(PhaseEnergy_Type data)
[; ;Phases.c: 391: {
[e :U _activeEnergy ]
"390
[v _data `S367 ~T0 @X0 1 r1 ]
"391
[f ]
"393
[v F4356 `S367 ~T0 @X0 1 s currentEnergy1 ]
"394
[v F4357 `uc ~T0 @X0 1 s counter ]
[i F4357
-> -> 0 `i `uc
]
"395
[v F4358 `uc ~T0 @X0 1 s counterPhase ]
[i F4358
-> -> 0 `i `uc
]
[; ;Phases.c: 393: static PhaseEnergy_Type currentEnergy1;
[; ;Phases.c: 394: static uint8_t counter = 0;
[; ;Phases.c: 395: static uint8_t counterPhase = 0;
[; ;Phases.c: 398: currentEnergy1.phaseState = ACTIVE_ENERGY;
"398
[e = . F4356 0 . `E4067 0 ]
[; ;Phases.c: 399: currentEnergy1.stateMain = data.stateMain;
"399
[e = . F4356 1 . _data 1 ]
[; ;Phases.c: 401: if(1 == PORTCbits.RC0)
"401
[e $ ! == -> 1 `i -> . . _PORTCbits 0 0 `i 418  ]
[; ;Phases.c: 402: {
"402
{
[; ;Phases.c: 403: currentEnergy1.phaseState = FUNDAMENTAL_ENERGY;
"403
[e = . F4356 0 . `E4067 1 ]
"404
}
[e :U 418 ]
[; ;Phases.c: 404: }
[; ;Phases.c: 405: if(1 == PORTCbits.RC1)
"405
[e $ ! == -> 1 `i -> . . _PORTCbits 0 1 `i 419  ]
[; ;Phases.c: 406: {
"406
{
[; ;Phases.c: 407: counterPhase++;
"407
[e ++ F4358 -> -> 1 `i `uc ]
[; ;Phases.c: 408: if(3 == counterPhase)
"408
[e $ ! == -> 3 `i -> F4358 `i 420  ]
[; ;Phases.c: 409: {
"409
{
[; ;Phases.c: 410: counterPhase = 0;
"410
[e = F4358 -> -> 0 `i `uc ]
"411
}
[e :U 420 ]
[; ;Phases.c: 411: }
[; ;Phases.c: 412: counter = 0;
"412
[e = F4357 -> -> 0 `i `uc ]
[; ;Phases.c: 413: LCDNokia_clear();
"413
[e ( _LCDNokia_clear ..  ]
"414
}
[e :U 419 ]
[; ;Phases.c: 414: }
[; ;Phases.c: 415: if(1 == PORTCbits.RC2)
"415
[e $ ! == -> 1 `i -> . . _PORTCbits 0 2 `i 421  ]
[; ;Phases.c: 416: {
"416
{
[; ;Phases.c: 417: counter++;
"417
[e ++ F4357 -> -> 1 `i `uc ]
[; ;Phases.c: 418: LCDNokia_clear();
"418
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 419: if(counter > 3)
"419
[e $ ! > -> F4357 `i -> 3 `i 422  ]
[; ;Phases.c: 420: {
"420
{
[; ;Phases.c: 421: counter = 0;
"421
[e = F4357 -> -> 0 `i `uc ]
"422
}
[e :U 422 ]
"423
}
[e :U 421 ]
[; ;Phases.c: 422: }
[; ;Phases.c: 423: }
[; ;Phases.c: 424: switch(counter)
"424
[e $U 424  ]
[; ;Phases.c: 425: {
"425
{
[; ;Phases.c: 426: LCDNokia_gotoXY(0,1);
"426
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 427: case 0:
"427
[e :U 425 ]
[; ;Phases.c: 428: if(0 == counterPhase)
"428
[e $ ! == -> 0 `i -> F4358 `i 426  ]
[; ;Phases.c: 429: {
"429
{
[; ;Phases.c: 430: LCDNokia_sendString(active_Forward1);
"430
[e ( _LCDNokia_sendString (1 &U _active_Forward1 ]
[; ;Phases.c: 431: LCDNokia_printValue(ATM_registers(ACTIVE_ENERGY_TYPE, PHASE_A_FORW_ACTIVE_ENERGY));
"431
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 0 . `E3957 1 `ul ]
[; ;Phases.c: 432: LCDNokia_gotoXY(0,2);
"432
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 433: LCDNokia_sendString(active_Forward2);
"433
[e ( _LCDNokia_sendString (1 &U _active_Forward2 ]
[; ;Phases.c: 434: LCDNokia_printValue(ATM_registers(ACTIVE_ENERGY_TYPE, PHASE_B_FORW_ACTIVE_ENERGY));
"434
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 0 . `E3957 2 `ul ]
[; ;Phases.c: 435: LCDNokia_gotoXY(0,3);
"435
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 436: LCDNokia_sendString(active_Forward3);
"436
[e ( _LCDNokia_sendString (1 &U _active_Forward3 ]
[; ;Phases.c: 437: LCDNokia_printValue(ATM_registers(ACTIVE_ENERGY_TYPE, PHASE_C_FORW_ACTIVE_ENERGY));
"437
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 0 . `E3957 3 `ul ]
"438
}
[e :U 426 ]
[; ;Phases.c: 438: }
[; ;Phases.c: 439: if(1 == counterPhase)
"439
[e $ ! == -> 1 `i -> F4358 `i 427  ]
[; ;Phases.c: 440: {
"440
{
[; ;Phases.c: 441: LCDNokia_sendString(reactive_Forward1);
"441
[e ( _LCDNokia_sendString (1 &U _reactive_Forward1 ]
[; ;Phases.c: 442: LCDNokia_printValue(ATM_registers(REACTIVE_ENERGY_TYPE, PHASE_A_FORW_REACTIVE_ENERGY));
"442
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 1 . `E3957 9 `ul ]
[; ;Phases.c: 443: LCDNokia_gotoXY(0,2);
"443
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 444: LCDNokia_sendString(reactive_Forward2);
"444
[e ( _LCDNokia_sendString (1 &U _reactive_Forward2 ]
[; ;Phases.c: 445: LCDNokia_printValue(ATM_registers(REACTIVE_ENERGY_TYPE, PHASE_B_FORW_REACTIVE_ENERGY));
"445
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 1 . `E3957 10 `ul ]
[; ;Phases.c: 446: LCDNokia_gotoXY(0,3);
"446
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 447: LCDNokia_sendString(reactive_Forward3);
"447
[e ( _LCDNokia_sendString (1 &U _reactive_Forward3 ]
[; ;Phases.c: 448: LCDNokia_printValue(ATM_registers(REACTIVE_ENERGY_TYPE, PHASE_C_FORW_REACTIVE_ENERGY));
"448
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 1 . `E3957 11 `ul ]
"449
}
[e :U 427 ]
[; ;Phases.c: 449: }
[; ;Phases.c: 450: if(2 == counterPhase)
"450
[e $ ! == -> 2 `i -> F4358 `i 428  ]
[; ;Phases.c: 451: {
"451
{
[; ;Phases.c: 452: LCDNokia_sendString(apparent_energyP1);
"452
[e ( _LCDNokia_sendString (1 &U _apparent_energyP1 ]
[; ;Phases.c: 453: LCDNokia_printValue(ATM_registers(APPARENT_ENERGY_TYPE, PHASE_A_APPARENT_ENERGY));
"453
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 2 . `E3957 17 `ul ]
[; ;Phases.c: 454: LCDNokia_gotoXY(0,2);
"454
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 455: LCDNokia_sendString(apparent_energyP2);
"455
[e ( _LCDNokia_sendString (1 &U _apparent_energyP2 ]
[; ;Phases.c: 456: LCDNokia_printValue(ATM_registers(APPARENT_ENERGY_TYPE, PHASE_B_APPARENT_ENERGY));
"456
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 2 . `E3957 18 `ul ]
[; ;Phases.c: 457: LCDNokia_gotoXY(0,3);
"457
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 458: LCDNokia_sendString(apparent_energyP3);
"458
[e ( _LCDNokia_sendString (1 &U _apparent_energyP3 ]
[; ;Phases.c: 459: LCDNokia_printValue(ATM_registers(APPARENT_ENERGY_TYPE, PHASE_C_APPARENT_ENERGY));
"459
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 2 . `E3957 19 `ul ]
"460
}
[e :U 428 ]
[; ;Phases.c: 460: }
[; ;Phases.c: 462: break;
"462
[e $U 423  ]
[; ;Phases.c: 463: case 1:
"463
[e :U 429 ]
[; ;Phases.c: 464: if(0 == counterPhase)
"464
[e $ ! == -> 0 `i -> F4358 `i 430  ]
[; ;Phases.c: 465: {
"465
{
[; ;Phases.c: 466: LCDNokia_sendString(active_Reverse1);
"466
[e ( _LCDNokia_sendString (1 &U _active_Reverse1 ]
[; ;Phases.c: 467: LCDNokia_printValue(ATM_registers(ACTIVE_ENERGY_TYPE, PHASE_A_REV_ACTIVE_ENERGY));
"467
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 0 . `E3957 5 `ul ]
[; ;Phases.c: 468: LCDNokia_gotoXY(0,2);
"468
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 469: LCDNokia_sendString(active_Reverse2);
"469
[e ( _LCDNokia_sendString (1 &U _active_Reverse2 ]
[; ;Phases.c: 470: LCDNokia_printValue(ATM_registers(ACTIVE_ENERGY_TYPE, PHASE_B_REV_ACTIVE_ENERGY));
"470
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 0 . `E3957 6 `ul ]
[; ;Phases.c: 471: LCDNokia_gotoXY(0,3);
"471
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 472: LCDNokia_sendString(active_Reverse3);
"472
[e ( _LCDNokia_sendString (1 &U _active_Reverse3 ]
[; ;Phases.c: 473: LCDNokia_printValue(ATM_registers(ACTIVE_ENERGY_TYPE, PHASE_C_REV_ACTIVE_ENERGY));
"473
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 0 . `E3957 7 `ul ]
"474
}
[e :U 430 ]
[; ;Phases.c: 474: }
[; ;Phases.c: 475: if(1 == counterPhase)
"475
[e $ ! == -> 1 `i -> F4358 `i 431  ]
[; ;Phases.c: 476: {
"476
{
[; ;Phases.c: 477: LCDNokia_sendString(reactive_Reverse1);
"477
[e ( _LCDNokia_sendString (1 &U _reactive_Reverse1 ]
[; ;Phases.c: 478: LCDNokia_printValue(ATM_registers(REACTIVE_ENERGY_TYPE, PHASE_A_REV_REACTIVE_ENERGY));
"478
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 1 . `E3957 13 `ul ]
[; ;Phases.c: 479: LCDNokia_gotoXY(0,2);
"479
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 480: LCDNokia_sendString(reactive_Reverse2);
"480
[e ( _LCDNokia_sendString (1 &U _reactive_Reverse2 ]
[; ;Phases.c: 481: LCDNokia_printValue(ATM_registers(REACTIVE_ENERGY_TYPE, PHASE_B_REV_REACTIVE_ENERGY));
"481
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 1 . `E3957 14 `ul ]
[; ;Phases.c: 482: LCDNokia_gotoXY(0,3);
"482
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 483: LCDNokia_sendString(reactive_Reverse3);
"483
[e ( _LCDNokia_sendString (1 &U _reactive_Reverse3 ]
[; ;Phases.c: 484: LCDNokia_printValue(ATM_registers(REACTIVE_ENERGY_TYPE, PHASE_C_REV_REACTIVE_ENERGY));
"484
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 1 . `E3957 15 `ul ]
"485
}
[e :U 431 ]
[; ;Phases.c: 485: }
[; ;Phases.c: 486: if(2 == counterPhase)
"486
[e $ ! == -> 2 `i -> F4358 `i 432  ]
[; ;Phases.c: 487: {
"487
{
[; ;Phases.c: 488: LCDNokia_sendString(apparentAri_energyTotal);
"488
[e ( _LCDNokia_sendString (1 &U _apparentAri_energyTotal ]
[; ;Phases.c: 489: LCDNokia_printValue(ATM_registers(APPARENT_ENERGY_TYPE, TOTAL_ARIT_APPARENT_ENERGY));
"489
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 2 . `E3957 16 `ul ]
[; ;Phases.c: 490: LCDNokia_gotoXY(0,2);
"490
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 491: LCDNokia_sendString(apparentVec_energyTotal);
"491
[e ( _LCDNokia_sendString (1 &U _apparentVec_energyTotal ]
[; ;Phases.c: 492: LCDNokia_printValue(ATM_registers(APPARENT_ENERGY_TYPE, TOTAL_VECT_APPARENT_ENERGY));
"492
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 2 . `E3957 20 `ul ]
"493
}
[e :U 432 ]
[; ;Phases.c: 493: }
[; ;Phases.c: 495: break;
"495
[e $U 423  ]
[; ;Phases.c: 496: case 2:
"496
[e :U 433 ]
[; ;Phases.c: 497: if(0 == counterPhase)
"497
[e $ ! == -> 0 `i -> F4358 `i 434  ]
[; ;Phases.c: 498: {
"498
{
[; ;Phases.c: 499: LCDNokia_sendString(active_Forward_Total);
"499
[e ( _LCDNokia_sendString (1 &U _active_Forward_Total ]
[; ;Phases.c: 500: LCDNokia_printValue(ATM_registers(ACTIVE_ENERGY_TYPE, TOTAL_FORW_ACTIVE_ENERGY));
"500
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 0 . `E3957 0 `ul ]
[; ;Phases.c: 501: LCDNokia_gotoXY(0,2);
"501
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 502: LCDNokia_sendString(active_Reverse_Total);
"502
[e ( _LCDNokia_sendString (1 &U _active_Reverse_Total ]
[; ;Phases.c: 503: LCDNokia_printValue(ATM_registers(ACTIVE_ENERGY_TYPE, TOTAL_REV_ACTIVE_ENERGY));
"503
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 0 . `E3957 4 `ul ]
"504
}
[e :U 434 ]
[; ;Phases.c: 504: }
[; ;Phases.c: 505: if(1 == counterPhase)
"505
[e $ ! == -> 1 `i -> F4358 `i 435  ]
[; ;Phases.c: 506: {
"506
{
[; ;Phases.c: 507: LCDNokia_sendString(reactive_Forward_Total);
"507
[e ( _LCDNokia_sendString (1 &U _reactive_Forward_Total ]
[; ;Phases.c: 508: LCDNokia_printValue(ATM_registers(REACTIVE_ENERGY_TYPE, TOTAL_FORW_REACTIVE_ENERGY));
"508
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 1 . `E3957 8 `ul ]
[; ;Phases.c: 509: LCDNokia_gotoXY(0,2);
"509
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 510: LCDNokia_sendString(reactive_Reverse_Total);
"510
[e ( _LCDNokia_sendString (1 &U _reactive_Reverse_Total ]
[; ;Phases.c: 511: LCDNokia_printValue(ATM_registers(REACTIVE_ENERGY_TYPE, TOTAL_REVERSE_REACTIVE_ENERGY));
"511
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 1 . `E3957 12 `ul ]
"512
}
[e :U 435 ]
[; ;Phases.c: 512: }
[; ;Phases.c: 513: break;
"513
[e $U 423  ]
[; ;Phases.c: 514: default:
"514
[e :U 436 ]
[; ;Phases.c: 515: break;
"515
[e $U 423  ]
"516
}
[; ;Phases.c: 516: }
[e $U 423  ]
"424
[e :U 424 ]
[e [\ F4357 , $ -> -> 0 `i `uc 425
 , $ -> -> 1 `i `uc 429
 , $ -> -> 2 `i `uc 433
 436 ]
"516
[e :U 423 ]
[; ;Phases.c: 517: return (currentEnergy1);
"517
[e ) F4356 ]
[e $UE 417  ]
[; ;Phases.c: 518: }
"518
[e :UE 417 ]
}
"520
[v _fundamentalEnergy `(S367 ~T0 @X0 1 ef1`S367 ]
"521
{
[; ;Phases.c: 520: PhaseEnergy_Type fundamentalEnergy(PhaseEnergy_Type data)
[; ;Phases.c: 521: {
[e :U _fundamentalEnergy ]
"520
[v _data `S367 ~T0 @X0 1 r1 ]
"521
[f ]
"523
[v F4360 `S367 ~T0 @X0 1 s currentEnergy4 ]
"524
[v F4361 `uc ~T0 @X0 1 s counter ]
[i F4361
-> -> 0 `i `uc
]
[; ;Phases.c: 523: static PhaseEnergy_Type currentEnergy4;
[; ;Phases.c: 524: static uint8_t counter = 0;
[; ;Phases.c: 526: currentEnergy4.phaseState = FUNDAMENTAL_ENERGY;
"526
[e = . F4360 0 . `E4067 1 ]
[; ;Phases.c: 527: currentEnergy4.stateMain = data.stateMain;
"527
[e = . F4360 1 . _data 1 ]
[; ;Phases.c: 529: if(1 == PORTCbits.RC0)
"529
[e $ ! == -> 1 `i -> . . _PORTCbits 0 0 `i 438  ]
[; ;Phases.c: 530: {
"530
{
[; ;Phases.c: 531: currentEnergy4.phaseState = EXIT_ENERGY;
"531
[e = . F4360 0 . `E4067 3 ]
"532
}
[e :U 438 ]
[; ;Phases.c: 532: }
[; ;Phases.c: 533: if(1 == PORTCbits.RC1)
"533
[e $ ! == -> 1 `i -> . . _PORTCbits 0 1 `i 439  ]
[; ;Phases.c: 534: {
"534
{
[; ;Phases.c: 535: currentEnergy4.phaseState = HARMONIC_ENERGY;
"535
[e = . F4360 0 . `E4067 2 ]
[; ;Phases.c: 536: LCDNokia_clear();
"536
[e ( _LCDNokia_clear ..  ]
"537
}
[e :U 439 ]
[; ;Phases.c: 537: }
[; ;Phases.c: 538: if(1 == PORTCbits.RC2)
"538
[e $ ! == -> 1 `i -> . . _PORTCbits 0 2 `i 440  ]
[; ;Phases.c: 539: {
"539
{
[; ;Phases.c: 540: counter++;
"540
[e ++ F4361 -> -> 1 `i `uc ]
[; ;Phases.c: 541: LCDNokia_clear();
"541
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 542: if(counter > 2)
"542
[e $ ! > -> F4361 `i -> 2 `i 441  ]
[; ;Phases.c: 543: {
"543
{
[; ;Phases.c: 544: counter = 0;
"544
[e = F4361 -> -> 0 `i `uc ]
"545
}
[e :U 441 ]
"546
}
[e :U 440 ]
[; ;Phases.c: 545: }
[; ;Phases.c: 546: }
[; ;Phases.c: 547: switch(counter)
"547
[e $U 443  ]
[; ;Phases.c: 548: {
"548
{
[; ;Phases.c: 549: case 0:
"549
[e :U 444 ]
[; ;Phases.c: 550: LCDNokia_gotoXY(0,1);
"550
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 551: LCDNokia_sendString(fund_ForwardP1);
"551
[e ( _LCDNokia_sendString (1 &U _fund_ForwardP1 ]
[; ;Phases.c: 552: LCDNokia_printValue(ATM_registers(FUNDAMENTAL_ENERGY_TYPE, PHASE_A_FORW_ACTIVE_FUND_ENERGY));
"552
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 3 . `E3957 22 `ul ]
[; ;Phases.c: 553: LCDNokia_gotoXY(0,2);
"553
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 554: LCDNokia_sendString(fund_ForwardP2);
"554
[e ( _LCDNokia_sendString (1 &U _fund_ForwardP2 ]
[; ;Phases.c: 555: LCDNokia_printValue(ATM_registers(FUNDAMENTAL_ENERGY_TYPE, PHASE_B_FORW_ACTIVE_FUND_ENERGY));
"555
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 3 . `E3957 23 `ul ]
[; ;Phases.c: 556: LCDNokia_gotoXY(0,3);
"556
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 557: LCDNokia_sendString(fund_ForwardP3);
"557
[e ( _LCDNokia_sendString (1 &U _fund_ForwardP3 ]
[; ;Phases.c: 558: LCDNokia_printValue(ATM_registers(FUNDAMENTAL_ENERGY_TYPE, PHASE_C_FORW_ACTIVE_FUND_ENERGY));
"558
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 3 . `E3957 24 `ul ]
[; ;Phases.c: 559: break;
"559
[e $U 442  ]
[; ;Phases.c: 560: case 1:
"560
[e :U 445 ]
[; ;Phases.c: 561: LCDNokia_gotoXY(0,1);
"561
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 562: LCDNokia_sendString(fund_ReverseP1);
"562
[e ( _LCDNokia_sendString (1 &U _fund_ReverseP1 ]
[; ;Phases.c: 563: LCDNokia_printValue(ATM_registers(FUNDAMENTAL_ENERGY_TYPE, PHASE_A_REV_ACTIVE_FUND_ENERGY));
"563
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 3 . `E3957 26 `ul ]
[; ;Phases.c: 564: LCDNokia_gotoXY(0,2);
"564
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 565: LCDNokia_sendString(fund_ReverseP2);
"565
[e ( _LCDNokia_sendString (1 &U _fund_ReverseP2 ]
[; ;Phases.c: 566: LCDNokia_printValue(ATM_registers(FUNDAMENTAL_ENERGY_TYPE, PHASE_B_REV_ACTIVE_FUND_ENERGY));
"566
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 3 . `E3957 27 `ul ]
[; ;Phases.c: 567: LCDNokia_gotoXY(0,3);
"567
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 568: LCDNokia_sendString(fund_ReverseP3);
"568
[e ( _LCDNokia_sendString (1 &U _fund_ReverseP3 ]
[; ;Phases.c: 569: LCDNokia_printValue(ATM_registers(FUNDAMENTAL_ENERGY_TYPE, PHASE_C_REV_ACTIVE_FUND_ENERGY));
"569
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 3 . `E3957 28 `ul ]
[; ;Phases.c: 570: break;
"570
[e $U 442  ]
[; ;Phases.c: 571: case 2:
"571
[e :U 446 ]
[; ;Phases.c: 572: LCDNokia_gotoXY(0,1);
"572
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 573: LCDNokia_sendString(fund_ForwardTotal);
"573
[e ( _LCDNokia_sendString (1 &U _fund_ForwardTotal ]
[; ;Phases.c: 574: LCDNokia_printValue(ATM_registers(FUNDAMENTAL_ENERGY_TYPE, TOTAL_FORW_ACTIVE_FUND_ENERGY));
"574
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 3 . `E3957 21 `ul ]
[; ;Phases.c: 575: LCDNokia_gotoXY(0,2);
"575
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 576: LCDNokia_sendString(fund_ReverseTotal);
"576
[e ( _LCDNokia_sendString (1 &U _fund_ReverseTotal ]
[; ;Phases.c: 577: LCDNokia_printValue(ATM_registers(FUNDAMENTAL_ENERGY_TYPE, TOTAL_REV_ACTIVE_FUND_ENERGY));
"577
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 3 . `E3957 25 `ul ]
[; ;Phases.c: 578: break;
"578
[e $U 442  ]
[; ;Phases.c: 579: default:
"579
[e :U 447 ]
[; ;Phases.c: 580: break;
"580
[e $U 442  ]
"581
}
[; ;Phases.c: 581: }
[e $U 442  ]
"547
[e :U 443 ]
[e [\ F4361 , $ -> -> 0 `i `uc 444
 , $ -> -> 1 `i `uc 445
 , $ -> -> 2 `i `uc 446
 447 ]
"581
[e :U 442 ]
[; ;Phases.c: 582: return (currentEnergy4);
"582
[e ) F4360 ]
[e $UE 437  ]
[; ;Phases.c: 583: }
"583
[e :UE 437 ]
}
"585
[v _harmonicEnergy `(S367 ~T0 @X0 1 ef1`S367 ]
"586
{
[; ;Phases.c: 585: PhaseEnergy_Type harmonicEnergy(PhaseEnergy_Type data)
[; ;Phases.c: 586: {
[e :U _harmonicEnergy ]
"585
[v _data `S367 ~T0 @X0 1 r1 ]
"586
[f ]
"588
[v F4363 `S367 ~T0 @X0 1 s currentEnergy5 ]
"589
[v F4364 `uc ~T0 @X0 1 s counter ]
[i F4364
-> -> 0 `i `uc
]
[; ;Phases.c: 588: static PhaseEnergy_Type currentEnergy5;
[; ;Phases.c: 589: static uint8_t counter = 0;
[; ;Phases.c: 591: currentEnergy5.phaseState = HARMONIC_ENERGY;
"591
[e = . F4363 0 . `E4067 2 ]
[; ;Phases.c: 592: currentEnergy5.stateMain = data.stateMain;
"592
[e = . F4363 1 . _data 1 ]
[; ;Phases.c: 594: if(1 == PORTCbits.RC0)
"594
[e $ ! == -> 1 `i -> . . _PORTCbits 0 0 `i 449  ]
[; ;Phases.c: 595: {
"595
{
[; ;Phases.c: 596: currentEnergy5.phaseState = EXIT_ENERGY;
"596
[e = . F4363 0 . `E4067 3 ]
"597
}
[e :U 449 ]
[; ;Phases.c: 597: }
[; ;Phases.c: 598: if(1 == PORTCbits.RC1)
"598
[e $ ! == -> 1 `i -> . . _PORTCbits 0 1 `i 450  ]
[; ;Phases.c: 599: {
"599
{
[; ;Phases.c: 600: currentEnergy5.phaseState = EXIT_ENERGY;
"600
[e = . F4363 0 . `E4067 3 ]
"601
}
[e :U 450 ]
[; ;Phases.c: 601: }
[; ;Phases.c: 602: if(1 == PORTCbits.RC2)
"602
[e $ ! == -> 1 `i -> . . _PORTCbits 0 2 `i 451  ]
[; ;Phases.c: 603: {
"603
{
[; ;Phases.c: 604: counter++;
"604
[e ++ F4364 -> -> 1 `i `uc ]
[; ;Phases.c: 605: LCDNokia_clear();
"605
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 606: if(counter > 2)
"606
[e $ ! > -> F4364 `i -> 2 `i 452  ]
[; ;Phases.c: 607: {
"607
{
[; ;Phases.c: 608: counter = 0;
"608
[e = F4364 -> -> 0 `i `uc ]
"609
}
[e :U 452 ]
"610
}
[e :U 451 ]
[; ;Phases.c: 609: }
[; ;Phases.c: 610: }
[; ;Phases.c: 611: switch(counter)
"611
[e $U 454  ]
[; ;Phases.c: 612: {
"612
{
[; ;Phases.c: 613: case 0:
"613
[e :U 455 ]
[; ;Phases.c: 614: LCDNokia_gotoXY(0,1);
"614
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 615: LCDNokia_sendString(harmonic_ForwardP1);
"615
[e ( _LCDNokia_sendString (1 &U _harmonic_ForwardP1 ]
[; ;Phases.c: 616: LCDNokia_printValue(ATM_registers(HARMONIC_ENERGY_TYPE, PHASE_A_FORW_ACTIVE_HARM_ENERGY));
"616
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 4 . `E3957 30 `ul ]
[; ;Phases.c: 617: LCDNokia_gotoXY(0,2);
"617
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 618: LCDNokia_sendString(harmonic_ForwardP2);
"618
[e ( _LCDNokia_sendString (1 &U _harmonic_ForwardP2 ]
[; ;Phases.c: 619: LCDNokia_printValue(ATM_registers(HARMONIC_ENERGY_TYPE, PHASE_B_FORW_ACTIVE_HARM_ENERGY));
"619
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 4 . `E3957 31 `ul ]
[; ;Phases.c: 620: LCDNokia_gotoXY(0,3);
"620
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 621: LCDNokia_sendString(harmonic_ForwardP3);
"621
[e ( _LCDNokia_sendString (1 &U _harmonic_ForwardP3 ]
[; ;Phases.c: 622: LCDNokia_printValue(ATM_registers(HARMONIC_ENERGY_TYPE, PHASE_C_FORW_ACTIVE_HARM_ENERGY));
"622
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 4 . `E3957 32 `ul ]
[; ;Phases.c: 623: break;
"623
[e $U 453  ]
[; ;Phases.c: 624: case 1:
"624
[e :U 456 ]
[; ;Phases.c: 625: LCDNokia_gotoXY(0,1);
"625
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 626: LCDNokia_sendString(harmonic_ReverseP1);
"626
[e ( _LCDNokia_sendString (1 &U _harmonic_ReverseP1 ]
[; ;Phases.c: 627: LCDNokia_printValue(ATM_registers(HARMONIC_ENERGY_TYPE, PHASE_A_REV_ACTIVE_HARM_ENERGY));
"627
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 4 . `E3957 34 `ul ]
[; ;Phases.c: 628: LCDNokia_gotoXY(0,2);
"628
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 629: LCDNokia_sendString(harmonic_ReverseP2);
"629
[e ( _LCDNokia_sendString (1 &U _harmonic_ReverseP2 ]
[; ;Phases.c: 630: LCDNokia_printValue(ATM_registers(HARMONIC_ENERGY_TYPE, PHASE_B_REV_ACTIVE_HARM_ENERGY));
"630
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 4 . `E3957 35 `ul ]
[; ;Phases.c: 631: LCDNokia_gotoXY(0,3);
"631
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 632: LCDNokia_sendString(harmonic_ReverseP3);
"632
[e ( _LCDNokia_sendString (1 &U _harmonic_ReverseP3 ]
[; ;Phases.c: 633: LCDNokia_printValue(ATM_registers(HARMONIC_ENERGY_TYPE, PHASE_C_REV_ACTIVE_HARM_ENERGY));
"633
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 4 . `E3957 36 `ul ]
[; ;Phases.c: 634: break;
"634
[e $U 453  ]
[; ;Phases.c: 635: case 2:
"635
[e :U 457 ]
[; ;Phases.c: 636: LCDNokia_gotoXY(0,1);
"636
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 637: LCDNokia_sendString(harmonic_ForwardTotal);
"637
[e ( _LCDNokia_sendString (1 &U _harmonic_ForwardTotal ]
[; ;Phases.c: 638: LCDNokia_printValue(ATM_registers(HARMONIC_ENERGY_TYPE, TOTAL_FORW_ACTIVE_HARM_ENERGY));
"638
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 4 . `E3957 29 `ul ]
[; ;Phases.c: 639: LCDNokia_gotoXY(0,2);
"639
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 640: LCDNokia_sendString(harmonic_ReverseTotal);
"640
[e ( _LCDNokia_sendString (1 &U _harmonic_ReverseTotal ]
[; ;Phases.c: 641: LCDNokia_printValue(ATM_registers(HARMONIC_ENERGY_TYPE, TOTAL_REV_ACTIVE_HARM_ENERGY));
"641
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 4 . `E3957 33 `ul ]
[; ;Phases.c: 642: break;
"642
[e $U 453  ]
[; ;Phases.c: 643: default:
"643
[e :U 458 ]
[; ;Phases.c: 644: break;
"644
[e $U 453  ]
"645
}
[; ;Phases.c: 645: }
[e $U 453  ]
"611
[e :U 454 ]
[e [\ F4364 , $ -> -> 0 `i `uc 455
 , $ -> -> 1 `i `uc 456
 , $ -> -> 2 `i `uc 457
 458 ]
"645
[e :U 453 ]
[; ;Phases.c: 646: return (currentEnergy5);
"646
[e ) F4363 ]
[e $UE 448  ]
[; ;Phases.c: 647: }
"647
[e :UE 448 ]
}
"649
[v _exitEnergy `(S367 ~T0 @X0 1 ef1`S367 ]
"650
{
[; ;Phases.c: 649: PhaseEnergy_Type exitEnergy(PhaseEnergy_Type data)
[; ;Phases.c: 650: {
[e :U _exitEnergy ]
"649
[v _data `S367 ~T0 @X0 1 r1 ]
"650
[f ]
"652
[v F4366 `S367 ~T0 @X0 1 s currentEnergy6 ]
[; ;Phases.c: 652: static PhaseEnergy_Type currentEnergy6;
[; ;Phases.c: 653: LCDNokia_clear();
"653
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 655: currentEnergy6.phaseState = VIEW_MENU;
"655
[e = . F4366 0 . `E4049 2 ]
[; ;Phases.c: 656: currentEnergy6.stateMain = MAIN_MENU;
"656
[e = . F4366 1 . `E3904 0 ]
[; ;Phases.c: 657: return (currentEnergy6);
"657
[e ) F4366 ]
[e $UE 459  ]
[; ;Phases.c: 658: }
"658
[e :UE 459 ]
}
"660
[v _typesPower1 `(S369 ~T0 @X0 1 ef1`S369 ]
"661
{
[; ;Phases.c: 660: PhasePower1_Type typesPower1(PhasePower1_Type data)
[; ;Phases.c: 661: {
[e :U _typesPower1 ]
"660
[v _data `S369 ~T0 @X0 1 r1 ]
"661
[f ]
"663
[v F4368 `S369 ~T0 @X0 1 s currentPower1_1 ]
"664
[v F4369 `uc ~T0 @X0 1 s counter ]
[i F4369
-> -> 0 `i `uc
]
[; ;Phases.c: 663: static PhasePower1_Type currentPower1_1;
[; ;Phases.c: 664: static uint8_t counter = 0;
[; ;Phases.c: 666: currentPower1_1.phaseState = TYPES_POWER1;
"666
[e = . F4368 0 . `E4085 0 ]
[; ;Phases.c: 667: currentPower1_1.stateMain = data.stateMain;
"667
[e = . F4368 1 . _data 1 ]
[; ;Phases.c: 669: if(1 == PORTCbits.RC0)
"669
[e $ ! == -> 1 `i -> . . _PORTCbits 0 0 `i 461  ]
[; ;Phases.c: 670: {
"670
{
[; ;Phases.c: 671: currentPower1_1.phaseState = EXIT_POWER1;
"671
[e = . F4368 0 . `E4085 2 ]
"672
}
[e :U 461 ]
[; ;Phases.c: 672: }
[; ;Phases.c: 673: if(1 == PORTCbits.RC1)
"673
[e $ ! == -> 1 `i -> . . _PORTCbits 0 1 `i 462  ]
[; ;Phases.c: 674: {
"674
{
[; ;Phases.c: 675: currentPower1_1.phaseState = PHASES_POWER1;
"675
[e = . F4368 0 . `E4085 1 ]
[; ;Phases.c: 676: LCDNokia_clear();
"676
[e ( _LCDNokia_clear ..  ]
"677
}
[e :U 462 ]
[; ;Phases.c: 677: }
[; ;Phases.c: 678: if(1 == PORTCbits.RC2)
"678
[e $ ! == -> 1 `i -> . . _PORTCbits 0 2 `i 463  ]
[; ;Phases.c: 679: {
"679
{
[; ;Phases.c: 680: counter++;
"680
[e ++ F4369 -> -> 1 `i `uc ]
[; ;Phases.c: 681: LCDNokia_clear();
"681
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 682: if(counter > 2)
"682
[e $ ! > -> F4369 `i -> 2 `i 464  ]
[; ;Phases.c: 683: {
"683
{
[; ;Phases.c: 684: counter = 0;
"684
[e = F4369 -> -> 0 `i `uc ]
"685
}
[e :U 464 ]
"686
}
[e :U 463 ]
[; ;Phases.c: 685: }
[; ;Phases.c: 686: }
[; ;Phases.c: 687: switch(counter)
"687
[e $U 466  ]
[; ;Phases.c: 688: {
"688
{
[; ;Phases.c: 689: case 0:
"689
[e :U 467 ]
[; ;Phases.c: 690: LCDNokia_gotoXY(0,1);
"690
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 691: LCDNokia_sendString(active_powerP1);
"691
[e ( _LCDNokia_sendString (1 &U _active_powerP1 ]
[; ;Phases.c: 692: LCDNokia_printValue(ATM_registers(POWER_FACTOR_TYPE, PHASE_A_ACTIVE_POWER));
"692
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 8 . `E3957 38 `ul ]
[; ;Phases.c: 693: LCDNokia_gotoXY(0,2);
"693
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 694: LCDNokia_sendString(active_powerP2);
"694
[e ( _LCDNokia_sendString (1 &U _active_powerP2 ]
[; ;Phases.c: 695: LCDNokia_printValue(ATM_registers(POWER_FACTOR_TYPE, PHASE_B_ACTIVE_POWER));
"695
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 8 . `E3957 39 `ul ]
[; ;Phases.c: 696: LCDNokia_gotoXY(0,3);
"696
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 697: LCDNokia_sendString(active_powerP3);
"697
[e ( _LCDNokia_sendString (1 &U _active_powerP3 ]
[; ;Phases.c: 698: LCDNokia_printValue(ATM_registers(POWER_FACTOR_TYPE, PHASE_C_ACTIVE_POWER));
"698
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 8 . `E3957 40 `ul ]
[; ;Phases.c: 699: break;
"699
[e $U 465  ]
[; ;Phases.c: 700: case 1:
"700
[e :U 468 ]
[; ;Phases.c: 701: LCDNokia_gotoXY(0,1);
"701
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 702: LCDNokia_sendString(reactive_powerP1);
"702
[e ( _LCDNokia_sendString (1 &U _reactive_powerP1 ]
[; ;Phases.c: 703: LCDNokia_printValue(ATM_registers(POWER_FACTOR_TYPE, PHASE_A_REACTIVE_POWER));
"703
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 8 . `E3957 42 `ul ]
[; ;Phases.c: 704: LCDNokia_gotoXY(0,2);
"704
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 705: LCDNokia_sendString(reactive_powerP2);
"705
[e ( _LCDNokia_sendString (1 &U _reactive_powerP2 ]
[; ;Phases.c: 706: LCDNokia_printValue(ATM_registers(POWER_FACTOR_TYPE, PHASE_B_REACTIVE_POWER));
"706
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 8 . `E3957 43 `ul ]
[; ;Phases.c: 707: LCDNokia_gotoXY(0,3);
"707
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 708: LCDNokia_sendString(reactive_powerP3);
"708
[e ( _LCDNokia_sendString (1 &U _reactive_powerP3 ]
[; ;Phases.c: 709: LCDNokia_printValue(ATM_registers(POWER_FACTOR_TYPE, PHASE_C_REACTIVE_POWER));
"709
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 8 . `E3957 44 `ul ]
[; ;Phases.c: 710: break;
"710
[e $U 465  ]
[; ;Phases.c: 711: case 2:
"711
[e :U 469 ]
[; ;Phases.c: 712: LCDNokia_gotoXY(0,1);
"712
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 713: LCDNokia_sendString(apparent_powerP1);
"713
[e ( _LCDNokia_sendString (1 &U _apparent_powerP1 ]
[; ;Phases.c: 714: LCDNokia_printValue(ATM_registers(APPARENT_POWER_TYPE, PHASE_A_APPARENT_POWER));
"714
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 7 . `E3957 46 `ul ]
[; ;Phases.c: 715: LCDNokia_gotoXY(0,2);
"715
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 716: LCDNokia_sendString(apparent_powerP2);
"716
[e ( _LCDNokia_sendString (1 &U _apparent_powerP2 ]
[; ;Phases.c: 717: LCDNokia_printValue(ATM_registers(APPARENT_POWER_TYPE, PHASE_B_APPARENT_POWER));
"717
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 7 . `E3957 47 `ul ]
[; ;Phases.c: 718: LCDNokia_gotoXY(0,3);
"718
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 719: LCDNokia_sendString(apparent_powerP3);
"719
[e ( _LCDNokia_sendString (1 &U _apparent_powerP3 ]
[; ;Phases.c: 720: LCDNokia_printValue(ATM_registers(APPARENT_POWER_TYPE, PHASE_C_APPARENT_POWER));
"720
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 7 . `E3957 48 `ul ]
[; ;Phases.c: 721: break;
"721
[e $U 465  ]
[; ;Phases.c: 722: default:
"722
[e :U 470 ]
[; ;Phases.c: 723: break;
"723
[e $U 465  ]
"724
}
[; ;Phases.c: 724: }
[e $U 465  ]
"687
[e :U 466 ]
[e [\ F4369 , $ -> -> 0 `i `uc 467
 , $ -> -> 1 `i `uc 468
 , $ -> -> 2 `i `uc 469
 470 ]
"724
[e :U 465 ]
[; ;Phases.c: 725: return (currentPower1_1);
"725
[e ) F4368 ]
[e $UE 460  ]
[; ;Phases.c: 726: }
"726
[e :UE 460 ]
}
"728
[v _phPower1 `(S369 ~T0 @X0 1 ef1`S369 ]
"729
{
[; ;Phases.c: 728: PhasePower1_Type phPower1(PhasePower1_Type data)
[; ;Phases.c: 729: {
[e :U _phPower1 ]
"728
[v _data `S369 ~T0 @X0 1 r1 ]
"729
[f ]
"731
[v F4371 `S369 ~T0 @X0 1 s currentPower1_2 ]
[; ;Phases.c: 731: static PhasePower1_Type currentPower1_2;
[; ;Phases.c: 733: currentPower1_2.phaseState = PHASES_POWER1;
"733
[e = . F4371 0 . `E4085 1 ]
[; ;Phases.c: 734: currentPower1_2.stateMain = data.stateMain;
"734
[e = . F4371 1 . _data 1 ]
[; ;Phases.c: 736: if(1 == PORTCbits.RC0)
"736
[e $ ! == -> 1 `i -> . . _PORTCbits 0 0 `i 472  ]
[; ;Phases.c: 737: {
"737
{
[; ;Phases.c: 738: currentPower1_2.phaseState = EXIT_POWER1;
"738
[e = . F4371 0 . `E4085 2 ]
"739
}
[e :U 472 ]
[; ;Phases.c: 739: }
[; ;Phases.c: 740: if(1 == PORTCbits.RC1)
"740
[e $ ! == -> 1 `i -> . . _PORTCbits 0 1 `i 473  ]
[; ;Phases.c: 741: {
"741
{
[; ;Phases.c: 742: currentPower1_2.phaseState = EXIT_POWER1;
"742
[e = . F4371 0 . `E4085 2 ]
[; ;Phases.c: 743: LCDNokia_clear();
"743
[e ( _LCDNokia_clear ..  ]
"744
}
[e :U 473 ]
[; ;Phases.c: 744: }
[; ;Phases.c: 746: LCDNokia_gotoXY(0,1);
"746
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 747: LCDNokia_sendString(total_active_power);
"747
[e ( _LCDNokia_sendString (1 &U _total_active_power ]
[; ;Phases.c: 748: LCDNokia_printValue(ATM_registers(POWER_FACTOR_TYPE, TOTAL_ACTIVE_POWER));
"748
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 8 . `E3957 37 `ul ]
[; ;Phases.c: 749: LCDNokia_gotoXY(0,2);
"749
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 750: LCDNokia_sendString(total_reactive_power);
"750
[e ( _LCDNokia_sendString (1 &U _total_reactive_power ]
[; ;Phases.c: 751: LCDNokia_printValue(ATM_registers(POWER_FACTOR_TYPE, TOTAL_REACTIVE_POWER));
"751
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 8 . `E3957 41 `ul ]
[; ;Phases.c: 752: LCDNokia_gotoXY(0,3);
"752
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 753: LCDNokia_sendString(total_apparent_power);
"753
[e ( _LCDNokia_sendString (1 &U _total_apparent_power ]
[; ;Phases.c: 754: LCDNokia_printValue(ATM_registers(APPARENT_POWER_TYPE, TOTAL_APPARENT_POWER));
"754
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 7 . `E3957 45 `ul ]
[; ;Phases.c: 755: return (currentPower1_2);
"755
[e ) F4371 ]
[e $UE 471  ]
[; ;Phases.c: 756: }
"756
[e :UE 471 ]
}
"758
[v _exitPower1 `(S369 ~T0 @X0 1 ef1`S369 ]
"759
{
[; ;Phases.c: 758: PhasePower1_Type exitPower1(PhasePower1_Type data)
[; ;Phases.c: 759: {
[e :U _exitPower1 ]
"758
[v _data `S369 ~T0 @X0 1 r1 ]
"759
[f ]
"761
[v F4373 `S369 ~T0 @X0 1 s currentPower1_4 ]
[; ;Phases.c: 761: static PhasePower1_Type currentPower1_4;
[; ;Phases.c: 762: LCDNokia_clear();
"762
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 764: currentPower1_4.phaseState = data.phaseState;
"764
[e = . F4373 0 . _data 0 ]
[; ;Phases.c: 765: currentPower1_4.stateMain = data.stateMain;
"765
[e = . F4373 1 . _data 1 ]
[; ;Phases.c: 766: return (currentPower1_4);
"766
[e ) F4373 ]
[e $UE 474  ]
[; ;Phases.c: 767: }
"767
[e :UE 474 ]
}
"769
[v _fhPower2 `(S371 ~T0 @X0 1 ef1`S371 ]
"770
{
[; ;Phases.c: 769: PhasePower2_Type fhPower2(PhasePower2_Type data)
[; ;Phases.c: 770: {
[e :U _fhPower2 ]
"769
[v _data `S371 ~T0 @X0 1 r1 ]
"770
[f ]
"772
[v F4375 `S371 ~T0 @X0 1 s currentPower2_1 ]
"773
[v F4376 `uc ~T0 @X0 1 s counter ]
[i F4376
-> -> 0 `i `uc
]
[; ;Phases.c: 772: static PhasePower2_Type currentPower2_1;
[; ;Phases.c: 773: static uint8_t counter = 0;
[; ;Phases.c: 775: currentPower2_1.phaseState = FH_POWER2;
"775
[e = . F4375 0 . `E4102 0 ]
[; ;Phases.c: 776: currentPower2_1.stateMain = data.stateMain;
"776
[e = . F4375 1 . _data 1 ]
[; ;Phases.c: 778: if(1 == PORTCbits.RC0)
"778
[e $ ! == -> 1 `i -> . . _PORTCbits 0 0 `i 476  ]
[; ;Phases.c: 779: {
"779
{
[; ;Phases.c: 780: currentPower2_1.phaseState = EXIT_POWER2;
"780
[e = . F4375 0 . `E4102 2 ]
"781
}
[e :U 476 ]
[; ;Phases.c: 781: }
[; ;Phases.c: 782: if(1 == PORTCbits.RC1)
"782
[e $ ! == -> 1 `i -> . . _PORTCbits 0 1 `i 477  ]
[; ;Phases.c: 783: {
"783
{
[; ;Phases.c: 784: currentPower2_1.phaseState = PHASES_POWER2;
"784
[e = . F4375 0 . `E4102 1 ]
[; ;Phases.c: 785: LCDNokia_clear();
"785
[e ( _LCDNokia_clear ..  ]
"786
}
[e :U 477 ]
[; ;Phases.c: 786: }
[; ;Phases.c: 787: if(1 == PORTCbits.RC2)
"787
[e $ ! == -> 1 `i -> . . _PORTCbits 0 2 `i 478  ]
[; ;Phases.c: 788: {
"788
{
[; ;Phases.c: 789: counter++;
"789
[e ++ F4376 -> -> 1 `i `uc ]
[; ;Phases.c: 790: LCDNokia_clear();
"790
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 791: if(counter > 1)
"791
[e $ ! > -> F4376 `i -> 1 `i 479  ]
[; ;Phases.c: 792: {
"792
{
[; ;Phases.c: 793: counter = 0;
"793
[e = F4376 -> -> 0 `i `uc ]
"794
}
[e :U 479 ]
"795
}
[e :U 478 ]
[; ;Phases.c: 794: }
[; ;Phases.c: 795: }
[; ;Phases.c: 796: switch(counter)
"796
[e $U 481  ]
[; ;Phases.c: 797: {
"797
{
[; ;Phases.c: 798: case 0:
"798
[e :U 482 ]
[; ;Phases.c: 799: LCDNokia_gotoXY(0,1);
"799
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 800: LCDNokia_sendString(fundamental_PowerP1);
"800
[e ( _LCDNokia_sendString (1 &U _fundamental_PowerP1 ]
[; ;Phases.c: 801: LCDNokia_printValue(ATM_registers(FUNDAMENTAL_POWER, PHASE_A_ACTIVE_FUND_POWER));
"801
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 9 . `E3957 54 `ul ]
[; ;Phases.c: 802: LCDNokia_gotoXY(0,2);
"802
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 803: LCDNokia_sendString(fundamental_PowerP2);
"803
[e ( _LCDNokia_sendString (1 &U _fundamental_PowerP2 ]
[; ;Phases.c: 804: LCDNokia_printValue(ATM_registers(FUNDAMENTAL_POWER, PHASE_B_ACTIVE_FUND_POWER));
"804
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 9 . `E3957 55 `ul ]
[; ;Phases.c: 805: LCDNokia_gotoXY(0,3);
"805
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 806: LCDNokia_sendString(fundamental_PowerP3);
"806
[e ( _LCDNokia_sendString (1 &U _fundamental_PowerP3 ]
[; ;Phases.c: 807: LCDNokia_printValue(ATM_registers(FUNDAMENTAL_POWER, PHASE_C_ACTIVE_FUND_POWER));
"807
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 9 . `E3957 56 `ul ]
[; ;Phases.c: 808: break;
"808
[e $U 480  ]
[; ;Phases.c: 809: case 1:
"809
[e :U 483 ]
[; ;Phases.c: 810: LCDNokia_gotoXY(0,1);
"810
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 811: LCDNokia_sendString(harmonic_PowerP1);
"811
[e ( _LCDNokia_sendString (1 &U _harmonic_PowerP1 ]
[; ;Phases.c: 812: LCDNokia_printValue(ATM_registers(HARMONIC_POWER, PHASE_A_ACTIVE_HARM_POWER));
"812
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 10 . `E3957 58 `ul ]
[; ;Phases.c: 813: LCDNokia_gotoXY(0,2);
"813
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 814: LCDNokia_sendString(harmonic_PowerP2);
"814
[e ( _LCDNokia_sendString (1 &U _harmonic_PowerP2 ]
[; ;Phases.c: 815: LCDNokia_printValue(ATM_registers(HARMONIC_POWER, PHASE_B_ACTIVE_HARM_POWER));
"815
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 10 . `E3957 59 `ul ]
[; ;Phases.c: 816: LCDNokia_gotoXY(0,3);
"816
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 817: LCDNokia_sendString(harmonic_PowerP3);
"817
[e ( _LCDNokia_sendString (1 &U _harmonic_PowerP3 ]
[; ;Phases.c: 818: LCDNokia_printValue(ATM_registers(HARMONIC_POWER, PHASE_C_ACTIVE_HARM_POWER));
"818
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 10 . `E3957 60 `ul ]
[; ;Phases.c: 819: break;
"819
[e $U 480  ]
[; ;Phases.c: 820: default:
"820
[e :U 484 ]
[; ;Phases.c: 821: break;
"821
[e $U 480  ]
"822
}
[; ;Phases.c: 822: }
[e $U 480  ]
"796
[e :U 481 ]
[e [\ F4376 , $ -> -> 0 `i `uc 482
 , $ -> -> 1 `i `uc 483
 484 ]
"822
[e :U 480 ]
[; ;Phases.c: 823: return (currentPower2_1);
"823
[e ) F4375 ]
[e $UE 475  ]
[; ;Phases.c: 824: }
"824
[e :UE 475 ]
}
"826
[v _phPower2 `(S371 ~T0 @X0 1 ef1`S371 ]
"827
{
[; ;Phases.c: 826: PhasePower2_Type phPower2(PhasePower2_Type data)
[; ;Phases.c: 827: {
[e :U _phPower2 ]
"826
[v _data `S371 ~T0 @X0 1 r1 ]
"827
[f ]
"829
[v F4378 `S371 ~T0 @X0 1 s currentPower2_2 ]
[; ;Phases.c: 829: static PhasePower2_Type currentPower2_2;
[; ;Phases.c: 831: currentPower2_2.phaseState = PHASES_POWER2;
"831
[e = . F4378 0 . `E4102 1 ]
[; ;Phases.c: 832: currentPower2_2.stateMain = data.stateMain;
"832
[e = . F4378 1 . _data 1 ]
[; ;Phases.c: 834: if(1 == PORTCbits.RC0)
"834
[e $ ! == -> 1 `i -> . . _PORTCbits 0 0 `i 486  ]
[; ;Phases.c: 835: {
"835
{
[; ;Phases.c: 836: currentPower2_2.phaseState = EXIT_POWER2;
"836
[e = . F4378 0 . `E4102 2 ]
"837
}
[e :U 486 ]
[; ;Phases.c: 837: }
[; ;Phases.c: 838: if(1 == PORTCbits.RC1)
"838
[e $ ! == -> 1 `i -> . . _PORTCbits 0 1 `i 487  ]
[; ;Phases.c: 839: {
"839
{
[; ;Phases.c: 840: currentPower2_2.phaseState = EXIT_POWER2;
"840
[e = . F4378 0 . `E4102 2 ]
"841
}
[e :U 487 ]
[; ;Phases.c: 841: }
[; ;Phases.c: 842: LCDNokia_gotoXY(0,1);
"842
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 843: LCDNokia_sendString(fundamental_Total_Power);
"843
[e ( _LCDNokia_sendString (1 &U _fundamental_Total_Power ]
[; ;Phases.c: 844: LCDNokia_printValue(ATM_registers(FUNDAMENTAL_POWER, TOTAL_ACTIVE_FUND_POWER));
"844
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 9 . `E3957 53 `ul ]
[; ;Phases.c: 845: LCDNokia_gotoXY(0,2);
"845
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 846: LCDNokia_sendString(harmonic_Total_Power);
"846
[e ( _LCDNokia_sendString (1 &U _harmonic_Total_Power ]
[; ;Phases.c: 847: LCDNokia_printValue(ATM_registers(HARMONIC_POWER, TOTAL_ACTIVE_HARM_POWER));
"847
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 10 . `E3957 57 `ul ]
[; ;Phases.c: 848: return (currentPower2_2);
"848
[e ) F4378 ]
[e $UE 485  ]
[; ;Phases.c: 849: }
"849
[e :UE 485 ]
}
"851
[v _exitPower2 `(S371 ~T0 @X0 1 ef1`S371 ]
"852
{
[; ;Phases.c: 851: PhasePower2_Type exitPower2(PhasePower2_Type data)
[; ;Phases.c: 852: {
[e :U _exitPower2 ]
"851
[v _data `S371 ~T0 @X0 1 r1 ]
"852
[f ]
"854
[v F4380 `S371 ~T0 @X0 1 s currentPower2_3 ]
[; ;Phases.c: 854: static PhasePower2_Type currentPower2_3;
[; ;Phases.c: 855: LCDNokia_clear();
"855
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 857: currentPower2_3.phaseState = data.phaseState;
"857
[e = . F4380 0 . _data 0 ]
[; ;Phases.c: 858: currentPower2_3.stateMain = data.stateMain;
"858
[e = . F4380 1 . _data 1 ]
[; ;Phases.c: 859: return (currentPower2_3);
"859
[e ) F4380 ]
[e $UE 488  ]
[; ;Phases.c: 860: }
"860
[e :UE 488 ]
}
"862
[v _phRmsVI `(S373 ~T0 @X0 1 ef1`S373 ]
"863
{
[; ;Phases.c: 862: PhaseRmsVI_Type phRmsVI(PhaseRmsVI_Type data)
[; ;Phases.c: 863: {
[e :U _phRmsVI ]
"862
[v _data `S373 ~T0 @X0 1 r1 ]
"863
[f ]
"865
[v F4382 `S373 ~T0 @X0 1 s currentRms1 ]
"866
[v F4383 `uc ~T0 @X0 1 s counter ]
[i F4383
-> -> 0 `i `uc
]
[; ;Phases.c: 865: static PhaseRmsVI_Type currentRms1;
[; ;Phases.c: 866: static uint8_t counter = 0;
[; ;Phases.c: 868: currentRms1.phaseState = PHASES_RMSVI;
"868
[e = . F4382 0 . `E4119 0 ]
[; ;Phases.c: 869: currentRms1.stateMain = data.stateMain;
"869
[e = . F4382 1 . _data 1 ]
[; ;Phases.c: 871: if(1 == PORTCbits.RC0)
"871
[e $ ! == -> 1 `i -> . . _PORTCbits 0 0 `i 490  ]
[; ;Phases.c: 872: {
"872
{
[; ;Phases.c: 873: currentRms1.phaseState = EXIT_RMSVI;
"873
[e = . F4382 0 . `E4119 2 ]
"874
}
[e :U 490 ]
[; ;Phases.c: 874: }
[; ;Phases.c: 875: if(1 == PORTCbits.RC1)
"875
[e $ ! == -> 1 `i -> . . _PORTCbits 0 1 `i 491  ]
[; ;Phases.c: 876: {
"876
{
[; ;Phases.c: 877: currentRms1.phaseState = NEUTRAL_RMSVI;
"877
[e = . F4382 0 . `E4119 1 ]
[; ;Phases.c: 878: LCDNokia_clear();
"878
[e ( _LCDNokia_clear ..  ]
"879
}
[e :U 491 ]
[; ;Phases.c: 879: }
[; ;Phases.c: 880: if(1 == PORTCbits.RC2)
"880
[e $ ! == -> 1 `i -> . . _PORTCbits 0 2 `i 492  ]
[; ;Phases.c: 881: {
"881
{
[; ;Phases.c: 882: counter++;
"882
[e ++ F4383 -> -> 1 `i `uc ]
[; ;Phases.c: 883: LCDNokia_clear();
"883
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 884: if(counter > 1)
"884
[e $ ! > -> F4383 `i -> 1 `i 493  ]
[; ;Phases.c: 885: {
"885
{
[; ;Phases.c: 886: counter = 0;
"886
[e = F4383 -> -> 0 `i `uc ]
"887
}
[e :U 493 ]
"888
}
[e :U 492 ]
[; ;Phases.c: 887: }
[; ;Phases.c: 888: }
[; ;Phases.c: 889: switch(counter)
"889
[e $U 495  ]
[; ;Phases.c: 890: {
"890
{
[; ;Phases.c: 891: case 0:
"891
[e :U 496 ]
[; ;Phases.c: 892: LCDNokia_gotoXY(0,1);
"892
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 893: LCDNokia_sendString(voltage1_RMS);
"893
[e ( _LCDNokia_sendString (1 &U _voltage1_RMS ]
[; ;Phases.c: 894: LCDNokia_printValue(ATM_registers(VOLTAGE_RMS, PHASE_A_VOLTAGE_RMS));
"894
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 11 . `E3957 62 `ul ]
[; ;Phases.c: 895: LCDNokia_gotoXY(0,2);
"895
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 896: LCDNokia_sendString(voltage2_RMS);
"896
[e ( _LCDNokia_sendString (1 &U _voltage2_RMS ]
[; ;Phases.c: 897: LCDNokia_printValue(ATM_registers(VOLTAGE_RMS, PHASE_B_VOLTAGE_RMS));
"897
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 11 . `E3957 63 `ul ]
[; ;Phases.c: 898: LCDNokia_gotoXY(0,3);
"898
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 899: LCDNokia_sendString(voltage3_RMS);
"899
[e ( _LCDNokia_sendString (1 &U _voltage3_RMS ]
[; ;Phases.c: 900: LCDNokia_printValue(ATM_registers(VOLTAGE_RMS, PHASE_C_VOLTAGE_RMS));
"900
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 11 . `E3957 64 `ul ]
[; ;Phases.c: 901: break;
"901
[e $U 494  ]
[; ;Phases.c: 902: case 1:
"902
[e :U 497 ]
[; ;Phases.c: 903: LCDNokia_gotoXY(0,1);
"903
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 904: LCDNokia_sendString(current1_RMS);
"904
[e ( _LCDNokia_sendString (1 &U _current1_RMS ]
[; ;Phases.c: 905: LCDNokia_printValue(ATM_registers(CURRENT_RMS, PHASE_A_CURRENT_RMS));
"905
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 12 . `E3957 66 `ul ]
[; ;Phases.c: 906: LCDNokia_gotoXY(0,2);
"906
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 907: LCDNokia_sendString(current2_RMS);
"907
[e ( _LCDNokia_sendString (1 &U _current2_RMS ]
[; ;Phases.c: 908: LCDNokia_printValue(ATM_registers(CURRENT_RMS, PHASE_B_CURRENT_RMS));
"908
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 12 . `E3957 67 `ul ]
[; ;Phases.c: 909: LCDNokia_gotoXY(0,3);
"909
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 910: LCDNokia_sendString(current3_RMS);
"910
[e ( _LCDNokia_sendString (1 &U _current3_RMS ]
[; ;Phases.c: 911: LCDNokia_printValue(ATM_registers(CURRENT_RMS, PHASE_C_CURRENT_RMS));
"911
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 12 . `E3957 68 `ul ]
[; ;Phases.c: 912: break;
"912
[e $U 494  ]
[; ;Phases.c: 913: default:
"913
[e :U 498 ]
[; ;Phases.c: 914: break;
"914
[e $U 494  ]
"915
}
[; ;Phases.c: 915: }
[e $U 494  ]
"889
[e :U 495 ]
[e [\ F4383 , $ -> -> 0 `i `uc 496
 , $ -> -> 1 `i `uc 497
 498 ]
"915
[e :U 494 ]
[; ;Phases.c: 916: return (currentRms1);
"916
[e ) F4382 ]
[e $UE 489  ]
[; ;Phases.c: 917: }
"917
[e :UE 489 ]
}
"919
[v _neutralRmsVI `(S373 ~T0 @X0 1 ef1`S373 ]
"920
{
[; ;Phases.c: 919: PhaseRmsVI_Type neutralRmsVI(PhaseRmsVI_Type data)
[; ;Phases.c: 920: {
[e :U _neutralRmsVI ]
"919
[v _data `S373 ~T0 @X0 1 r1 ]
"920
[f ]
"922
[v F4385 `S373 ~T0 @X0 1 s currentRms2 ]
[; ;Phases.c: 922: static PhaseRmsVI_Type currentRms2;
[; ;Phases.c: 924: currentRms2.phaseState = NEUTRAL_RMSVI;
"924
[e = . F4385 0 . `E4119 1 ]
[; ;Phases.c: 925: currentRms2.stateMain = data.stateMain;
"925
[e = . F4385 1 . _data 1 ]
[; ;Phases.c: 927: if(1 == PORTCbits.RC0)
"927
[e $ ! == -> 1 `i -> . . _PORTCbits 0 0 `i 500  ]
[; ;Phases.c: 928: {
"928
{
[; ;Phases.c: 929: currentRms2.phaseState = EXIT_RMSVI;
"929
[e = . F4385 0 . `E4119 2 ]
"931
}
[e :U 500 ]
[; ;Phases.c: 931: }
[; ;Phases.c: 932: if(1 == PORTCbits.RC1)
"932
[e $ ! == -> 1 `i -> . . _PORTCbits 0 1 `i 501  ]
[; ;Phases.c: 933: {
"933
{
[; ;Phases.c: 934: currentRms2.phaseState = EXIT_RMSVI;
"934
[e = . F4385 0 . `E4119 2 ]
"935
}
[e :U 501 ]
[; ;Phases.c: 935: }
[; ;Phases.c: 936: LCDNokia_gotoXY(0,1);
"936
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 937: LCDNokia_sendString(nline_calculated_RMS);
"937
[e ( _LCDNokia_sendString (1 &U _nline_calculated_RMS ]
[; ;Phases.c: 938: LCDNokia_printValue(ATM_registers(CURRENT_RMS, NLINE_CALCULATED_CURRENT_RMS));
"938
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 12 . `E3957 65 `ul ]
[; ;Phases.c: 939: LCDNokia_gotoXY(0,2);
"939
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 940: LCDNokia_sendString(nline_sampled_RMS);
"940
[e ( _LCDNokia_sendString (1 &U _nline_sampled_RMS ]
[; ;Phases.c: 941: LCDNokia_printValue(ATM_registers(CURRENT_RMS, NLINE_SAMPLED_CURRENT_RMS));
"941
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 12 . `E3957 61 `ul ]
[; ;Phases.c: 943: return (currentRms2);
"943
[e ) F4385 ]
[e $UE 499  ]
[; ;Phases.c: 944: }
"944
[e :UE 499 ]
}
"946
[v _exitRmsVI `(S373 ~T0 @X0 1 ef1`S373 ]
"947
{
[; ;Phases.c: 946: PhaseRmsVI_Type exitRmsVI(PhaseRmsVI_Type data)
[; ;Phases.c: 947: {
[e :U _exitRmsVI ]
"946
[v _data `S373 ~T0 @X0 1 r1 ]
"947
[f ]
"949
[v F4387 `S373 ~T0 @X0 1 s currentRms3 ]
[; ;Phases.c: 949: static PhaseRmsVI_Type currentRms3;
[; ;Phases.c: 950: LCDNokia_clear();
"950
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 952: currentRms3.phaseState = data.phaseState;
"952
[e = . F4387 0 . _data 0 ]
[; ;Phases.c: 953: currentRms3.stateMain = data.stateMain;
"953
[e = . F4387 1 . _data 1 ]
[; ;Phases.c: 954: return (currentRms3);
"954
[e ) F4387 ]
[e $UE 502  ]
[; ;Phases.c: 955: }
"955
[e :UE 502 ]
}
"957
[v _phPowerFactor `(S375 ~T0 @X0 1 ef1`S375 ]
"958
{
[; ;Phases.c: 957: PhasePowerFactor_Type phPowerFactor(PhasePowerFactor_Type data)
[; ;Phases.c: 958: {
[e :U _phPowerFactor ]
"957
[v _data `S375 ~T0 @X0 1 r1 ]
"958
[f ]
"960
[v F4389 `S375 ~T0 @X0 1 s currentPowerFactor1 ]
"961
[v F4390 `uc ~T0 @X0 1 s counter ]
[i F4390
-> -> 0 `i `uc
]
[; ;Phases.c: 960: static PhasePowerFactor_Type currentPowerFactor1;
[; ;Phases.c: 961: static uint8_t counter = 0;
[; ;Phases.c: 964: currentPowerFactor1.phaseState = PHASES_PF;
"964
[e = . F4389 0 . `E4136 0 ]
[; ;Phases.c: 965: currentPowerFactor1.stateMain = data.stateMain;
"965
[e = . F4389 1 . _data 1 ]
[; ;Phases.c: 967: if(1 == PORTCbits.RC0)
"967
[e $ ! == -> 1 `i -> . . _PORTCbits 0 0 `i 504  ]
[; ;Phases.c: 968: {
"968
{
[; ;Phases.c: 969: currentPowerFactor1.phaseState = EXIT_PF;
"969
[e = . F4389 0 . `E4136 1 ]
"970
}
[e :U 504 ]
[; ;Phases.c: 970: }
[; ;Phases.c: 971: if(1 == PORTCbits.RC1)
"971
[e $ ! == -> 1 `i -> . . _PORTCbits 0 1 `i 505  ]
[; ;Phases.c: 972: {
"972
{
[; ;Phases.c: 973: currentPowerFactor1.phaseState = EXIT_PF;
"973
[e = . F4389 0 . `E4136 1 ]
"974
}
[e :U 505 ]
[; ;Phases.c: 974: }
[; ;Phases.c: 975: if(1 == PORTCbits.RC2)
"975
[e $ ! == -> 1 `i -> . . _PORTCbits 0 2 `i 506  ]
[; ;Phases.c: 976: {
"976
{
[; ;Phases.c: 977: counter++;
"977
[e ++ F4390 -> -> 1 `i `uc ]
[; ;Phases.c: 978: LCDNokia_clear();
"978
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 979: if(counter > 1)
"979
[e $ ! > -> F4390 `i -> 1 `i 507  ]
[; ;Phases.c: 980: {
"980
{
[; ;Phases.c: 981: counter = 0;
"981
[e = F4390 -> -> 0 `i `uc ]
"982
}
[e :U 507 ]
"983
}
[e :U 506 ]
[; ;Phases.c: 982: }
[; ;Phases.c: 983: }
[; ;Phases.c: 984: switch(counter)
"984
[e $U 509  ]
[; ;Phases.c: 985: {
"985
{
[; ;Phases.c: 986: case 0:
"986
[e :U 510 ]
[; ;Phases.c: 987: LCDNokia_gotoXY(0,1);
"987
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 988: LCDNokia_sendString(factor_powerP1);
"988
[e ( _LCDNokia_sendString (1 &U _factor_powerP1 ]
[; ;Phases.c: 989: LCDNokia_printValue(ATM_registers(POWER_FACTOR_TYPE, PHASE_A_POWER_FACTOR));
"989
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 8 . `E3957 50 `ul ]
[; ;Phases.c: 990: LCDNokia_gotoXY(0,2);
"990
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 991: LCDNokia_sendString(factor_powerP2);
"991
[e ( _LCDNokia_sendString (1 &U _factor_powerP2 ]
[; ;Phases.c: 992: LCDNokia_printValue(ATM_registers(POWER_FACTOR_TYPE, PHASE_B_POWER_FACTOR));
"992
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 8 . `E3957 51 `ul ]
[; ;Phases.c: 993: LCDNokia_gotoXY(0,3);
"993
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 994: LCDNokia_sendString(factor_powerP3);
"994
[e ( _LCDNokia_sendString (1 &U _factor_powerP3 ]
[; ;Phases.c: 995: LCDNokia_printValue(ATM_registers(POWER_FACTOR_TYPE, PHASE_C_POWER_FACTOR));
"995
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 8 . `E3957 52 `ul ]
[; ;Phases.c: 996: break;
"996
[e $U 508  ]
[; ;Phases.c: 997: case 1:
"997
[e :U 511 ]
[; ;Phases.c: 998: LCDNokia_gotoXY(0,1);
"998
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 999: LCDNokia_sendString(total_factor_power);
"999
[e ( _LCDNokia_sendString (1 &U _total_factor_power ]
[; ;Phases.c: 1000: LCDNokia_printValue(ATM_registers(POWER_FACTOR_TYPE, TOTAL_POWER_FACTOR));
"1000
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 8 . `E3957 49 `ul ]
[; ;Phases.c: 1001: break;
"1001
[e $U 508  ]
[; ;Phases.c: 1002: default:
"1002
[e :U 512 ]
[; ;Phases.c: 1003: break;
"1003
[e $U 508  ]
"1004
}
[; ;Phases.c: 1004: }
[e $U 508  ]
"984
[e :U 509 ]
[e [\ F4390 , $ -> -> 0 `i `uc 510
 , $ -> -> 1 `i `uc 511
 512 ]
"1004
[e :U 508 ]
[; ;Phases.c: 1005: return (currentPowerFactor1);
"1005
[e ) F4389 ]
[e $UE 503  ]
[; ;Phases.c: 1006: }
"1006
[e :UE 503 ]
}
"1008
[v _exitPowerFactor `(S375 ~T0 @X0 1 ef1`S375 ]
"1009
{
[; ;Phases.c: 1008: PhasePowerFactor_Type exitPowerFactor(PhasePowerFactor_Type data)
[; ;Phases.c: 1009: {
[e :U _exitPowerFactor ]
"1008
[v _data `S375 ~T0 @X0 1 r1 ]
"1009
[f ]
"1011
[v F4392 `S375 ~T0 @X0 1 s currentPowerFactor2 ]
[; ;Phases.c: 1011: static PhasePowerFactor_Type currentPowerFactor2;
[; ;Phases.c: 1012: LCDNokia_clear();
"1012
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 1014: currentPowerFactor2.phaseState = data.phaseState;
"1014
[e = . F4392 0 . _data 0 ]
[; ;Phases.c: 1015: currentPowerFactor2.stateMain = data.stateMain;
"1015
[e = . F4392 1 . _data 1 ]
[; ;Phases.c: 1016: return (currentPowerFactor2);
"1016
[e ) F4392 ]
[e $UE 513  ]
[; ;Phases.c: 1017: }
"1017
[e :UE 513 ]
}
"1019
[v _phPhaseAngle `(S377 ~T0 @X0 1 ef1`S377 ]
"1020
{
[; ;Phases.c: 1019: PhasePhaseAngle_Type phPhaseAngle(PhasePhaseAngle_Type data)
[; ;Phases.c: 1020: {
[e :U _phPhaseAngle ]
"1019
[v _data `S377 ~T0 @X0 1 r1 ]
"1020
[f ]
"1022
[v F4394 `S377 ~T0 @X0 1 s currentPhaseAngle1 ]
[; ;Phases.c: 1022: static PhasePhaseAngle_Type currentPhaseAngle1;
[; ;Phases.c: 1024: currentPhaseAngle1.phaseState = PHASES_PA;
"1024
[e = . F4394 0 . `E4152 0 ]
[; ;Phases.c: 1025: currentPhaseAngle1.stateMain = data.stateMain;
"1025
[e = . F4394 1 . _data 1 ]
[; ;Phases.c: 1027: if(1 == PORTCbits.RC0)
"1027
[e $ ! == -> 1 `i -> . . _PORTCbits 0 0 `i 515  ]
[; ;Phases.c: 1028: {
"1028
{
[; ;Phases.c: 1029: currentPhaseAngle1.phaseState = EXIT_PA;
"1029
[e = . F4394 0 . `E4152 3 ]
"1030
}
[e :U 515 ]
[; ;Phases.c: 1030: }
[; ;Phases.c: 1031: if(1 == PORTCbits.RC1)
"1031
[e $ ! == -> 1 `i -> . . _PORTCbits 0 1 `i 516  ]
[; ;Phases.c: 1032: {
"1032
{
[; ;Phases.c: 1033: currentPhaseAngle1.phaseState = VI_PA;
"1033
[e = . F4394 0 . `E4152 1 ]
[; ;Phases.c: 1034: LCDNokia_clear();
"1034
[e ( _LCDNokia_clear ..  ]
"1035
}
[e :U 516 ]
[; ;Phases.c: 1035: }
[; ;Phases.c: 1037: LCDNokia_gotoXY(0,1);
"1037
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 1038: LCDNokia_sendString(anglePhase1);
"1038
[e ( _LCDNokia_sendString (1 &U _anglePhase1 ]
[; ;Phases.c: 1039: LCDNokia_printValue(ATM_registers(PHASE_ANGLE_TYPE, PHASE_A_MEAN_ANGLE_PHASE));
"1039
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 15 . `E3957 76 `ul ]
[; ;Phases.c: 1040: LCDNokia_gotoXY(0,2);
"1040
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 1041: LCDNokia_sendString(anglePhase2);
"1041
[e ( _LCDNokia_sendString (1 &U _anglePhase2 ]
[; ;Phases.c: 1042: LCDNokia_printValue(ATM_registers(PHASE_ANGLE_TYPE, PHASE_B_MEAN_ANGLE_PHASE));
"1042
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 15 . `E3957 77 `ul ]
[; ;Phases.c: 1043: LCDNokia_gotoXY(0,3);
"1043
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 1044: LCDNokia_sendString(anglePhase3);
"1044
[e ( _LCDNokia_sendString (1 &U _anglePhase3 ]
[; ;Phases.c: 1045: LCDNokia_printValue(ATM_registers(PHASE_ANGLE_TYPE, PHASE_C_MEAN_ANGLE_PHASE));
"1045
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 15 . `E3957 78 `ul ]
[; ;Phases.c: 1047: return (currentPhaseAngle1);
"1047
[e ) F4394 ]
[e $UE 514  ]
[; ;Phases.c: 1048: }
"1048
[e :UE 514 ]
}
"1050
[v _viPhaseAngle `(S377 ~T0 @X0 1 ef1`S377 ]
"1051
{
[; ;Phases.c: 1050: PhasePhaseAngle_Type viPhaseAngle(PhasePhaseAngle_Type data)
[; ;Phases.c: 1051: {
[e :U _viPhaseAngle ]
"1050
[v _data `S377 ~T0 @X0 1 r1 ]
"1051
[f ]
"1053
[v F4396 `S377 ~T0 @X0 1 s currentPhaseAngle2 ]
[; ;Phases.c: 1053: static PhasePhaseAngle_Type currentPhaseAngle2;
[; ;Phases.c: 1055: currentPhaseAngle2.phaseState = VI_PA;
"1055
[e = . F4396 0 . `E4152 1 ]
[; ;Phases.c: 1056: currentPhaseAngle2.stateMain = data.stateMain;
"1056
[e = . F4396 1 . _data 1 ]
[; ;Phases.c: 1058: if(1 == PORTCbits.RC0)
"1058
[e $ ! == -> 1 `i -> . . _PORTCbits 0 0 `i 518  ]
[; ;Phases.c: 1059: {
"1059
{
[; ;Phases.c: 1060: currentPhaseAngle2.phaseState = EXIT_PA;
"1060
[e = . F4396 0 . `E4152 3 ]
"1061
}
[e :U 518 ]
[; ;Phases.c: 1061: }
[; ;Phases.c: 1062: if(1 == PORTCbits.RC1)
"1062
[e $ ! == -> 1 `i -> . . _PORTCbits 0 1 `i 519  ]
[; ;Phases.c: 1063: {
"1063
{
[; ;Phases.c: 1064: currentPhaseAngle2.phaseState = THDN_PA;
"1064
[e = . F4396 0 . `E4152 2 ]
[; ;Phases.c: 1065: LCDNokia_clear();
"1065
[e ( _LCDNokia_clear ..  ]
"1066
}
[e :U 519 ]
[; ;Phases.c: 1066: }
[; ;Phases.c: 1068: LCDNokia_gotoXY(0,1);
"1068
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 1069: LCDNokia_sendString(angle_VoltageP1);
"1069
[e ( _LCDNokia_sendString (1 &U _angle_VoltageP1 ]
[; ;Phases.c: 1070: LCDNokia_printValue(ATM_registers(PHASE_ANGLE_TYPE, PHASE_A_VOLTAGE_ANGLE_PHASE));
"1070
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 15 . `E3957 80 `ul ]
[; ;Phases.c: 1071: LCDNokia_gotoXY(0,2);
"1071
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 1072: LCDNokia_sendString(angle_VoltageP2);
"1072
[e ( _LCDNokia_sendString (1 &U _angle_VoltageP2 ]
[; ;Phases.c: 1073: LCDNokia_printValue(ATM_registers(PHASE_ANGLE_TYPE, PHASE_B_VOLTAGE_ANGLE_PHASE));
"1073
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 15 . `E3957 81 `ul ]
[; ;Phases.c: 1074: LCDNokia_gotoXY(0,3);
"1074
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 1075: LCDNokia_sendString(angle_VoltageP3);
"1075
[e ( _LCDNokia_sendString (1 &U _angle_VoltageP3 ]
[; ;Phases.c: 1076: LCDNokia_printValue(ATM_registers(PHASE_ANGLE_TYPE, PHASE_C_VOLTAGE_ANGLE_PHASE));
"1076
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 15 . `E3957 82 `ul ]
[; ;Phases.c: 1078: return (currentPhaseAngle2);
"1078
[e ) F4396 ]
[e $UE 517  ]
[; ;Phases.c: 1079: }
"1079
[e :UE 517 ]
}
"1081
[v _THDNPhaseAngle `(S377 ~T0 @X0 1 ef1`S377 ]
"1082
{
[; ;Phases.c: 1081: PhasePhaseAngle_Type THDNPhaseAngle(PhasePhaseAngle_Type data)
[; ;Phases.c: 1082: {
[e :U _THDNPhaseAngle ]
"1081
[v _data `S377 ~T0 @X0 1 r1 ]
"1082
[f ]
"1084
[v F4398 `S377 ~T0 @X0 1 s currentPhaseAngle3 ]
"1085
[v F4399 `uc ~T0 @X0 1 s counter ]
[i F4399
-> -> 0 `i `uc
]
[; ;Phases.c: 1084: static PhasePhaseAngle_Type currentPhaseAngle3;
[; ;Phases.c: 1085: static uint8_t counter = 0;
[; ;Phases.c: 1088: currentPhaseAngle3.phaseState = THDN_PA;
"1088
[e = . F4398 0 . `E4152 2 ]
[; ;Phases.c: 1089: currentPhaseAngle3.stateMain = data.stateMain;
"1089
[e = . F4398 1 . _data 1 ]
[; ;Phases.c: 1091: if(1 == PORTCbits.RC0)
"1091
[e $ ! == -> 1 `i -> . . _PORTCbits 0 0 `i 521  ]
[; ;Phases.c: 1092: {
"1092
{
[; ;Phases.c: 1093: currentPhaseAngle3.phaseState = EXIT_PA;
"1093
[e = . F4398 0 . `E4152 3 ]
"1095
}
[e :U 521 ]
[; ;Phases.c: 1095: }
[; ;Phases.c: 1096: if(1 == PORTCbits.RC1)
"1096
[e $ ! == -> 1 `i -> . . _PORTCbits 0 1 `i 522  ]
[; ;Phases.c: 1097: {
"1097
{
[; ;Phases.c: 1098: currentPhaseAngle3.phaseState = EXIT_PA;
"1098
[e = . F4398 0 . `E4152 3 ]
"1099
}
[e :U 522 ]
[; ;Phases.c: 1099: }
[; ;Phases.c: 1100: if(1 == PORTCbits.RC2)
"1100
[e $ ! == -> 1 `i -> . . _PORTCbits 0 2 `i 523  ]
[; ;Phases.c: 1101: {
"1101
{
[; ;Phases.c: 1102: counter++;
"1102
[e ++ F4399 -> -> 1 `i `uc ]
[; ;Phases.c: 1103: LCDNokia_clear();
"1103
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 1104: if(counter > 1)
"1104
[e $ ! > -> F4399 `i -> 1 `i 524  ]
[; ;Phases.c: 1105: {
"1105
{
[; ;Phases.c: 1106: counter = 0;
"1106
[e = F4399 -> -> 0 `i `uc ]
"1107
}
[e :U 524 ]
"1108
}
[e :U 523 ]
[; ;Phases.c: 1107: }
[; ;Phases.c: 1108: }
[; ;Phases.c: 1109: switch(counter)
"1109
[e $U 526  ]
[; ;Phases.c: 1110: {
"1110
{
[; ;Phases.c: 1111: case 0:
"1111
[e :U 527 ]
[; ;Phases.c: 1112: LCDNokia_gotoXY(0,1);
"1112
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 1113: LCDNokia_sendString(voltage1_THDN);
"1113
[e ( _LCDNokia_sendString (1 &U _voltage1_THDN ]
[; ;Phases.c: 1114: LCDNokia_printValue(ATM_registers(PHASE_ANGLE_TYPE, PHASE_A_VOLTAGE_ANGLE_PHASE));
"1114
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 15 . `E3957 80 `ul ]
[; ;Phases.c: 1115: LCDNokia_gotoXY(0,2);
"1115
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 1116: LCDNokia_sendString(voltage2_THDN);
"1116
[e ( _LCDNokia_sendString (1 &U _voltage2_THDN ]
[; ;Phases.c: 1117: LCDNokia_printValue(ATM_registers(PHASE_ANGLE_TYPE, PHASE_B_VOLTAGE_ANGLE_PHASE));
"1117
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 15 . `E3957 81 `ul ]
[; ;Phases.c: 1118: LCDNokia_gotoXY(0,3);
"1118
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 1119: LCDNokia_sendString(voltage3_THDN);
"1119
[e ( _LCDNokia_sendString (1 &U _voltage3_THDN ]
[; ;Phases.c: 1120: LCDNokia_printValue(ATM_registers(PHASE_ANGLE_TYPE, PHASE_C_VOLTAGE_ANGLE_PHASE));
"1120
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 15 . `E3957 82 `ul ]
[; ;Phases.c: 1121: break;
"1121
[e $U 525  ]
[; ;Phases.c: 1122: case 1:
"1122
[e :U 528 ]
[; ;Phases.c: 1123: LCDNokia_gotoXY(0,1);
"1123
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 1124: LCDNokia_sendString(current1_THDN);
"1124
[e ( _LCDNokia_sendString (1 &U _current1_THDN ]
[; ;Phases.c: 1125: LCDNokia_printValue(ATM_registers(THDN_TYPE, PHASE_A_CURRENT_THDN));
"1125
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 13 . `E3957 72 `ul ]
[; ;Phases.c: 1126: LCDNokia_gotoXY(0,2);
"1126
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 2 `i `uc ]
[; ;Phases.c: 1127: LCDNokia_sendString(current2_THDN);
"1127
[e ( _LCDNokia_sendString (1 &U _current2_THDN ]
[; ;Phases.c: 1128: LCDNokia_printValue(ATM_registers(THDN_TYPE, PHASE_B_CURRENT_THDN));
"1128
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 13 . `E3957 73 `ul ]
[; ;Phases.c: 1129: LCDNokia_gotoXY(0,3);
"1129
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 3 `i `uc ]
[; ;Phases.c: 1130: LCDNokia_sendString(current3_THDN);
"1130
[e ( _LCDNokia_sendString (1 &U _current3_THDN ]
[; ;Phases.c: 1131: LCDNokia_printValue(ATM_registers(THDN_TYPE, PHASE_C_CURRENT_THDN));
"1131
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 13 . `E3957 74 `ul ]
[; ;Phases.c: 1132: break;
"1132
[e $U 525  ]
[; ;Phases.c: 1133: default:
"1133
[e :U 529 ]
[; ;Phases.c: 1134: break;
"1134
[e $U 525  ]
"1135
}
[; ;Phases.c: 1135: }
[e $U 525  ]
"1109
[e :U 526 ]
[e [\ F4399 , $ -> -> 0 `i `uc 527
 , $ -> -> 1 `i `uc 528
 529 ]
"1135
[e :U 525 ]
[; ;Phases.c: 1136: return (currentPhaseAngle3);
"1136
[e ) F4398 ]
[e $UE 520  ]
[; ;Phases.c: 1137: }
"1137
[e :UE 520 ]
}
"1139
[v _exitPhaseAngle `(S377 ~T0 @X0 1 ef1`S377 ]
"1140
{
[; ;Phases.c: 1139: PhasePhaseAngle_Type exitPhaseAngle(PhasePhaseAngle_Type data)
[; ;Phases.c: 1140: {
[e :U _exitPhaseAngle ]
"1139
[v _data `S377 ~T0 @X0 1 r1 ]
"1140
[f ]
"1142
[v F4401 `S377 ~T0 @X0 1 s currentPhaseAngle3 ]
[; ;Phases.c: 1142: static PhasePhaseAngle_Type currentPhaseAngle3;
[; ;Phases.c: 1144: LCDNokia_clear();
"1144
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 1146: currentPhaseAngle3.phaseState = data.phaseState;
"1146
[e = . F4401 0 . _data 0 ]
[; ;Phases.c: 1147: currentPhaseAngle3.stateMain = data.stateMain;
"1147
[e = . F4401 1 . _data 1 ]
[; ;Phases.c: 1149: return (currentPhaseAngle3);
"1149
[e ) F4401 ]
[e $UE 530  ]
[; ;Phases.c: 1150: }
"1150
[e :UE 530 ]
}
"1152
[v _showFreqTemp `(S379 ~T0 @X0 1 ef1`S379 ]
"1153
{
[; ;Phases.c: 1152: PhaseFreqTemp_Type showFreqTemp(PhaseFreqTemp_Type data)
[; ;Phases.c: 1153: {
[e :U _showFreqTemp ]
"1152
[v _data `S379 ~T0 @X0 1 r1 ]
"1153
[f ]
"1155
[v F4403 `S379 ~T0 @X0 1 s currentFreqTemp1 ]
[; ;Phases.c: 1155: static PhaseFreqTemp_Type currentFreqTemp1;
[; ;Phases.c: 1158: currentFreqTemp1.phaseState = SHOW_FREQTEMP;
"1158
[e = . F4403 0 . `E4170 0 ]
[; ;Phases.c: 1159: currentFreqTemp1.stateMain = data.stateMain;
"1159
[e = . F4403 1 . _data 1 ]
[; ;Phases.c: 1161: if(1 == PORTCbits.RC0)
"1161
[e $ ! == -> 1 `i -> . . _PORTCbits 0 0 `i 532  ]
[; ;Phases.c: 1162: {
"1162
{
[; ;Phases.c: 1163: currentFreqTemp1.phaseState = EXIT_FREQTEMP;
"1163
[e = . F4403 0 . `E4170 1 ]
"1164
}
[e :U 532 ]
[; ;Phases.c: 1164: }
[; ;Phases.c: 1165: if(1 == PORTCbits.RC1)
"1165
[e $ ! == -> 1 `i -> . . _PORTCbits 0 1 `i 533  ]
[; ;Phases.c: 1166: {
"1166
{
[; ;Phases.c: 1167: currentFreqTemp1.phaseState = EXIT_FREQTEMP;
"1167
[e = . F4403 0 . `E4170 1 ]
"1168
}
[e :U 533 ]
[; ;Phases.c: 1168: }
[; ;Phases.c: 1169: LCDNokia_gotoXY(0,1);
"1169
[e ( _LCDNokia_gotoXY (2 , -> -> 0 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 1170: LCDNokia_sendString(frequency);
"1170
[e ( _LCDNokia_sendString (1 &U _frequency ]
[; ;Phases.c: 1171: LCDNokia_printValue(ATM_registers(FREQUENCY_TYPE, FREQUENCY_REG));
"1171
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 14 . `E3957 75 `ul ]
[; ;Phases.c: 1172: LCDNokia_gotoXY(1,1);
"1172
[e ( _LCDNokia_gotoXY (2 , -> -> 1 `i `uc -> -> 1 `i `uc ]
[; ;Phases.c: 1173: LCDNokia_sendString(temperature);
"1173
[e ( _LCDNokia_sendString (1 &U _temperature ]
[; ;Phases.c: 1174: LCDNokia_printValue(ATM_registers(TEMPERATURE_TYPE, TEMPERATURE_REG));
"1174
[e ( _LCDNokia_printValue (1 -> ( _ATM_registers (2 , . `E3938 16 . `E3957 79 `ul ]
[; ;Phases.c: 1176: return (currentFreqTemp1);
"1176
[e ) F4403 ]
[e $UE 531  ]
[; ;Phases.c: 1177: }
"1177
[e :UE 531 ]
}
"1179
[v _exitFreqTemp `(S379 ~T0 @X0 1 ef1`S379 ]
"1180
{
[; ;Phases.c: 1179: PhaseFreqTemp_Type exitFreqTemp(PhaseFreqTemp_Type data)
[; ;Phases.c: 1180: {
[e :U _exitFreqTemp ]
"1179
[v _data `S379 ~T0 @X0 1 r1 ]
"1180
[f ]
"1182
[v F4405 `S379 ~T0 @X0 1 s currentFreqTemp2 ]
[; ;Phases.c: 1182: static PhaseFreqTemp_Type currentFreqTemp2;
[; ;Phases.c: 1184: LCDNokia_clear();
"1184
[e ( _LCDNokia_clear ..  ]
[; ;Phases.c: 1186: currentFreqTemp2.phaseState = data.phaseState;
"1186
[e = . F4405 0 . _data 0 ]
[; ;Phases.c: 1187: currentFreqTemp2.stateMain = data.stateMain;
"1187
[e = . F4405 1 . _data 1 ]
[; ;Phases.c: 1189: return (currentFreqTemp2);
"1189
[e ) F4405 ]
[e $UE 534  ]
[; ;Phases.c: 1190: }
"1190
[e :UE 534 ]
}
