// Seed: 531842913
module module_0;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    output tri0 id_2,
    output logic id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri id_6,
    input tri0 id_7
);
  initial id_1 = id_5;
  always id_3 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  tri0 id_0,
    input  tri0 id_1,
    output wand id_2,
    input  tri  id_3,
    output tri  id_4
);
  id_6#(
      .id_7 (1'd0),
      .id_8 (1),
      .id_9 ($realtime),
      .id_10(1),
      .id_11(1)
  ) (
      1'b0, ""
  );
  module_0 modCall_1 ();
  id_12 :
  assert property (@* -1)
  else id_10 = id_1;
endmodule
