Protel Design System Design Rule Check
PCB File : C:\Users\pedro\Documents\GIT\VCU 3.0 PCB\VCU 3.0\PCB_VCU3.0.PcbDoc
Date     : 21/05/2024
Time     : 18:33:17

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0


Violations Detected : 0
Waived Violations : 0
Time Elapsed        : 00:00:01