0.7
2020.2
Nov  8 2024
22:36:57
D:/XilinxData/ComputerOrganization/Experiment_1/Expr01_Register_32M32b/Expr01_Register_32M32b.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_1/Expr01_Register_32M32b/Expr01_Register_32M32b.srcs/sim_1/new/Register_32M32b_testbench.v,1759457886,verilog,,,,Register_32M32b_testbench,,,,,,,,
D:/XilinxData/ComputerOrganization/Experiment_1/Expr01_Register_32M32b/Expr01_Register_32M32b.srcs/sources_1/new/Register_32M32b.v,1759457012,verilog,,D:/XilinxData/ComputerOrganization/Experiment_1/Expr01_Register_32M32b/Expr01_Register_32M32b.srcs/sim_1/new/Register_32M32b_testbench.v,,Register_32M32b,,,,,,,,
