Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /media/adg/inland_sata6/ubuntu_installs/xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 54c032c799b24e979890f1ac21b92acb --incr --debug typical --relax --mt 8 -L xil_defaultlib -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_10 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_24 -L axi_mmu_v2_1_22 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot uart_top_tb_behav xil_defaultlib.uart_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_thr...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_axi...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_syn...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_cor...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_rep...
Compiling module axi_protocol_checker_v2_0_10.axi_protocol_checker_v2_0_10_top...
Compiling module xil_defaultlib.axi_protocol_checker_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_pselect...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_pselect...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_address...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_slave_a...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_axi_lit...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_baudrat...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_cdc_syn...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_cntr_in...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_dynshre...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_srl_fif...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_srl_fif...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_uartlit...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_cntr_in...
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_dynshre...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_srl_fif...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_srl_fif...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_uartlit...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_uartlit...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0_axi_uar...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_0
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_pselect...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_pselect...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_address...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_slave_a...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_axi_lit...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_baudrat...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_cdc_syn...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_cntr_in...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_dynshre...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_srl_fif...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_srl_fif...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_uartlit...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_cntr_in...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_dynshre...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_srl_fif...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_srl_fif...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_uartlit...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_uartlit...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1_axi_uar...
Compiling module xil_defaultlib.uart_bd_axi_uartlite_0_1
Compiling module xil_defaultlib.uart_bd
Compiling module xil_defaultlib.uart_bd_wrapper
Compiling module xil_defaultlib.uart_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot uart_top_tb_behav
