# Input scipts:
Layout_script: ./layout_geometry_script.txt
Connectivity_script: ./bond_wires_setup.txt
Layer_stack: ./layer_stack.csv
Parasitic_model: ../RS_Models/CU_200_630_200.rsmdl
Fig_dir: ./Figs
Solution_dir: ./Solutions
Constraint_file: ./constraint.csv
Model_char: ./Characterization
Trace_Ori: ./Trace_Ori.txt


# Layout Generation Set up:
# Options -- 0: layout generation, 1:single layout evaluation, 2:layout optimization
# Layout Modes -- 0: minimum size, 1:variable size, 2:fixed size, 3:fixed size with fixed locations
# if New ==1 constraint file is required to setup if ==0 constraint file will be reloaded
# if Flexible_Wire==0: horizontal/vertical wire bond is considered, else: flexible connection is considered.
# Reliability-awareness==0,1,2 #0: no reliability constraints, 1: worst case consideration, 2: average case
Design_Type: Module
Reliability-awareness: 0
New: 0
Plot_Solution: 1
Option: 2
Layout_Mode: 0
Floor_plan: 40,50
Num_of_layouts: 200
Seed: 10
Optimization_Algorithm: NSGAII
Num_generations: 4

# Model Setup
# For macro mode, only support a single electrical measure and single thermal measure as objectives for optimization
# 0 for resistance 1 for inductance

Electrical_Setup:
Measure_Name: Inductance
Model_Type: PowerSynthPEEC
Measure_Type: 1
# Device Connection Table
Device_Connection:
D1 1,0,0
D2 1,0,0
D3 1,0,0
D4 1,0,0
End_Device_Connection.
Source: L2
Sink: L3
Frequency: 1000 #kHz
End_Electrical_Setup.


Thermal_Setup:
#Model : 2 (ParaPower)
Model_Select: 2
Measure_Name: Max_Temperature
Selected_Devices: D1,D2,D3,D4
Device_Power: 10,10,10,10
Heat_Convection: 150.0
Ambient_Temperature: 300.0
End_Thermal_Setup.


