Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov 22 20:33:57 2021
| Host         : Aaron-Linux running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file image_rx_tx_timing_summary_routed.rpt -pb image_rx_tx_timing_summary_routed.pb -rpx image_rx_tx_timing_summary_routed.rpx -warn_on_violation
| Design       : image_rx_tx
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.053        0.000                      0                 1501        0.146        0.000                      0                 1501        3.500        0.000                       0                   249  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.053        0.000                      0                 1501        0.146        0.000                      0                 1501        3.500        0.000                       0                   249  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 addr_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inferred_bram_for_image_instance/single_port_bram_reg_6_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 0.456ns (7.389%)  route 5.716ns (92.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 13.305 - 8.000 ) 
    Source Clock Delay      (SCD):    5.802ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.704     5.802    i_clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  addr_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.456     6.258 r  addr_reg[11]_rep/Q
                         net (fo=24, routed)          5.716    11.973    inferred_bram_for_image_instance/ADDRARDADDR[11]
    RAMB36_X2Y12         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_6_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.516    13.305    inferred_bram_for_image_instance/i_clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_6_3/CLKARDCLK
                         clock pessimism              0.323    13.628    
                         clock uncertainty           -0.035    13.593    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    13.027    inferred_bram_for_image_instance/single_port_bram_reg_6_3
  -------------------------------------------------------------------
                         required time                         13.027    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.217ns  (required time - arrival time)
  Source:                 addr_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inferred_bram_for_image_instance/single_port_bram_reg_4_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 0.456ns (7.353%)  route 5.746ns (92.647%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.352ns = ( 13.352 - 8.000 ) 
    Source Clock Delay      (SCD):    5.806ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.708     5.806    i_clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  addr_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.456     6.262 r  addr_reg[15]_rep/Q
                         net (fo=36, routed)          5.746    12.008    inferred_bram_for_image_instance/ADDRARDADDR[15]
    RAMB36_X3Y14         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_4_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.563    13.352    inferred_bram_for_image_instance/i_clk_IBUF_BUFG
    RAMB36_X3Y14         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_4_3/CLKARDCLK
                         clock pessimism              0.424    13.775    
                         clock uncertainty           -0.035    13.740    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.225    inferred_bram_for_image_instance/single_port_bram_reg_4_3
  -------------------------------------------------------------------
                         required time                         13.225    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                  1.217    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 addr_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inferred_bram_for_image_instance/single_port_bram_reg_6_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 0.456ns (7.537%)  route 5.594ns (92.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 13.305 - 8.000 ) 
    Source Clock Delay      (SCD):    5.806ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.708     5.806    i_clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  addr_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.456     6.262 r  addr_reg[15]_rep/Q
                         net (fo=36, routed)          5.594    11.856    inferred_bram_for_image_instance/ADDRARDADDR[15]
    RAMB36_X2Y12         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_6_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.516    13.305    inferred_bram_for_image_instance/i_clk_IBUF_BUFG
    RAMB36_X2Y12         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_6_3/CLKARDCLK
                         clock pessimism              0.323    13.628    
                         clock uncertainty           -0.035    13.593    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.078    inferred_bram_for_image_instance/single_port_bram_reg_6_3
  -------------------------------------------------------------------
                         required time                         13.078    
                         arrival time                         -11.856    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.386ns  (required time - arrival time)
  Source:                 addr_reg[11]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inferred_bram_for_image_instance/single_port_bram_reg_7_3/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.834ns  (logic 0.456ns (7.817%)  route 5.378ns (92.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 13.300 - 8.000 ) 
    Source Clock Delay      (SCD):    5.802ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.704     5.802    i_clk_IBUF_BUFG
    SLICE_X88Y76         FDRE                                         r  addr_reg[11]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y76         FDRE (Prop_fdre_C_Q)         0.456     6.258 r  addr_reg[11]_rep/Q
                         net (fo=24, routed)          5.378    11.635    inferred_bram_for_image_instance/ADDRARDADDR[11]
    RAMB36_X2Y13         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_7_3/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.511    13.300    inferred_bram_for_image_instance/i_clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_7_3/CLKARDCLK
                         clock pessimism              0.323    13.623    
                         clock uncertainty           -0.035    13.588    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    13.022    inferred_bram_for_image_instance/single_port_bram_reg_7_3
  -------------------------------------------------------------------
                         required time                         13.022    
                         arrival time                         -11.635    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.461ns  (required time - arrival time)
  Source:                 addr_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inferred_bram_for_image_instance/single_port_bram_reg_5_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 0.456ns (7.650%)  route 5.505ns (92.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.355ns = ( 13.355 - 8.000 ) 
    Source Clock Delay      (SCD):    5.806ns
    Clock Pessimism Removal (CPR):    0.424ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.708     5.806    i_clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  addr_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.456     6.262 r  addr_reg[15]_rep/Q
                         net (fo=36, routed)          5.505    11.767    inferred_bram_for_image_instance/ADDRARDADDR[15]
    RAMB36_X3Y15         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_5_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.566    13.355    inferred_bram_for_image_instance/i_clk_IBUF_BUFG
    RAMB36_X3Y15         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_5_3/CLKARDCLK
                         clock pessimism              0.424    13.778    
                         clock uncertainty           -0.035    13.743    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.228    inferred_bram_for_image_instance/single_port_bram_reg_5_3
  -------------------------------------------------------------------
                         required time                         13.228    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                  1.461    

Slack (MET) :             1.537ns  (required time - arrival time)
  Source:                 addr_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inferred_bram_for_image_instance/single_port_bram_reg_0_5/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 0.518ns (8.999%)  route 5.238ns (91.001%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 13.384 - 8.000 ) 
    Source Clock Delay      (SCD):    5.800ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.702     5.800    i_clk_IBUF_BUFG
    SLICE_X86Y74         FDRE                                         r  addr_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         FDRE (Prop_fdre_C_Q)         0.518     6.318 r  addr_reg[6]_rep/Q
                         net (fo=24, routed)          5.238    11.556    inferred_bram_for_image_instance/ADDRARDADDR[6]
    RAMB36_X3Y8          RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_0_5/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.596    13.384    inferred_bram_for_image_instance/i_clk_IBUF_BUFG
    RAMB36_X3Y8          RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_0_5/CLKARDCLK
                         clock pessimism              0.309    13.694    
                         clock uncertainty           -0.035    13.658    
    RAMB36_X3Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    13.092    inferred_bram_for_image_instance/single_port_bram_reg_0_5
  -------------------------------------------------------------------
                         required time                         13.092    
                         arrival time                         -11.556    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 addr_reg[15]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inferred_bram_for_image_instance/single_port_bram_reg_7_3/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.456ns (7.989%)  route 5.252ns (92.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 13.300 - 8.000 ) 
    Source Clock Delay      (SCD):    5.806ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.708     5.806    i_clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  addr_reg[15]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.456     6.262 r  addr_reg[15]_rep/Q
                         net (fo=36, routed)          5.252    11.514    inferred_bram_for_image_instance/ADDRARDADDR[15]
    RAMB36_X2Y13         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_7_3/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.511    13.300    inferred_bram_for_image_instance/i_clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_7_3/CLKARDCLK
                         clock pessimism              0.323    13.623    
                         clock uncertainty           -0.035    13.588    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    13.073    inferred_bram_for_image_instance/single_port_bram_reg_7_3
  -------------------------------------------------------------------
                         required time                         13.073    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                  1.559    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 addr_reg[14]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inferred_bram_for_image_instance/single_port_bram_reg_0_5/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.456ns (8.013%)  route 5.235ns (91.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.384ns = ( 13.384 - 8.000 ) 
    Source Clock Delay      (SCD):    5.806ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.708     5.806    i_clk_IBUF_BUFG
    SLICE_X89Y78         FDRE                                         r  addr_reg[14]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y78         FDRE (Prop_fdre_C_Q)         0.456     6.262 r  addr_reg[14]_rep/Q
                         net (fo=24, routed)          5.235    11.496    inferred_bram_for_image_instance/ADDRARDADDR[14]
    RAMB36_X3Y8          RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_0_5/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.596    13.384    inferred_bram_for_image_instance/i_clk_IBUF_BUFG
    RAMB36_X3Y8          RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_0_5/CLKARDCLK
                         clock pessimism              0.309    13.694    
                         clock uncertainty           -0.035    13.658    
    RAMB36_X3Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    13.092    inferred_bram_for_image_instance/single_port_bram_reg_0_5
  -------------------------------------------------------------------
                         required time                         13.092    
                         arrival time                         -11.496    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.596ns  (required time - arrival time)
  Source:                 addr_reg[12]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inferred_bram_for_image_instance/single_port_bram_reg_7_3/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 0.456ns (8.114%)  route 5.164ns (91.886%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 13.300 - 8.000 ) 
    Source Clock Delay      (SCD):    5.806ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.708     5.806    i_clk_IBUF_BUFG
    SLICE_X84Y79         FDRE                                         r  addr_reg[12]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y79         FDRE (Prop_fdre_C_Q)         0.456     6.262 r  addr_reg[12]_rep/Q
                         net (fo=24, routed)          5.164    11.426    inferred_bram_for_image_instance/ADDRARDADDR[12]
    RAMB36_X2Y13         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_7_3/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.511    13.300    inferred_bram_for_image_instance/i_clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_7_3/CLKARDCLK
                         clock pessimism              0.323    13.623    
                         clock uncertainty           -0.035    13.588    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    13.022    inferred_bram_for_image_instance/single_port_bram_reg_7_3
  -------------------------------------------------------------------
                         required time                         13.022    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  1.596    

Slack (MET) :             1.605ns  (required time - arrival time)
  Source:                 addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inferred_bram_for_image_instance/single_port_bram_reg_7_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.606ns (10.602%)  route 5.110ns (89.398%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 13.483 - 8.000 ) 
    Source Clock Delay      (SCD):    5.803ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.705     5.803    i_clk_IBUF_BUFG
    SLICE_X88Y77         FDRE                                         r  addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y77         FDRE (Prop_fdre_C_Q)         0.456     6.259 r  addr_reg[16]/Q
                         net (fo=65, routed)          1.598     7.857    inferred_bram_for_image_instance/Q[16]
    SLICE_X90Y73         LUT2 (Prop_lut2_I1_O)        0.150     8.007 r  inferred_bram_for_image_instance/single_port_bram_reg_6_0_i_1/O
                         net (fo=9, routed)           3.512    11.519    inferred_bram_for_image_instance/single_port_bram_reg_6_0_i_1_n_0
    RAMB36_X2Y21         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_7_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  i_clk (IN)
                         net (fo=0)                   0.000     8.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         1.695    13.483    inferred_bram_for_image_instance/i_clk_IBUF_BUFG
    RAMB36_X2Y21         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_7_5/CLKARDCLK
                         clock pessimism              0.323    13.806    
                         clock uncertainty           -0.035    13.771    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647    13.124    inferred_bram_for_image_instance/single_port_bram_reg_7_5
  -------------------------------------------------------------------
                         required time                         13.124    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  1.605    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 addr_reg[14]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inferred_bram_for_image_instance/single_port_bram_reg_4_6/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.141ns (32.940%)  route 0.287ns (67.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.573     1.683    i_clk_IBUF_BUFG
    SLICE_X88Y78         FDRE                                         r  addr_reg[14]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.141     1.824 r  addr_reg[14]_rep__0/Q
                         net (fo=16, routed)          0.287     2.111    inferred_bram_for_image_instance/single_port_bram_reg_6_6_0[14]
    RAMB36_X4Y15         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_4_6/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.906     2.273    inferred_bram_for_image_instance/i_clk_IBUF_BUFG
    RAMB36_X4Y15         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_4_6/CLKARDCLK
                         clock pessimism             -0.490     1.783    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.966    inferred_bram_for_image_instance/single_port_bram_reg_4_6
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart_tx_instance/s_baud_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_instance/s_baud_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.235ns
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.600     1.710    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X91Y82         FDRE                                         r  uart_tx_instance/s_baud_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y82         FDRE (Prop_fdre_C_Q)         0.141     1.851 r  uart_tx_instance/s_baud_counter_reg[3]/Q
                         net (fo=6, routed)           0.100     1.951    uart_tx_instance/s_baud_counter_reg_n_0_[3]
    SLICE_X90Y82         LUT6 (Prop_lut6_I4_O)        0.045     1.996 r  uart_tx_instance/s_baud_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.996    uart_tx_instance/s_baud_counter[5]_i_1__0_n_0
    SLICE_X90Y82         FDRE                                         r  uart_tx_instance/s_baud_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.868     2.235    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X90Y82         FDRE                                         r  uart_tx_instance/s_baud_counter_reg[5]/C
                         clock pessimism             -0.511     1.723    
    SLICE_X90Y82         FDRE (Hold_fdre_C_D)         0.121     1.844    uart_tx_instance/s_baud_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 inferred_bram_for_image_instance/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_instance/s_data_byte_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.233ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.599     1.709    inferred_bram_for_image_instance/i_clk_IBUF_BUFG
    SLICE_X91Y81         FDRE                                         r  inferred_bram_for_image_instance/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y81         FDRE (Prop_fdre_C_Q)         0.141     1.850 r  inferred_bram_for_image_instance/data_out_reg[2]/Q
                         net (fo=1, routed)           0.110     1.960    uart_tx_instance/D[2]
    SLICE_X91Y80         FDRE                                         r  uart_tx_instance/s_data_byte_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.866     2.233    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X91Y80         FDRE                                         r  uart_tx_instance/s_data_byte_tx_reg[2]/C
                         clock pessimism             -0.510     1.722    
    SLICE_X91Y80         FDRE (Hold_fdre_C_D)         0.070     1.792    uart_tx_instance/s_data_byte_tx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_tx_instance/s_tx_bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_instance/s_tx_bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.684ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.574     1.684    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X88Y79         FDRE                                         r  uart_tx_instance/s_tx_bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79         FDRE (Prop_fdre_C_Q)         0.141     1.825 r  uart_tx_instance/s_tx_bit_counter_reg[0]/Q
                         net (fo=6, routed)           0.087     1.912    uart_tx_instance/s_tx_bit_counter_reg_n_0_[0]
    SLICE_X89Y79         LUT6 (Prop_lut6_I3_O)        0.045     1.957 r  uart_tx_instance/s_tx_bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.957    uart_tx_instance/s_tx_bit_counter[2]_i_1_n_0
    SLICE_X89Y79         FDRE                                         r  uart_tx_instance/s_tx_bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.842     2.209    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X89Y79         FDRE                                         r  uart_tx_instance/s_tx_bit_counter_reg[2]/C
                         clock pessimism             -0.511     1.697    
    SLICE_X89Y79         FDRE (Hold_fdre_C_D)         0.092     1.789    uart_tx_instance/s_tx_bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 uart_tx_instance/tx_num_counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.570     1.680    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X87Y74         FDRE                                         r  uart_tx_instance/tx_num_counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  uart_tx_instance/tx_num_counter_reg_reg[4]/Q
                         net (fo=6, routed)           0.123     1.944    uart_rx_instance/out[4]
    SLICE_X86Y74         LUT3 (Prop_lut3_I2_O)        0.045     1.989 r  uart_rx_instance/addr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.989    uart_rx_instance_n_15
    SLICE_X86Y74         FDRE                                         r  addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.837     2.204    i_clk_IBUF_BUFG
    SLICE_X86Y74         FDRE                                         r  addr_reg[4]/C
                         clock pessimism             -0.510     1.693    
    SLICE_X86Y74         FDRE (Hold_fdre_C_D)         0.120     1.813    addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_tx_instance/tx_num_counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            addr_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.512%)  route 0.127ns (40.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.570     1.680    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X87Y74         FDRE                                         r  uart_tx_instance/tx_num_counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  uart_tx_instance/tx_num_counter_reg_reg[4]/Q
                         net (fo=6, routed)           0.127     1.948    uart_rx_instance/out[4]
    SLICE_X86Y74         LUT3 (Prop_lut3_I2_O)        0.045     1.993 r  uart_rx_instance/addr[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.000     1.993    uart_rx_instance_n_51
    SLICE_X86Y74         FDRE                                         r  addr_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.837     2.204    i_clk_IBUF_BUFG
    SLICE_X86Y74         FDRE                                         r  addr_reg[4]_rep__0/C
                         clock pessimism             -0.510     1.693    
    SLICE_X86Y74         FDRE (Hold_fdre_C_D)         0.121     1.814    addr_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_tx_instance/s_baud_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_instance/s_baud_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.211ns
    Source Clock Delay      (SCD):    1.686ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.576     1.686    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X88Y81         FDRE                                         r  uart_tx_instance/s_baud_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y81         FDRE (Prop_fdre_C_Q)         0.141     1.827 r  uart_tx_instance/s_baud_counter_reg[7]/Q
                         net (fo=4, routed)           0.109     1.936    uart_tx_instance/s_baud_counter_reg_n_0_[7]
    SLICE_X89Y81         LUT6 (Prop_lut6_I3_O)        0.045     1.981 r  uart_tx_instance/s_baud_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.981    uart_tx_instance/s_baud_counter[8]_i_1_n_0
    SLICE_X89Y81         FDRE                                         r  uart_tx_instance/s_baud_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.844     2.211    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X89Y81         FDRE                                         r  uart_tx_instance/s_baud_counter_reg[8]/C
                         clock pessimism             -0.511     1.699    
    SLICE_X89Y81         FDRE (Hold_fdre_C_D)         0.092     1.791    uart_tx_instance/s_baud_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 addr_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inferred_bram_for_image_instance/single_port_bram_reg_4_6/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.418%)  route 0.338ns (70.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.273ns
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.571     1.681    i_clk_IBUF_BUFG
    SLICE_X85Y76         FDRE                                         r  addr_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y76         FDRE (Prop_fdre_C_Q)         0.141     1.822 r  addr_reg[2]_rep__0/Q
                         net (fo=16, routed)          0.338     2.160    inferred_bram_for_image_instance/single_port_bram_reg_6_6_0[2]
    RAMB36_X4Y15         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_4_6/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.906     2.273    inferred_bram_for_image_instance/i_clk_IBUF_BUFG
    RAMB36_X4Y15         RAMB36E1                                     r  inferred_bram_for_image_instance/single_port_bram_reg_4_6/CLKARDCLK
                         clock pessimism             -0.490     1.783    
    RAMB36_X4Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     1.966    inferred_bram_for_image_instance/single_port_bram_reg_4_6
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 uart_rx_instance/s_baud_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_instance/s_baud_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.600%)  route 0.143ns (43.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.593     1.703    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X93Y75         FDRE                                         r  uart_rx_instance/s_baud_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y75         FDRE (Prop_fdre_C_Q)         0.141     1.844 r  uart_rx_instance/s_baud_counter_reg[6]/Q
                         net (fo=7, routed)           0.143     1.987    uart_rx_instance/s_baud_counter_reg_n_0_[6]
    SLICE_X92Y75         LUT6 (Prop_lut6_I4_O)        0.045     2.032 r  uart_rx_instance/s_baud_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.032    uart_rx_instance/s_baud_counter[9]_i_1_n_0
    SLICE_X92Y75         FDRE                                         r  uart_rx_instance/s_baud_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.860     2.227    uart_rx_instance/i_clk_IBUF_BUFG
    SLICE_X92Y75         FDRE                                         r  uart_rx_instance/s_baud_counter_reg[9]/C
                         clock pessimism             -0.510     1.716    
    SLICE_X92Y75         FDRE (Hold_fdre_C_D)         0.120     1.836    uart_rx_instance/s_baud_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 uart_tx_instance/tx_num_counter_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            addr_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.950%)  route 0.146ns (44.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.680ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.570     1.680    uart_tx_instance/i_clk_IBUF_BUFG
    SLICE_X87Y74         FDRE                                         r  uart_tx_instance/tx_num_counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y74         FDRE (Prop_fdre_C_Q)         0.141     1.821 r  uart_tx_instance/tx_num_counter_reg_reg[6]/Q
                         net (fo=6, routed)           0.146     1.968    uart_rx_instance/out[6]
    SLICE_X86Y74         LUT3 (Prop_lut3_I2_O)        0.045     2.013 r  uart_rx_instance/addr[6]_rep_i_1/O
                         net (fo=1, routed)           0.000     2.013    uart_rx_instance_n_46
    SLICE_X86Y74         FDRE                                         r  addr_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=248, routed)         0.837     2.204    i_clk_IBUF_BUFG
    SLICE_X86Y74         FDRE                                         r  addr_reg[6]_rep/C
                         clock pessimism             -0.510     1.693    
    SLICE_X86Y74         FDRE (Hold_fdre_C_D)         0.121     1.814    addr_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y18  inferred_bram_for_image_instance/single_port_bram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y10  inferred_bram_for_image_instance/single_port_bram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y14  inferred_bram_for_image_instance/single_port_bram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y14  inferred_bram_for_image_instance/single_port_bram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X3Y7   inferred_bram_for_image_instance/single_port_bram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X2Y17  inferred_bram_for_image_instance/single_port_bram_reg_3_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X5Y17  inferred_bram_for_image_instance/single_port_bram_reg_4_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X4Y17  inferred_bram_for_image_instance/single_port_bram_reg_4_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X5Y22  inferred_bram_for_image_instance/single_port_bram_reg_5_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         8.000       5.108      RAMB36_X5Y5   inferred_bram_for_image_instance/single_port_bram_reg_6_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X90Y55  inferred_bram_for_image_instance/data_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X90Y55  inferred_bram_for_image_instance/data_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X54Y80  inferred_bram_for_image_instance/data_out_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X87Y81  inferred_bram_for_image_instance/data_out_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X86Y81  uart_rx_instance/rx_num_counter_reg_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X86Y81  uart_rx_instance/rx_num_counter_reg_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X86Y81  uart_rx_instance/rx_num_counter_reg_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X86Y81  uart_rx_instance/rx_num_counter_reg_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X89Y81  uart_tx_instance/s_baud_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y81  uart_tx_instance/s_baud_counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X86Y72  addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X86Y72  addr_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X86Y72  addr_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y76  addr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X83Y76  addr_reg[10]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X83Y76  addr_reg[10]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y76  addr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X88Y76  addr_reg[11]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X85Y76  addr_reg[11]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X84Y79  addr_reg[12]/C



