Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/jliu120/workdir/Corlice/soc_system.qsys --block-symbol-file --output-directory=/home/jliu120/workdir/Corlice/soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading Corlice/soc_system.qsys
Progress: Reading input file
Progress: Adding address_span_extender_0 [altera_address_span_extender 16.0]
Progress: Parameterizing module address_span_extender_0
Progress: Adding button_pio [altera_avalon_pio 16.0]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 16.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding hps_0 [altera_hps 16.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 16.0]
Progress: Parameterizing module led_pio
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 16.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer_0 [altera_avalon_timer 16.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/jliu120/workdir/Corlice/soc_system.qsys --synthesis=VERILOG --output-directory=/home/jliu120/workdir/Corlice/soc_system/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading Corlice/soc_system.qsys
Progress: Reading input file
Progress: Adding address_span_extender_0 [altera_address_span_extender 16.0]
Progress: Parameterizing module address_span_extender_0
Progress: Adding button_pio [altera_avalon_pio 16.0]
Progress: Parameterizing module button_pio
Progress: Adding clk_0 [clock_source 16.0]
Progress: Parameterizing module clk_0
Progress: Adding dipsw_pio [altera_avalon_pio 16.0]
Progress: Parameterizing module dipsw_pio
Progress: Adding hps_0 [altera_hps 16.0]
Progress: Parameterizing module hps_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.0]
Progress: Parameterizing module jtag_uart
Progress: Adding led_pio [altera_avalon_pio 16.0]
Progress: Parameterizing module led_pio
Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 16.0]
Progress: Parameterizing module mm_bridge_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.0]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.0]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer_0 [altera_avalon_timer 16.0]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide.
Info: Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 1 bit wide, but the slave is 8 bit wide.
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: address_span_extender_0: "soc_system" instantiated altera_address_span_extender "address_span_extender_0"
Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: button_pio:   Generation command is [exec /opt/altera/16.0/quartus/linux64/perl/bin/perl -I /opt/altera/16.0/quartus/linux64/perl/lib -I /opt/altera/16.0/quartus/sopc_builder/bin/europa -I /opt/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/16.0/quartus/sopc_builder/bin -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt7318_4740442676779853247.dir/0002_button_pio_gen/ --quartus_dir=/opt/altera/16.0/quartus --verilog --config=/tmp/alt7318_4740442676779853247.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  ]
Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Info: dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio:   Generation command is [exec /opt/altera/16.0/quartus/linux64/perl/bin/perl -I /opt/altera/16.0/quartus/linux64/perl/lib -I /opt/altera/16.0/quartus/sopc_builder/bin/europa -I /opt/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/16.0/quartus/sopc_builder/bin -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=/tmp/alt7318_4740442676779853247.dir/0003_dipsw_pio_gen/ --quartus_dir=/opt/altera/16.0/quartus --verilog --config=/tmp/alt7318_4740442676779853247.dir/0003_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  ]
Info: dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'
Info: dipsw_pio: "soc_system" instantiated altera_avalon_pio "dipsw_pio"
Info: hps_0: "Running  for module: hps_0"
Warning: hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater.
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/altera/16.0/quartus/linux64/perl/bin/perl -I /opt/altera/16.0/quartus/linux64/perl/lib -I /opt/altera/16.0/quartus/sopc_builder/bin/europa -I /opt/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/16.0/quartus/sopc_builder/bin -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt7318_4740442676779853247.dir/0004_jtag_uart_gen/ --quartus_dir=/opt/altera/16.0/quartus --verilog --config=/tmp/alt7318_4740442676779853247.dir/0004_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: led_pio: Starting RTL generation for module 'soc_system_led_pio'
Info: led_pio:   Generation command is [exec /opt/altera/16.0/quartus/linux64/perl/bin/perl -I /opt/altera/16.0/quartus/linux64/perl/lib -I /opt/altera/16.0/quartus/sopc_builder/bin/europa -I /opt/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/16.0/quartus/sopc_builder/bin -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=/tmp/alt7318_4740442676779853247.dir/0005_led_pio_gen/ --quartus_dir=/opt/altera/16.0/quartus --verilog --config=/tmp/alt7318_4740442676779853247.dir/0005_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'soc_system_led_pio'
Info: led_pio: "soc_system" instantiated altera_avalon_pio "led_pio"
Info: mm_bridge_0: "soc_system" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info: nios2_gen2_0: "soc_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /opt/altera/16.0/quartus/linux64/perl/bin/perl -I /opt/altera/16.0/quartus/linux64/perl/lib -I /opt/altera/16.0/quartus/sopc_builder/bin/europa -I /opt/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/16.0/quartus/sopc_builder/bin -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=/tmp/alt7318_4740442676779853247.dir/0007_onchip_memory2_0_gen/ --quartus_dir=/opt/altera/16.0/quartus --verilog --config=/tmp/alt7318_4740442676779853247.dir/0007_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'
Info: onchip_memory2_0: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: sysid_qsys: "soc_system" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer_0: Starting RTL generation for module 'soc_system_timer_0'
Info: timer_0:   Generation command is [exec /opt/altera/16.0/quartus/linux64//perl/bin/perl -I /opt/altera/16.0/quartus/linux64//perl/lib -I /opt/altera/16.0/quartus/sopc_builder/bin/europa -I /opt/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/16.0/quartus/sopc_builder/bin -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/altera/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=soc_system_timer_0 --dir=/tmp/alt7318_4740442676779853247.dir/0009_timer_0_gen/ --quartus_dir=/opt/altera/16.0/quartus --verilog --config=/tmp/alt7318_4740442676779853247.dir/0009_timer_0_gen//soc_system_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'soc_system_timer_0'
Info: timer_0: "soc_system" instantiated altera_avalon_timer "timer_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_3: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: irq_mapper_002: "soc_system" instantiated altera_irq_mapper "irq_mapper_002"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /opt/altera/16.0/quartus/linux64//eperlcmd -I /opt/altera/16.0/quartus/linux64//perl/lib -I /opt/altera/16.0/quartus/sopc_builder/bin/europa -I /opt/altera/16.0/quartus/sopc_builder/bin/perl_lib -I /opt/altera/16.0/quartus/sopc_builder/bin -I /opt/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /opt/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /opt/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /opt/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /opt/altera/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu --dir=/tmp/alt7318_4740442676779853247.dir/0015_cpu_gen/ --quartus_bindir=/opt/altera/16.0/quartus/linux64/ --verilog --config=/tmp/alt7318_4740442676779853247.dir/0015_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2017.06.01 17:07:45 (*) Starting Nios II generation
Info: cpu: # 2017.06.01 17:07:45 (*)   Checking for plaintext license.
Info: cpu: # 2017.06.01 17:07:46 (*)   Couldn't query license setup in Quartus directory /opt/altera/16.0/quartus/linux64/
Info: cpu: # 2017.06.01 17:07:46 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.06.01 17:07:46 (*)   Plaintext license not found.
Info: cpu: # 2017.06.01 17:07:46 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2017.06.01 17:07:47 (*)   Couldn't query license setup in Quartus directory /opt/altera/16.0/quartus/linux64/
Info: cpu: # 2017.06.01 17:07:47 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2017.06.01 17:07:47 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2017.06.01 17:07:47 (*)   Elaborating CPU configuration settings
Info: cpu: # 2017.06.01 17:07:47 (*)   Creating all objects for CPU
Info: cpu: # 2017.06.01 17:07:47 (*)     Testbench
Info: cpu: # 2017.06.01 17:07:47 (*)     Instruction decoding
Info: cpu: # 2017.06.01 17:07:47 (*)       Instruction fields
Info: cpu: # 2017.06.01 17:07:47 (*)       Instruction decodes
Info: cpu: # 2017.06.01 17:07:48 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2017.06.01 17:07:48 (*)       Instruction controls
Info: cpu: # 2017.06.01 17:07:48 (*)     Pipeline frontend
Info: cpu: # 2017.06.01 17:07:48 (*)     Pipeline backend
Info: cpu: # 2017.06.01 17:07:50 (*)   Generating RTL from CPU objects
Info: cpu: # 2017.06.01 17:07:52 (*)   Creating encrypted RTL
Info: cpu: # 2017.06.01 17:07:52 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file /home/jliu120/workdir/Corlice/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: address_span_extender_0_cntl_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "address_span_extender_0_cntl_burst_adapter"
Info: Reusing file /home/jliu120/workdir/Corlice/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/jliu120/workdir/Corlice/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/jliu120/workdir/Corlice/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/jliu120/workdir/Corlice/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file /home/jliu120/workdir/Corlice/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/jliu120/workdir/Corlice/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/jliu120/workdir/Corlice/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file /home/jliu120/workdir/Corlice/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios2_gen2_0_data_master_to_address_span_extender_0_cntl_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "nios2_gen2_0_data_master_to_address_span_extender_0_cntl_cmd_width_adapter"
Info: Reusing file /home/jliu120/workdir/Corlice/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/jliu120/workdir/Corlice/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/jliu120/workdir/Corlice/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/jliu120/workdir/Corlice/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/jliu120/workdir/Corlice/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/jliu120/workdir/Corlice/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_3" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/jliu120/workdir/Corlice/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/jliu120/workdir/Corlice/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 74 modules, 146 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
