#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Sep  8 01:04:20 2021
# Process ID: 5920
# Current directory: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23344 C:\Users\Chase\Documents\GitHub\Arty-7-FPGA\softcoreShiftPID\softcoreShiftPID.xpr
# Log file: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/vivado.log
# Journal file: C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.xpr
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard (100 MHz)} debug_module {Debug Only} ecc {None} local_mem {32KB} preset {None}}  [get_bd_cells microblaze_0]
apply_board_connection -board_interface "sys_clock" -ip_intf "clk_wiz_1/clock_CLK_IN1" -diagram "design_1" 
startgroup
set_property -dict [list CONFIG.RESET_TYPE {ACTIVE_LOW} CONFIG.RESET_PORT {resetn}] [get_bd_cells clk_wiz_1]
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( System Reset ) } Manual_Source {New External Port (ACTIVE_LOW)}}  [get_bd_pins clk_wiz_1/resetn]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( System Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_0
endgroup
delete_bd_objs [get_bd_cells axi_iic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {2} CONFIG.GPIO_BOARD_INTERFACE {i2c_pullups} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {usb_uart ( USB UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {i2c_pullups ( I2C Pullups ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_iic_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_iic_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {i2c ( I2C on J3 ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_iic_0/IIC]
endgroup
regenerate_bd_layout
validate_bd_design
apply_board_connection -board_interface "rgb_led" -ip_intf "axi_gpio_0/GPIO2" -diagram "design_1" 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
apply_board_connection -board_interface "dip_switches_4bits" -ip_intf "axi_gpio_1/GPIO" -diagram "design_1" 
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_gpio_1/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
regenerate_bd_layout
validate_bd_design
save_bd_design
make_wrapper -files [get_files C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs synth_1 -jobs 16
wait_on_run synth_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
close_design
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 32
wait_on_run impl_1
file mkdir C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.sdk
file copy -force C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.runs/impl_1/design_1_wrapper.sysdef C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.sdk -hwspec C:/Users/Chase/Documents/GitHub/Arty-7-FPGA/softcoreShiftPID/softcoreShiftPID.sdk/design_1_wrapper.hdf
