$date
	Sun Aug 09 18:53:05 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y8 $end
$var wire 1 " Y7 $end
$var wire 1 # Y6 $end
$var wire 1 $ Y5 $end
$var wire 1 % Y4 $end
$var wire 1 & Y3 $end
$var wire 1 ' Y2 $end
$var wire 1 ( Y1 $end
$var reg 1 ) A1 $end
$var reg 1 * A3 $end
$var reg 1 + A4 $end
$var reg 1 , A5 $end
$var reg 1 - A7 $end
$var reg 1 . A8 $end
$var reg 1 / B1 $end
$var reg 1 0 B2 $end
$var reg 1 1 B3 $end
$var reg 1 2 B4 $end
$var reg 1 3 B5 $end
$var reg 1 4 B6 $end
$var reg 1 5 B7 $end
$var reg 1 6 B8 $end
$var reg 1 7 C1 $end
$var reg 1 8 C3 $end
$var reg 1 9 C4 $end
$var reg 1 : C5 $end
$var reg 1 ; C6 $end
$var reg 1 < C7 $end
$var reg 1 = C8 $end
$var reg 1 > D3 $end
$var reg 1 ? D4 $end
$var reg 1 @ D5 $end
$var reg 1 A D7 $end
$scope module I1 $end
$var wire 1 , A $end
$var wire 1 3 B $end
$var wire 1 : C $end
$var wire 1 @ D $end
$var wire 1 $ Y $end
$var wire 1 B notB $end
$var wire 1 C notC $end
$var wire 1 D notD $end
$var wire 1 E p0 $end
$var wire 1 F p1 $end
$var wire 1 G p2 $end
$var wire 1 H p3 $end
$upscope $end
$scope module I2 $end
$var wire 1 4 B $end
$var wire 1 ; C $end
$var wire 1 # Y $end
$var wire 1 I notB $end
$upscope $end
$scope module I3 $end
$var wire 1 - A $end
$var wire 1 5 B $end
$var wire 1 < C $end
$var wire 1 A D $end
$var wire 1 " Y $end
$var wire 1 J notC $end
$var wire 1 K p0 $end
$var wire 1 L p1 $end
$upscope $end
$scope module I4 $end
$var wire 1 . A $end
$var wire 1 6 B $end
$var wire 1 = C $end
$var wire 1 ! Y $end
$var wire 1 M notA $end
$var wire 1 N notC $end
$var wire 1 O p0 $end
$upscope $end
$scope module T1 $end
$var wire 1 ) A $end
$var wire 1 / B $end
$var wire 1 7 C $end
$var wire 1 ( Y $end
$upscope $end
$scope module T2 $end
$var wire 1 0 B $end
$var wire 1 ' Y $end
$upscope $end
$scope module T3 $end
$var wire 1 * A $end
$var wire 1 1 B $end
$var wire 1 8 C $end
$var wire 1 > D $end
$var wire 1 & Y $end
$upscope $end
$scope module T4 $end
$var wire 1 + A $end
$var wire 1 2 B $end
$var wire 1 9 C $end
$var wire 1 ? D $end
$var wire 1 % Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
07
x6
x5
x4
x3
x2
x1
x0
0/
x.
x-
x,
x+
x*
0)
1(
x'
x&
x%
x$
x#
x"
x!
$end
#1
17
#2
0(
1/
#3
07
#4
1(
1)
#5
1(
0/
#6
17
#7
1/
#8
1'
00
#9
0'
10
#10
1&
0>
08
01
0*
#11
0&
1>
#12
1&
18
#13
0&
11
#14
1&
1*
#15
0&
0>
#16
1&
0*
#17
0&
01
#18
1&
1*
#19
0&
08
#20
1&
11
#21
0&
0*
#22
1&
1>
#23
0&
1*
#24
1&
01
#25
0&
18
#27
0%
0?
09
02
0+
#28
1?
#29
19
#30
12
#31
1%
1+
#32
0?
#33
0%
0+
#34
02
#35
1%
1+
#36
09
#37
12
#38
0%
0+
#39
1?
#40
1%
1+
#41
0%
02
#42
1%
1$
1H
1D
1C
1B
0E
0F
0G
19
0@
0:
03
0,
#43
0$
0H
0D
1@
#44
0C
1:
#45
0B
13
#46
1,
#47
1$
1F
1D
0@
#48
0$
0F
0,
#49
1B
03
#50
1$
1E
1F
1,
#51
1G
1H
1C
0:
#52
0E
0H
0B
13
#53
0$
0F
0G
0,
#54
0D
1@
#55
1$
1G
1,
#56
1E
1B
03
#57
0G
0C
1:
#58
1#
1I
0;
04
#59
0#
0I
14
#60
1#
1;
#61
1I
04
#62
0"
0K
1J
0L
0A
0<
05
0-
#63
1"
1K
1A
#64
0"
0K
0J
1<
#65
1"
15
#66
1L
1-
#67
0L
0A
#68
0-
#69
0"
05
#70
1-
#71
1J
0<
#72
1"
15
#73
0-
#74
1K
1A
#75
1L
1-
#76
05
#77
0K
0J
1<
#78
1!
1O
1N
1M
0=
06
0.
#79
0!
0O
0N
1=
#80
1!
16
#81
1O
1N
0=
#82
0O
0M
1.
#83
0!
06
#84
0N
1=
#85
1!
16
#86
