# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../XC7Z010_QDUC.srcs/sources_1/ip/halfband_filter_0/sim/halfband_filter_0.vhd" \
"../../../../XC7Z010_QDUC.srcs/sources_1/ip/halfband_filter_1/sim/halfband_filter_1.vhd" \

# Do not sort compile order
nosort
