#! /Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-395-g155ed084b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/Users/evanlin/Desktop/ZeroToAsic/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x122612200 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x122612370 .scope module, "tb" "tb" 3 8;
 .timescale -9 -9;
v0x6000027f5a70_0 .var "clk", 0 0;
v0x6000027f5b00_0 .var "reset", 0 0;
S_0x1226124e0 .scope module, "uut" "main" 3 15, 4 1 0, S_0x122612370;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x6000027f4c60_0 .net "a_in1", 7 0, v0x6000027f1560_0;  1 drivers
v0x6000027f4cf0_0 .net "a_in2", 7 0, v0x6000027f15f0_0;  1 drivers
v0x6000027f4d80_0 .net "acc1_full", 0 0, v0x6000027f03f0_0;  1 drivers
v0x6000027f4e10_0 .net "acc1_mem_0_to_ub", 7 0, v0x6000027f0240_0;  1 drivers
v0x6000027f4ea0_0 .net "acc1_mem_1_to_ub", 7 0, v0x6000027f02d0_0;  1 drivers
v0x6000027f4f30_0 .net "acc2_full", 0 0, v0x6000027f0990_0;  1 drivers
v0x6000027f4fc0_0 .net "acc2_mem_0_to_ub", 7 0, v0x6000027f07e0_0;  1 drivers
v0x6000027f5050_0 .net "acc2_mem_1_to_ub", 7 0, v0x6000027f0870_0;  1 drivers
v0x6000027f50e0_0 .net "base_address", 12 0, v0x6000027f0c60_0;  1 drivers
v0x6000027f5170_0 .net "clk", 0 0, v0x6000027f5a70_0;  1 drivers
v0x6000027f5200_0 .net "load_input", 0 0, v0x6000027f0fc0_0;  1 drivers
v0x6000027f5290_0 .net "load_weight", 0 0, v0x6000027f1050_0;  1 drivers
v0x6000027f5320_0 .net "out_ub_to_input_setup_00", 7 0, v0x6000027f4360_0;  1 drivers
v0x6000027f53b0_0 .net "out_ub_to_input_setup_01", 7 0, v0x6000027f43f0_0;  1 drivers
v0x6000027f5440_0 .net "out_ub_to_input_setup_10", 7 0, v0x6000027f4480_0;  1 drivers
v0x6000027f54d0_0 .net "out_ub_to_input_setup_11", 7 0, v0x6000027f4510_0;  1 drivers
v0x6000027f5560_0 .net "reset", 0 0, v0x6000027f5b00_0;  1 drivers
v0x6000027f55f0_0 .net "store", 0 0, v0x6000027f1200_0;  1 drivers
v0x6000027f5680_0 .net "systolic_acc_out1", 7 0, v0x6000027f2880_0;  1 drivers
v0x6000027f5710_0 .net "systolic_acc_out2", 7 0, v0x6000027f2eb0_0;  1 drivers
v0x6000027f57a0_0 .net "valid", 0 0, v0x6000027f1290_0;  1 drivers
v0x6000027f5830_0 .net "weight1", 7 0, v0x6000027f4a20_0;  1 drivers
v0x6000027f58c0_0 .net "weight2", 7 0, v0x6000027f4ab0_0;  1 drivers
v0x6000027f5950_0 .net "weight3", 7 0, v0x6000027f4b40_0;  1 drivers
v0x6000027f59e0_0 .net "weight4", 7 0, v0x6000027f4bd0_0;  1 drivers
S_0x122612650 .scope module, "acc1" "accumulator" 4 93, 5 1 0, S_0x1226124e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 8 "acc_in";
    .port_info 4 /OUTPUT 8 "acc_mem_0";
    .port_info 5 /OUTPUT 8 "acc_mem_1";
    .port_info 6 /OUTPUT 1 "full";
v0x6000027f0120_0 .net "acc_in", 7 0, v0x6000027f2880_0;  alias, 1 drivers
v0x6000027f01b0 .array "acc_mem", 1 0, 7 0;
v0x6000027f0240_0 .var "acc_mem_0", 7 0;
v0x6000027f02d0_0 .var "acc_mem_1", 7 0;
v0x6000027f0360_0 .net "clk", 0 0, v0x6000027f5a70_0;  alias, 1 drivers
v0x6000027f03f0_0 .var "full", 0 0;
v0x6000027f0480_0 .var/i "i", 31 0;
v0x6000027f0510_0 .var "index", 1 0;
v0x6000027f05a0_0 .net "reset", 0 0, v0x6000027f5b00_0;  alias, 1 drivers
v0x6000027f0630_0 .net "valid", 0 0, v0x6000027f1290_0;  alias, 1 drivers
E_0x6000000fd380/0 .event anyedge, v0x6000027f0630_0, v0x6000027f0120_0, v0x6000027f0510_0, v0x6000027f03f0_0;
v0x6000027f01b0_0 .array/port v0x6000027f01b0, 0;
v0x6000027f01b0_1 .array/port v0x6000027f01b0, 1;
E_0x6000000fd380/1 .event anyedge, v0x6000027f01b0_0, v0x6000027f01b0_1;
E_0x6000000fd380 .event/or E_0x6000000fd380/0, E_0x6000000fd380/1;
E_0x6000000fd3c0 .event posedge, v0x6000027f0360_0;
S_0x1226127c0 .scope module, "acc2" "accumulator" 4 104, 5 1 0, S_0x1226124e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 8 "acc_in";
    .port_info 4 /OUTPUT 8 "acc_mem_0";
    .port_info 5 /OUTPUT 8 "acc_mem_1";
    .port_info 6 /OUTPUT 1 "full";
v0x6000027f06c0_0 .net "acc_in", 7 0, v0x6000027f2eb0_0;  alias, 1 drivers
v0x6000027f0750 .array "acc_mem", 1 0, 7 0;
v0x6000027f07e0_0 .var "acc_mem_0", 7 0;
v0x6000027f0870_0 .var "acc_mem_1", 7 0;
v0x6000027f0900_0 .net "clk", 0 0, v0x6000027f5a70_0;  alias, 1 drivers
v0x6000027f0990_0 .var "full", 0 0;
v0x6000027f0a20_0 .var/i "i", 31 0;
v0x6000027f0ab0_0 .var "index", 1 0;
v0x6000027f0b40_0 .net "reset", 0 0, v0x6000027f5b00_0;  alias, 1 drivers
v0x6000027f0bd0_0 .net "valid", 0 0, v0x6000027f1290_0;  alias, 1 drivers
E_0x6000000fd440/0 .event anyedge, v0x6000027f0630_0, v0x6000027f06c0_0, v0x6000027f0ab0_0, v0x6000027f0990_0;
v0x6000027f0750_0 .array/port v0x6000027f0750, 0;
v0x6000027f0750_1 .array/port v0x6000027f0750, 1;
E_0x6000000fd440/1 .event anyedge, v0x6000027f0750_0, v0x6000027f0750_1;
E_0x6000000fd440 .event/or E_0x6000000fd440/0, E_0x6000000fd440/1;
S_0x122612930 .scope module, "cu" "control_unit" 4 42, 6 1 0, S_0x1226124e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "load_weight";
    .port_info 3 /OUTPUT 13 "base_address";
    .port_info 4 /OUTPUT 1 "load_input";
    .port_info 5 /OUTPUT 1 "valid";
    .port_info 6 /OUTPUT 1 "store";
enum0x600003bf0080 .enum4 (2)
   "IDLE" 2'b00,
   "FETCH" 2'b01,
   "EXECUTE" 2'b10,
   "FINISH" 2'b11
 ;
v0x6000027f0c60_0 .var "base_address", 12 0;
v0x6000027f0cf0_0 .net "clk", 0 0, v0x6000027f5a70_0;  alias, 1 drivers
v0x6000027f0d80_0 .var/i "compute_cycle_counter", 31 0;
v0x6000027f0e10_0 .var "instruction", 15 0;
v0x6000027f0ea0 .array "instruction_mem", 7 0, 15 0;
v0x6000027f0f30_0 .var/i "instruction_pointer", 31 0;
v0x6000027f0fc0_0 .var "load_input", 0 0;
v0x6000027f1050_0 .var "load_weight", 0 0;
v0x6000027f10e0_0 .net "reset", 0 0, v0x6000027f5b00_0;  alias, 1 drivers
v0x6000027f1170_0 .var "state", 1 0;
v0x6000027f1200_0 .var "store", 0 0;
v0x6000027f1290_0 .var "valid", 0 0;
E_0x6000000fd4c0 .event anyedge, v0x6000027f05a0_0, v0x6000027f0c60_0, v0x6000027f0e10_0;
v0x6000027f0ea0_0 .array/port v0x6000027f0ea0, 0;
v0x6000027f0ea0_1 .array/port v0x6000027f0ea0, 1;
E_0x6000000fd500/0 .event anyedge, v0x6000027f1170_0, v0x6000027f0f30_0, v0x6000027f0ea0_0, v0x6000027f0ea0_1;
v0x6000027f0ea0_2 .array/port v0x6000027f0ea0, 2;
v0x6000027f0ea0_3 .array/port v0x6000027f0ea0, 3;
v0x6000027f0ea0_4 .array/port v0x6000027f0ea0, 4;
v0x6000027f0ea0_5 .array/port v0x6000027f0ea0, 5;
E_0x6000000fd500/1 .event anyedge, v0x6000027f0ea0_2, v0x6000027f0ea0_3, v0x6000027f0ea0_4, v0x6000027f0ea0_5;
v0x6000027f0ea0_6 .array/port v0x6000027f0ea0, 6;
v0x6000027f0ea0_7 .array/port v0x6000027f0ea0, 7;
E_0x6000000fd500/2 .event anyedge, v0x6000027f0ea0_6, v0x6000027f0ea0_7, v0x6000027f0d80_0;
E_0x6000000fd500 .event/or E_0x6000000fd500/0, E_0x6000000fd500/1, E_0x6000000fd500/2;
E_0x6000000fd540 .event posedge, v0x6000027f05a0_0, v0x6000027f0360_0;
S_0x122612aa0 .scope module, "is" "input_setup" 4 62, 7 1 0, S_0x1226124e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 8 "a11";
    .port_info 4 /INPUT 8 "a12";
    .port_info 5 /INPUT 8 "a21";
    .port_info 6 /INPUT 8 "a22";
    .port_info 7 /OUTPUT 8 "a_in1";
    .port_info 8 /OUTPUT 8 "a_in2";
v0x6000027f1320_0 .net "a11", 7 0, v0x6000027f4360_0;  alias, 1 drivers
v0x6000027f13b0_0 .net "a12", 7 0, v0x6000027f43f0_0;  alias, 1 drivers
v0x6000027f1440_0 .net "a21", 7 0, v0x6000027f4480_0;  alias, 1 drivers
v0x6000027f14d0_0 .net "a22", 7 0, v0x6000027f4510_0;  alias, 1 drivers
v0x6000027f1560_0 .var "a_in1", 7 0;
v0x6000027f15f0_0 .var "a_in2", 7 0;
v0x6000027f1680 .array "augmented_activation_row1", 2 0, 7 0;
v0x6000027f1710 .array "augmented_activation_row2", 2 0, 7 0;
v0x6000027f17a0_0 .net "clk", 0 0, v0x6000027f5a70_0;  alias, 1 drivers
v0x6000027f1830_0 .var "counter", 2 0;
v0x6000027f18c0_0 .var/i "i", 31 0;
v0x6000027f1950_0 .net "reset", 0 0, v0x6000027f5b00_0;  alias, 1 drivers
v0x6000027f19e0_0 .net "valid", 0 0, v0x6000027f1290_0;  alias, 1 drivers
E_0x6000000fd340/0 .event anyedge, v0x6000027f0630_0, v0x6000027f1830_0, v0x6000027f1320_0, v0x6000027f13b0_0;
E_0x6000000fd340/1 .event anyedge, v0x6000027f1440_0, v0x6000027f14d0_0;
E_0x6000000fd340 .event/or E_0x6000000fd340/0, E_0x6000000fd340/1;
S_0x122612c10 .scope module, "systolic_array_inst" "mmu" 4 77, 8 1 0, S_0x1226124e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 8 "a_in1";
    .port_info 5 /INPUT 8 "a_in2";
    .port_info 6 /INPUT 8 "weight1";
    .port_info 7 /INPUT 8 "weight2";
    .port_info 8 /INPUT 8 "weight3";
    .port_info 9 /INPUT 8 "weight4";
    .port_info 10 /OUTPUT 8 "a_out1";
    .port_info 11 /OUTPUT 8 "a_out2";
    .port_info 12 /OUTPUT 8 "acc_out1";
    .port_info 13 /OUTPUT 8 "acc_out2";
v0x6000027f3330_0 .net "a_in1", 7 0, v0x6000027f1560_0;  alias, 1 drivers
v0x6000027f33c0_0 .net "a_in2", 7 0, v0x6000027f15f0_0;  alias, 1 drivers
v0x6000027f3450_0 .net "a_inter_01", 7 0, v0x6000027f1b00_0;  1 drivers
v0x6000027f34e0_0 .net "a_inter_11", 7 0, v0x6000027f2760_0;  1 drivers
v0x6000027f3570_0 .net "a_out1", 7 0, v0x6000027f2130_0;  1 drivers
v0x6000027f3600_0 .net "a_out2", 7 0, v0x6000027f2d90_0;  1 drivers
v0x6000027f3690_0 .net "acc_inter_00", 7 0, v0x6000027f1c20_0;  1 drivers
v0x6000027f3720_0 .net "acc_inter_01", 7 0, v0x6000027f2250_0;  1 drivers
v0x6000027f37b0_0 .net "acc_out1", 7 0, v0x6000027f2880_0;  alias, 1 drivers
v0x6000027f3840_0 .net "acc_out2", 7 0, v0x6000027f2eb0_0;  alias, 1 drivers
v0x6000027f38d0_0 .net "clk", 0 0, v0x6000027f5a70_0;  alias, 1 drivers
v0x6000027f3960_0 .net "load_weight", 0 0, v0x6000027f1050_0;  alias, 1 drivers
v0x6000027f39f0_0 .net "reset", 0 0, v0x6000027f5b00_0;  alias, 1 drivers
v0x6000027f3a80_0 .net "valid", 0 0, v0x6000027f1290_0;  alias, 1 drivers
v0x6000027f3b10_0 .net "w_inter_00", 7 0, v0x6000027f1ef0_0;  1 drivers
v0x6000027f3ba0_0 .net "w_inter_01", 7 0, v0x6000027f2520_0;  1 drivers
v0x6000027f3c30_0 .net "weight1", 7 0, v0x6000027f4a20_0;  alias, 1 drivers
v0x6000027f3cc0_0 .net "weight2", 7 0, v0x6000027f4ab0_0;  alias, 1 drivers
v0x6000027f3d50_0 .net "weight3", 7 0, v0x6000027f4b40_0;  alias, 1 drivers
v0x6000027f3de0_0 .net "weight4", 7 0, v0x6000027f4bd0_0;  alias, 1 drivers
S_0x122612f40 .scope module, "PE00" "processing_element" 8 29, 9 1 0, S_0x122612c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 8 "a_in";
    .port_info 5 /INPUT 8 "weight";
    .port_info 6 /INPUT 8 "acc_in";
    .port_info 7 /OUTPUT 8 "a_out";
    .port_info 8 /OUTPUT 8 "w_out";
    .port_info 9 /OUTPUT 8 "acc_out";
v0x6000027f1a70_0 .net "a_in", 7 0, v0x6000027f1560_0;  alias, 1 drivers
v0x6000027f1b00_0 .var "a_out", 7 0;
L_0x128060010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6000027f1b90_0 .net "acc_in", 7 0, L_0x128060010;  1 drivers
v0x6000027f1c20_0 .var "acc_out", 7 0;
v0x6000027f1cb0_0 .net "clk", 0 0, v0x6000027f5a70_0;  alias, 1 drivers
v0x6000027f1d40_0 .net "load_weight", 0 0, v0x6000027f1050_0;  alias, 1 drivers
v0x6000027f1dd0_0 .net "reset", 0 0, v0x6000027f5b00_0;  alias, 1 drivers
v0x6000027f1e60_0 .net "valid", 0 0, v0x6000027f1290_0;  alias, 1 drivers
v0x6000027f1ef0_0 .var "w_out", 7 0;
v0x6000027f1f80_0 .net "weight", 7 0, v0x6000027f4a20_0;  alias, 1 drivers
v0x6000027f2010_0 .var "weight_reg", 15 0;
S_0x1226131f0 .scope module, "PE01" "processing_element" 8 43, 9 1 0, S_0x122612c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 8 "a_in";
    .port_info 5 /INPUT 8 "weight";
    .port_info 6 /INPUT 8 "acc_in";
    .port_info 7 /OUTPUT 8 "a_out";
    .port_info 8 /OUTPUT 8 "w_out";
    .port_info 9 /OUTPUT 8 "acc_out";
v0x6000027f20a0_0 .net "a_in", 7 0, v0x6000027f1b00_0;  alias, 1 drivers
v0x6000027f2130_0 .var "a_out", 7 0;
L_0x128060058 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x6000027f21c0_0 .net "acc_in", 7 0, L_0x128060058;  1 drivers
v0x6000027f2250_0 .var "acc_out", 7 0;
v0x6000027f22e0_0 .net "clk", 0 0, v0x6000027f5a70_0;  alias, 1 drivers
v0x6000027f2370_0 .net "load_weight", 0 0, v0x6000027f1050_0;  alias, 1 drivers
v0x6000027f2400_0 .net "reset", 0 0, v0x6000027f5b00_0;  alias, 1 drivers
v0x6000027f2490_0 .net "valid", 0 0, v0x6000027f1290_0;  alias, 1 drivers
v0x6000027f2520_0 .var "w_out", 7 0;
v0x6000027f25b0_0 .net "weight", 7 0, v0x6000027f4ab0_0;  alias, 1 drivers
v0x6000027f2640_0 .var "weight_reg", 15 0;
S_0x1226134a0 .scope module, "PE10" "processing_element" 8 57, 9 1 0, S_0x122612c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 8 "a_in";
    .port_info 5 /INPUT 8 "weight";
    .port_info 6 /INPUT 8 "acc_in";
    .port_info 7 /OUTPUT 8 "a_out";
    .port_info 8 /OUTPUT 8 "w_out";
    .port_info 9 /OUTPUT 8 "acc_out";
v0x6000027f26d0_0 .net "a_in", 7 0, v0x6000027f15f0_0;  alias, 1 drivers
v0x6000027f2760_0 .var "a_out", 7 0;
v0x6000027f27f0_0 .net "acc_in", 7 0, v0x6000027f1c20_0;  alias, 1 drivers
v0x6000027f2880_0 .var "acc_out", 7 0;
v0x6000027f2910_0 .net "clk", 0 0, v0x6000027f5a70_0;  alias, 1 drivers
v0x6000027f29a0_0 .net "load_weight", 0 0, v0x6000027f1050_0;  alias, 1 drivers
v0x6000027f2a30_0 .net "reset", 0 0, v0x6000027f5b00_0;  alias, 1 drivers
v0x6000027f2ac0_0 .net "valid", 0 0, v0x6000027f1290_0;  alias, 1 drivers
v0x6000027f2b50_0 .var "w_out", 7 0;
v0x6000027f2be0_0 .net "weight", 7 0, v0x6000027f4b40_0;  alias, 1 drivers
v0x6000027f2c70_0 .var "weight_reg", 15 0;
S_0x122613750 .scope module, "PE11" "processing_element" 8 71, 9 1 0, S_0x122612c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load_weight";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 8 "a_in";
    .port_info 5 /INPUT 8 "weight";
    .port_info 6 /INPUT 8 "acc_in";
    .port_info 7 /OUTPUT 8 "a_out";
    .port_info 8 /OUTPUT 8 "w_out";
    .port_info 9 /OUTPUT 8 "acc_out";
v0x6000027f2d00_0 .net "a_in", 7 0, v0x6000027f2760_0;  alias, 1 drivers
v0x6000027f2d90_0 .var "a_out", 7 0;
v0x6000027f2e20_0 .net "acc_in", 7 0, v0x6000027f2250_0;  alias, 1 drivers
v0x6000027f2eb0_0 .var "acc_out", 7 0;
v0x6000027f2f40_0 .net "clk", 0 0, v0x6000027f5a70_0;  alias, 1 drivers
v0x6000027f2fd0_0 .net "load_weight", 0 0, v0x6000027f1050_0;  alias, 1 drivers
v0x6000027f3060_0 .net "reset", 0 0, v0x6000027f5b00_0;  alias, 1 drivers
v0x6000027f30f0_0 .net "valid", 0 0, v0x6000027f1290_0;  alias, 1 drivers
v0x6000027f3180_0 .var "w_out", 7 0;
v0x6000027f3210_0 .net "weight", 7 0, v0x6000027f4bd0_0;  alias, 1 drivers
v0x6000027f32a0_0 .var "weight_reg", 15 0;
S_0x122613a00 .scope module, "ub" "unified_buffer" 4 115, 10 1 0, S_0x1226124e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "store_acc1";
    .port_info 3 /INPUT 1 "store_acc2";
    .port_info 4 /INPUT 13 "addr";
    .port_info 5 /INPUT 1 "load_input";
    .port_info 6 /INPUT 1 "store";
    .port_info 7 /INPUT 8 "acc1_mem_0";
    .port_info 8 /INPUT 8 "acc1_mem_1";
    .port_info 9 /INPUT 8 "acc2_mem_0";
    .port_info 10 /INPUT 8 "acc2_mem_1";
    .port_info 11 /OUTPUT 8 "out_ub_00";
    .port_info 12 /OUTPUT 8 "out_ub_01";
    .port_info 13 /OUTPUT 8 "out_ub_10";
    .port_info 14 /OUTPUT 8 "out_ub_11";
v0x6000027f3f00_0 .net "acc1_mem_0", 7 0, v0x6000027f0240_0;  alias, 1 drivers
v0x6000027f4000_0 .net "acc1_mem_1", 7 0, v0x6000027f02d0_0;  alias, 1 drivers
v0x6000027f4090_0 .net "acc2_mem_0", 7 0, v0x6000027f07e0_0;  alias, 1 drivers
v0x6000027f4120_0 .net "acc2_mem_1", 7 0, v0x6000027f0870_0;  alias, 1 drivers
v0x6000027f41b0_0 .net "addr", 12 0, v0x6000027f0c60_0;  alias, 1 drivers
v0x6000027f4240_0 .net "clk", 0 0, v0x6000027f5a70_0;  alias, 1 drivers
v0x6000027f42d0_0 .net "load_input", 0 0, v0x6000027f0fc0_0;  alias, 1 drivers
v0x6000027f4360_0 .var "out_ub_00", 7 0;
v0x6000027f43f0_0 .var "out_ub_01", 7 0;
v0x6000027f4480_0 .var "out_ub_10", 7 0;
v0x6000027f4510_0 .var "out_ub_11", 7 0;
v0x6000027f45a0_0 .net "reset", 0 0, v0x6000027f5b00_0;  alias, 1 drivers
v0x6000027f4630_0 .net "store", 0 0, v0x6000027f1200_0;  alias, 1 drivers
v0x6000027f46c0_0 .net "store_acc1", 0 0, v0x6000027f03f0_0;  alias, 1 drivers
v0x6000027f4750_0 .net "store_acc2", 0 0, v0x6000027f0990_0;  alias, 1 drivers
v0x6000027f47e0 .array "unified_mem", 63 0, 7 0;
v0x6000027f4870_0 .var "write_pointer", 5 0;
E_0x6000000fd840/0 .event anyedge, v0x6000027f1200_0, v0x6000027f03f0_0, v0x6000027f0990_0, v0x6000027f0240_0;
E_0x6000000fd840/1 .event anyedge, v0x6000027f0c60_0, v0x6000027f02d0_0, v0x6000027f07e0_0, v0x6000027f0870_0;
E_0x6000000fd840 .event/or E_0x6000000fd840/0, E_0x6000000fd840/1;
S_0x122613d50 .scope begin, "$unm_blk_47" "$unm_blk_47" 10 45, 10 45 0, S_0x122613a00;
 .timescale -9 -12;
v0x6000027f3e70_0 .var/i "i", 31 0;
S_0x122613ec0 .scope module, "wm" "weight_memory" 4 54, 11 1 0, S_0x1226124e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 13 "addr";
    .port_info 1 /OUTPUT 8 "weight1";
    .port_info 2 /OUTPUT 8 "weight2";
    .port_info 3 /OUTPUT 8 "weight3";
    .port_info 4 /OUTPUT 8 "weight4";
v0x6000027f4900_0 .net "addr", 12 0, v0x6000027f0c60_0;  alias, 1 drivers
v0x6000027f4990 .array "memory", 31 0, 7 0;
v0x6000027f4a20_0 .var "weight1", 7 0;
v0x6000027f4ab0_0 .var "weight2", 7 0;
v0x6000027f4b40_0 .var "weight3", 7 0;
v0x6000027f4bd0_0 .var "weight4", 7 0;
v0x6000027f4990_0 .array/port v0x6000027f4990, 0;
v0x6000027f4990_1 .array/port v0x6000027f4990, 1;
v0x6000027f4990_2 .array/port v0x6000027f4990, 2;
E_0x6000000fd8c0/0 .event anyedge, v0x6000027f0c60_0, v0x6000027f4990_0, v0x6000027f4990_1, v0x6000027f4990_2;
v0x6000027f4990_3 .array/port v0x6000027f4990, 3;
v0x6000027f4990_4 .array/port v0x6000027f4990, 4;
v0x6000027f4990_5 .array/port v0x6000027f4990, 5;
v0x6000027f4990_6 .array/port v0x6000027f4990, 6;
E_0x6000000fd8c0/1 .event anyedge, v0x6000027f4990_3, v0x6000027f4990_4, v0x6000027f4990_5, v0x6000027f4990_6;
v0x6000027f4990_7 .array/port v0x6000027f4990, 7;
v0x6000027f4990_8 .array/port v0x6000027f4990, 8;
v0x6000027f4990_9 .array/port v0x6000027f4990, 9;
v0x6000027f4990_10 .array/port v0x6000027f4990, 10;
E_0x6000000fd8c0/2 .event anyedge, v0x6000027f4990_7, v0x6000027f4990_8, v0x6000027f4990_9, v0x6000027f4990_10;
v0x6000027f4990_11 .array/port v0x6000027f4990, 11;
v0x6000027f4990_12 .array/port v0x6000027f4990, 12;
v0x6000027f4990_13 .array/port v0x6000027f4990, 13;
v0x6000027f4990_14 .array/port v0x6000027f4990, 14;
E_0x6000000fd8c0/3 .event anyedge, v0x6000027f4990_11, v0x6000027f4990_12, v0x6000027f4990_13, v0x6000027f4990_14;
v0x6000027f4990_15 .array/port v0x6000027f4990, 15;
v0x6000027f4990_16 .array/port v0x6000027f4990, 16;
v0x6000027f4990_17 .array/port v0x6000027f4990, 17;
v0x6000027f4990_18 .array/port v0x6000027f4990, 18;
E_0x6000000fd8c0/4 .event anyedge, v0x6000027f4990_15, v0x6000027f4990_16, v0x6000027f4990_17, v0x6000027f4990_18;
v0x6000027f4990_19 .array/port v0x6000027f4990, 19;
v0x6000027f4990_20 .array/port v0x6000027f4990, 20;
v0x6000027f4990_21 .array/port v0x6000027f4990, 21;
v0x6000027f4990_22 .array/port v0x6000027f4990, 22;
E_0x6000000fd8c0/5 .event anyedge, v0x6000027f4990_19, v0x6000027f4990_20, v0x6000027f4990_21, v0x6000027f4990_22;
v0x6000027f4990_23 .array/port v0x6000027f4990, 23;
v0x6000027f4990_24 .array/port v0x6000027f4990, 24;
v0x6000027f4990_25 .array/port v0x6000027f4990, 25;
v0x6000027f4990_26 .array/port v0x6000027f4990, 26;
E_0x6000000fd8c0/6 .event anyedge, v0x6000027f4990_23, v0x6000027f4990_24, v0x6000027f4990_25, v0x6000027f4990_26;
v0x6000027f4990_27 .array/port v0x6000027f4990, 27;
v0x6000027f4990_28 .array/port v0x6000027f4990, 28;
v0x6000027f4990_29 .array/port v0x6000027f4990, 29;
v0x6000027f4990_30 .array/port v0x6000027f4990, 30;
E_0x6000000fd8c0/7 .event anyedge, v0x6000027f4990_27, v0x6000027f4990_28, v0x6000027f4990_29, v0x6000027f4990_30;
v0x6000027f4990_31 .array/port v0x6000027f4990, 31;
E_0x6000000fd8c0/8 .event anyedge, v0x6000027f4990_31;
E_0x6000000fd8c0 .event/or E_0x6000000fd8c0/0, E_0x6000000fd8c0/1, E_0x6000000fd8c0/2, E_0x6000000fd8c0/3, E_0x6000000fd8c0/4, E_0x6000000fd8c0/5, E_0x6000000fd8c0/6, E_0x6000000fd8c0/7, E_0x6000000fd8c0/8;
    .scope S_0x122612930;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000027f1170_0, 0, 2;
    %end;
    .thread T_0, $init;
    .scope S_0x122612930;
T_1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000027f0e10_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027f0f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027f0d80_0, 0, 32;
    %pushi/vec4 8207, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027f0ea0, 4, 0;
    %pushi/vec4 16384, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027f0ea0, 4, 0;
    %pushi/vec4 8222, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027f0ea0, 4, 0;
    %pushi/vec4 24576, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027f0ea0, 4, 0;
    %pushi/vec4 32768, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027f0ea0, 4, 0;
    %pushi/vec4 8199, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027f0ea0, 4, 0;
    %pushi/vec4 40960, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027f0ea0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027f0ea0, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x122612930;
T_2 ;
    %wait E_0x6000000fd540;
    %load/vec4 v0x6000027f10e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000027f1170_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027f0f30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027f0d80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000027f1170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000027f1170_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000027f1170_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %ix/getv/s 4, v0x6000027f0f30_0;
    %load/vec4a v0x6000027f0ea0, 4;
    %cmpi/e 32768, 0, 16;
    %jmp/0xz  T_2.7, 4;
    %load/vec4 v0x6000027f0d80_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz  T_2.9, 5;
    %load/vec4 v0x6000027f0d80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000027f0d80_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x6000027f1170_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000027f0d80_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000027f1170_0, 0;
T_2.10 ;
    %jmp T_2.8;
T_2.7 ;
    %ix/getv/s 4, v0x6000027f0f30_0;
    %load/vec4a v0x6000027f0ea0, 4;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000027f1170_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x6000027f1170_0, 0;
T_2.12 ;
T_2.8 ;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x6000027f1170_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %load/vec4 v0x6000027f1170_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_2.13, 4;
T_2.13 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x122612930;
T_3 ;
    %wait E_0x6000000fd500;
    %load/vec4 v0x6000027f1170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000027f0e10_0, 0, 16;
    %jmp T_3.4;
T_3.1 ;
    %ix/getv/s 4, v0x6000027f0f30_0;
    %load/vec4a v0x6000027f0ea0, 4;
    %store/vec4 v0x6000027f0e10_0, 0, 16;
    %jmp T_3.4;
T_3.2 ;
    %ix/getv/s 4, v0x6000027f0f30_0;
    %load/vec4a v0x6000027f0ea0, 4;
    %cmpi/e 32768, 0, 16;
    %flag_get/vec4 4;
    %jmp/0 T_3.7, 4;
    %load/vec4 v0x6000027f0d80_0;
    %cmpi/s 5, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x6000027f0e10_0, 0, 16;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x6000027f0f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027f0f30_0, 0, 32;
    %ix/getv/s 4, v0x6000027f0f30_0;
    %load/vec4a v0x6000027f0ea0, 4;
    %store/vec4 v0x6000027f0e10_0, 0, 16;
T_3.6 ;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000027f0e10_0, 0, 16;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x122612930;
T_4 ;
    %wait E_0x6000000fd4c0;
    %load/vec4 v0x6000027f10e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x6000027f0c60_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027f1050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027f0fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027f1290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027f1200_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000027f0c60_0;
    %store/vec4 v0x6000027f0c60_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027f1050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027f0fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027f1290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000027f1200_0, 0, 1;
    %load/vec4 v0x6000027f0e10_0;
    %parti/s 3, 13, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x6000027f0e10_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x6000027f0c60_0, 0, 13;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027f1050_0, 0, 1;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027f0fc0_0, 0, 1;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027f1290_0, 0, 1;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027f1200_0, 0, 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x122613ec0;
T_5 ;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027f4990, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027f4990, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027f4990, 0, 4;
    %pushi/vec4 6, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027f4990, 0, 4;
    %end;
    .thread T_5;
    .scope S_0x122613ec0;
T_6 ;
    %wait E_0x6000000fd8c0;
    %ix/getv 4, v0x6000027f4900_0;
    %load/vec4a v0x6000027f4990, 4;
    %store/vec4 v0x6000027f4a20_0, 0, 8;
    %load/vec4 v0x6000027f4900_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000027f4990, 4;
    %store/vec4 v0x6000027f4ab0_0, 0, 8;
    %load/vec4 v0x6000027f4900_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000027f4990, 4;
    %store/vec4 v0x6000027f4b40_0, 0, 8;
    %load/vec4 v0x6000027f4900_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000027f4990, 4;
    %store/vec4 v0x6000027f4bd0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x122612aa0;
T_7 ;
    %wait E_0x6000000fd340;
    %load/vec4 v0x6000027f19e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x6000027f1830_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x6000027f1320_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027f1680, 4, 0;
    %load/vec4 v0x6000027f13b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027f1680, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027f1680, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027f1710, 4, 0;
    %load/vec4 v0x6000027f1440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027f1710, 4, 0;
    %load/vec4 v0x6000027f14d0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000027f1710, 4, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x122612aa0;
T_8 ;
    %wait E_0x6000000fd540;
    %load/vec4 v0x6000027f1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027f18c0_0, 0, 32;
T_8.2 ; Top of for-loop 
    %load/vec4 v0x6000027f18c0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000027f18c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027f1680, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000027f18c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027f1710, 0, 4;
T_8.4 ; for-loop step statement
    %load/vec4 v0x6000027f18c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027f18c0_0, 0, 32;
    %jmp T_8.2;
T_8.3 ; for-loop exit label
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000027f1830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f1560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f15f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000027f19e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v0x6000027f1830_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %load/vec4 v0x6000027f1830_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000027f1680, 4;
    %assign/vec4 v0x6000027f1560_0, 0;
    %load/vec4 v0x6000027f1830_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000027f1710, 4;
    %assign/vec4 v0x6000027f15f0_0, 0;
    %load/vec4 v0x6000027f1830_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x6000027f1830_0, 0;
    %jmp T_8.6;
T_8.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f1560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f15f0_0, 0;
T_8.6 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x122612f40;
T_9 ;
    %wait E_0x6000000fd540;
    %load/vec4 v0x6000027f1dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f1b00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f1c20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000027f2010_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000027f1d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000027f1f80_0;
    %pad/u 16;
    %assign/vec4 v0x6000027f2010_0, 0;
T_9.2 ;
    %load/vec4 v0x6000027f1e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x6000027f1b90_0;
    %pad/u 16;
    %load/vec4 v0x6000027f1a70_0;
    %pad/u 16;
    %load/vec4 v0x6000027f2010_0;
    %mul;
    %add;
    %pad/u 8;
    %assign/vec4 v0x6000027f1c20_0, 0;
    %load/vec4 v0x6000027f1a70_0;
    %assign/vec4 v0x6000027f1b00_0, 0;
    %load/vec4 v0x6000027f2010_0;
    %pad/u 8;
    %assign/vec4 v0x6000027f1ef0_0, 0;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1226131f0;
T_10 ;
    %wait E_0x6000000fd540;
    %load/vec4 v0x6000027f2400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f2130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f2250_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000027f2640_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000027f2370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000027f25b0_0;
    %pad/u 16;
    %assign/vec4 v0x6000027f2640_0, 0;
T_10.2 ;
    %load/vec4 v0x6000027f2490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000027f21c0_0;
    %pad/u 16;
    %load/vec4 v0x6000027f20a0_0;
    %pad/u 16;
    %load/vec4 v0x6000027f2640_0;
    %mul;
    %add;
    %pad/u 8;
    %assign/vec4 v0x6000027f2250_0, 0;
    %load/vec4 v0x6000027f20a0_0;
    %assign/vec4 v0x6000027f2130_0, 0;
    %load/vec4 v0x6000027f2640_0;
    %pad/u 8;
    %assign/vec4 v0x6000027f2520_0, 0;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1226134a0;
T_11 ;
    %wait E_0x6000000fd540;
    %load/vec4 v0x6000027f2a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f2760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f2880_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000027f2c70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000027f29a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000027f2be0_0;
    %pad/u 16;
    %assign/vec4 v0x6000027f2c70_0, 0;
T_11.2 ;
    %load/vec4 v0x6000027f2ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000027f27f0_0;
    %pad/u 16;
    %load/vec4 v0x6000027f26d0_0;
    %pad/u 16;
    %load/vec4 v0x6000027f2c70_0;
    %mul;
    %add;
    %pad/u 8;
    %assign/vec4 v0x6000027f2880_0, 0;
    %load/vec4 v0x6000027f26d0_0;
    %assign/vec4 v0x6000027f2760_0, 0;
    %load/vec4 v0x6000027f2c70_0;
    %pad/u 8;
    %assign/vec4 v0x6000027f2b50_0, 0;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x122613750;
T_12 ;
    %wait E_0x6000000fd540;
    %load/vec4 v0x6000027f3060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f2d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f2eb0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000027f32a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000027f2fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000027f3210_0;
    %pad/u 16;
    %assign/vec4 v0x6000027f32a0_0, 0;
T_12.2 ;
    %load/vec4 v0x6000027f30f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000027f2e20_0;
    %pad/u 16;
    %load/vec4 v0x6000027f2d00_0;
    %pad/u 16;
    %load/vec4 v0x6000027f32a0_0;
    %mul;
    %add;
    %pad/u 8;
    %assign/vec4 v0x6000027f2eb0_0, 0;
    %load/vec4 v0x6000027f2d00_0;
    %assign/vec4 v0x6000027f2d90_0, 0;
    %load/vec4 v0x6000027f32a0_0;
    %pad/u 8;
    %assign/vec4 v0x6000027f3180_0, 0;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x122612650;
T_13 ;
    %wait E_0x6000000fd3c0;
    %load/vec4 v0x6000027f05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027f0480_0, 0, 32;
T_13.2 ; Top of for-loop 
    %load/vec4 v0x6000027f0480_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_13.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000027f0480_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027f01b0, 0, 4;
T_13.4 ; for-loop step statement
    %load/vec4 v0x6000027f0480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027f0480_0, 0, 32;
    %jmp T_13.2;
T_13.3 ; for-loop exit label
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000027f0510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027f03f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f0240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f02d0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x122612650;
T_14 ;
    %wait E_0x6000000fd380;
    %load/vec4 v0x6000027f0630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x6000027f0120_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x6000027f0120_0;
    %load/vec4 v0x6000027f0510_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x6000027f01b0, 4, 0;
    %load/vec4 v0x6000027f0510_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_14.3, 5;
    %load/vec4 v0x6000027f0510_0;
    %addi 1, 0, 2;
    %store/vec4 v0x6000027f0510_0, 0, 2;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027f03f0_0, 0, 1;
T_14.4 ;
T_14.0 ;
    %load/vec4 v0x6000027f03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.5, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027f01b0, 4;
    %store/vec4 v0x6000027f0240_0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027f01b0, 4;
    %store/vec4 v0x6000027f02d0_0, 0, 8;
T_14.5 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x1226127c0;
T_15 ;
    %wait E_0x6000000fd3c0;
    %load/vec4 v0x6000027f0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027f0a20_0, 0, 32;
T_15.2 ; Top of for-loop 
    %load/vec4 v0x6000027f0a20_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_15.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000027f0a20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027f0750, 0, 4;
T_15.4 ; for-loop step statement
    %load/vec4 v0x6000027f0a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027f0a20_0, 0, 32;
    %jmp T_15.2;
T_15.3 ; for-loop exit label
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000027f0ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000027f0990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f07e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f0870_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1226127c0;
T_16 ;
    %wait E_0x6000000fd440;
    %load/vec4 v0x6000027f0bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.2, 9;
    %load/vec4 v0x6000027f06c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x6000027f06c0_0;
    %load/vec4 v0x6000027f0ab0_0;
    %pad/u 3;
    %ix/vec4 4;
    %store/vec4a v0x6000027f0750, 4, 0;
    %load/vec4 v0x6000027f0ab0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %jmp/0xz  T_16.3, 5;
    %load/vec4 v0x6000027f0ab0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x6000027f0ab0_0, 0, 2;
    %jmp T_16.4;
T_16.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000027f0990_0, 0, 1;
T_16.4 ;
T_16.0 ;
    %load/vec4 v0x6000027f0990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.5, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027f0750, 4;
    %store/vec4 v0x6000027f07e0_0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000027f0750, 4;
    %store/vec4 v0x6000027f0870_0, 0, 8;
T_16.5 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x122613a00;
T_17 ;
    %wait E_0x6000000fd840;
    %load/vec4 v0x6000027f4630_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_17.3, 10;
    %load/vec4 v0x6000027f46c0_0;
    %and;
T_17.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x6000027f4750_0;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x6000027f3f00_0;
    %ix/getv 4, v0x6000027f41b0_0;
    %store/vec4a v0x6000027f47e0, 4, 0;
    %load/vec4 v0x6000027f4000_0;
    %load/vec4 v0x6000027f41b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x6000027f47e0, 4, 0;
    %load/vec4 v0x6000027f4090_0;
    %load/vec4 v0x6000027f41b0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x6000027f47e0, 4, 0;
    %load/vec4 v0x6000027f4120_0;
    %load/vec4 v0x6000027f41b0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0x6000027f47e0, 4, 0;
    %load/vec4 v0x6000027f41b0_0;
    %addi 4, 0, 13;
    %pad/u 6;
    %store/vec4 v0x6000027f4870_0, 0, 6;
T_17.0 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x122613a00;
T_18 ;
    %wait E_0x6000000fd540;
    %load/vec4 v0x6000027f45a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %fork t_1, S_0x122613d50;
    %jmp t_0;
    .scope S_0x122613d50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000027f3e70_0, 0, 32;
T_18.2 ; Top of for-loop 
    %load/vec4 v0x6000027f3e70_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_18.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000027f3e70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027f47e0, 0, 4;
T_18.4 ; for-loop step statement
    %load/vec4 v0x6000027f3e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000027f3e70_0, 0, 32;
    %jmp T_18.2;
T_18.3 ; for-loop exit label
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x6000027f4870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f4360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f43f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f4480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000027f4510_0, 0;
    %pushi/vec4 11, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027f47e0, 0, 4;
    %pushi/vec4 12, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027f47e0, 0, 4;
    %pushi/vec4 21, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027f47e0, 0, 4;
    %pushi/vec4 22, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000027f47e0, 0, 4;
    %end;
    .scope S_0x122613a00;
t_0 %join;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000027f42d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.5, 8;
    %ix/getv 4, v0x6000027f41b0_0;
    %load/vec4a v0x6000027f47e0, 4;
    %assign/vec4 v0x6000027f4360_0, 0;
    %load/vec4 v0x6000027f41b0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000027f47e0, 4;
    %assign/vec4 v0x6000027f43f0_0, 0;
    %load/vec4 v0x6000027f41b0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000027f47e0, 4;
    %assign/vec4 v0x6000027f4480_0, 0;
    %load/vec4 v0x6000027f41b0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000027f47e0, 4;
    %assign/vec4 v0x6000027f4510_0, 0;
T_18.5 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x122612370;
T_19 ;
    %delay 5000, 0;
    %load/vec4 v0x6000027f5a70_0;
    %inv;
    %store/vec4 v0x6000027f5a70_0, 0, 1;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "/Users/evanlin/Desktop/tiny-tpu/test/tb.v";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/main.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/accumulator.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/control_unit.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/input_setup.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/mmu.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/processing_element.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/unified_buffer.sv";
    "/Users/evanlin/Desktop/tiny-tpu/test/../src/weight_memory.sv";
