* Z:\mnt\design.r\spice\examples\1764A-1.8.asc
V1 IN 0 PWL(0 0 1 10)
C1 OUT 0 10µ Rser=.1
Rload OUT 0 500
XU1 IN IN 0 OUT OUT LT1764-1.8
.tran 1
.lib LT1764.lib
.backanno
.end
