
001_ijk.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce54  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005dc  0800cfe8  0800cfe8  0000dfe8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d5c4  0800d5c4  0000f1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d5c4  0800d5c4  0000e5c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d5cc  0800d5cc  0000f1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d5cc  0800d5cc  0000e5cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d5d0  0800d5d0  0000e5d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800d5d4  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f1d4  2**0
                  CONTENTS
 10 .bss          00000874  200001d4  200001d4  0000f1d4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000a48  20000a48  0000f1d4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018219  00000000  00000000  0000f204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003df3  00000000  00000000  0002741d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000015a0  00000000  00000000  0002b210  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000107c  00000000  00000000  0002c7b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f2cb  00000000  00000000  0002d82c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001edd4  00000000  00000000  0004caf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b0467  00000000  00000000  0006b8cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011bd32  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006d64  00000000  00000000  0011bd78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007e  00000000  00000000  00122adc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800cfcc 	.word	0x0800cfcc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800cfcc 	.word	0x0800cfcc

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_d2lz>:
 8000c88:	b538      	push	{r3, r4, r5, lr}
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	4604      	mov	r4, r0
 8000c90:	460d      	mov	r5, r1
 8000c92:	f7ff ff23 	bl	8000adc <__aeabi_dcmplt>
 8000c96:	b928      	cbnz	r0, 8000ca4 <__aeabi_d2lz+0x1c>
 8000c98:	4620      	mov	r0, r4
 8000c9a:	4629      	mov	r1, r5
 8000c9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ca0:	f000 b80a 	b.w	8000cb8 <__aeabi_d2ulz>
 8000ca4:	4620      	mov	r0, r4
 8000ca6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000caa:	f000 f805 	bl	8000cb8 <__aeabi_d2ulz>
 8000cae:	4240      	negs	r0, r0
 8000cb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cb4:	bd38      	pop	{r3, r4, r5, pc}
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_d2ulz>:
 8000cb8:	b5d0      	push	{r4, r6, r7, lr}
 8000cba:	4b0c      	ldr	r3, [pc, #48]	@ (8000cec <__aeabi_d2ulz+0x34>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	4606      	mov	r6, r0
 8000cc0:	460f      	mov	r7, r1
 8000cc2:	f7ff fc99 	bl	80005f8 <__aeabi_dmul>
 8000cc6:	f7ff ff6f 	bl	8000ba8 <__aeabi_d2uiz>
 8000cca:	4604      	mov	r4, r0
 8000ccc:	f7ff fc1a 	bl	8000504 <__aeabi_ui2d>
 8000cd0:	4b07      	ldr	r3, [pc, #28]	@ (8000cf0 <__aeabi_d2ulz+0x38>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	f7ff fc90 	bl	80005f8 <__aeabi_dmul>
 8000cd8:	4602      	mov	r2, r0
 8000cda:	460b      	mov	r3, r1
 8000cdc:	4630      	mov	r0, r6
 8000cde:	4639      	mov	r1, r7
 8000ce0:	f7ff fad2 	bl	8000288 <__aeabi_dsub>
 8000ce4:	f7ff ff60 	bl	8000ba8 <__aeabi_d2uiz>
 8000ce8:	4621      	mov	r1, r4
 8000cea:	bdd0      	pop	{r4, r6, r7, pc}
 8000cec:	3df00000 	.word	0x3df00000
 8000cf0:	41f00000 	.word	0x41f00000

08000cf4 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc1;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b08a      	sub	sp, #40	@ 0x28
 8000cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000cfa:	f107 031c 	add.w	r3, r7, #28
 8000cfe:	2200      	movs	r2, #0
 8000d00:	601a      	str	r2, [r3, #0]
 8000d02:	605a      	str	r2, [r3, #4]
 8000d04:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d06:	1d3b      	adds	r3, r7, #4
 8000d08:	2200      	movs	r2, #0
 8000d0a:	601a      	str	r2, [r3, #0]
 8000d0c:	605a      	str	r2, [r3, #4]
 8000d0e:	609a      	str	r2, [r3, #8]
 8000d10:	60da      	str	r2, [r3, #12]
 8000d12:	611a      	str	r2, [r3, #16]
 8000d14:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d16:	4b3e      	ldr	r3, [pc, #248]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000d18:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000d1c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d1e:	4b3c      	ldr	r3, [pc, #240]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d24:	4b3a      	ldr	r3, [pc, #232]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000d2a:	4b39      	ldr	r3, [pc, #228]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000d30:	4b37      	ldr	r3, [pc, #220]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 8000d36:	4b36      	ldr	r3, [pc, #216]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000d38:	2201      	movs	r2, #1
 8000d3a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.NbrOfDiscConversion = 3;
 8000d3e:	4b34      	ldr	r3, [pc, #208]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000d40:	2203      	movs	r2, #3
 8000d42:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000d44:	4b32      	ldr	r3, [pc, #200]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000d46:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000d4a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000d4c:	4b30      	ldr	r3, [pc, #192]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000d4e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000d52:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d54:	4b2e      	ldr	r3, [pc, #184]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8000d5a:	4b2d      	ldr	r3, [pc, #180]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000d5c:	2203      	movs	r2, #3
 8000d5e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000d60:	4b2b      	ldr	r3, [pc, #172]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000d62:	2201      	movs	r2, #1
 8000d64:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d68:	4b29      	ldr	r3, [pc, #164]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000d6a:	2204      	movs	r2, #4
 8000d6c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d6e:	4b28      	ldr	r3, [pc, #160]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000d74:	4b26      	ldr	r3, [pc, #152]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000d76:	2200      	movs	r2, #0
 8000d78:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d7a:	4825      	ldr	r0, [pc, #148]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000d7c:	f001 fa36 	bl	80021ec <HAL_ADC_Init>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000d86:	f000 fc33 	bl	80015f0 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d8e:	f107 031c 	add.w	r3, r7, #28
 8000d92:	4619      	mov	r1, r3
 8000d94:	481e      	ldr	r0, [pc, #120]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000d96:	f001 ff53 	bl	8002c40 <HAL_ADCEx_MultiModeConfigChannel>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_ADC1_Init+0xb0>
  {
    Error_Handler();
 8000da0:	f000 fc26 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000da4:	2304      	movs	r3, #4
 8000da6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000da8:	2301      	movs	r3, #1
 8000daa:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000dac:	2300      	movs	r3, #0
 8000dae:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES_5;
 8000db0:	2302      	movs	r3, #2
 8000db2:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000db4:	2300      	movs	r3, #0
 8000db6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000db8:	2300      	movs	r3, #0
 8000dba:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dbc:	1d3b      	adds	r3, r7, #4
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4813      	ldr	r0, [pc, #76]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000dc2:	f001 fc7f 	bl	80026c4 <HAL_ADC_ConfigChannel>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8000dcc:	f000 fc10 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000dd0:	230b      	movs	r3, #11
 8000dd2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000dd4:	2302      	movs	r3, #2
 8000dd6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dd8:	1d3b      	adds	r3, r7, #4
 8000dda:	4619      	mov	r1, r3
 8000ddc:	480c      	ldr	r0, [pc, #48]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000dde:	f001 fc71 	bl	80026c4 <HAL_ADC_ConfigChannel>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 8000de8:	f000 fc02 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000dec:	230c      	movs	r3, #12
 8000dee:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000df0:	2303      	movs	r3, #3
 8000df2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000df4:	1d3b      	adds	r3, r7, #4
 8000df6:	4619      	mov	r1, r3
 8000df8:	4805      	ldr	r0, [pc, #20]	@ (8000e10 <MX_ADC1_Init+0x11c>)
 8000dfa:	f001 fc63 	bl	80026c4 <HAL_ADC_ConfigChannel>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 8000e04:	f000 fbf4 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e08:	bf00      	nop
 8000e0a:	3728      	adds	r7, #40	@ 0x28
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	200001f0 	.word	0x200001f0

08000e14 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b086      	sub	sp, #24
 8000e18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e1a:	463b      	mov	r3, r7
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	601a      	str	r2, [r3, #0]
 8000e20:	605a      	str	r2, [r3, #4]
 8000e22:	609a      	str	r2, [r3, #8]
 8000e24:	60da      	str	r2, [r3, #12]
 8000e26:	611a      	str	r2, [r3, #16]
 8000e28:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000e2a:	4b3e      	ldr	r3, [pc, #248]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000e2c:	4a3e      	ldr	r2, [pc, #248]	@ (8000f28 <MX_ADC2_Init+0x114>)
 8000e2e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000e30:	4b3c      	ldr	r3, [pc, #240]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000e36:	4b3b      	ldr	r3, [pc, #236]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000e3c:	4b39      	ldr	r3, [pc, #228]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000e3e:	2201      	movs	r2, #1
 8000e40:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000e42:	4b38      	ldr	r3, [pc, #224]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = ENABLE;
 8000e48:	4b36      	ldr	r3, [pc, #216]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.NbrOfDiscConversion = 4;
 8000e50:	4b34      	ldr	r3, [pc, #208]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000e52:	2204      	movs	r2, #4
 8000e54:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8000e56:	4b33      	ldr	r3, [pc, #204]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000e58:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8000e5e:	4b31      	ldr	r3, [pc, #196]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000e60:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000e64:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e66:	4b2f      	ldr	r3, [pc, #188]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 4;
 8000e6c:	4b2d      	ldr	r3, [pc, #180]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000e6e:	2204      	movs	r2, #4
 8000e70:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000e72:	4b2c      	ldr	r3, [pc, #176]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000e74:	2201      	movs	r2, #1
 8000e76:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e7a:	4b2a      	ldr	r3, [pc, #168]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000e7c:	2204      	movs	r2, #4
 8000e7e:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000e80:	4b28      	ldr	r3, [pc, #160]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000e86:	4b27      	ldr	r3, [pc, #156]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000e8c:	4825      	ldr	r0, [pc, #148]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000e8e:	f001 f9ad 	bl	80021ec <HAL_ADC_Init>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <MX_ADC2_Init+0x88>
  {
    Error_Handler();
 8000e98:	f000 fbaa 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES_5;
 8000ea8:	2302      	movs	r3, #2
 8000eaa:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000eac:	2300      	movs	r3, #0
 8000eae:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000eb4:	463b      	mov	r3, r7
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	481a      	ldr	r0, [pc, #104]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000eba:	f001 fc03 	bl	80026c4 <HAL_ADC_ConfigChannel>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_ADC2_Init+0xb4>
  {
    Error_Handler();
 8000ec4:	f000 fb94 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000ed0:	463b      	mov	r3, r7
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	4813      	ldr	r0, [pc, #76]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000ed6:	f001 fbf5 	bl	80026c4 <HAL_ADC_ConfigChannel>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d001      	beq.n	8000ee4 <MX_ADC2_Init+0xd0>
  {
    Error_Handler();
 8000ee0:	f000 fb86 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000eec:	463b      	mov	r3, r7
 8000eee:	4619      	mov	r1, r3
 8000ef0:	480c      	ldr	r0, [pc, #48]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000ef2:	f001 fbe7 	bl	80026c4 <HAL_ADC_ConfigChannel>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d001      	beq.n	8000f00 <MX_ADC2_Init+0xec>
  {
    Error_Handler();
 8000efc:	f000 fb78 	bl	80015f0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000f00:	2304      	movs	r3, #4
 8000f02:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000f04:	2304      	movs	r3, #4
 8000f06:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000f08:	463b      	mov	r3, r7
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4805      	ldr	r0, [pc, #20]	@ (8000f24 <MX_ADC2_Init+0x110>)
 8000f0e:	f001 fbd9 	bl	80026c4 <HAL_ADC_ConfigChannel>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <MX_ADC2_Init+0x108>
  {
    Error_Handler();
 8000f18:	f000 fb6a 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000f1c:	bf00      	nop
 8000f1e:	3718      	adds	r7, #24
 8000f20:	46bd      	mov	sp, r7
 8000f22:	bd80      	pop	{r7, pc}
 8000f24:	20000240 	.word	0x20000240
 8000f28:	50000100 	.word	0x50000100

08000f2c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08c      	sub	sp, #48	@ 0x30
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f34:	f107 031c 	add.w	r3, r7, #28
 8000f38:	2200      	movs	r2, #0
 8000f3a:	601a      	str	r2, [r3, #0]
 8000f3c:	605a      	str	r2, [r3, #4]
 8000f3e:	609a      	str	r2, [r3, #8]
 8000f40:	60da      	str	r2, [r3, #12]
 8000f42:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f4c:	d16e      	bne.n	800102c <HAL_ADC_MspInit+0x100>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f4e:	4b67      	ldr	r3, [pc, #412]	@ (80010ec <HAL_ADC_MspInit+0x1c0>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	3301      	adds	r3, #1
 8000f54:	4a65      	ldr	r2, [pc, #404]	@ (80010ec <HAL_ADC_MspInit+0x1c0>)
 8000f56:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f58:	4b64      	ldr	r3, [pc, #400]	@ (80010ec <HAL_ADC_MspInit+0x1c0>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	2b01      	cmp	r3, #1
 8000f5e:	d10b      	bne.n	8000f78 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000f60:	4b63      	ldr	r3, [pc, #396]	@ (80010f0 <HAL_ADC_MspInit+0x1c4>)
 8000f62:	695b      	ldr	r3, [r3, #20]
 8000f64:	4a62      	ldr	r2, [pc, #392]	@ (80010f0 <HAL_ADC_MspInit+0x1c4>)
 8000f66:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f6a:	6153      	str	r3, [r2, #20]
 8000f6c:	4b60      	ldr	r3, [pc, #384]	@ (80010f0 <HAL_ADC_MspInit+0x1c4>)
 8000f6e:	695b      	ldr	r3, [r3, #20]
 8000f70:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f74:	61bb      	str	r3, [r7, #24]
 8000f76:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f78:	4b5d      	ldr	r3, [pc, #372]	@ (80010f0 <HAL_ADC_MspInit+0x1c4>)
 8000f7a:	695b      	ldr	r3, [r3, #20]
 8000f7c:	4a5c      	ldr	r2, [pc, #368]	@ (80010f0 <HAL_ADC_MspInit+0x1c4>)
 8000f7e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f82:	6153      	str	r3, [r2, #20]
 8000f84:	4b5a      	ldr	r3, [pc, #360]	@ (80010f0 <HAL_ADC_MspInit+0x1c4>)
 8000f86:	695b      	ldr	r3, [r3, #20]
 8000f88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f8c:	617b      	str	r3, [r7, #20]
 8000f8e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f90:	4b57      	ldr	r3, [pc, #348]	@ (80010f0 <HAL_ADC_MspInit+0x1c4>)
 8000f92:	695b      	ldr	r3, [r3, #20]
 8000f94:	4a56      	ldr	r2, [pc, #344]	@ (80010f0 <HAL_ADC_MspInit+0x1c4>)
 8000f96:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f9a:	6153      	str	r3, [r2, #20]
 8000f9c:	4b54      	ldr	r3, [pc, #336]	@ (80010f0 <HAL_ADC_MspInit+0x1c4>)
 8000f9e:	695b      	ldr	r3, [r3, #20]
 8000fa0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000fa4:	613b      	str	r3, [r7, #16]
 8000fa6:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN4
    PB0     ------> ADC1_IN11
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000fa8:	2308      	movs	r3, #8
 8000faa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fac:	2303      	movs	r3, #3
 8000fae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fb4:	f107 031c 	add.w	r3, r7, #28
 8000fb8:	4619      	mov	r1, r3
 8000fba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fbe:	f002 fadd 	bl	800357c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000fc2:	2303      	movs	r3, #3
 8000fc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fce:	f107 031c 	add.w	r3, r7, #28
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4847      	ldr	r0, [pc, #284]	@ (80010f4 <HAL_ADC_MspInit+0x1c8>)
 8000fd6:	f002 fad1 	bl	800357c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000fda:	4b47      	ldr	r3, [pc, #284]	@ (80010f8 <HAL_ADC_MspInit+0x1cc>)
 8000fdc:	4a47      	ldr	r2, [pc, #284]	@ (80010fc <HAL_ADC_MspInit+0x1d0>)
 8000fde:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fe0:	4b45      	ldr	r3, [pc, #276]	@ (80010f8 <HAL_ADC_MspInit+0x1cc>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000fe6:	4b44      	ldr	r3, [pc, #272]	@ (80010f8 <HAL_ADC_MspInit+0x1cc>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000fec:	4b42      	ldr	r3, [pc, #264]	@ (80010f8 <HAL_ADC_MspInit+0x1cc>)
 8000fee:	2280      	movs	r2, #128	@ 0x80
 8000ff0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ff2:	4b41      	ldr	r3, [pc, #260]	@ (80010f8 <HAL_ADC_MspInit+0x1cc>)
 8000ff4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ff8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000ffa:	4b3f      	ldr	r3, [pc, #252]	@ (80010f8 <HAL_ADC_MspInit+0x1cc>)
 8000ffc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001000:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001002:	4b3d      	ldr	r3, [pc, #244]	@ (80010f8 <HAL_ADC_MspInit+0x1cc>)
 8001004:	2220      	movs	r2, #32
 8001006:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001008:	4b3b      	ldr	r3, [pc, #236]	@ (80010f8 <HAL_ADC_MspInit+0x1cc>)
 800100a:	2200      	movs	r2, #0
 800100c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800100e:	483a      	ldr	r0, [pc, #232]	@ (80010f8 <HAL_ADC_MspInit+0x1cc>)
 8001010:	f002 f91d 	bl	800324e <HAL_DMA_Init>
 8001014:	4603      	mov	r3, r0
 8001016:	2b00      	cmp	r3, #0
 8001018:	d001      	beq.n	800101e <HAL_ADC_MspInit+0xf2>
    {
      Error_Handler();
 800101a:	f000 fae9 	bl	80015f0 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	4a35      	ldr	r2, [pc, #212]	@ (80010f8 <HAL_ADC_MspInit+0x1cc>)
 8001022:	639a      	str	r2, [r3, #56]	@ 0x38
 8001024:	4a34      	ldr	r2, [pc, #208]	@ (80010f8 <HAL_ADC_MspInit+0x1cc>)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800102a:	e05a      	b.n	80010e2 <HAL_ADC_MspInit+0x1b6>
  else if(adcHandle->Instance==ADC2)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a33      	ldr	r2, [pc, #204]	@ (8001100 <HAL_ADC_MspInit+0x1d4>)
 8001032:	4293      	cmp	r3, r2
 8001034:	d155      	bne.n	80010e2 <HAL_ADC_MspInit+0x1b6>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001036:	4b2d      	ldr	r3, [pc, #180]	@ (80010ec <HAL_ADC_MspInit+0x1c0>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	3301      	adds	r3, #1
 800103c:	4a2b      	ldr	r2, [pc, #172]	@ (80010ec <HAL_ADC_MspInit+0x1c0>)
 800103e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001040:	4b2a      	ldr	r3, [pc, #168]	@ (80010ec <HAL_ADC_MspInit+0x1c0>)
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	2b01      	cmp	r3, #1
 8001046:	d10b      	bne.n	8001060 <HAL_ADC_MspInit+0x134>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001048:	4b29      	ldr	r3, [pc, #164]	@ (80010f0 <HAL_ADC_MspInit+0x1c4>)
 800104a:	695b      	ldr	r3, [r3, #20]
 800104c:	4a28      	ldr	r2, [pc, #160]	@ (80010f0 <HAL_ADC_MspInit+0x1c4>)
 800104e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001052:	6153      	str	r3, [r2, #20]
 8001054:	4b26      	ldr	r3, [pc, #152]	@ (80010f0 <HAL_ADC_MspInit+0x1c4>)
 8001056:	695b      	ldr	r3, [r3, #20]
 8001058:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800105c:	60fb      	str	r3, [r7, #12]
 800105e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001060:	4b23      	ldr	r3, [pc, #140]	@ (80010f0 <HAL_ADC_MspInit+0x1c4>)
 8001062:	695b      	ldr	r3, [r3, #20]
 8001064:	4a22      	ldr	r2, [pc, #136]	@ (80010f0 <HAL_ADC_MspInit+0x1c4>)
 8001066:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800106a:	6153      	str	r3, [r2, #20]
 800106c:	4b20      	ldr	r3, [pc, #128]	@ (80010f0 <HAL_ADC_MspInit+0x1c4>)
 800106e:	695b      	ldr	r3, [r3, #20]
 8001070:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001074:	60bb      	str	r3, [r7, #8]
 8001076:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001078:	23f0      	movs	r3, #240	@ 0xf0
 800107a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800107c:	2303      	movs	r3, #3
 800107e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001080:	2300      	movs	r3, #0
 8001082:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001084:	f107 031c 	add.w	r3, r7, #28
 8001088:	4619      	mov	r1, r3
 800108a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800108e:	f002 fa75 	bl	800357c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8001092:	4b1c      	ldr	r3, [pc, #112]	@ (8001104 <HAL_ADC_MspInit+0x1d8>)
 8001094:	4a1c      	ldr	r2, [pc, #112]	@ (8001108 <HAL_ADC_MspInit+0x1dc>)
 8001096:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001098:	4b1a      	ldr	r3, [pc, #104]	@ (8001104 <HAL_ADC_MspInit+0x1d8>)
 800109a:	2200      	movs	r2, #0
 800109c:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800109e:	4b19      	ldr	r3, [pc, #100]	@ (8001104 <HAL_ADC_MspInit+0x1d8>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80010a4:	4b17      	ldr	r3, [pc, #92]	@ (8001104 <HAL_ADC_MspInit+0x1d8>)
 80010a6:	2280      	movs	r2, #128	@ 0x80
 80010a8:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010aa:	4b16      	ldr	r3, [pc, #88]	@ (8001104 <HAL_ADC_MspInit+0x1d8>)
 80010ac:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010b0:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80010b2:	4b14      	ldr	r3, [pc, #80]	@ (8001104 <HAL_ADC_MspInit+0x1d8>)
 80010b4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80010b8:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80010ba:	4b12      	ldr	r3, [pc, #72]	@ (8001104 <HAL_ADC_MspInit+0x1d8>)
 80010bc:	2220      	movs	r2, #32
 80010be:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80010c0:	4b10      	ldr	r3, [pc, #64]	@ (8001104 <HAL_ADC_MspInit+0x1d8>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80010c6:	480f      	ldr	r0, [pc, #60]	@ (8001104 <HAL_ADC_MspInit+0x1d8>)
 80010c8:	f002 f8c1 	bl	800324e <HAL_DMA_Init>
 80010cc:	4603      	mov	r3, r0
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <HAL_ADC_MspInit+0x1aa>
      Error_Handler();
 80010d2:	f000 fa8d 	bl	80015f0 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	4a0a      	ldr	r2, [pc, #40]	@ (8001104 <HAL_ADC_MspInit+0x1d8>)
 80010da:	639a      	str	r2, [r3, #56]	@ 0x38
 80010dc:	4a09      	ldr	r2, [pc, #36]	@ (8001104 <HAL_ADC_MspInit+0x1d8>)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	6253      	str	r3, [r2, #36]	@ 0x24
}
 80010e2:	bf00      	nop
 80010e4:	3730      	adds	r7, #48	@ 0x30
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000318 	.word	0x20000318
 80010f0:	40021000 	.word	0x40021000
 80010f4:	48000400 	.word	0x48000400
 80010f8:	20000290 	.word	0x20000290
 80010fc:	40020008 	.word	0x40020008
 8001100:	50000100 	.word	0x50000100
 8001104:	200002d4 	.word	0x200002d4
 8001108:	4002001c 	.word	0x4002001c

0800110c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001112:	4b10      	ldr	r3, [pc, #64]	@ (8001154 <MX_DMA_Init+0x48>)
 8001114:	695b      	ldr	r3, [r3, #20]
 8001116:	4a0f      	ldr	r2, [pc, #60]	@ (8001154 <MX_DMA_Init+0x48>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	6153      	str	r3, [r2, #20]
 800111e:	4b0d      	ldr	r3, [pc, #52]	@ (8001154 <MX_DMA_Init+0x48>)
 8001120:	695b      	ldr	r3, [r3, #20]
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	607b      	str	r3, [r7, #4]
 8001128:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800112a:	2200      	movs	r2, #0
 800112c:	2100      	movs	r1, #0
 800112e:	200b      	movs	r0, #11
 8001130:	f002 f857 	bl	80031e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001134:	200b      	movs	r0, #11
 8001136:	f002 f870 	bl	800321a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800113a:	2200      	movs	r2, #0
 800113c:	2100      	movs	r1, #0
 800113e:	200c      	movs	r0, #12
 8001140:	f002 f84f 	bl	80031e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001144:	200c      	movs	r0, #12
 8001146:	f002 f868 	bl	800321a <HAL_NVIC_EnableIRQ>

}
 800114a:	bf00      	nop
 800114c:	3708      	adds	r7, #8
 800114e:	46bd      	mov	sp, r7
 8001150:	bd80      	pop	{r7, pc}
 8001152:	bf00      	nop
 8001154:	40021000 	.word	0x40021000

08001158 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b088      	sub	sp, #32
 800115c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800115e:	f107 030c 	add.w	r3, r7, #12
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	605a      	str	r2, [r3, #4]
 8001168:	609a      	str	r2, [r3, #8]
 800116a:	60da      	str	r2, [r3, #12]
 800116c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800116e:	4b2f      	ldr	r3, [pc, #188]	@ (800122c <MX_GPIO_Init+0xd4>)
 8001170:	695b      	ldr	r3, [r3, #20]
 8001172:	4a2e      	ldr	r2, [pc, #184]	@ (800122c <MX_GPIO_Init+0xd4>)
 8001174:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001178:	6153      	str	r3, [r2, #20]
 800117a:	4b2c      	ldr	r3, [pc, #176]	@ (800122c <MX_GPIO_Init+0xd4>)
 800117c:	695b      	ldr	r3, [r3, #20]
 800117e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001182:	60bb      	str	r3, [r7, #8]
 8001184:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001186:	4b29      	ldr	r3, [pc, #164]	@ (800122c <MX_GPIO_Init+0xd4>)
 8001188:	695b      	ldr	r3, [r3, #20]
 800118a:	4a28      	ldr	r2, [pc, #160]	@ (800122c <MX_GPIO_Init+0xd4>)
 800118c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001190:	6153      	str	r3, [r2, #20]
 8001192:	4b26      	ldr	r3, [pc, #152]	@ (800122c <MX_GPIO_Init+0xd4>)
 8001194:	695b      	ldr	r3, [r3, #20]
 8001196:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800119a:	607b      	str	r3, [r7, #4]
 800119c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800119e:	4b23      	ldr	r3, [pc, #140]	@ (800122c <MX_GPIO_Init+0xd4>)
 80011a0:	695b      	ldr	r3, [r3, #20]
 80011a2:	4a22      	ldr	r2, [pc, #136]	@ (800122c <MX_GPIO_Init+0xd4>)
 80011a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011a8:	6153      	str	r3, [r2, #20]
 80011aa:	4b20      	ldr	r3, [pc, #128]	@ (800122c <MX_GPIO_Init+0xd4>)
 80011ac:	695b      	ldr	r3, [r3, #20]
 80011ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80011b2:	603b      	str	r3, [r7, #0]
 80011b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR_L_Pin|DIR_R_Pin|BUZZER_Pin, GPIO_PIN_RESET);
 80011b6:	2200      	movs	r2, #0
 80011b8:	f44f 51e0 	mov.w	r1, #7168	@ 0x1c00
 80011bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011c0:	f002 fb66 	bl	8003890 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80011c4:	2200      	movs	r2, #0
 80011c6:	2108      	movs	r1, #8
 80011c8:	4819      	ldr	r0, [pc, #100]	@ (8001230 <MX_GPIO_Init+0xd8>)
 80011ca:	f002 fb61 	bl	8003890 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : SW1_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 80011ce:	2303      	movs	r3, #3
 80011d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d2:	2300      	movs	r3, #0
 80011d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011d6:	2301      	movs	r3, #1
 80011d8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80011da:	f107 030c 	add.w	r3, r7, #12
 80011de:	4619      	mov	r1, r3
 80011e0:	4814      	ldr	r0, [pc, #80]	@ (8001234 <MX_GPIO_Init+0xdc>)
 80011e2:	f002 f9cb 	bl	800357c <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_L_Pin DIR_R_Pin BUZZER_Pin */
  GPIO_InitStruct.Pin = DIR_L_Pin|DIR_R_Pin|BUZZER_Pin;
 80011e6:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80011ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ec:	2301      	movs	r3, #1
 80011ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f0:	2300      	movs	r3, #0
 80011f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f4:	2300      	movs	r3, #0
 80011f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f8:	f107 030c 	add.w	r3, r7, #12
 80011fc:	4619      	mov	r1, r3
 80011fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001202:	f002 f9bb 	bl	800357c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001206:	2308      	movs	r3, #8
 8001208:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800120a:	2301      	movs	r3, #1
 800120c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800120e:	2300      	movs	r3, #0
 8001210:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001212:	2300      	movs	r3, #0
 8001214:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001216:	f107 030c 	add.w	r3, r7, #12
 800121a:	4619      	mov	r1, r3
 800121c:	4804      	ldr	r0, [pc, #16]	@ (8001230 <MX_GPIO_Init+0xd8>)
 800121e:	f002 f9ad 	bl	800357c <HAL_GPIO_Init>

}
 8001222:	bf00      	nop
 8001224:	3720      	adds	r7, #32
 8001226:	46bd      	mov	sp, r7
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	40021000 	.word	0x40021000
 8001230:	48000400 	.word	0x48000400
 8001234:	48001400 	.word	0x48001400

08001238 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800123c:	4b1b      	ldr	r3, [pc, #108]	@ (80012ac <MX_I2C1_Init+0x74>)
 800123e:	4a1c      	ldr	r2, [pc, #112]	@ (80012b0 <MX_I2C1_Init+0x78>)
 8001240:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00201D2B;
 8001242:	4b1a      	ldr	r3, [pc, #104]	@ (80012ac <MX_I2C1_Init+0x74>)
 8001244:	4a1b      	ldr	r2, [pc, #108]	@ (80012b4 <MX_I2C1_Init+0x7c>)
 8001246:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001248:	4b18      	ldr	r3, [pc, #96]	@ (80012ac <MX_I2C1_Init+0x74>)
 800124a:	2200      	movs	r2, #0
 800124c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800124e:	4b17      	ldr	r3, [pc, #92]	@ (80012ac <MX_I2C1_Init+0x74>)
 8001250:	2201      	movs	r2, #1
 8001252:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001254:	4b15      	ldr	r3, [pc, #84]	@ (80012ac <MX_I2C1_Init+0x74>)
 8001256:	2200      	movs	r2, #0
 8001258:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800125a:	4b14      	ldr	r3, [pc, #80]	@ (80012ac <MX_I2C1_Init+0x74>)
 800125c:	2200      	movs	r2, #0
 800125e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001260:	4b12      	ldr	r3, [pc, #72]	@ (80012ac <MX_I2C1_Init+0x74>)
 8001262:	2200      	movs	r2, #0
 8001264:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001266:	4b11      	ldr	r3, [pc, #68]	@ (80012ac <MX_I2C1_Init+0x74>)
 8001268:	2200      	movs	r2, #0
 800126a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800126c:	4b0f      	ldr	r3, [pc, #60]	@ (80012ac <MX_I2C1_Init+0x74>)
 800126e:	2200      	movs	r2, #0
 8001270:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001272:	480e      	ldr	r0, [pc, #56]	@ (80012ac <MX_I2C1_Init+0x74>)
 8001274:	f002 fb24 	bl	80038c0 <HAL_I2C_Init>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d001      	beq.n	8001282 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800127e:	f000 f9b7 	bl	80015f0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001282:	2100      	movs	r1, #0
 8001284:	4809      	ldr	r0, [pc, #36]	@ (80012ac <MX_I2C1_Init+0x74>)
 8001286:	f002 fbb6 	bl	80039f6 <HAL_I2CEx_ConfigAnalogFilter>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001290:	f000 f9ae 	bl	80015f0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001294:	2100      	movs	r1, #0
 8001296:	4805      	ldr	r0, [pc, #20]	@ (80012ac <MX_I2C1_Init+0x74>)
 8001298:	f002 fbf8 	bl	8003a8c <HAL_I2CEx_ConfigDigitalFilter>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80012a2:	f000 f9a5 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	2000031c 	.word	0x2000031c
 80012b0:	40005400 	.word	0x40005400
 80012b4:	00201d2b 	.word	0x00201d2b

080012b8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b08a      	sub	sp, #40	@ 0x28
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c0:	f107 0314 	add.w	r3, r7, #20
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	605a      	str	r2, [r3, #4]
 80012ca:	609a      	str	r2, [r3, #8]
 80012cc:	60da      	str	r2, [r3, #12]
 80012ce:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a17      	ldr	r2, [pc, #92]	@ (8001334 <HAL_I2C_MspInit+0x7c>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d127      	bne.n	800132a <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012da:	4b17      	ldr	r3, [pc, #92]	@ (8001338 <HAL_I2C_MspInit+0x80>)
 80012dc:	695b      	ldr	r3, [r3, #20]
 80012de:	4a16      	ldr	r2, [pc, #88]	@ (8001338 <HAL_I2C_MspInit+0x80>)
 80012e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012e4:	6153      	str	r3, [r2, #20]
 80012e6:	4b14      	ldr	r3, [pc, #80]	@ (8001338 <HAL_I2C_MspInit+0x80>)
 80012e8:	695b      	ldr	r3, [r3, #20]
 80012ea:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012ee:	613b      	str	r3, [r7, #16]
 80012f0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80012f2:	23c0      	movs	r3, #192	@ 0xc0
 80012f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012f6:	2312      	movs	r3, #18
 80012f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012fa:	2300      	movs	r3, #0
 80012fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012fe:	2303      	movs	r3, #3
 8001300:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001302:	2304      	movs	r3, #4
 8001304:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001306:	f107 0314 	add.w	r3, r7, #20
 800130a:	4619      	mov	r1, r3
 800130c:	480b      	ldr	r0, [pc, #44]	@ (800133c <HAL_I2C_MspInit+0x84>)
 800130e:	f002 f935 	bl	800357c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001312:	4b09      	ldr	r3, [pc, #36]	@ (8001338 <HAL_I2C_MspInit+0x80>)
 8001314:	69db      	ldr	r3, [r3, #28]
 8001316:	4a08      	ldr	r2, [pc, #32]	@ (8001338 <HAL_I2C_MspInit+0x80>)
 8001318:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800131c:	61d3      	str	r3, [r2, #28]
 800131e:	4b06      	ldr	r3, [pc, #24]	@ (8001338 <HAL_I2C_MspInit+0x80>)
 8001320:	69db      	ldr	r3, [r3, #28]
 8001322:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800132a:	bf00      	nop
 800132c:	3728      	adds	r7, #40	@ 0x28
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	40005400 	.word	0x40005400
 8001338:	40021000 	.word	0x40021000
 800133c:	48000400 	.word	0x48000400

08001340 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch){
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1 , 0xFFFF );
 8001348:	1d39      	adds	r1, r7, #4
 800134a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800134e:	2201      	movs	r2, #1
 8001350:	4803      	ldr	r0, [pc, #12]	@ (8001360 <__io_putchar+0x20>)
 8001352:	f005 faa5 	bl	80068a0 <HAL_UART_Transmit>
    return ch;
 8001356:	687b      	ldr	r3, [r7, #4]
}
 8001358:	4618      	mov	r0, r3
 800135a:	3708      	adds	r7, #8
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	200005b4 	.word	0x200005b4

08001364 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 800136c:	2201      	movs	r2, #1
 800136e:	2108      	movs	r1, #8
 8001370:	480f      	ldr	r0, [pc, #60]	@ (80013b0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001372:	f002 fa8d 	bl	8003890 <HAL_GPIO_WritePin>
    if (htim == &htim3) {
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	4a0e      	ldr	r2, [pc, #56]	@ (80013b4 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d105      	bne.n	800138a <HAL_TIM_PeriodElapsedCallback+0x26>
    //=V=V=V=V= 1ms Timing Start =V=V=V=V=
        motorsControl_1ms();
 800137e:	f006 fdcb 	bl	8007f18 <motorsControl_1ms>
        linesensorsMeasure_1ms();
 8001382:	f006 faaf 	bl	80078e4 <linesensorsMeasure_1ms>
        markersensorsMeasure_1ms();
 8001386:	f006 fc7b 	bl	8007c80 <markersensorsMeasure_1ms>
    //=A=A=A=A= 1ms Timing End =A=A=A=A=
    }
    if (htim == &htim6) {
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4a0a      	ldr	r2, [pc, #40]	@ (80013b8 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d105      	bne.n	800139e <HAL_TIM_PeriodElapsedCallback+0x3a>
    //=V=V=V=V= 10ms Timing Start =V=V=V=V=
        uisw_10ms();
 8001392:	f007 f85b 	bl	800844c <uisw_10ms>
        buzzer_10ms();
 8001396:	f006 f8b1 	bl	80074fc <buzzer_10ms>
        battery_10ms();
 800139a:	f005 fe87 	bl	80070ac <battery_10ms>
    //=A=A=A=A= 10ms Timing End =A=A=A=A=
    }
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0);
 800139e:	2200      	movs	r2, #0
 80013a0:	2108      	movs	r1, #8
 80013a2:	4803      	ldr	r0, [pc, #12]	@ (80013b0 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 80013a4:	f002 fa74 	bl	8003890 <HAL_GPIO_WritePin>
}
 80013a8:	bf00      	nop
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	48000400 	.word	0x48000400
 80013b4:	20000484 	.word	0x20000484
 80013b8:	200004d0 	.word	0x200004d0

080013bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
    int cnt = 0;
 80013c2:	2300      	movs	r3, #0
 80013c4:	607b      	str	r3, [r7, #4]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013c6:	f000 fe69 	bl	800209c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013ca:	f000 f8b3 	bl	8001534 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013ce:	f7ff fec3 	bl	8001158 <MX_GPIO_Init>
  MX_DMA_Init();
 80013d2:	f7ff fe9b 	bl	800110c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80013d6:	f000 fdc3 	bl	8001f60 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80013da:	f7ff fc8b 	bl	8000cf4 <MX_ADC1_Init>
  MX_ADC2_Init();
 80013de:	f7ff fd19 	bl	8000e14 <MX_ADC2_Init>
  MX_I2C1_Init();
 80013e2:	f7ff ff29 	bl	8001238 <MX_I2C1_Init>
  MX_TIM1_Init();
 80013e6:	f000 fa5d 	bl	80018a4 <MX_TIM1_Init>
  MX_TIM2_Init();
 80013ea:	f000 fab5 	bl	8001958 <MX_TIM2_Init>
  MX_TIM16_Init();
 80013ee:	f000 fb8b 	bl	8001b08 <MX_TIM16_Init>
  MX_TIM17_Init();
 80013f2:	f000 fc03 	bl	8001bfc <MX_TIM17_Init>
  MX_TIM3_Init();
 80013f6:	f000 fb03 	bl	8001a00 <MX_TIM3_Init>
  MX_TIM6_Init();
 80013fa:	f000 fb4f 	bl	8001a9c <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  for (cnt = 0; cnt < 8; cnt++) {
 80013fe:	2300      	movs	r3, #0
 8001400:	607b      	str	r3, [r7, #4]
 8001402:	e028      	b.n	8001456 <main+0x9a>
      HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 8001404:	2201      	movs	r2, #1
 8001406:	2108      	movs	r1, #8
 8001408:	4837      	ldr	r0, [pc, #220]	@ (80014e8 <main+0x12c>)
 800140a:	f002 fa41 	bl	8003890 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(BUZZER_GPIO_Port,BUZZER_Pin,1);
 800140e:	2201      	movs	r2, #1
 8001410:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001414:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001418:	f002 fa3a 	bl	8003890 <HAL_GPIO_WritePin>
      HAL_Delay(64 - (cnt * 4));
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f1c3 0310 	rsb	r3, r3, #16
 8001422:	009b      	lsls	r3, r3, #2
 8001424:	4618      	mov	r0, r3
 8001426:	f000 fe9f 	bl	8002168 <HAL_Delay>
      HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 0);
 800142a:	2200      	movs	r2, #0
 800142c:	2108      	movs	r1, #8
 800142e:	482e      	ldr	r0, [pc, #184]	@ (80014e8 <main+0x12c>)
 8001430:	f002 fa2e 	bl	8003890 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(BUZZER_GPIO_Port,BUZZER_Pin,0);
 8001434:	2200      	movs	r2, #0
 8001436:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800143a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800143e:	f002 fa27 	bl	8003890 <HAL_GPIO_WritePin>
      HAL_Delay(128 - (cnt * 8));
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	f1c3 0310 	rsb	r3, r3, #16
 8001448:	00db      	lsls	r3, r3, #3
 800144a:	4618      	mov	r0, r3
 800144c:	f000 fe8c 	bl	8002168 <HAL_Delay>
  for (cnt = 0; cnt < 8; cnt++) {
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	3301      	adds	r3, #1
 8001454:	607b      	str	r3, [r7, #4]
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2b07      	cmp	r3, #7
 800145a:	ddd3      	ble.n	8001404 <main+0x48>

//  I2C1_BMX055_Init();


  // ADC start
  HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADC1_DMA_data, 3);
 800145c:	2203      	movs	r2, #3
 800145e:	4923      	ldr	r1, [pc, #140]	@ (80014ec <main+0x130>)
 8001460:	4823      	ldr	r0, [pc, #140]	@ (80014f0 <main+0x134>)
 8001462:	f001 f855 	bl	8002510 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t *)ADC2_DMA_data, 4);
 8001466:	2204      	movs	r2, #4
 8001468:	4922      	ldr	r1, [pc, #136]	@ (80014f4 <main+0x138>)
 800146a:	4823      	ldr	r0, [pc, #140]	@ (80014f8 <main+0x13c>)
 800146c:	f001 f850 	bl	8002510 <HAL_ADC_Start_DMA>


  //motor start

  HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 8001470:	2100      	movs	r1, #0
 8001472:	4822      	ldr	r0, [pc, #136]	@ (80014fc <main+0x140>)
 8001474:	f003 ffb0 	bl	80053d8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1);
 8001478:	2100      	movs	r1, #0
 800147a:	4821      	ldr	r0, [pc, #132]	@ (8001500 <main+0x144>)
 800147c:	f003 ffac 	bl	80053d8 <HAL_TIM_PWM_Start>

  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001480:	213c      	movs	r1, #60	@ 0x3c
 8001482:	4820      	ldr	r0, [pc, #128]	@ (8001504 <main+0x148>)
 8001484:	f004 f93a 	bl	80056fc <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8001488:	213c      	movs	r1, #60	@ 0x3c
 800148a:	481f      	ldr	r0, [pc, #124]	@ (8001508 <main+0x14c>)
 800148c:	f004 f936 	bl	80056fc <HAL_TIM_Encoder_Start>

  /// SAC INIT
  uiswInit(uisw_event_buffer, sizeof(uisw_event_buffer)/sizeof(uisw_event_buffer[0]));
 8001490:	2110      	movs	r1, #16
 8001492:	481e      	ldr	r0, [pc, #120]	@ (800150c <main+0x150>)
 8001494:	f006 ff9c 	bl	80083d0 <uiswInit>
  buzzerInit(buzzerScheduleBuffer, sizeof(buzzerScheduleBuffer)/sizeof(buzzerScheduleBuffer[0]));
 8001498:	2110      	movs	r1, #16
 800149a:	481d      	ldr	r0, [pc, #116]	@ (8001510 <main+0x154>)
 800149c:	f005 fffe 	bl	800749c <buzzerInit>
  motorsInit();
 80014a0:	f006 fd24 	bl	8007eec <motorsInit>
  linesensorsInit(&ADC2_DMA_data[2], &ADC2_DMA_data[1], &ADC2_DMA_data[0], &ADC1_DMA_data[0]);
 80014a4:	4b11      	ldr	r3, [pc, #68]	@ (80014ec <main+0x130>)
 80014a6:	4a13      	ldr	r2, [pc, #76]	@ (80014f4 <main+0x138>)
 80014a8:	491a      	ldr	r1, [pc, #104]	@ (8001514 <main+0x158>)
 80014aa:	481b      	ldr	r0, [pc, #108]	@ (8001518 <main+0x15c>)
 80014ac:	f006 f896 	bl	80075dc <linesensorsInit>
  markersensorsInit(&ADC1_DMA_data[2], &ADC1_DMA_data[1]);
 80014b0:	491a      	ldr	r1, [pc, #104]	@ (800151c <main+0x160>)
 80014b2:	481b      	ldr	r0, [pc, #108]	@ (8001520 <main+0x164>)
 80014b4:	f006 fb54 	bl	8007b60 <markersensorsInit>
  batteryInit(&ADC2_DMA_data[3]);
 80014b8:	481a      	ldr	r0, [pc, #104]	@ (8001524 <main+0x168>)
 80014ba:	f005 fdcd 	bl	8007058 <batteryInit>

  // Timer Intr 1ms
  HAL_TIM_Base_Start_IT(&htim3);
 80014be:	481a      	ldr	r0, [pc, #104]	@ (8001528 <main+0x16c>)
 80014c0:	f003 fecc 	bl	800525c <HAL_TIM_Base_Start_IT>
  // Timer Intr 10ms
  __HAL_TIM_SET_COUNTER(&htim6, 500);
 80014c4:	4b19      	ldr	r3, [pc, #100]	@ (800152c <main+0x170>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80014cc:	625a      	str	r2, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start_IT(&htim6);
 80014ce:	4817      	ldr	r0, [pc, #92]	@ (800152c <main+0x170>)
 80014d0:	f003 fec4 	bl	800525c <HAL_TIM_Base_Start_IT>
  printf("\r\n=== !! IJK BOOT OK !! ===\r\n");
 80014d4:	4816      	ldr	r0, [pc, #88]	@ (8001530 <main+0x174>)
 80014d6:	f008 f8f9 	bl	80096cc <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      sacLoop();
 80014da:	f006 ff5f 	bl	800839c <sacLoop>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
      HAL_Delay(50);
 80014de:	2032      	movs	r0, #50	@ 0x32
 80014e0:	f000 fe42 	bl	8002168 <HAL_Delay>
      sacLoop();
 80014e4:	bf00      	nop
 80014e6:	e7f8      	b.n	80014da <main+0x11e>
 80014e8:	48000400 	.word	0x48000400
 80014ec:	20000370 	.word	0x20000370
 80014f0:	200001f0 	.word	0x200001f0
 80014f4:	20000384 	.word	0x20000384
 80014f8:	20000240 	.word	0x20000240
 80014fc:	2000051c 	.word	0x2000051c
 8001500:	20000568 	.word	0x20000568
 8001504:	200003ec 	.word	0x200003ec
 8001508:	20000438 	.word	0x20000438
 800150c:	20000398 	.word	0x20000398
 8001510:	200003a8 	.word	0x200003a8
 8001514:	20000386 	.word	0x20000386
 8001518:	20000388 	.word	0x20000388
 800151c:	20000372 	.word	0x20000372
 8001520:	20000374 	.word	0x20000374
 8001524:	2000038a 	.word	0x2000038a
 8001528:	20000484 	.word	0x20000484
 800152c:	200004d0 	.word	0x200004d0
 8001530:	0800cfe8 	.word	0x0800cfe8

08001534 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b096      	sub	sp, #88	@ 0x58
 8001538:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800153a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800153e:	2228      	movs	r2, #40	@ 0x28
 8001540:	2100      	movs	r1, #0
 8001542:	4618      	mov	r0, r3
 8001544:	f008 f9fa 	bl	800993c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001548:	f107 031c 	add.w	r3, r7, #28
 800154c:	2200      	movs	r2, #0
 800154e:	601a      	str	r2, [r3, #0]
 8001550:	605a      	str	r2, [r3, #4]
 8001552:	609a      	str	r2, [r3, #8]
 8001554:	60da      	str	r2, [r3, #12]
 8001556:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001558:	1d3b      	adds	r3, r7, #4
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	60da      	str	r2, [r3, #12]
 8001564:	611a      	str	r2, [r3, #16]
 8001566:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001568:	2302      	movs	r3, #2
 800156a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800156c:	2301      	movs	r3, #1
 800156e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001570:	2310      	movs	r3, #16
 8001572:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001574:	2302      	movs	r3, #2
 8001576:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001578:	2300      	movs	r3, #0
 800157a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800157c:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8001580:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001582:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001586:	4618      	mov	r0, r3
 8001588:	f002 facc 	bl	8003b24 <HAL_RCC_OscConfig>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001592:	f000 f82d 	bl	80015f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001596:	230f      	movs	r3, #15
 8001598:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800159a:	2302      	movs	r3, #2
 800159c:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800159e:	2300      	movs	r3, #0
 80015a0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80015a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015a8:	2300      	movs	r3, #0
 80015aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80015ac:	f107 031c 	add.w	r3, r7, #28
 80015b0:	2102      	movs	r1, #2
 80015b2:	4618      	mov	r0, r3
 80015b4:	f003 fac4 	bl	8004b40 <HAL_RCC_ClockConfig>
 80015b8:	4603      	mov	r3, r0
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d001      	beq.n	80015c2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80015be:	f000 f817 	bl	80015f0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM1
 80015c2:	f44f 5385 	mov.w	r3, #4256	@ 0x10a0
 80015c6:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80015c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015cc:	617b      	str	r3, [r7, #20]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80015ce:	2300      	movs	r3, #0
 80015d0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80015d2:	2300      	movs	r3, #0
 80015d4:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	4618      	mov	r0, r3
 80015da:	f003 fcc3 	bl	8004f64 <HAL_RCCEx_PeriphCLKConfig>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80015e4:	f000 f804 	bl	80015f0 <Error_Handler>
  }
}
 80015e8:	bf00      	nop
 80015ea:	3758      	adds	r7, #88	@ 0x58
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015f4:	b672      	cpsid	i
}
 80015f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015f8:	bf00      	nop
 80015fa:	e7fd      	b.n	80015f8 <Error_Handler+0x8>

080015fc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001602:	4b0f      	ldr	r3, [pc, #60]	@ (8001640 <HAL_MspInit+0x44>)
 8001604:	699b      	ldr	r3, [r3, #24]
 8001606:	4a0e      	ldr	r2, [pc, #56]	@ (8001640 <HAL_MspInit+0x44>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	6193      	str	r3, [r2, #24]
 800160e:	4b0c      	ldr	r3, [pc, #48]	@ (8001640 <HAL_MspInit+0x44>)
 8001610:	699b      	ldr	r3, [r3, #24]
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	607b      	str	r3, [r7, #4]
 8001618:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800161a:	4b09      	ldr	r3, [pc, #36]	@ (8001640 <HAL_MspInit+0x44>)
 800161c:	69db      	ldr	r3, [r3, #28]
 800161e:	4a08      	ldr	r2, [pc, #32]	@ (8001640 <HAL_MspInit+0x44>)
 8001620:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001624:	61d3      	str	r3, [r2, #28]
 8001626:	4b06      	ldr	r3, [pc, #24]	@ (8001640 <HAL_MspInit+0x44>)
 8001628:	69db      	ldr	r3, [r3, #28]
 800162a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800162e:	603b      	str	r3, [r7, #0]
 8001630:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001632:	bf00      	nop
 8001634:	370c      	adds	r7, #12
 8001636:	46bd      	mov	sp, r7
 8001638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163c:	4770      	bx	lr
 800163e:	bf00      	nop
 8001640:	40021000 	.word	0x40021000

08001644 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001648:	bf00      	nop
 800164a:	e7fd      	b.n	8001648 <NMI_Handler+0x4>

0800164c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001650:	bf00      	nop
 8001652:	e7fd      	b.n	8001650 <HardFault_Handler+0x4>

08001654 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001658:	bf00      	nop
 800165a:	e7fd      	b.n	8001658 <MemManage_Handler+0x4>

0800165c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800165c:	b480      	push	{r7}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <BusFault_Handler+0x4>

08001664 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001664:	b480      	push	{r7}
 8001666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001668:	bf00      	nop
 800166a:	e7fd      	b.n	8001668 <UsageFault_Handler+0x4>

0800166c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001670:	bf00      	nop
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr

0800167a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800167a:	b480      	push	{r7}
 800167c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800167e:	bf00      	nop
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr

08001688 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800168c:	bf00      	nop
 800168e:	46bd      	mov	sp, r7
 8001690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001694:	4770      	bx	lr

08001696 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001696:	b580      	push	{r7, lr}
 8001698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800169a:	f000 fd45 	bl	8002128 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800169e:	bf00      	nop
 80016a0:	bd80      	pop	{r7, pc}
	...

080016a4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80016a8:	4802      	ldr	r0, [pc, #8]	@ (80016b4 <DMA1_Channel1_IRQHandler+0x10>)
 80016aa:	f001 fe76 	bl	800339a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	20000290 	.word	0x20000290

080016b8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80016bc:	4802      	ldr	r0, [pc, #8]	@ (80016c8 <DMA1_Channel2_IRQHandler+0x10>)
 80016be:	f001 fe6c 	bl	800339a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80016c2:	bf00      	nop
 80016c4:	bd80      	pop	{r7, pc}
 80016c6:	bf00      	nop
 80016c8:	200002d4 	.word	0x200002d4

080016cc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80016d0:	4802      	ldr	r0, [pc, #8]	@ (80016dc <TIM3_IRQHandler+0x10>)
 80016d2:	f004 f8a1 	bl	8005818 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80016d6:	bf00      	nop
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	20000484 	.word	0x20000484

080016e0 <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80016e4:	4802      	ldr	r0, [pc, #8]	@ (80016f0 <TIM6_DAC1_IRQHandler+0x10>)
 80016e6:	f004 f897 	bl	8005818 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 80016ea:	bf00      	nop
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	200004d0 	.word	0x200004d0

080016f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
  return 1;
 80016f8:	2301      	movs	r3, #1
}
 80016fa:	4618      	mov	r0, r3
 80016fc:	46bd      	mov	sp, r7
 80016fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001702:	4770      	bx	lr

08001704 <_kill>:

int _kill(int pid, int sig)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
 800170c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800170e:	f008 f967 	bl	80099e0 <__errno>
 8001712:	4603      	mov	r3, r0
 8001714:	2216      	movs	r2, #22
 8001716:	601a      	str	r2, [r3, #0]
  return -1;
 8001718:	f04f 33ff 	mov.w	r3, #4294967295
}
 800171c:	4618      	mov	r0, r3
 800171e:	3708      	adds	r7, #8
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}

08001724 <_exit>:

void _exit (int status)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800172c:	f04f 31ff 	mov.w	r1, #4294967295
 8001730:	6878      	ldr	r0, [r7, #4]
 8001732:	f7ff ffe7 	bl	8001704 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001736:	bf00      	nop
 8001738:	e7fd      	b.n	8001736 <_exit+0x12>

0800173a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800173a:	b580      	push	{r7, lr}
 800173c:	b086      	sub	sp, #24
 800173e:	af00      	add	r7, sp, #0
 8001740:	60f8      	str	r0, [r7, #12]
 8001742:	60b9      	str	r1, [r7, #8]
 8001744:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001746:	2300      	movs	r3, #0
 8001748:	617b      	str	r3, [r7, #20]
 800174a:	e00a      	b.n	8001762 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800174c:	f3af 8000 	nop.w
 8001750:	4601      	mov	r1, r0
 8001752:	68bb      	ldr	r3, [r7, #8]
 8001754:	1c5a      	adds	r2, r3, #1
 8001756:	60ba      	str	r2, [r7, #8]
 8001758:	b2ca      	uxtb	r2, r1
 800175a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800175c:	697b      	ldr	r3, [r7, #20]
 800175e:	3301      	adds	r3, #1
 8001760:	617b      	str	r3, [r7, #20]
 8001762:	697a      	ldr	r2, [r7, #20]
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	429a      	cmp	r2, r3
 8001768:	dbf0      	blt.n	800174c <_read+0x12>
  }

  return len;
 800176a:	687b      	ldr	r3, [r7, #4]
}
 800176c:	4618      	mov	r0, r3
 800176e:	3718      	adds	r7, #24
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}

08001774 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001780:	2300      	movs	r3, #0
 8001782:	617b      	str	r3, [r7, #20]
 8001784:	e009      	b.n	800179a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001786:	68bb      	ldr	r3, [r7, #8]
 8001788:	1c5a      	adds	r2, r3, #1
 800178a:	60ba      	str	r2, [r7, #8]
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	4618      	mov	r0, r3
 8001790:	f7ff fdd6 	bl	8001340 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	3301      	adds	r3, #1
 8001798:	617b      	str	r3, [r7, #20]
 800179a:	697a      	ldr	r2, [r7, #20]
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	429a      	cmp	r2, r3
 80017a0:	dbf1      	blt.n	8001786 <_write+0x12>
  }
  return len;
 80017a2:	687b      	ldr	r3, [r7, #4]
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	3718      	adds	r7, #24
 80017a8:	46bd      	mov	sp, r7
 80017aa:	bd80      	pop	{r7, pc}

080017ac <_close>:

int _close(int file)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80017b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	370c      	adds	r7, #12
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr

080017c4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017d4:	605a      	str	r2, [r3, #4]
  return 0;
 80017d6:	2300      	movs	r3, #0
}
 80017d8:	4618      	mov	r0, r3
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e2:	4770      	bx	lr

080017e4 <_isatty>:

int _isatty(int file)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80017ec:	2301      	movs	r3, #1
}
 80017ee:	4618      	mov	r0, r3
 80017f0:	370c      	adds	r7, #12
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr

080017fa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017fa:	b480      	push	{r7}
 80017fc:	b085      	sub	sp, #20
 80017fe:	af00      	add	r7, sp, #0
 8001800:	60f8      	str	r0, [r7, #12]
 8001802:	60b9      	str	r1, [r7, #8]
 8001804:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001806:	2300      	movs	r3, #0
}
 8001808:	4618      	mov	r0, r3
 800180a:	3714      	adds	r7, #20
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr

08001814 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b086      	sub	sp, #24
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800181c:	4a14      	ldr	r2, [pc, #80]	@ (8001870 <_sbrk+0x5c>)
 800181e:	4b15      	ldr	r3, [pc, #84]	@ (8001874 <_sbrk+0x60>)
 8001820:	1ad3      	subs	r3, r2, r3
 8001822:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001824:	697b      	ldr	r3, [r7, #20]
 8001826:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001828:	4b13      	ldr	r3, [pc, #76]	@ (8001878 <_sbrk+0x64>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d102      	bne.n	8001836 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001830:	4b11      	ldr	r3, [pc, #68]	@ (8001878 <_sbrk+0x64>)
 8001832:	4a12      	ldr	r2, [pc, #72]	@ (800187c <_sbrk+0x68>)
 8001834:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001836:	4b10      	ldr	r3, [pc, #64]	@ (8001878 <_sbrk+0x64>)
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4413      	add	r3, r2
 800183e:	693a      	ldr	r2, [r7, #16]
 8001840:	429a      	cmp	r2, r3
 8001842:	d207      	bcs.n	8001854 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001844:	f008 f8cc 	bl	80099e0 <__errno>
 8001848:	4603      	mov	r3, r0
 800184a:	220c      	movs	r2, #12
 800184c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800184e:	f04f 33ff 	mov.w	r3, #4294967295
 8001852:	e009      	b.n	8001868 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001854:	4b08      	ldr	r3, [pc, #32]	@ (8001878 <_sbrk+0x64>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800185a:	4b07      	ldr	r3, [pc, #28]	@ (8001878 <_sbrk+0x64>)
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4413      	add	r3, r2
 8001862:	4a05      	ldr	r2, [pc, #20]	@ (8001878 <_sbrk+0x64>)
 8001864:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001866:	68fb      	ldr	r3, [r7, #12]
}
 8001868:	4618      	mov	r0, r3
 800186a:	3718      	adds	r7, #24
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20003000 	.word	0x20003000
 8001874:	00000400 	.word	0x00000400
 8001878:	200003e8 	.word	0x200003e8
 800187c:	20000a48 	.word	0x20000a48

08001880 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001884:	4b06      	ldr	r3, [pc, #24]	@ (80018a0 <SystemInit+0x20>)
 8001886:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800188a:	4a05      	ldr	r2, [pc, #20]	@ (80018a0 <SystemInit+0x20>)
 800188c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001890:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001894:	bf00      	nop
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	e000ed00 	.word	0xe000ed00

080018a4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b08c      	sub	sp, #48	@ 0x30
 80018a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80018aa:	f107 030c 	add.w	r3, r7, #12
 80018ae:	2224      	movs	r2, #36	@ 0x24
 80018b0:	2100      	movs	r1, #0
 80018b2:	4618      	mov	r0, r3
 80018b4:	f008 f842 	bl	800993c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018b8:	463b      	mov	r3, r7
 80018ba:	2200      	movs	r2, #0
 80018bc:	601a      	str	r2, [r3, #0]
 80018be:	605a      	str	r2, [r3, #4]
 80018c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018c2:	4b23      	ldr	r3, [pc, #140]	@ (8001950 <MX_TIM1_Init+0xac>)
 80018c4:	4a23      	ldr	r2, [pc, #140]	@ (8001954 <MX_TIM1_Init+0xb0>)
 80018c6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80018c8:	4b21      	ldr	r3, [pc, #132]	@ (8001950 <MX_TIM1_Init+0xac>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ce:	4b20      	ldr	r3, [pc, #128]	@ (8001950 <MX_TIM1_Init+0xac>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80018d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001950 <MX_TIM1_Init+0xac>)
 80018d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018da:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018dc:	4b1c      	ldr	r3, [pc, #112]	@ (8001950 <MX_TIM1_Init+0xac>)
 80018de:	2200      	movs	r2, #0
 80018e0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018e2:	4b1b      	ldr	r3, [pc, #108]	@ (8001950 <MX_TIM1_Init+0xac>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80018e8:	4b19      	ldr	r3, [pc, #100]	@ (8001950 <MX_TIM1_Init+0xac>)
 80018ea:	2280      	movs	r2, #128	@ 0x80
 80018ec:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80018ee:	2303      	movs	r3, #3
 80018f0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80018f2:	2300      	movs	r3, #0
 80018f4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018f6:	2301      	movs	r3, #1
 80018f8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018fa:	2300      	movs	r3, #0
 80018fc:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80018fe:	2300      	movs	r3, #0
 8001900:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001902:	2300      	movs	r3, #0
 8001904:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001906:	2301      	movs	r3, #1
 8001908:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800190a:	2300      	movs	r3, #0
 800190c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800190e:	2300      	movs	r3, #0
 8001910:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001912:	f107 030c 	add.w	r3, r7, #12
 8001916:	4619      	mov	r1, r3
 8001918:	480d      	ldr	r0, [pc, #52]	@ (8001950 <MX_TIM1_Init+0xac>)
 800191a:	f003 fe49 	bl	80055b0 <HAL_TIM_Encoder_Init>
 800191e:	4603      	mov	r3, r0
 8001920:	2b00      	cmp	r3, #0
 8001922:	d001      	beq.n	8001928 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8001924:	f7ff fe64 	bl	80015f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001928:	2300      	movs	r3, #0
 800192a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800192c:	2300      	movs	r3, #0
 800192e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001930:	2300      	movs	r3, #0
 8001932:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001934:	463b      	mov	r3, r7
 8001936:	4619      	mov	r1, r3
 8001938:	4805      	ldr	r0, [pc, #20]	@ (8001950 <MX_TIM1_Init+0xac>)
 800193a:	f004 fe5f 	bl	80065fc <HAL_TIMEx_MasterConfigSynchronization>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001944:	f7ff fe54 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001948:	bf00      	nop
 800194a:	3730      	adds	r7, #48	@ 0x30
 800194c:	46bd      	mov	sp, r7
 800194e:	bd80      	pop	{r7, pc}
 8001950:	200003ec 	.word	0x200003ec
 8001954:	40012c00 	.word	0x40012c00

08001958 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b08c      	sub	sp, #48	@ 0x30
 800195c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800195e:	f107 030c 	add.w	r3, r7, #12
 8001962:	2224      	movs	r2, #36	@ 0x24
 8001964:	2100      	movs	r1, #0
 8001966:	4618      	mov	r0, r3
 8001968:	f007 ffe8 	bl	800993c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800196c:	463b      	mov	r3, r7
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]
 8001972:	605a      	str	r2, [r3, #4]
 8001974:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001976:	4b21      	ldr	r3, [pc, #132]	@ (80019fc <MX_TIM2_Init+0xa4>)
 8001978:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800197c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800197e:	4b1f      	ldr	r3, [pc, #124]	@ (80019fc <MX_TIM2_Init+0xa4>)
 8001980:	2200      	movs	r2, #0
 8001982:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001984:	4b1d      	ldr	r3, [pc, #116]	@ (80019fc <MX_TIM2_Init+0xa4>)
 8001986:	2200      	movs	r2, #0
 8001988:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800198a:	4b1c      	ldr	r3, [pc, #112]	@ (80019fc <MX_TIM2_Init+0xa4>)
 800198c:	f04f 32ff 	mov.w	r2, #4294967295
 8001990:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001992:	4b1a      	ldr	r3, [pc, #104]	@ (80019fc <MX_TIM2_Init+0xa4>)
 8001994:	2200      	movs	r2, #0
 8001996:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001998:	4b18      	ldr	r3, [pc, #96]	@ (80019fc <MX_TIM2_Init+0xa4>)
 800199a:	2280      	movs	r2, #128	@ 0x80
 800199c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800199e:	2303      	movs	r3, #3
 80019a0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80019a2:	2300      	movs	r3, #0
 80019a4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80019a6:	2301      	movs	r3, #1
 80019a8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80019aa:	2300      	movs	r3, #0
 80019ac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80019ae:	2300      	movs	r3, #0
 80019b0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80019b2:	2300      	movs	r3, #0
 80019b4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80019b6:	2301      	movs	r3, #1
 80019b8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80019ba:	2300      	movs	r3, #0
 80019bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80019be:	2300      	movs	r3, #0
 80019c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80019c2:	f107 030c 	add.w	r3, r7, #12
 80019c6:	4619      	mov	r1, r3
 80019c8:	480c      	ldr	r0, [pc, #48]	@ (80019fc <MX_TIM2_Init+0xa4>)
 80019ca:	f003 fdf1 	bl	80055b0 <HAL_TIM_Encoder_Init>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80019d4:	f7ff fe0c 	bl	80015f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019d8:	2300      	movs	r3, #0
 80019da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019dc:	2300      	movs	r3, #0
 80019de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019e0:	463b      	mov	r3, r7
 80019e2:	4619      	mov	r1, r3
 80019e4:	4805      	ldr	r0, [pc, #20]	@ (80019fc <MX_TIM2_Init+0xa4>)
 80019e6:	f004 fe09 	bl	80065fc <HAL_TIMEx_MasterConfigSynchronization>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d001      	beq.n	80019f4 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 80019f0:	f7ff fdfe 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019f4:	bf00      	nop
 80019f6:	3730      	adds	r7, #48	@ 0x30
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	20000438 	.word	0x20000438

08001a00 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b088      	sub	sp, #32
 8001a04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a06:	f107 0310 	add.w	r3, r7, #16
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]
 8001a0e:	605a      	str	r2, [r3, #4]
 8001a10:	609a      	str	r2, [r3, #8]
 8001a12:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a14:	1d3b      	adds	r3, r7, #4
 8001a16:	2200      	movs	r2, #0
 8001a18:	601a      	str	r2, [r3, #0]
 8001a1a:	605a      	str	r2, [r3, #4]
 8001a1c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001a94 <MX_TIM3_Init+0x94>)
 8001a20:	4a1d      	ldr	r2, [pc, #116]	@ (8001a98 <MX_TIM3_Init+0x98>)
 8001a22:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 8001a24:	4b1b      	ldr	r3, [pc, #108]	@ (8001a94 <MX_TIM3_Init+0x94>)
 8001a26:	223f      	movs	r2, #63	@ 0x3f
 8001a28:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a2a:	4b1a      	ldr	r3, [pc, #104]	@ (8001a94 <MX_TIM3_Init+0x94>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001a30:	4b18      	ldr	r3, [pc, #96]	@ (8001a94 <MX_TIM3_Init+0x94>)
 8001a32:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a36:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a38:	4b16      	ldr	r3, [pc, #88]	@ (8001a94 <MX_TIM3_Init+0x94>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a3e:	4b15      	ldr	r3, [pc, #84]	@ (8001a94 <MX_TIM3_Init+0x94>)
 8001a40:	2280      	movs	r2, #128	@ 0x80
 8001a42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a44:	4813      	ldr	r0, [pc, #76]	@ (8001a94 <MX_TIM3_Init+0x94>)
 8001a46:	f003 fbb1 	bl	80051ac <HAL_TIM_Base_Init>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001a50:	f7ff fdce 	bl	80015f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a58:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a5a:	f107 0310 	add.w	r3, r7, #16
 8001a5e:	4619      	mov	r1, r3
 8001a60:	480c      	ldr	r0, [pc, #48]	@ (8001a94 <MX_TIM3_Init+0x94>)
 8001a62:	f004 f8ef 	bl	8005c44 <HAL_TIM_ConfigClockSource>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d001      	beq.n	8001a70 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001a6c:	f7ff fdc0 	bl	80015f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001a70:	2320      	movs	r3, #32
 8001a72:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a74:	2300      	movs	r3, #0
 8001a76:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a78:	1d3b      	adds	r3, r7, #4
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4805      	ldr	r0, [pc, #20]	@ (8001a94 <MX_TIM3_Init+0x94>)
 8001a7e:	f004 fdbd 	bl	80065fc <HAL_TIMEx_MasterConfigSynchronization>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001a88:	f7ff fdb2 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a8c:	bf00      	nop
 8001a8e:	3720      	adds	r7, #32
 8001a90:	46bd      	mov	sp, r7
 8001a92:	bd80      	pop	{r7, pc}
 8001a94:	20000484 	.word	0x20000484
 8001a98:	40000400 	.word	0x40000400

08001a9c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aa2:	1d3b      	adds	r3, r7, #4
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001aac:	4b14      	ldr	r3, [pc, #80]	@ (8001b00 <MX_TIM6_Init+0x64>)
 8001aae:	4a15      	ldr	r2, [pc, #84]	@ (8001b04 <MX_TIM6_Init+0x68>)
 8001ab0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 63;
 8001ab2:	4b13      	ldr	r3, [pc, #76]	@ (8001b00 <MX_TIM6_Init+0x64>)
 8001ab4:	223f      	movs	r2, #63	@ 0x3f
 8001ab6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ab8:	4b11      	ldr	r3, [pc, #68]	@ (8001b00 <MX_TIM6_Init+0x64>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9999;
 8001abe:	4b10      	ldr	r3, [pc, #64]	@ (8001b00 <MX_TIM6_Init+0x64>)
 8001ac0:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001ac4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8001b00 <MX_TIM6_Init+0x64>)
 8001ac8:	2280      	movs	r2, #128	@ 0x80
 8001aca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001acc:	480c      	ldr	r0, [pc, #48]	@ (8001b00 <MX_TIM6_Init+0x64>)
 8001ace:	f003 fb6d 	bl	80051ac <HAL_TIM_Base_Init>
 8001ad2:	4603      	mov	r3, r0
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001ad8:	f7ff fd8a 	bl	80015f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001adc:	2300      	movs	r3, #0
 8001ade:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001ae4:	1d3b      	adds	r3, r7, #4
 8001ae6:	4619      	mov	r1, r3
 8001ae8:	4805      	ldr	r0, [pc, #20]	@ (8001b00 <MX_TIM6_Init+0x64>)
 8001aea:	f004 fd87 	bl	80065fc <HAL_TIMEx_MasterConfigSynchronization>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001af4:	f7ff fd7c 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001af8:	bf00      	nop
 8001afa:	3710      	adds	r7, #16
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	200004d0 	.word	0x200004d0
 8001b04:	40001000 	.word	0x40001000

08001b08 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b092      	sub	sp, #72	@ 0x48
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b0e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	605a      	str	r2, [r3, #4]
 8001b18:	609a      	str	r2, [r3, #8]
 8001b1a:	60da      	str	r2, [r3, #12]
 8001b1c:	611a      	str	r2, [r3, #16]
 8001b1e:	615a      	str	r2, [r3, #20]
 8001b20:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b22:	463b      	mov	r3, r7
 8001b24:	222c      	movs	r2, #44	@ 0x2c
 8001b26:	2100      	movs	r1, #0
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f007 ff07 	bl	800993c <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001b2e:	4b31      	ldr	r3, [pc, #196]	@ (8001bf4 <MX_TIM16_Init+0xec>)
 8001b30:	4a31      	ldr	r2, [pc, #196]	@ (8001bf8 <MX_TIM16_Init+0xf0>)
 8001b32:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 8001b34:	4b2f      	ldr	r3, [pc, #188]	@ (8001bf4 <MX_TIM16_Init+0xec>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b3a:	4b2e      	ldr	r3, [pc, #184]	@ (8001bf4 <MX_TIM16_Init+0xec>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 3199;
 8001b40:	4b2c      	ldr	r3, [pc, #176]	@ (8001bf4 <MX_TIM16_Init+0xec>)
 8001b42:	f640 427f 	movw	r2, #3199	@ 0xc7f
 8001b46:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b48:	4b2a      	ldr	r3, [pc, #168]	@ (8001bf4 <MX_TIM16_Init+0xec>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001b4e:	4b29      	ldr	r3, [pc, #164]	@ (8001bf4 <MX_TIM16_Init+0xec>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b54:	4b27      	ldr	r3, [pc, #156]	@ (8001bf4 <MX_TIM16_Init+0xec>)
 8001b56:	2280      	movs	r2, #128	@ 0x80
 8001b58:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001b5a:	4826      	ldr	r0, [pc, #152]	@ (8001bf4 <MX_TIM16_Init+0xec>)
 8001b5c:	f003 fb26 	bl	80051ac <HAL_TIM_Base_Init>
 8001b60:	4603      	mov	r3, r0
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 8001b66:	f7ff fd43 	bl	80015f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8001b6a:	4822      	ldr	r0, [pc, #136]	@ (8001bf4 <MX_TIM16_Init+0xec>)
 8001b6c:	f003 fbd2 	bl	8005314 <HAL_TIM_PWM_Init>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 8001b76:	f7ff fd3b 	bl	80015f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b7a:	2360      	movs	r3, #96	@ 0x60
 8001b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.Pulse = 599;
 8001b7e:	f240 2357 	movw	r3, #599	@ 0x257
 8001b82:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b84:	2300      	movs	r3, #0
 8001b86:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b90:	2300      	movs	r3, #0
 8001b92:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b94:	2300      	movs	r3, #0
 8001b96:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b98:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4814      	ldr	r0, [pc, #80]	@ (8001bf4 <MX_TIM16_Init+0xec>)
 8001ba2:	f003 ff3b 	bl	8005a1c <HAL_TIM_PWM_ConfigChannel>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <MX_TIM16_Init+0xa8>
  {
    Error_Handler();
 8001bac:	f7ff fd20 	bl	80015f0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001bc4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bc8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8001bd2:	463b      	mov	r3, r7
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	4807      	ldr	r0, [pc, #28]	@ (8001bf4 <MX_TIM16_Init+0xec>)
 8001bd8:	f004 fd7e 	bl	80066d8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d001      	beq.n	8001be6 <MX_TIM16_Init+0xde>
  {
    Error_Handler();
 8001be2:	f7ff fd05 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 8001be6:	4803      	ldr	r0, [pc, #12]	@ (8001bf4 <MX_TIM16_Init+0xec>)
 8001be8:	f000 f95e 	bl	8001ea8 <HAL_TIM_MspPostInit>

}
 8001bec:	bf00      	nop
 8001bee:	3748      	adds	r7, #72	@ 0x48
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	2000051c 	.word	0x2000051c
 8001bf8:	40014400 	.word	0x40014400

08001bfc <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b092      	sub	sp, #72	@ 0x48
 8001c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM17_Init 0 */

  /* USER CODE END TIM17_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c02:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c06:	2200      	movs	r2, #0
 8001c08:	601a      	str	r2, [r3, #0]
 8001c0a:	605a      	str	r2, [r3, #4]
 8001c0c:	609a      	str	r2, [r3, #8]
 8001c0e:	60da      	str	r2, [r3, #12]
 8001c10:	611a      	str	r2, [r3, #16]
 8001c12:	615a      	str	r2, [r3, #20]
 8001c14:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c16:	463b      	mov	r3, r7
 8001c18:	222c      	movs	r2, #44	@ 0x2c
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f007 fe8d 	bl	800993c <memset>

  /* USER CODE BEGIN TIM17_Init 1 */

  /* USER CODE END TIM17_Init 1 */
  htim17.Instance = TIM17;
 8001c22:	4b31      	ldr	r3, [pc, #196]	@ (8001ce8 <MX_TIM17_Init+0xec>)
 8001c24:	4a31      	ldr	r2, [pc, #196]	@ (8001cec <MX_TIM17_Init+0xf0>)
 8001c26:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 0;
 8001c28:	4b2f      	ldr	r3, [pc, #188]	@ (8001ce8 <MX_TIM17_Init+0xec>)
 8001c2a:	2200      	movs	r2, #0
 8001c2c:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c2e:	4b2e      	ldr	r3, [pc, #184]	@ (8001ce8 <MX_TIM17_Init+0xec>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 3199;
 8001c34:	4b2c      	ldr	r3, [pc, #176]	@ (8001ce8 <MX_TIM17_Init+0xec>)
 8001c36:	f640 427f 	movw	r2, #3199	@ 0xc7f
 8001c3a:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c3c:	4b2a      	ldr	r3, [pc, #168]	@ (8001ce8 <MX_TIM17_Init+0xec>)
 8001c3e:	2200      	movs	r2, #0
 8001c40:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8001c42:	4b29      	ldr	r3, [pc, #164]	@ (8001ce8 <MX_TIM17_Init+0xec>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c48:	4b27      	ldr	r3, [pc, #156]	@ (8001ce8 <MX_TIM17_Init+0xec>)
 8001c4a:	2280      	movs	r2, #128	@ 0x80
 8001c4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8001c4e:	4826      	ldr	r0, [pc, #152]	@ (8001ce8 <MX_TIM17_Init+0xec>)
 8001c50:	f003 faac 	bl	80051ac <HAL_TIM_Base_Init>
 8001c54:	4603      	mov	r3, r0
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d001      	beq.n	8001c5e <MX_TIM17_Init+0x62>
  {
    Error_Handler();
 8001c5a:	f7ff fcc9 	bl	80015f0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8001c5e:	4822      	ldr	r0, [pc, #136]	@ (8001ce8 <MX_TIM17_Init+0xec>)
 8001c60:	f003 fb58 	bl	8005314 <HAL_TIM_PWM_Init>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <MX_TIM17_Init+0x72>
  {
    Error_Handler();
 8001c6a:	f7ff fcc1 	bl	80015f0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c6e:	2360      	movs	r3, #96	@ 0x60
 8001c70:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.Pulse = 599;
 8001c72:	f240 2357 	movw	r3, #599	@ 0x257
 8001c76:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c80:	2300      	movs	r3, #0
 8001c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c84:	2300      	movs	r3, #0
 8001c86:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c8c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001c90:	2200      	movs	r2, #0
 8001c92:	4619      	mov	r1, r3
 8001c94:	4814      	ldr	r0, [pc, #80]	@ (8001ce8 <MX_TIM17_Init+0xec>)
 8001c96:	f003 fec1 	bl	8005a1c <HAL_TIM_PWM_ConfigChannel>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d001      	beq.n	8001ca4 <MX_TIM17_Init+0xa8>
  {
    Error_Handler();
 8001ca0:	f7ff fca6 	bl	80015f0 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001ca8:	2300      	movs	r3, #0
 8001caa:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001cac:	2300      	movs	r3, #0
 8001cae:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001cb8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001cbc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8001cc6:	463b      	mov	r3, r7
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4807      	ldr	r0, [pc, #28]	@ (8001ce8 <MX_TIM17_Init+0xec>)
 8001ccc:	f004 fd04 	bl	80066d8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d001      	beq.n	8001cda <MX_TIM17_Init+0xde>
  {
    Error_Handler();
 8001cd6:	f7ff fc8b 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM17_Init 2 */

  /* USER CODE END TIM17_Init 2 */
  HAL_TIM_MspPostInit(&htim17);
 8001cda:	4803      	ldr	r0, [pc, #12]	@ (8001ce8 <MX_TIM17_Init+0xec>)
 8001cdc:	f000 f8e4 	bl	8001ea8 <HAL_TIM_MspPostInit>

}
 8001ce0:	bf00      	nop
 8001ce2:	3748      	adds	r7, #72	@ 0x48
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	20000568 	.word	0x20000568
 8001cec:	40014800 	.word	0x40014800

08001cf0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b08c      	sub	sp, #48	@ 0x30
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf8:	f107 031c 	add.w	r3, r7, #28
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	605a      	str	r2, [r3, #4]
 8001d02:	609a      	str	r2, [r3, #8]
 8001d04:	60da      	str	r2, [r3, #12]
 8001d06:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a2f      	ldr	r2, [pc, #188]	@ (8001dcc <HAL_TIM_Encoder_MspInit+0xdc>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d12a      	bne.n	8001d68 <HAL_TIM_Encoder_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d12:	4b2f      	ldr	r3, [pc, #188]	@ (8001dd0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001d14:	699b      	ldr	r3, [r3, #24]
 8001d16:	4a2e      	ldr	r2, [pc, #184]	@ (8001dd0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001d18:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d1c:	6193      	str	r3, [r2, #24]
 8001d1e:	4b2c      	ldr	r3, [pc, #176]	@ (8001dd0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001d20:	699b      	ldr	r3, [r3, #24]
 8001d22:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d26:	61bb      	str	r3, [r7, #24]
 8001d28:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d2a:	4b29      	ldr	r3, [pc, #164]	@ (8001dd0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001d2c:	695b      	ldr	r3, [r3, #20]
 8001d2e:	4a28      	ldr	r2, [pc, #160]	@ (8001dd0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001d30:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d34:	6153      	str	r3, [r2, #20]
 8001d36:	4b26      	ldr	r3, [pc, #152]	@ (8001dd0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001d38:	695b      	ldr	r3, [r3, #20]
 8001d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d3e:	617b      	str	r3, [r7, #20]
 8001d40:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d42:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d50:	2300      	movs	r3, #0
 8001d52:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001d54:	2306      	movs	r3, #6
 8001d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d58:	f107 031c 	add.w	r3, r7, #28
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d62:	f001 fc0b 	bl	800357c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001d66:	e02d      	b.n	8001dc4 <HAL_TIM_Encoder_MspInit+0xd4>
  else if(tim_encoderHandle->Instance==TIM2)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d70:	d128      	bne.n	8001dc4 <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d72:	4b17      	ldr	r3, [pc, #92]	@ (8001dd0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001d74:	69db      	ldr	r3, [r3, #28]
 8001d76:	4a16      	ldr	r2, [pc, #88]	@ (8001dd0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001d78:	f043 0301 	orr.w	r3, r3, #1
 8001d7c:	61d3      	str	r3, [r2, #28]
 8001d7e:	4b14      	ldr	r3, [pc, #80]	@ (8001dd0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001d80:	69db      	ldr	r3, [r3, #28]
 8001d82:	f003 0301 	and.w	r3, r3, #1
 8001d86:	613b      	str	r3, [r7, #16]
 8001d88:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d8a:	4b11      	ldr	r3, [pc, #68]	@ (8001dd0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001d8c:	695b      	ldr	r3, [r3, #20]
 8001d8e:	4a10      	ldr	r2, [pc, #64]	@ (8001dd0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001d90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d94:	6153      	str	r3, [r2, #20]
 8001d96:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd0 <HAL_TIM_Encoder_MspInit+0xe0>)
 8001d98:	695b      	ldr	r3, [r3, #20]
 8001d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d9e:	60fb      	str	r3, [r7, #12]
 8001da0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001da2:	2303      	movs	r3, #3
 8001da4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da6:	2302      	movs	r3, #2
 8001da8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001daa:	2300      	movs	r3, #0
 8001dac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dae:	2300      	movs	r3, #0
 8001db0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001db2:	2301      	movs	r3, #1
 8001db4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001db6:	f107 031c 	add.w	r3, r7, #28
 8001dba:	4619      	mov	r1, r3
 8001dbc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dc0:	f001 fbdc 	bl	800357c <HAL_GPIO_Init>
}
 8001dc4:	bf00      	nop
 8001dc6:	3730      	adds	r7, #48	@ 0x30
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	40012c00 	.word	0x40012c00
 8001dd0:	40021000 	.word	0x40021000

08001dd4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	4a2c      	ldr	r2, [pc, #176]	@ (8001e94 <HAL_TIM_Base_MspInit+0xc0>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d114      	bne.n	8001e10 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001de6:	4b2c      	ldr	r3, [pc, #176]	@ (8001e98 <HAL_TIM_Base_MspInit+0xc4>)
 8001de8:	69db      	ldr	r3, [r3, #28]
 8001dea:	4a2b      	ldr	r2, [pc, #172]	@ (8001e98 <HAL_TIM_Base_MspInit+0xc4>)
 8001dec:	f043 0302 	orr.w	r3, r3, #2
 8001df0:	61d3      	str	r3, [r2, #28]
 8001df2:	4b29      	ldr	r3, [pc, #164]	@ (8001e98 <HAL_TIM_Base_MspInit+0xc4>)
 8001df4:	69db      	ldr	r3, [r3, #28]
 8001df6:	f003 0302 	and.w	r3, r3, #2
 8001dfa:	617b      	str	r3, [r7, #20]
 8001dfc:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001dfe:	2200      	movs	r2, #0
 8001e00:	2100      	movs	r1, #0
 8001e02:	201d      	movs	r0, #29
 8001e04:	f001 f9ed 	bl	80031e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001e08:	201d      	movs	r0, #29
 8001e0a:	f001 fa06 	bl	800321a <HAL_NVIC_EnableIRQ>
    __HAL_RCC_TIM17_CLK_ENABLE();
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8001e0e:	e03c      	b.n	8001e8a <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM6)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	4a21      	ldr	r2, [pc, #132]	@ (8001e9c <HAL_TIM_Base_MspInit+0xc8>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d114      	bne.n	8001e44 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001e1a:	4b1f      	ldr	r3, [pc, #124]	@ (8001e98 <HAL_TIM_Base_MspInit+0xc4>)
 8001e1c:	69db      	ldr	r3, [r3, #28]
 8001e1e:	4a1e      	ldr	r2, [pc, #120]	@ (8001e98 <HAL_TIM_Base_MspInit+0xc4>)
 8001e20:	f043 0310 	orr.w	r3, r3, #16
 8001e24:	61d3      	str	r3, [r2, #28]
 8001e26:	4b1c      	ldr	r3, [pc, #112]	@ (8001e98 <HAL_TIM_Base_MspInit+0xc4>)
 8001e28:	69db      	ldr	r3, [r3, #28]
 8001e2a:	f003 0310 	and.w	r3, r3, #16
 8001e2e:	613b      	str	r3, [r7, #16]
 8001e30:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 8001e32:	2200      	movs	r2, #0
 8001e34:	2100      	movs	r1, #0
 8001e36:	2036      	movs	r0, #54	@ 0x36
 8001e38:	f001 f9d3 	bl	80031e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8001e3c:	2036      	movs	r0, #54	@ 0x36
 8001e3e:	f001 f9ec 	bl	800321a <HAL_NVIC_EnableIRQ>
}
 8001e42:	e022      	b.n	8001e8a <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM16)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	4a15      	ldr	r2, [pc, #84]	@ (8001ea0 <HAL_TIM_Base_MspInit+0xcc>)
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d10c      	bne.n	8001e68 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001e4e:	4b12      	ldr	r3, [pc, #72]	@ (8001e98 <HAL_TIM_Base_MspInit+0xc4>)
 8001e50:	699b      	ldr	r3, [r3, #24]
 8001e52:	4a11      	ldr	r2, [pc, #68]	@ (8001e98 <HAL_TIM_Base_MspInit+0xc4>)
 8001e54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e58:	6193      	str	r3, [r2, #24]
 8001e5a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e98 <HAL_TIM_Base_MspInit+0xc4>)
 8001e5c:	699b      	ldr	r3, [r3, #24]
 8001e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e62:	60fb      	str	r3, [r7, #12]
 8001e64:	68fb      	ldr	r3, [r7, #12]
}
 8001e66:	e010      	b.n	8001e8a <HAL_TIM_Base_MspInit+0xb6>
  else if(tim_baseHandle->Instance==TIM17)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a0d      	ldr	r2, [pc, #52]	@ (8001ea4 <HAL_TIM_Base_MspInit+0xd0>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d10b      	bne.n	8001e8a <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8001e72:	4b09      	ldr	r3, [pc, #36]	@ (8001e98 <HAL_TIM_Base_MspInit+0xc4>)
 8001e74:	699b      	ldr	r3, [r3, #24]
 8001e76:	4a08      	ldr	r2, [pc, #32]	@ (8001e98 <HAL_TIM_Base_MspInit+0xc4>)
 8001e78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001e7c:	6193      	str	r3, [r2, #24]
 8001e7e:	4b06      	ldr	r3, [pc, #24]	@ (8001e98 <HAL_TIM_Base_MspInit+0xc4>)
 8001e80:	699b      	ldr	r3, [r3, #24]
 8001e82:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e86:	60bb      	str	r3, [r7, #8]
 8001e88:	68bb      	ldr	r3, [r7, #8]
}
 8001e8a:	bf00      	nop
 8001e8c:	3718      	adds	r7, #24
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	40000400 	.word	0x40000400
 8001e98:	40021000 	.word	0x40021000
 8001e9c:	40001000 	.word	0x40001000
 8001ea0:	40014400 	.word	0x40014400
 8001ea4:	40014800 	.word	0x40014800

08001ea8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b08a      	sub	sp, #40	@ 0x28
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eb0:	f107 0314 	add.w	r3, r7, #20
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	60da      	str	r2, [r3, #12]
 8001ebe:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM16)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	4a22      	ldr	r2, [pc, #136]	@ (8001f50 <HAL_TIM_MspPostInit+0xa8>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d11c      	bne.n	8001f04 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM16_MspPostInit 0 */

  /* USER CODE END TIM16_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eca:	4b22      	ldr	r3, [pc, #136]	@ (8001f54 <HAL_TIM_MspPostInit+0xac>)
 8001ecc:	695b      	ldr	r3, [r3, #20]
 8001ece:	4a21      	ldr	r2, [pc, #132]	@ (8001f54 <HAL_TIM_MspPostInit+0xac>)
 8001ed0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ed4:	6153      	str	r3, [r2, #20]
 8001ed6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f54 <HAL_TIM_MspPostInit+0xac>)
 8001ed8:	695b      	ldr	r3, [r3, #20]
 8001eda:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ede:	613b      	str	r3, [r7, #16]
 8001ee0:	693b      	ldr	r3, [r7, #16]
    /**TIM16 GPIO Configuration
    PB4     ------> TIM16_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001ee2:	2310      	movs	r3, #16
 8001ee4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eea:	2300      	movs	r3, #0
 8001eec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ef6:	f107 0314 	add.w	r3, r7, #20
 8001efa:	4619      	mov	r1, r3
 8001efc:	4816      	ldr	r0, [pc, #88]	@ (8001f58 <HAL_TIM_MspPostInit+0xb0>)
 8001efe:	f001 fb3d 	bl	800357c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM17_MspPostInit 1 */

  /* USER CODE END TIM17_MspPostInit 1 */
  }

}
 8001f02:	e020      	b.n	8001f46 <HAL_TIM_MspPostInit+0x9e>
  else if(timHandle->Instance==TIM17)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a14      	ldr	r2, [pc, #80]	@ (8001f5c <HAL_TIM_MspPostInit+0xb4>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d11b      	bne.n	8001f46 <HAL_TIM_MspPostInit+0x9e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f0e:	4b11      	ldr	r3, [pc, #68]	@ (8001f54 <HAL_TIM_MspPostInit+0xac>)
 8001f10:	695b      	ldr	r3, [r3, #20]
 8001f12:	4a10      	ldr	r2, [pc, #64]	@ (8001f54 <HAL_TIM_MspPostInit+0xac>)
 8001f14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f18:	6153      	str	r3, [r2, #20]
 8001f1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f54 <HAL_TIM_MspPostInit+0xac>)
 8001f1c:	695b      	ldr	r3, [r3, #20]
 8001f1e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001f22:	60fb      	str	r3, [r7, #12]
 8001f24:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001f26:	2320      	movs	r3, #32
 8001f28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f2a:	2302      	movs	r3, #2
 8001f2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f32:	2300      	movs	r3, #0
 8001f34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 8001f36:	230a      	movs	r3, #10
 8001f38:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f3a:	f107 0314 	add.w	r3, r7, #20
 8001f3e:	4619      	mov	r1, r3
 8001f40:	4805      	ldr	r0, [pc, #20]	@ (8001f58 <HAL_TIM_MspPostInit+0xb0>)
 8001f42:	f001 fb1b 	bl	800357c <HAL_GPIO_Init>
}
 8001f46:	bf00      	nop
 8001f48:	3728      	adds	r7, #40	@ 0x28
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	40014400 	.word	0x40014400
 8001f54:	40021000 	.word	0x40021000
 8001f58:	48000400 	.word	0x48000400
 8001f5c:	40014800 	.word	0x40014800

08001f60 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f64:	4b14      	ldr	r3, [pc, #80]	@ (8001fb8 <MX_USART2_UART_Init+0x58>)
 8001f66:	4a15      	ldr	r2, [pc, #84]	@ (8001fbc <MX_USART2_UART_Init+0x5c>)
 8001f68:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f6a:	4b13      	ldr	r3, [pc, #76]	@ (8001fb8 <MX_USART2_UART_Init+0x58>)
 8001f6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001f70:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f72:	4b11      	ldr	r3, [pc, #68]	@ (8001fb8 <MX_USART2_UART_Init+0x58>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f78:	4b0f      	ldr	r3, [pc, #60]	@ (8001fb8 <MX_USART2_UART_Init+0x58>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f7e:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb8 <MX_USART2_UART_Init+0x58>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f84:	4b0c      	ldr	r3, [pc, #48]	@ (8001fb8 <MX_USART2_UART_Init+0x58>)
 8001f86:	220c      	movs	r2, #12
 8001f88:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f8a:	4b0b      	ldr	r3, [pc, #44]	@ (8001fb8 <MX_USART2_UART_Init+0x58>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f90:	4b09      	ldr	r3, [pc, #36]	@ (8001fb8 <MX_USART2_UART_Init+0x58>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001f96:	4b08      	ldr	r3, [pc, #32]	@ (8001fb8 <MX_USART2_UART_Init+0x58>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001f9c:	4b06      	ldr	r3, [pc, #24]	@ (8001fb8 <MX_USART2_UART_Init+0x58>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001fa2:	4805      	ldr	r0, [pc, #20]	@ (8001fb8 <MX_USART2_UART_Init+0x58>)
 8001fa4:	f004 fc2e 	bl	8006804 <HAL_UART_Init>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d001      	beq.n	8001fb2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001fae:	f7ff fb1f 	bl	80015f0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001fb2:	bf00      	nop
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	200005b4 	.word	0x200005b4
 8001fbc:	40004400 	.word	0x40004400

08001fc0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08a      	sub	sp, #40	@ 0x28
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fc8:	f107 0314 	add.w	r3, r7, #20
 8001fcc:	2200      	movs	r2, #0
 8001fce:	601a      	str	r2, [r3, #0]
 8001fd0:	605a      	str	r2, [r3, #4]
 8001fd2:	609a      	str	r2, [r3, #8]
 8001fd4:	60da      	str	r2, [r3, #12]
 8001fd6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a18      	ldr	r2, [pc, #96]	@ (8002040 <HAL_UART_MspInit+0x80>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d129      	bne.n	8002036 <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fe2:	4b18      	ldr	r3, [pc, #96]	@ (8002044 <HAL_UART_MspInit+0x84>)
 8001fe4:	69db      	ldr	r3, [r3, #28]
 8001fe6:	4a17      	ldr	r2, [pc, #92]	@ (8002044 <HAL_UART_MspInit+0x84>)
 8001fe8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fec:	61d3      	str	r3, [r2, #28]
 8001fee:	4b15      	ldr	r3, [pc, #84]	@ (8002044 <HAL_UART_MspInit+0x84>)
 8001ff0:	69db      	ldr	r3, [r3, #28]
 8001ff2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ff6:	613b      	str	r3, [r7, #16]
 8001ff8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffa:	4b12      	ldr	r3, [pc, #72]	@ (8002044 <HAL_UART_MspInit+0x84>)
 8001ffc:	695b      	ldr	r3, [r3, #20]
 8001ffe:	4a11      	ldr	r2, [pc, #68]	@ (8002044 <HAL_UART_MspInit+0x84>)
 8002000:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002004:	6153      	str	r3, [r2, #20]
 8002006:	4b0f      	ldr	r3, [pc, #60]	@ (8002044 <HAL_UART_MspInit+0x84>)
 8002008:	695b      	ldr	r3, [r3, #20]
 800200a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800200e:	60fb      	str	r3, [r7, #12]
 8002010:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 8002012:	f248 0304 	movw	r3, #32772	@ 0x8004
 8002016:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002018:	2302      	movs	r3, #2
 800201a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201c:	2300      	movs	r3, #0
 800201e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002020:	2303      	movs	r3, #3
 8002022:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002024:	2307      	movs	r3, #7
 8002026:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002028:	f107 0314 	add.w	r3, r7, #20
 800202c:	4619      	mov	r1, r3
 800202e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002032:	f001 faa3 	bl	800357c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002036:	bf00      	nop
 8002038:	3728      	adds	r7, #40	@ 0x28
 800203a:	46bd      	mov	sp, r7
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	40004400 	.word	0x40004400
 8002044:	40021000 	.word	0x40021000

08002048 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002048:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002080 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800204c:	f7ff fc18 	bl	8001880 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002050:	480c      	ldr	r0, [pc, #48]	@ (8002084 <LoopForever+0x6>)
  ldr r1, =_edata
 8002052:	490d      	ldr	r1, [pc, #52]	@ (8002088 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002054:	4a0d      	ldr	r2, [pc, #52]	@ (800208c <LoopForever+0xe>)
  movs r3, #0
 8002056:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002058:	e002      	b.n	8002060 <LoopCopyDataInit>

0800205a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800205a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800205c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800205e:	3304      	adds	r3, #4

08002060 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002060:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002062:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002064:	d3f9      	bcc.n	800205a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002066:	4a0a      	ldr	r2, [pc, #40]	@ (8002090 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002068:	4c0a      	ldr	r4, [pc, #40]	@ (8002094 <LoopForever+0x16>)
  movs r3, #0
 800206a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800206c:	e001      	b.n	8002072 <LoopFillZerobss>

0800206e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800206e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002070:	3204      	adds	r2, #4

08002072 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002072:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002074:	d3fb      	bcc.n	800206e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002076:	f007 fcb9 	bl	80099ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800207a:	f7ff f99f 	bl	80013bc <main>

0800207e <LoopForever>:

LoopForever:
    b LoopForever
 800207e:	e7fe      	b.n	800207e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002080:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8002084:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002088:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800208c:	0800d5d4 	.word	0x0800d5d4
  ldr r2, =_sbss
 8002090:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002094:	20000a48 	.word	0x20000a48

08002098 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002098:	e7fe      	b.n	8002098 <ADC1_2_IRQHandler>
	...

0800209c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020a0:	4b08      	ldr	r3, [pc, #32]	@ (80020c4 <HAL_Init+0x28>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a07      	ldr	r2, [pc, #28]	@ (80020c4 <HAL_Init+0x28>)
 80020a6:	f043 0310 	orr.w	r3, r3, #16
 80020aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020ac:	2003      	movs	r0, #3
 80020ae:	f001 f88d 	bl	80031cc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020b2:	2000      	movs	r0, #0
 80020b4:	f000 f808 	bl	80020c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020b8:	f7ff faa0 	bl	80015fc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020bc:	2300      	movs	r3, #0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	40022000 	.word	0x40022000

080020c8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020d0:	4b12      	ldr	r3, [pc, #72]	@ (800211c <HAL_InitTick+0x54>)
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	4b12      	ldr	r3, [pc, #72]	@ (8002120 <HAL_InitTick+0x58>)
 80020d6:	781b      	ldrb	r3, [r3, #0]
 80020d8:	4619      	mov	r1, r3
 80020da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020de:	fbb3 f3f1 	udiv	r3, r3, r1
 80020e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80020e6:	4618      	mov	r0, r3
 80020e8:	f001 f8a5 	bl	8003236 <HAL_SYSTICK_Config>
 80020ec:	4603      	mov	r3, r0
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d001      	beq.n	80020f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e00e      	b.n	8002114 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2b0f      	cmp	r3, #15
 80020fa:	d80a      	bhi.n	8002112 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020fc:	2200      	movs	r2, #0
 80020fe:	6879      	ldr	r1, [r7, #4]
 8002100:	f04f 30ff 	mov.w	r0, #4294967295
 8002104:	f001 f86d 	bl	80031e2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002108:	4a06      	ldr	r2, [pc, #24]	@ (8002124 <HAL_InitTick+0x5c>)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800210e:	2300      	movs	r3, #0
 8002110:	e000      	b.n	8002114 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002112:	2301      	movs	r3, #1
}
 8002114:	4618      	mov	r0, r3
 8002116:	3708      	adds	r7, #8
 8002118:	46bd      	mov	sp, r7
 800211a:	bd80      	pop	{r7, pc}
 800211c:	20000000 	.word	0x20000000
 8002120:	20000008 	.word	0x20000008
 8002124:	20000004 	.word	0x20000004

08002128 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002128:	b480      	push	{r7}
 800212a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800212c:	4b06      	ldr	r3, [pc, #24]	@ (8002148 <HAL_IncTick+0x20>)
 800212e:	781b      	ldrb	r3, [r3, #0]
 8002130:	461a      	mov	r2, r3
 8002132:	4b06      	ldr	r3, [pc, #24]	@ (800214c <HAL_IncTick+0x24>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4413      	add	r3, r2
 8002138:	4a04      	ldr	r2, [pc, #16]	@ (800214c <HAL_IncTick+0x24>)
 800213a:	6013      	str	r3, [r2, #0]
}
 800213c:	bf00      	nop
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	20000008 	.word	0x20000008
 800214c:	2000063c 	.word	0x2000063c

08002150 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002150:	b480      	push	{r7}
 8002152:	af00      	add	r7, sp, #0
  return uwTick;  
 8002154:	4b03      	ldr	r3, [pc, #12]	@ (8002164 <HAL_GetTick+0x14>)
 8002156:	681b      	ldr	r3, [r3, #0]
}
 8002158:	4618      	mov	r0, r3
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	2000063c 	.word	0x2000063c

08002168 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b084      	sub	sp, #16
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002170:	f7ff ffee 	bl	8002150 <HAL_GetTick>
 8002174:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002180:	d005      	beq.n	800218e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002182:	4b0a      	ldr	r3, [pc, #40]	@ (80021ac <HAL_Delay+0x44>)
 8002184:	781b      	ldrb	r3, [r3, #0]
 8002186:	461a      	mov	r2, r3
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	4413      	add	r3, r2
 800218c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800218e:	bf00      	nop
 8002190:	f7ff ffde 	bl	8002150 <HAL_GetTick>
 8002194:	4602      	mov	r2, r0
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	1ad3      	subs	r3, r2, r3
 800219a:	68fa      	ldr	r2, [r7, #12]
 800219c:	429a      	cmp	r2, r3
 800219e:	d8f7      	bhi.n	8002190 <HAL_Delay+0x28>
  {
  }
}
 80021a0:	bf00      	nop
 80021a2:	bf00      	nop
 80021a4:	3710      	adds	r7, #16
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	20000008 	.word	0x20000008

080021b0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80021b8:	bf00      	nop
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80021cc:	bf00      	nop
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b09a      	sub	sp, #104	@ 0x68
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021f4:	2300      	movs	r3, #0
 80021f6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80021fa:	2300      	movs	r3, #0
 80021fc:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 80021fe:	2300      	movs	r3, #0
 8002200:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d101      	bne.n	800220c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002208:	2301      	movs	r3, #1
 800220a:	e172      	b.n	80024f2 <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	691b      	ldr	r3, [r3, #16]
 8002210:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002216:	f003 0310 	and.w	r3, r3, #16
 800221a:	2b00      	cmp	r3, #0
 800221c:	d176      	bne.n	800230c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002222:	2b00      	cmp	r3, #0
 8002224:	d152      	bne.n	80022cc <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	2200      	movs	r2, #0
 8002230:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2200      	movs	r2, #0
 800223c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f7fe fe73 	bl	8000f2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002250:	2b00      	cmp	r3, #0
 8002252:	d13b      	bne.n	80022cc <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f000 fe83 	bl	8002f60 <ADC_Disable>
 800225a:	4603      	mov	r3, r0
 800225c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002264:	f003 0310 	and.w	r3, r3, #16
 8002268:	2b00      	cmp	r3, #0
 800226a:	d12f      	bne.n	80022cc <HAL_ADC_Init+0xe0>
 800226c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8002270:	2b00      	cmp	r3, #0
 8002272:	d12b      	bne.n	80022cc <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002278:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800227c:	f023 0302 	bic.w	r3, r3, #2
 8002280:	f043 0202 	orr.w	r2, r3, #2
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	689a      	ldr	r2, [r3, #8]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002296:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	689a      	ldr	r2, [r3, #8]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80022a6:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80022a8:	4b94      	ldr	r3, [pc, #592]	@ (80024fc <HAL_ADC_Init+0x310>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a94      	ldr	r2, [pc, #592]	@ (8002500 <HAL_ADC_Init+0x314>)
 80022ae:	fba2 2303 	umull	r2, r3, r2, r3
 80022b2:	0c9a      	lsrs	r2, r3, #18
 80022b4:	4613      	mov	r3, r2
 80022b6:	009b      	lsls	r3, r3, #2
 80022b8:	4413      	add	r3, r2
 80022ba:	005b      	lsls	r3, r3, #1
 80022bc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022be:	e002      	b.n	80022c6 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	3b01      	subs	r3, #1
 80022c4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d1f9      	bne.n	80022c0 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d007      	beq.n	80022ea <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80022e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80022e8:	d110      	bne.n	800230c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ee:	f023 0312 	bic.w	r3, r3, #18
 80022f2:	f043 0210 	orr.w	r2, r3, #16
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022fe:	f043 0201 	orr.w	r2, r3, #1
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002310:	f003 0310 	and.w	r3, r3, #16
 8002314:	2b00      	cmp	r3, #0
 8002316:	f040 80df 	bne.w	80024d8 <HAL_ADC_Init+0x2ec>
 800231a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800231e:	2b00      	cmp	r3, #0
 8002320:	f040 80da 	bne.w	80024d8 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	689b      	ldr	r3, [r3, #8]
 800232a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800232e:	2b00      	cmp	r3, #0
 8002330:	f040 80d2 	bne.w	80024d8 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002338:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800233c:	f043 0202 	orr.w	r2, r3, #2
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002344:	4b6f      	ldr	r3, [pc, #444]	@ (8002504 <HAL_ADC_Init+0x318>)
 8002346:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002350:	d102      	bne.n	8002358 <HAL_ADC_Init+0x16c>
 8002352:	4b6d      	ldr	r3, [pc, #436]	@ (8002508 <HAL_ADC_Init+0x31c>)
 8002354:	60fb      	str	r3, [r7, #12]
 8002356:	e002      	b.n	800235e <HAL_ADC_Init+0x172>
 8002358:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800235c:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	f003 0303 	and.w	r3, r3, #3
 8002368:	2b01      	cmp	r3, #1
 800236a:	d108      	bne.n	800237e <HAL_ADC_Init+0x192>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0301 	and.w	r3, r3, #1
 8002376:	2b01      	cmp	r3, #1
 8002378:	d101      	bne.n	800237e <HAL_ADC_Init+0x192>
 800237a:	2301      	movs	r3, #1
 800237c:	e000      	b.n	8002380 <HAL_ADC_Init+0x194>
 800237e:	2300      	movs	r3, #0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d11c      	bne.n	80023be <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002384:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8002386:	2b00      	cmp	r3, #0
 8002388:	d010      	beq.n	80023ac <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	689b      	ldr	r3, [r3, #8]
 800238e:	f003 0303 	and.w	r3, r3, #3
 8002392:	2b01      	cmp	r3, #1
 8002394:	d107      	bne.n	80023a6 <HAL_ADC_Init+0x1ba>
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	2b01      	cmp	r3, #1
 80023a0:	d101      	bne.n	80023a6 <HAL_ADC_Init+0x1ba>
 80023a2:	2301      	movs	r3, #1
 80023a4:	e000      	b.n	80023a8 <HAL_ADC_Init+0x1bc>
 80023a6:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d108      	bne.n	80023be <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80023ac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	431a      	orrs	r2, r3
 80023ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80023bc:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	7e5b      	ldrb	r3, [r3, #25]
 80023c2:	035b      	lsls	r3, r3, #13
 80023c4:	687a      	ldr	r2, [r7, #4]
 80023c6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80023c8:	2a01      	cmp	r2, #1
 80023ca:	d002      	beq.n	80023d2 <HAL_ADC_Init+0x1e6>
 80023cc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80023d0:	e000      	b.n	80023d4 <HAL_ADC_Init+0x1e8>
 80023d2:	2200      	movs	r2, #0
 80023d4:	431a      	orrs	r2, r3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	68db      	ldr	r3, [r3, #12]
 80023da:	431a      	orrs	r2, r3
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80023e4:	4313      	orrs	r3, r2
 80023e6:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023ee:	2b01      	cmp	r3, #1
 80023f0:	d11b      	bne.n	800242a <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	7e5b      	ldrb	r3, [r3, #25]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d109      	bne.n	800240e <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023fe:	3b01      	subs	r3, #1
 8002400:	045a      	lsls	r2, r3, #17
 8002402:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002404:	4313      	orrs	r3, r2
 8002406:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800240a:	663b      	str	r3, [r7, #96]	@ 0x60
 800240c:	e00d      	b.n	800242a <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002412:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002416:	f043 0220 	orr.w	r2, r3, #32
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002422:	f043 0201 	orr.w	r2, r3, #1
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800242e:	2b01      	cmp	r3, #1
 8002430:	d007      	beq.n	8002442 <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800243a:	4313      	orrs	r3, r2
 800243c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800243e:	4313      	orrs	r3, r2
 8002440:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f003 030c 	and.w	r3, r3, #12
 800244c:	2b00      	cmp	r3, #0
 800244e:	d114      	bne.n	800247a <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	6812      	ldr	r2, [r2, #0]
 800245a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800245e:	f023 0302 	bic.w	r3, r3, #2
 8002462:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	7e1b      	ldrb	r3, [r3, #24]
 8002468:	039a      	lsls	r2, r3, #14
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002470:	005b      	lsls	r3, r3, #1
 8002472:	4313      	orrs	r3, r2
 8002474:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002476:	4313      	orrs	r3, r2
 8002478:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	68da      	ldr	r2, [r3, #12]
 8002480:	4b22      	ldr	r3, [pc, #136]	@ (800250c <HAL_ADC_Init+0x320>)
 8002482:	4013      	ands	r3, r2
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	6812      	ldr	r2, [r2, #0]
 8002488:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800248a:	430b      	orrs	r3, r1
 800248c:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	2b01      	cmp	r3, #1
 8002494:	d10c      	bne.n	80024b0 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800249c:	f023 010f 	bic.w	r1, r3, #15
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	69db      	ldr	r3, [r3, #28]
 80024a4:	1e5a      	subs	r2, r3, #1
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	430a      	orrs	r2, r1
 80024ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80024ae:	e007      	b.n	80024c0 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f022 020f 	bic.w	r2, r2, #15
 80024be:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2200      	movs	r2, #0
 80024c4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ca:	f023 0303 	bic.w	r3, r3, #3
 80024ce:	f043 0201 	orr.w	r2, r3, #1
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	641a      	str	r2, [r3, #64]	@ 0x40
 80024d6:	e00a      	b.n	80024ee <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024dc:	f023 0312 	bic.w	r3, r3, #18
 80024e0:	f043 0210 	orr.w	r2, r3, #16
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80024e8:	2301      	movs	r3, #1
 80024ea:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80024ee:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3768      	adds	r7, #104	@ 0x68
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	20000000 	.word	0x20000000
 8002500:	431bde83 	.word	0x431bde83
 8002504:	50000300 	.word	0x50000300
 8002508:	50000100 	.word	0x50000100
 800250c:	fff0c007 	.word	0xfff0c007

08002510 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b086      	sub	sp, #24
 8002514:	af00      	add	r7, sp, #0
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	60b9      	str	r1, [r7, #8]
 800251a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800251c:	2300      	movs	r3, #0
 800251e:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f003 0304 	and.w	r3, r3, #4
 800252a:	2b00      	cmp	r3, #0
 800252c:	f040 80b9 	bne.w	80026a2 <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002536:	2b01      	cmp	r3, #1
 8002538:	d101      	bne.n	800253e <HAL_ADC_Start_DMA+0x2e>
 800253a:	2302      	movs	r3, #2
 800253c:	e0b4      	b.n	80026a8 <HAL_ADC_Start_DMA+0x198>
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	2201      	movs	r2, #1
 8002542:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8002546:	4b5a      	ldr	r3, [pc, #360]	@ (80026b0 <HAL_ADC_Start_DMA+0x1a0>)
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	f003 031f 	and.w	r3, r3, #31
 800254e:	2b00      	cmp	r3, #0
 8002550:	f040 80a0 	bne.w	8002694 <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002554:	68f8      	ldr	r0, [r7, #12]
 8002556:	f000 fc9f 	bl	8002e98 <ADC_Enable>
 800255a:	4603      	mov	r3, r0
 800255c:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800255e:	7dfb      	ldrb	r3, [r7, #23]
 8002560:	2b00      	cmp	r3, #0
 8002562:	f040 8092 	bne.w	800268a <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800256e:	f023 0301 	bic.w	r3, r3, #1
 8002572:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800257a:	4b4d      	ldr	r3, [pc, #308]	@ (80026b0 <HAL_ADC_Start_DMA+0x1a0>)
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	f003 031f 	and.w	r3, r3, #31
 8002582:	2b00      	cmp	r3, #0
 8002584:	d004      	beq.n	8002590 <HAL_ADC_Start_DMA+0x80>
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800258e:	d115      	bne.n	80025bc <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002594:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d027      	beq.n	80025fa <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ae:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025b2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	641a      	str	r2, [r3, #64]	@ 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80025ba:	e01e      	b.n	80025fa <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025d0:	d004      	beq.n	80025dc <HAL_ADC_Start_DMA+0xcc>
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	4a37      	ldr	r2, [pc, #220]	@ (80026b4 <HAL_ADC_Start_DMA+0x1a4>)
 80025d8:	4293      	cmp	r3, r2
 80025da:	d10e      	bne.n	80025fa <HAL_ADC_Start_DMA+0xea>
 80025dc:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d007      	beq.n	80025fa <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ee:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025f2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	641a      	str	r2, [r3, #64]	@ 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002602:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002606:	d106      	bne.n	8002616 <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260c:	f023 0206 	bic.w	r2, r3, #6
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	645a      	str	r2, [r3, #68]	@ 0x44
 8002614:	e002      	b.n	800261c <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	2200      	movs	r2, #0
 800261a:	645a      	str	r2, [r3, #68]	@ 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2200      	movs	r2, #0
 8002620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002628:	4a23      	ldr	r2, [pc, #140]	@ (80026b8 <HAL_ADC_Start_DMA+0x1a8>)
 800262a:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002630:	4a22      	ldr	r2, [pc, #136]	@ (80026bc <HAL_ADC_Start_DMA+0x1ac>)
 8002632:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002638:	4a21      	ldr	r2, [pc, #132]	@ (80026c0 <HAL_ADC_Start_DMA+0x1b0>)
 800263a:	631a      	str	r2, [r3, #48]	@ 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	221c      	movs	r2, #28
 8002642:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	685a      	ldr	r2, [r3, #4]
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f042 0210 	orr.w	r2, r2, #16
 8002652:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	68da      	ldr	r2, [r3, #12]
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f042 0201 	orr.w	r2, r2, #1
 8002662:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	3340      	adds	r3, #64	@ 0x40
 800266e:	4619      	mov	r1, r3
 8002670:	68ba      	ldr	r2, [r7, #8]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	f000 fe32 	bl	80032dc <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	689a      	ldr	r2, [r3, #8]
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f042 0204 	orr.w	r2, r2, #4
 8002686:	609a      	str	r2, [r3, #8]
 8002688:	e00d      	b.n	80026a6 <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	2200      	movs	r2, #0
 800268e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8002692:	e008      	b.n	80026a6 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80026a0:	e001      	b.n	80026a6 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80026a2:	2302      	movs	r3, #2
 80026a4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80026a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80026a8:	4618      	mov	r0, r3
 80026aa:	3718      	adds	r7, #24
 80026ac:	46bd      	mov	sp, r7
 80026ae:	bd80      	pop	{r7, pc}
 80026b0:	50000300 	.word	0x50000300
 80026b4:	50000100 	.word	0x50000100
 80026b8:	08002dcd 	.word	0x08002dcd
 80026bc:	08002e47 	.word	0x08002e47
 80026c0:	08002e63 	.word	0x08002e63

080026c4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b09b      	sub	sp, #108	@ 0x6c
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026ce:	2300      	movs	r3, #0
 80026d0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80026d4:	2300      	movs	r3, #0
 80026d6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d101      	bne.n	80026e6 <HAL_ADC_ConfigChannel+0x22>
 80026e2:	2302      	movs	r3, #2
 80026e4:	e2a1      	b.n	8002c2a <HAL_ADC_ConfigChannel+0x566>
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2201      	movs	r2, #1
 80026ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	f003 0304 	and.w	r3, r3, #4
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	f040 8285 	bne.w	8002c08 <HAL_ADC_ConfigChannel+0x544>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	2b04      	cmp	r3, #4
 8002704:	d81c      	bhi.n	8002740 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	685a      	ldr	r2, [r3, #4]
 8002710:	4613      	mov	r3, r2
 8002712:	005b      	lsls	r3, r3, #1
 8002714:	4413      	add	r3, r2
 8002716:	005b      	lsls	r3, r3, #1
 8002718:	461a      	mov	r2, r3
 800271a:	231f      	movs	r3, #31
 800271c:	4093      	lsls	r3, r2
 800271e:	43db      	mvns	r3, r3
 8002720:	4019      	ands	r1, r3
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	6818      	ldr	r0, [r3, #0]
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	685a      	ldr	r2, [r3, #4]
 800272a:	4613      	mov	r3, r2
 800272c:	005b      	lsls	r3, r3, #1
 800272e:	4413      	add	r3, r2
 8002730:	005b      	lsls	r3, r3, #1
 8002732:	fa00 f203 	lsl.w	r2, r0, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	430a      	orrs	r2, r1
 800273c:	631a      	str	r2, [r3, #48]	@ 0x30
 800273e:	e063      	b.n	8002808 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	685b      	ldr	r3, [r3, #4]
 8002744:	2b09      	cmp	r3, #9
 8002746:	d81e      	bhi.n	8002786 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	685a      	ldr	r2, [r3, #4]
 8002752:	4613      	mov	r3, r2
 8002754:	005b      	lsls	r3, r3, #1
 8002756:	4413      	add	r3, r2
 8002758:	005b      	lsls	r3, r3, #1
 800275a:	3b1e      	subs	r3, #30
 800275c:	221f      	movs	r2, #31
 800275e:	fa02 f303 	lsl.w	r3, r2, r3
 8002762:	43db      	mvns	r3, r3
 8002764:	4019      	ands	r1, r3
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	6818      	ldr	r0, [r3, #0]
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	685a      	ldr	r2, [r3, #4]
 800276e:	4613      	mov	r3, r2
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	4413      	add	r3, r2
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	3b1e      	subs	r3, #30
 8002778:	fa00 f203 	lsl.w	r2, r0, r3
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	430a      	orrs	r2, r1
 8002782:	635a      	str	r2, [r3, #52]	@ 0x34
 8002784:	e040      	b.n	8002808 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	2b0e      	cmp	r3, #14
 800278c:	d81e      	bhi.n	80027cc <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685a      	ldr	r2, [r3, #4]
 8002798:	4613      	mov	r3, r2
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	4413      	add	r3, r2
 800279e:	005b      	lsls	r3, r3, #1
 80027a0:	3b3c      	subs	r3, #60	@ 0x3c
 80027a2:	221f      	movs	r2, #31
 80027a4:	fa02 f303 	lsl.w	r3, r2, r3
 80027a8:	43db      	mvns	r3, r3
 80027aa:	4019      	ands	r1, r3
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	6818      	ldr	r0, [r3, #0]
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	685a      	ldr	r2, [r3, #4]
 80027b4:	4613      	mov	r3, r2
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	4413      	add	r3, r2
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	3b3c      	subs	r3, #60	@ 0x3c
 80027be:	fa00 f203 	lsl.w	r2, r0, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	430a      	orrs	r2, r1
 80027c8:	639a      	str	r2, [r3, #56]	@ 0x38
 80027ca:	e01d      	b.n	8002808 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	685a      	ldr	r2, [r3, #4]
 80027d6:	4613      	mov	r3, r2
 80027d8:	005b      	lsls	r3, r3, #1
 80027da:	4413      	add	r3, r2
 80027dc:	005b      	lsls	r3, r3, #1
 80027de:	3b5a      	subs	r3, #90	@ 0x5a
 80027e0:	221f      	movs	r2, #31
 80027e2:	fa02 f303 	lsl.w	r3, r2, r3
 80027e6:	43db      	mvns	r3, r3
 80027e8:	4019      	ands	r1, r3
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	6818      	ldr	r0, [r3, #0]
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	685a      	ldr	r2, [r3, #4]
 80027f2:	4613      	mov	r3, r2
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	4413      	add	r3, r2
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	3b5a      	subs	r3, #90	@ 0x5a
 80027fc:	fa00 f203 	lsl.w	r2, r0, r3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	430a      	orrs	r2, r1
 8002806:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	f003 030c 	and.w	r3, r3, #12
 8002812:	2b00      	cmp	r3, #0
 8002814:	f040 80e5 	bne.w	80029e2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2b09      	cmp	r3, #9
 800281e:	d91c      	bls.n	800285a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	6999      	ldr	r1, [r3, #24]
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	4613      	mov	r3, r2
 800282c:	005b      	lsls	r3, r3, #1
 800282e:	4413      	add	r3, r2
 8002830:	3b1e      	subs	r3, #30
 8002832:	2207      	movs	r2, #7
 8002834:	fa02 f303 	lsl.w	r3, r2, r3
 8002838:	43db      	mvns	r3, r3
 800283a:	4019      	ands	r1, r3
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	6898      	ldr	r0, [r3, #8]
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	4613      	mov	r3, r2
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	4413      	add	r3, r2
 800284a:	3b1e      	subs	r3, #30
 800284c:	fa00 f203 	lsl.w	r2, r0, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	430a      	orrs	r2, r1
 8002856:	619a      	str	r2, [r3, #24]
 8002858:	e019      	b.n	800288e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	6959      	ldr	r1, [r3, #20]
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	4613      	mov	r3, r2
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	4413      	add	r3, r2
 800286a:	2207      	movs	r2, #7
 800286c:	fa02 f303 	lsl.w	r3, r2, r3
 8002870:	43db      	mvns	r3, r3
 8002872:	4019      	ands	r1, r3
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	6898      	ldr	r0, [r3, #8]
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	4613      	mov	r3, r2
 800287e:	005b      	lsls	r3, r3, #1
 8002880:	4413      	add	r3, r2
 8002882:	fa00 f203 	lsl.w	r2, r0, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	430a      	orrs	r2, r1
 800288c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	695a      	ldr	r2, [r3, #20]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	08db      	lsrs	r3, r3, #3
 800289a:	f003 0303 	and.w	r3, r3, #3
 800289e:	005b      	lsls	r3, r3, #1
 80028a0:	fa02 f303 	lsl.w	r3, r2, r3
 80028a4:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	691b      	ldr	r3, [r3, #16]
 80028aa:	3b01      	subs	r3, #1
 80028ac:	2b03      	cmp	r3, #3
 80028ae:	d84f      	bhi.n	8002950 <HAL_ADC_ConfigChannel+0x28c>
 80028b0:	a201      	add	r2, pc, #4	@ (adr r2, 80028b8 <HAL_ADC_ConfigChannel+0x1f4>)
 80028b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028b6:	bf00      	nop
 80028b8:	080028c9 	.word	0x080028c9
 80028bc:	080028eb 	.word	0x080028eb
 80028c0:	0800290d 	.word	0x0800290d
 80028c4:	0800292f 	.word	0x0800292f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80028ce:	4b9c      	ldr	r3, [pc, #624]	@ (8002b40 <HAL_ADC_ConfigChannel+0x47c>)
 80028d0:	4013      	ands	r3, r2
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	6812      	ldr	r2, [r2, #0]
 80028d6:	0691      	lsls	r1, r2, #26
 80028d8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80028da:	430a      	orrs	r2, r1
 80028dc:	431a      	orrs	r2, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80028e6:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80028e8:	e07b      	b.n	80029e2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80028f0:	4b93      	ldr	r3, [pc, #588]	@ (8002b40 <HAL_ADC_ConfigChannel+0x47c>)
 80028f2:	4013      	ands	r3, r2
 80028f4:	683a      	ldr	r2, [r7, #0]
 80028f6:	6812      	ldr	r2, [r2, #0]
 80028f8:	0691      	lsls	r1, r2, #26
 80028fa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80028fc:	430a      	orrs	r2, r1
 80028fe:	431a      	orrs	r2, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8002908:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800290a:	e06a      	b.n	80029e2 <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8002912:	4b8b      	ldr	r3, [pc, #556]	@ (8002b40 <HAL_ADC_ConfigChannel+0x47c>)
 8002914:	4013      	ands	r3, r2
 8002916:	683a      	ldr	r2, [r7, #0]
 8002918:	6812      	ldr	r2, [r2, #0]
 800291a:	0691      	lsls	r1, r2, #26
 800291c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800291e:	430a      	orrs	r2, r1
 8002920:	431a      	orrs	r2, r3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800292a:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800292c:	e059      	b.n	80029e2 <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8002934:	4b82      	ldr	r3, [pc, #520]	@ (8002b40 <HAL_ADC_ConfigChannel+0x47c>)
 8002936:	4013      	ands	r3, r2
 8002938:	683a      	ldr	r2, [r7, #0]
 800293a:	6812      	ldr	r2, [r2, #0]
 800293c:	0691      	lsls	r1, r2, #26
 800293e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8002940:	430a      	orrs	r2, r1
 8002942:	431a      	orrs	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 800294c:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800294e:	e048      	b.n	80029e2 <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002956:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	069b      	lsls	r3, r3, #26
 8002960:	429a      	cmp	r2, r3
 8002962:	d107      	bne.n	8002974 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002972:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800297a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800297e:	683b      	ldr	r3, [r7, #0]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	069b      	lsls	r3, r3, #26
 8002984:	429a      	cmp	r2, r3
 8002986:	d107      	bne.n	8002998 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8002996:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800299e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	069b      	lsls	r3, r3, #26
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d107      	bne.n	80029bc <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80029ba:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80029c2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	069b      	lsls	r3, r3, #26
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d107      	bne.n	80029e0 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80029de:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 80029e0:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	689b      	ldr	r3, [r3, #8]
 80029e8:	f003 0303 	and.w	r3, r3, #3
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d108      	bne.n	8002a02 <HAL_ADC_ConfigChannel+0x33e>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d101      	bne.n	8002a02 <HAL_ADC_ConfigChannel+0x33e>
 80029fe:	2301      	movs	r3, #1
 8002a00:	e000      	b.n	8002a04 <HAL_ADC_ConfigChannel+0x340>
 8002a02:	2300      	movs	r3, #0
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	f040 810a 	bne.w	8002c1e <HAL_ADC_ConfigChannel+0x55a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	68db      	ldr	r3, [r3, #12]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	d00f      	beq.n	8002a32 <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	2201      	movs	r2, #1
 8002a20:	fa02 f303 	lsl.w	r3, r2, r3
 8002a24:	43da      	mvns	r2, r3
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	400a      	ands	r2, r1
 8002a2c:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8002a30:	e049      	b.n	8002ac6 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	2201      	movs	r2, #1
 8002a40:	409a      	lsls	r2, r3
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	430a      	orrs	r2, r1
 8002a48:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	2b09      	cmp	r3, #9
 8002a52:	d91c      	bls.n	8002a8e <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	6999      	ldr	r1, [r3, #24]
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	681a      	ldr	r2, [r3, #0]
 8002a5e:	4613      	mov	r3, r2
 8002a60:	005b      	lsls	r3, r3, #1
 8002a62:	4413      	add	r3, r2
 8002a64:	3b1b      	subs	r3, #27
 8002a66:	2207      	movs	r2, #7
 8002a68:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6c:	43db      	mvns	r3, r3
 8002a6e:	4019      	ands	r1, r3
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	6898      	ldr	r0, [r3, #8]
 8002a74:	683b      	ldr	r3, [r7, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	4613      	mov	r3, r2
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	4413      	add	r3, r2
 8002a7e:	3b1b      	subs	r3, #27
 8002a80:	fa00 f203 	lsl.w	r2, r0, r3
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	619a      	str	r2, [r3, #24]
 8002a8c:	e01b      	b.n	8002ac6 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	6959      	ldr	r1, [r3, #20]
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	1c5a      	adds	r2, r3, #1
 8002a9a:	4613      	mov	r3, r2
 8002a9c:	005b      	lsls	r3, r3, #1
 8002a9e:	4413      	add	r3, r2
 8002aa0:	2207      	movs	r2, #7
 8002aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa6:	43db      	mvns	r3, r3
 8002aa8:	4019      	ands	r1, r3
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	6898      	ldr	r0, [r3, #8]
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	1c5a      	adds	r2, r3, #1
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	4413      	add	r3, r2
 8002aba:	fa00 f203 	lsl.w	r2, r0, r3
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	430a      	orrs	r2, r1
 8002ac4:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ac6:	4b1f      	ldr	r3, [pc, #124]	@ (8002b44 <HAL_ADC_ConfigChannel+0x480>)
 8002ac8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002aca:	683b      	ldr	r3, [r7, #0]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	2b10      	cmp	r3, #16
 8002ad0:	d105      	bne.n	8002ade <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002ad2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d015      	beq.n	8002b0a <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002ae2:	2b11      	cmp	r3, #17
 8002ae4:	d105      	bne.n	8002af2 <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002ae6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d00b      	beq.n	8002b0a <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002af6:	2b12      	cmp	r3, #18
 8002af8:	f040 8091 	bne.w	8002c1e <HAL_ADC_ConfigChannel+0x55a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8002afc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	f040 808a 	bne.w	8002c1e <HAL_ADC_ConfigChannel+0x55a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b12:	d102      	bne.n	8002b1a <HAL_ADC_ConfigChannel+0x456>
 8002b14:	4b0c      	ldr	r3, [pc, #48]	@ (8002b48 <HAL_ADC_ConfigChannel+0x484>)
 8002b16:	60fb      	str	r3, [r7, #12]
 8002b18:	e002      	b.n	8002b20 <HAL_ADC_ConfigChannel+0x45c>
 8002b1a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002b1e:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	689b      	ldr	r3, [r3, #8]
 8002b26:	f003 0303 	and.w	r3, r3, #3
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d10e      	bne.n	8002b4c <HAL_ADC_ConfigChannel+0x488>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0301 	and.w	r3, r3, #1
 8002b38:	2b01      	cmp	r3, #1
 8002b3a:	d107      	bne.n	8002b4c <HAL_ADC_ConfigChannel+0x488>
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e006      	b.n	8002b4e <HAL_ADC_ConfigChannel+0x48a>
 8002b40:	83fff000 	.word	0x83fff000
 8002b44:	50000300 	.word	0x50000300
 8002b48:	50000100 	.word	0x50000100
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d150      	bne.n	8002bf4 <HAL_ADC_ConfigChannel+0x530>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002b52:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d010      	beq.n	8002b7a <HAL_ADC_ConfigChannel+0x4b6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	f003 0303 	and.w	r3, r3, #3
 8002b60:	2b01      	cmp	r3, #1
 8002b62:	d107      	bne.n	8002b74 <HAL_ADC_ConfigChannel+0x4b0>
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0301 	and.w	r3, r3, #1
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d101      	bne.n	8002b74 <HAL_ADC_ConfigChannel+0x4b0>
 8002b70:	2301      	movs	r3, #1
 8002b72:	e000      	b.n	8002b76 <HAL_ADC_ConfigChannel+0x4b2>
 8002b74:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d13c      	bne.n	8002bf4 <HAL_ADC_ConfigChannel+0x530>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002b7a:	683b      	ldr	r3, [r7, #0]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	2b10      	cmp	r3, #16
 8002b80:	d11d      	bne.n	8002bbe <HAL_ADC_ConfigChannel+0x4fa>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b8a:	d118      	bne.n	8002bbe <HAL_ADC_ConfigChannel+0x4fa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002b8c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002b94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b96:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002b98:	4b27      	ldr	r3, [pc, #156]	@ (8002c38 <HAL_ADC_ConfigChannel+0x574>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4a27      	ldr	r2, [pc, #156]	@ (8002c3c <HAL_ADC_ConfigChannel+0x578>)
 8002b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002ba2:	0c9a      	lsrs	r2, r3, #18
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	009b      	lsls	r3, r3, #2
 8002ba8:	4413      	add	r3, r2
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002bae:	e002      	b.n	8002bb6 <HAL_ADC_ConfigChannel+0x4f2>
          {
            wait_loop_index--;
 8002bb0:	68bb      	ldr	r3, [r7, #8]
 8002bb2:	3b01      	subs	r3, #1
 8002bb4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002bb6:	68bb      	ldr	r3, [r7, #8]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d1f9      	bne.n	8002bb0 <HAL_ADC_ConfigChannel+0x4ec>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002bbc:	e02e      	b.n	8002c1c <HAL_ADC_ConfigChannel+0x558>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2b11      	cmp	r3, #17
 8002bc4:	d10b      	bne.n	8002bde <HAL_ADC_ConfigChannel+0x51a>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002bce:	d106      	bne.n	8002bde <HAL_ADC_ConfigChannel+0x51a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002bd0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8002bd8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bda:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002bdc:	e01e      	b.n	8002c1c <HAL_ADC_ConfigChannel+0x558>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	2b12      	cmp	r3, #18
 8002be4:	d11a      	bne.n	8002c1c <HAL_ADC_ConfigChannel+0x558>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002be6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002be8:	689b      	ldr	r3, [r3, #8]
 8002bea:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002bee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002bf0:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002bf2:	e013      	b.n	8002c1c <HAL_ADC_ConfigChannel+0x558>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf8:	f043 0220 	orr.w	r2, r3, #32
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002c00:	2301      	movs	r3, #1
 8002c02:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002c06:	e00a      	b.n	8002c1e <HAL_ADC_ConfigChannel+0x55a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c0c:	f043 0220 	orr.w	r2, r3, #32
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8002c1a:	e000      	b.n	8002c1e <HAL_ADC_ConfigChannel+0x55a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002c1c:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	2200      	movs	r2, #0
 8002c22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002c26:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	376c      	adds	r7, #108	@ 0x6c
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	20000000 	.word	0x20000000
 8002c3c:	431bde83 	.word	0x431bde83

08002c40 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b099      	sub	sp, #100	@ 0x64
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	6078      	str	r0, [r7, #4]
 8002c48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002c58:	d102      	bne.n	8002c60 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002c5a:	4b5a      	ldr	r3, [pc, #360]	@ (8002dc4 <HAL_ADCEx_MultiModeConfigChannel+0x184>)
 8002c5c:	60bb      	str	r3, [r7, #8]
 8002c5e:	e002      	b.n	8002c66 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 8002c60:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002c64:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d101      	bne.n	8002c70 <HAL_ADCEx_MultiModeConfigChannel+0x30>
  {
    /* Return function status */
    return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e0a2      	b.n	8002db6 <HAL_ADCEx_MultiModeConfigChannel+0x176>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d101      	bne.n	8002c7e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8002c7a:	2302      	movs	r3, #2
 8002c7c:	e09b      	b.n	8002db6 <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2201      	movs	r2, #1
 8002c82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	689b      	ldr	r3, [r3, #8]
 8002c8c:	f003 0304 	and.w	r3, r3, #4
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d17f      	bne.n	8002d94 <HAL_ADCEx_MultiModeConfigChannel+0x154>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002c94:	68bb      	ldr	r3, [r7, #8]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	f003 0304 	and.w	r3, r3, #4
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d179      	bne.n	8002d94 <HAL_ADCEx_MultiModeConfigChannel+0x154>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002ca0:	4b49      	ldr	r3, [pc, #292]	@ (8002dc8 <HAL_ADCEx_MultiModeConfigChannel+0x188>)
 8002ca2:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d040      	beq.n	8002d2e <HAL_ADCEx_MultiModeConfigChannel+0xee>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002cac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	6859      	ldr	r1, [r3, #4]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002cbe:	035b      	lsls	r3, r3, #13
 8002cc0:	430b      	orrs	r3, r1
 8002cc2:	431a      	orrs	r2, r3
 8002cc4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002cc6:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	f003 0303 	and.w	r3, r3, #3
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d108      	bne.n	8002ce8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f003 0301 	and.w	r3, r3, #1
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d101      	bne.n	8002ce8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e000      	b.n	8002cea <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 8002ce8:	2300      	movs	r3, #0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d15c      	bne.n	8002da8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	689b      	ldr	r3, [r3, #8]
 8002cf2:	f003 0303 	and.w	r3, r3, #3
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d107      	bne.n	8002d0a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0301 	and.w	r3, r3, #1
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d101      	bne.n	8002d0a <HAL_ADCEx_MultiModeConfigChannel+0xca>
 8002d06:	2301      	movs	r3, #1
 8002d08:	e000      	b.n	8002d0c <HAL_ADCEx_MultiModeConfigChannel+0xcc>
 8002d0a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d14b      	bne.n	8002da8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002d10:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002d18:	f023 030f 	bic.w	r3, r3, #15
 8002d1c:	683a      	ldr	r2, [r7, #0]
 8002d1e:	6811      	ldr	r1, [r2, #0]
 8002d20:	683a      	ldr	r2, [r7, #0]
 8002d22:	6892      	ldr	r2, [r2, #8]
 8002d24:	430a      	orrs	r2, r1
 8002d26:	431a      	orrs	r2, r3
 8002d28:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d2a:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d2c:	e03c      	b.n	8002da8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002d2e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d30:	689b      	ldr	r3, [r3, #8]
 8002d32:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002d36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d38:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f003 0303 	and.w	r3, r3, #3
 8002d44:	2b01      	cmp	r3, #1
 8002d46:	d108      	bne.n	8002d5a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d101      	bne.n	8002d5a <HAL_ADCEx_MultiModeConfigChannel+0x11a>
 8002d56:	2301      	movs	r3, #1
 8002d58:	e000      	b.n	8002d5c <HAL_ADCEx_MultiModeConfigChannel+0x11c>
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d123      	bne.n	8002da8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002d60:	68bb      	ldr	r3, [r7, #8]
 8002d62:	689b      	ldr	r3, [r3, #8]
 8002d64:	f003 0303 	and.w	r3, r3, #3
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d107      	bne.n	8002d7c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0301 	and.w	r3, r3, #1
 8002d74:	2b01      	cmp	r3, #1
 8002d76:	d101      	bne.n	8002d7c <HAL_ADCEx_MultiModeConfigChannel+0x13c>
 8002d78:	2301      	movs	r3, #1
 8002d7a:	e000      	b.n	8002d7e <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8002d7c:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d112      	bne.n	8002da8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002d82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8002d8a:	f023 030f 	bic.w	r3, r3, #15
 8002d8e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002d90:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002d92:	e009      	b.n	8002da8 <HAL_ADCEx_MultiModeConfigChannel+0x168>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d98:	f043 0220 	orr.w	r2, r3, #32
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8002da6:	e000      	b.n	8002daa <HAL_ADCEx_MultiModeConfigChannel+0x16a>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002da8:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002db2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8002db6:	4618      	mov	r0, r3
 8002db8:	3764      	adds	r7, #100	@ 0x64
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	50000100 	.word	0x50000100
 8002dc8:	50000300 	.word	0x50000300

08002dcc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b084      	sub	sp, #16
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dd8:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dde:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d126      	bne.n	8002e34 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dea:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d115      	bne.n	8002e2c <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d111      	bne.n	8002e2c <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e0c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	641a      	str	r2, [r3, #64]	@ 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d105      	bne.n	8002e2c <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e24:	f043 0201 	orr.w	r2, r3, #1
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002e2c:	68f8      	ldr	r0, [r7, #12]
 8002e2e:	f7ff f9bf 	bl	80021b0 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002e32:	e004      	b.n	8002e3e <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e3a:	6878      	ldr	r0, [r7, #4]
 8002e3c:	4798      	blx	r3
}
 8002e3e:	bf00      	nop
 8002e40:	3710      	adds	r7, #16
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd80      	pop	{r7, pc}

08002e46 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002e46:	b580      	push	{r7, lr}
 8002e48:	b084      	sub	sp, #16
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e52:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002e54:	68f8      	ldr	r0, [r7, #12]
 8002e56:	f7ff f9b5 	bl	80021c4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002e5a:	bf00      	nop
 8002e5c:	3710      	adds	r7, #16
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}

08002e62 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002e62:	b580      	push	{r7, lr}
 8002e64:	b084      	sub	sp, #16
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e6e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e74:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e80:	f043 0204 	orr.w	r2, r3, #4
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	645a      	str	r2, [r3, #68]	@ 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002e88:	68f8      	ldr	r0, [r7, #12]
 8002e8a:	f7ff f9a5 	bl	80021d8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e8e:	bf00      	nop
 8002e90:	3710      	adds	r7, #16
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}
	...

08002e98 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ea0:	2300      	movs	r3, #0
 8002ea2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	f003 0303 	and.w	r3, r3, #3
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d108      	bne.n	8002ec4 <ADC_Enable+0x2c>
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f003 0301 	and.w	r3, r3, #1
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d101      	bne.n	8002ec4 <ADC_Enable+0x2c>
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e000      	b.n	8002ec6 <ADC_Enable+0x2e>
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d143      	bne.n	8002f52 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	689a      	ldr	r2, [r3, #8]
 8002ed0:	4b22      	ldr	r3, [pc, #136]	@ (8002f5c <ADC_Enable+0xc4>)
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d00d      	beq.n	8002ef4 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002edc:	f043 0210 	orr.w	r2, r3, #16
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ee8:	f043 0201 	orr.w	r2, r3, #1
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e02f      	b.n	8002f54 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	689a      	ldr	r2, [r3, #8]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f042 0201 	orr.w	r2, r2, #1
 8002f02:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002f04:	f7ff f924 	bl	8002150 <HAL_GetTick>
 8002f08:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002f0a:	e01b      	b.n	8002f44 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002f0c:	f7ff f920 	bl	8002150 <HAL_GetTick>
 8002f10:	4602      	mov	r2, r0
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	2b02      	cmp	r3, #2
 8002f18:	d914      	bls.n	8002f44 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0301 	and.w	r3, r3, #1
 8002f24:	2b01      	cmp	r3, #1
 8002f26:	d00d      	beq.n	8002f44 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f2c:	f043 0210 	orr.w	r2, r3, #16
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f38:	f043 0201 	orr.w	r2, r3, #1
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8002f40:	2301      	movs	r3, #1
 8002f42:	e007      	b.n	8002f54 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 0301 	and.w	r3, r3, #1
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d1dc      	bne.n	8002f0c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002f52:	2300      	movs	r3, #0
}
 8002f54:	4618      	mov	r0, r3
 8002f56:	3710      	adds	r7, #16
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	8000003f 	.word	0x8000003f

08002f60 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	f003 0303 	and.w	r3, r3, #3
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d108      	bne.n	8002f8c <ADC_Disable+0x2c>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0301 	and.w	r3, r3, #1
 8002f84:	2b01      	cmp	r3, #1
 8002f86:	d101      	bne.n	8002f8c <ADC_Disable+0x2c>
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e000      	b.n	8002f8e <ADC_Disable+0x2e>
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d047      	beq.n	8003022 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	f003 030d 	and.w	r3, r3, #13
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d10f      	bne.n	8002fc0 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	689a      	ldr	r2, [r3, #8]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f042 0202 	orr.w	r2, r2, #2
 8002fae:	609a      	str	r2, [r3, #8]
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2203      	movs	r2, #3
 8002fb6:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002fb8:	f7ff f8ca 	bl	8002150 <HAL_GetTick>
 8002fbc:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002fbe:	e029      	b.n	8003014 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc4:	f043 0210 	orr.w	r2, r3, #16
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd0:	f043 0201 	orr.w	r2, r3, #1
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e023      	b.n	8003024 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002fdc:	f7ff f8b8 	bl	8002150 <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d914      	bls.n	8003014 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	f003 0301 	and.w	r3, r3, #1
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d10d      	bne.n	8003014 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ffc:	f043 0210 	orr.w	r2, r3, #16
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003008:	f043 0201 	orr.w	r2, r3, #1
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e007      	b.n	8003024 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	2b01      	cmp	r3, #1
 8003020:	d0dc      	beq.n	8002fdc <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003022:	2300      	movs	r3, #0
}
 8003024:	4618      	mov	r0, r3
 8003026:	3710      	adds	r7, #16
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}

0800302c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	f003 0307 	and.w	r3, r3, #7
 800303a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800303c:	4b0c      	ldr	r3, [pc, #48]	@ (8003070 <__NVIC_SetPriorityGrouping+0x44>)
 800303e:	68db      	ldr	r3, [r3, #12]
 8003040:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003042:	68ba      	ldr	r2, [r7, #8]
 8003044:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003048:	4013      	ands	r3, r2
 800304a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003054:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003058:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800305c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800305e:	4a04      	ldr	r2, [pc, #16]	@ (8003070 <__NVIC_SetPriorityGrouping+0x44>)
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	60d3      	str	r3, [r2, #12]
}
 8003064:	bf00      	nop
 8003066:	3714      	adds	r7, #20
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr
 8003070:	e000ed00 	.word	0xe000ed00

08003074 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003074:	b480      	push	{r7}
 8003076:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003078:	4b04      	ldr	r3, [pc, #16]	@ (800308c <__NVIC_GetPriorityGrouping+0x18>)
 800307a:	68db      	ldr	r3, [r3, #12]
 800307c:	0a1b      	lsrs	r3, r3, #8
 800307e:	f003 0307 	and.w	r3, r3, #7
}
 8003082:	4618      	mov	r0, r3
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr
 800308c:	e000ed00 	.word	0xe000ed00

08003090 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003090:	b480      	push	{r7}
 8003092:	b083      	sub	sp, #12
 8003094:	af00      	add	r7, sp, #0
 8003096:	4603      	mov	r3, r0
 8003098:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800309a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	db0b      	blt.n	80030ba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80030a2:	79fb      	ldrb	r3, [r7, #7]
 80030a4:	f003 021f 	and.w	r2, r3, #31
 80030a8:	4907      	ldr	r1, [pc, #28]	@ (80030c8 <__NVIC_EnableIRQ+0x38>)
 80030aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ae:	095b      	lsrs	r3, r3, #5
 80030b0:	2001      	movs	r0, #1
 80030b2:	fa00 f202 	lsl.w	r2, r0, r2
 80030b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80030ba:	bf00      	nop
 80030bc:	370c      	adds	r7, #12
 80030be:	46bd      	mov	sp, r7
 80030c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c4:	4770      	bx	lr
 80030c6:	bf00      	nop
 80030c8:	e000e100 	.word	0xe000e100

080030cc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b083      	sub	sp, #12
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	4603      	mov	r3, r0
 80030d4:	6039      	str	r1, [r7, #0]
 80030d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	db0a      	blt.n	80030f6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	b2da      	uxtb	r2, r3
 80030e4:	490c      	ldr	r1, [pc, #48]	@ (8003118 <__NVIC_SetPriority+0x4c>)
 80030e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ea:	0112      	lsls	r2, r2, #4
 80030ec:	b2d2      	uxtb	r2, r2
 80030ee:	440b      	add	r3, r1
 80030f0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030f4:	e00a      	b.n	800310c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	b2da      	uxtb	r2, r3
 80030fa:	4908      	ldr	r1, [pc, #32]	@ (800311c <__NVIC_SetPriority+0x50>)
 80030fc:	79fb      	ldrb	r3, [r7, #7]
 80030fe:	f003 030f 	and.w	r3, r3, #15
 8003102:	3b04      	subs	r3, #4
 8003104:	0112      	lsls	r2, r2, #4
 8003106:	b2d2      	uxtb	r2, r2
 8003108:	440b      	add	r3, r1
 800310a:	761a      	strb	r2, [r3, #24]
}
 800310c:	bf00      	nop
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr
 8003118:	e000e100 	.word	0xe000e100
 800311c:	e000ed00 	.word	0xe000ed00

08003120 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003120:	b480      	push	{r7}
 8003122:	b089      	sub	sp, #36	@ 0x24
 8003124:	af00      	add	r7, sp, #0
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	60b9      	str	r1, [r7, #8]
 800312a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	f003 0307 	and.w	r3, r3, #7
 8003132:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003134:	69fb      	ldr	r3, [r7, #28]
 8003136:	f1c3 0307 	rsb	r3, r3, #7
 800313a:	2b04      	cmp	r3, #4
 800313c:	bf28      	it	cs
 800313e:	2304      	movcs	r3, #4
 8003140:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	3304      	adds	r3, #4
 8003146:	2b06      	cmp	r3, #6
 8003148:	d902      	bls.n	8003150 <NVIC_EncodePriority+0x30>
 800314a:	69fb      	ldr	r3, [r7, #28]
 800314c:	3b03      	subs	r3, #3
 800314e:	e000      	b.n	8003152 <NVIC_EncodePriority+0x32>
 8003150:	2300      	movs	r3, #0
 8003152:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003154:	f04f 32ff 	mov.w	r2, #4294967295
 8003158:	69bb      	ldr	r3, [r7, #24]
 800315a:	fa02 f303 	lsl.w	r3, r2, r3
 800315e:	43da      	mvns	r2, r3
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	401a      	ands	r2, r3
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003168:	f04f 31ff 	mov.w	r1, #4294967295
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	fa01 f303 	lsl.w	r3, r1, r3
 8003172:	43d9      	mvns	r1, r3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003178:	4313      	orrs	r3, r2
         );
}
 800317a:	4618      	mov	r0, r3
 800317c:	3724      	adds	r7, #36	@ 0x24
 800317e:	46bd      	mov	sp, r7
 8003180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003184:	4770      	bx	lr
	...

08003188 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	3b01      	subs	r3, #1
 8003194:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003198:	d301      	bcc.n	800319e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800319a:	2301      	movs	r3, #1
 800319c:	e00f      	b.n	80031be <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800319e:	4a0a      	ldr	r2, [pc, #40]	@ (80031c8 <SysTick_Config+0x40>)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	3b01      	subs	r3, #1
 80031a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80031a6:	210f      	movs	r1, #15
 80031a8:	f04f 30ff 	mov.w	r0, #4294967295
 80031ac:	f7ff ff8e 	bl	80030cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031b0:	4b05      	ldr	r3, [pc, #20]	@ (80031c8 <SysTick_Config+0x40>)
 80031b2:	2200      	movs	r2, #0
 80031b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031b6:	4b04      	ldr	r3, [pc, #16]	@ (80031c8 <SysTick_Config+0x40>)
 80031b8:	2207      	movs	r2, #7
 80031ba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031bc:	2300      	movs	r3, #0
}
 80031be:	4618      	mov	r0, r3
 80031c0:	3708      	adds	r7, #8
 80031c2:	46bd      	mov	sp, r7
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	e000e010 	.word	0xe000e010

080031cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	b082      	sub	sp, #8
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f7ff ff29 	bl	800302c <__NVIC_SetPriorityGrouping>
}
 80031da:	bf00      	nop
 80031dc:	3708      	adds	r7, #8
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}

080031e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031e2:	b580      	push	{r7, lr}
 80031e4:	b086      	sub	sp, #24
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	4603      	mov	r3, r0
 80031ea:	60b9      	str	r1, [r7, #8]
 80031ec:	607a      	str	r2, [r7, #4]
 80031ee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031f0:	2300      	movs	r3, #0
 80031f2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031f4:	f7ff ff3e 	bl	8003074 <__NVIC_GetPriorityGrouping>
 80031f8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031fa:	687a      	ldr	r2, [r7, #4]
 80031fc:	68b9      	ldr	r1, [r7, #8]
 80031fe:	6978      	ldr	r0, [r7, #20]
 8003200:	f7ff ff8e 	bl	8003120 <NVIC_EncodePriority>
 8003204:	4602      	mov	r2, r0
 8003206:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800320a:	4611      	mov	r1, r2
 800320c:	4618      	mov	r0, r3
 800320e:	f7ff ff5d 	bl	80030cc <__NVIC_SetPriority>
}
 8003212:	bf00      	nop
 8003214:	3718      	adds	r7, #24
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}

0800321a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800321a:	b580      	push	{r7, lr}
 800321c:	b082      	sub	sp, #8
 800321e:	af00      	add	r7, sp, #0
 8003220:	4603      	mov	r3, r0
 8003222:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003224:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003228:	4618      	mov	r0, r3
 800322a:	f7ff ff31 	bl	8003090 <__NVIC_EnableIRQ>
}
 800322e:	bf00      	nop
 8003230:	3708      	adds	r7, #8
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}

08003236 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003236:	b580      	push	{r7, lr}
 8003238:	b082      	sub	sp, #8
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800323e:	6878      	ldr	r0, [r7, #4]
 8003240:	f7ff ffa2 	bl	8003188 <SysTick_Config>
 8003244:	4603      	mov	r3, r0
}
 8003246:	4618      	mov	r0, r3
 8003248:	3708      	adds	r7, #8
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}

0800324e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800324e:	b580      	push	{r7, lr}
 8003250:	b084      	sub	sp, #16
 8003252:	af00      	add	r7, sp, #0
 8003254:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003256:	2300      	movs	r3, #0
 8003258:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d101      	bne.n	8003264 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003260:	2301      	movs	r3, #1
 8003262:	e037      	b.n	80032d4 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2202      	movs	r2, #2
 8003268:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800327a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800327e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003288:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	68db      	ldr	r3, [r3, #12]
 800328e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003294:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	695b      	ldr	r3, [r3, #20]
 800329a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	69db      	ldr	r3, [r3, #28]
 80032a6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80032a8:	68fa      	ldr	r2, [r7, #12]
 80032aa:	4313      	orrs	r3, r2
 80032ac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	68fa      	ldr	r2, [r7, #12]
 80032b4:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80032b6:	6878      	ldr	r0, [r7, #4]
 80032b8:	f000 f940 	bl	800353c <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2201      	movs	r2, #1
 80032c6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2200      	movs	r2, #0
 80032ce:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80032d2:	2300      	movs	r3, #0
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	3710      	adds	r7, #16
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}

080032dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b086      	sub	sp, #24
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	60f8      	str	r0, [r7, #12]
 80032e4:	60b9      	str	r1, [r7, #8]
 80032e6:	607a      	str	r2, [r7, #4]
 80032e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032ea:	2300      	movs	r3, #0
 80032ec:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d101      	bne.n	80032fc <HAL_DMA_Start_IT+0x20>
 80032f8:	2302      	movs	r3, #2
 80032fa:	e04a      	b.n	8003392 <HAL_DMA_Start_IT+0xb6>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2201      	movs	r2, #1
 8003300:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800330a:	2b01      	cmp	r3, #1
 800330c:	d13a      	bne.n	8003384 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2202      	movs	r2, #2
 8003312:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2200      	movs	r2, #0
 800331a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f022 0201 	bic.w	r2, r2, #1
 800332a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	68b9      	ldr	r1, [r7, #8]
 8003332:	68f8      	ldr	r0, [r7, #12]
 8003334:	f000 f8d4 	bl	80034e0 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800333c:	2b00      	cmp	r3, #0
 800333e:	d008      	beq.n	8003352 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	681a      	ldr	r2, [r3, #0]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f042 020e 	orr.w	r2, r2, #14
 800334e:	601a      	str	r2, [r3, #0]
 8003350:	e00f      	b.n	8003372 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f042 020a 	orr.w	r2, r2, #10
 8003360:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f022 0204 	bic.w	r2, r2, #4
 8003370:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f042 0201 	orr.w	r2, r2, #1
 8003380:	601a      	str	r2, [r3, #0]
 8003382:	e005      	b.n	8003390 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	2200      	movs	r2, #0
 8003388:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800338c:	2302      	movs	r3, #2
 800338e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8003390:	7dfb      	ldrb	r3, [r7, #23]
}
 8003392:	4618      	mov	r0, r3
 8003394:	3718      	adds	r7, #24
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}

0800339a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b084      	sub	sp, #16
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b6:	2204      	movs	r2, #4
 80033b8:	409a      	lsls	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	4013      	ands	r3, r2
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d024      	beq.n	800340c <HAL_DMA_IRQHandler+0x72>
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	f003 0304 	and.w	r3, r3, #4
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d01f      	beq.n	800340c <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0320 	and.w	r3, r3, #32
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d107      	bne.n	80033ea <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f022 0204 	bic.w	r2, r2, #4
 80033e8:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033f2:	2104      	movs	r1, #4
 80033f4:	fa01 f202 	lsl.w	r2, r1, r2
 80033f8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d06a      	beq.n	80034d8 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800340a:	e065      	b.n	80034d8 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003410:	2202      	movs	r2, #2
 8003412:	409a      	lsls	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	4013      	ands	r3, r2
 8003418:	2b00      	cmp	r3, #0
 800341a:	d02c      	beq.n	8003476 <HAL_DMA_IRQHandler+0xdc>
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	f003 0302 	and.w	r3, r3, #2
 8003422:	2b00      	cmp	r3, #0
 8003424:	d027      	beq.n	8003476 <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0320 	and.w	r3, r3, #32
 8003430:	2b00      	cmp	r3, #0
 8003432:	d10b      	bne.n	800344c <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	681a      	ldr	r2, [r3, #0]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f022 020a 	bic.w	r2, r2, #10
 8003442:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2201      	movs	r2, #1
 8003448:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003454:	2102      	movs	r1, #2
 8003456:	fa01 f202 	lsl.w	r2, r1, r2
 800345a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003468:	2b00      	cmp	r3, #0
 800346a:	d035      	beq.n	80034d8 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003474:	e030      	b.n	80034d8 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800347a:	2208      	movs	r2, #8
 800347c:	409a      	lsls	r2, r3
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	4013      	ands	r3, r2
 8003482:	2b00      	cmp	r3, #0
 8003484:	d028      	beq.n	80034d8 <HAL_DMA_IRQHandler+0x13e>
 8003486:	68bb      	ldr	r3, [r7, #8]
 8003488:	f003 0308 	and.w	r3, r3, #8
 800348c:	2b00      	cmp	r3, #0
 800348e:	d023      	beq.n	80034d8 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	f022 020e 	bic.w	r2, r2, #14
 800349e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034a8:	2101      	movs	r1, #1
 80034aa:	fa01 f202 	lsl.w	r2, r1, r2
 80034ae:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2201      	movs	r2, #1
 80034ba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2200      	movs	r2, #0
 80034c2:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d004      	beq.n	80034d8 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	4798      	blx	r3
    }
  }
}
 80034d6:	e7ff      	b.n	80034d8 <HAL_DMA_IRQHandler+0x13e>
 80034d8:	bf00      	nop
 80034da:	3710      	adds	r7, #16
 80034dc:	46bd      	mov	sp, r7
 80034de:	bd80      	pop	{r7, pc}

080034e0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b085      	sub	sp, #20
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	60f8      	str	r0, [r7, #12]
 80034e8:	60b9      	str	r1, [r7, #8]
 80034ea:	607a      	str	r2, [r7, #4]
 80034ec:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034f6:	2101      	movs	r1, #1
 80034f8:	fa01 f202 	lsl.w	r2, r1, r2
 80034fc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	683a      	ldr	r2, [r7, #0]
 8003504:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	2b10      	cmp	r3, #16
 800350c:	d108      	bne.n	8003520 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	68ba      	ldr	r2, [r7, #8]
 800351c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800351e:	e007      	b.n	8003530 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68ba      	ldr	r2, [r7, #8]
 8003526:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	60da      	str	r2, [r3, #12]
}
 8003530:	bf00      	nop
 8003532:	3714      	adds	r7, #20
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr

0800353c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800353c:	b480      	push	{r7}
 800353e:	b083      	sub	sp, #12
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	461a      	mov	r2, r3
 800354a:	4b09      	ldr	r3, [pc, #36]	@ (8003570 <DMA_CalcBaseAndBitshift+0x34>)
 800354c:	4413      	add	r3, r2
 800354e:	4a09      	ldr	r2, [pc, #36]	@ (8003574 <DMA_CalcBaseAndBitshift+0x38>)
 8003550:	fba2 2303 	umull	r2, r3, r2, r3
 8003554:	091b      	lsrs	r3, r3, #4
 8003556:	009a      	lsls	r2, r3, #2
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	4a06      	ldr	r2, [pc, #24]	@ (8003578 <DMA_CalcBaseAndBitshift+0x3c>)
 8003560:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8003562:	bf00      	nop
 8003564:	370c      	adds	r7, #12
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr
 800356e:	bf00      	nop
 8003570:	bffdfff8 	.word	0xbffdfff8
 8003574:	cccccccd 	.word	0xcccccccd
 8003578:	40020000 	.word	0x40020000

0800357c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800357c:	b480      	push	{r7}
 800357e:	b087      	sub	sp, #28
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
 8003584:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003586:	2300      	movs	r3, #0
 8003588:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800358a:	e14e      	b.n	800382a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	681a      	ldr	r2, [r3, #0]
 8003590:	2101      	movs	r1, #1
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	fa01 f303 	lsl.w	r3, r1, r3
 8003598:	4013      	ands	r3, r2
 800359a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	f000 8140 	beq.w	8003824 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	685b      	ldr	r3, [r3, #4]
 80035a8:	f003 0303 	and.w	r3, r3, #3
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d005      	beq.n	80035bc <HAL_GPIO_Init+0x40>
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	f003 0303 	and.w	r3, r3, #3
 80035b8:	2b02      	cmp	r3, #2
 80035ba:	d130      	bne.n	800361e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80035c2:	697b      	ldr	r3, [r7, #20]
 80035c4:	005b      	lsls	r3, r3, #1
 80035c6:	2203      	movs	r2, #3
 80035c8:	fa02 f303 	lsl.w	r3, r2, r3
 80035cc:	43db      	mvns	r3, r3
 80035ce:	693a      	ldr	r2, [r7, #16]
 80035d0:	4013      	ands	r3, r2
 80035d2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80035d4:	683b      	ldr	r3, [r7, #0]
 80035d6:	68da      	ldr	r2, [r3, #12]
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	fa02 f303 	lsl.w	r3, r2, r3
 80035e0:	693a      	ldr	r2, [r7, #16]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	693a      	ldr	r2, [r7, #16]
 80035ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80035f2:	2201      	movs	r2, #1
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	fa02 f303 	lsl.w	r3, r2, r3
 80035fa:	43db      	mvns	r3, r3
 80035fc:	693a      	ldr	r2, [r7, #16]
 80035fe:	4013      	ands	r3, r2
 8003600:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	091b      	lsrs	r3, r3, #4
 8003608:	f003 0201 	and.w	r2, r3, #1
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	fa02 f303 	lsl.w	r3, r2, r3
 8003612:	693a      	ldr	r2, [r7, #16]
 8003614:	4313      	orrs	r3, r2
 8003616:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	693a      	ldr	r2, [r7, #16]
 800361c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f003 0303 	and.w	r3, r3, #3
 8003626:	2b03      	cmp	r3, #3
 8003628:	d017      	beq.n	800365a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003630:	697b      	ldr	r3, [r7, #20]
 8003632:	005b      	lsls	r3, r3, #1
 8003634:	2203      	movs	r2, #3
 8003636:	fa02 f303 	lsl.w	r3, r2, r3
 800363a:	43db      	mvns	r3, r3
 800363c:	693a      	ldr	r2, [r7, #16]
 800363e:	4013      	ands	r3, r2
 8003640:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	689a      	ldr	r2, [r3, #8]
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	005b      	lsls	r3, r3, #1
 800364a:	fa02 f303 	lsl.w	r3, r2, r3
 800364e:	693a      	ldr	r2, [r7, #16]
 8003650:	4313      	orrs	r3, r2
 8003652:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	693a      	ldr	r2, [r7, #16]
 8003658:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	f003 0303 	and.w	r3, r3, #3
 8003662:	2b02      	cmp	r3, #2
 8003664:	d123      	bne.n	80036ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	08da      	lsrs	r2, r3, #3
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	3208      	adds	r2, #8
 800366e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003672:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	f003 0307 	and.w	r3, r3, #7
 800367a:	009b      	lsls	r3, r3, #2
 800367c:	220f      	movs	r2, #15
 800367e:	fa02 f303 	lsl.w	r3, r2, r3
 8003682:	43db      	mvns	r3, r3
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	4013      	ands	r3, r2
 8003688:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	691a      	ldr	r2, [r3, #16]
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	f003 0307 	and.w	r3, r3, #7
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	fa02 f303 	lsl.w	r3, r2, r3
 800369a:	693a      	ldr	r2, [r7, #16]
 800369c:	4313      	orrs	r3, r2
 800369e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80036a0:	697b      	ldr	r3, [r7, #20]
 80036a2:	08da      	lsrs	r2, r3, #3
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	3208      	adds	r2, #8
 80036a8:	6939      	ldr	r1, [r7, #16]
 80036aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	2203      	movs	r2, #3
 80036ba:	fa02 f303 	lsl.w	r3, r2, r3
 80036be:	43db      	mvns	r3, r3
 80036c0:	693a      	ldr	r2, [r7, #16]
 80036c2:	4013      	ands	r3, r2
 80036c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	f003 0203 	and.w	r2, r3, #3
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	005b      	lsls	r3, r3, #1
 80036d2:	fa02 f303 	lsl.w	r3, r2, r3
 80036d6:	693a      	ldr	r2, [r7, #16]
 80036d8:	4313      	orrs	r3, r2
 80036da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	693a      	ldr	r2, [r7, #16]
 80036e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	f000 809a 	beq.w	8003824 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036f0:	4b55      	ldr	r3, [pc, #340]	@ (8003848 <HAL_GPIO_Init+0x2cc>)
 80036f2:	699b      	ldr	r3, [r3, #24]
 80036f4:	4a54      	ldr	r2, [pc, #336]	@ (8003848 <HAL_GPIO_Init+0x2cc>)
 80036f6:	f043 0301 	orr.w	r3, r3, #1
 80036fa:	6193      	str	r3, [r2, #24]
 80036fc:	4b52      	ldr	r3, [pc, #328]	@ (8003848 <HAL_GPIO_Init+0x2cc>)
 80036fe:	699b      	ldr	r3, [r3, #24]
 8003700:	f003 0301 	and.w	r3, r3, #1
 8003704:	60bb      	str	r3, [r7, #8]
 8003706:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003708:	4a50      	ldr	r2, [pc, #320]	@ (800384c <HAL_GPIO_Init+0x2d0>)
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	089b      	lsrs	r3, r3, #2
 800370e:	3302      	adds	r3, #2
 8003710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003714:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	f003 0303 	and.w	r3, r3, #3
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	220f      	movs	r2, #15
 8003720:	fa02 f303 	lsl.w	r3, r2, r3
 8003724:	43db      	mvns	r3, r3
 8003726:	693a      	ldr	r2, [r7, #16]
 8003728:	4013      	ands	r3, r2
 800372a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003732:	d013      	beq.n	800375c <HAL_GPIO_Init+0x1e0>
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	4a46      	ldr	r2, [pc, #280]	@ (8003850 <HAL_GPIO_Init+0x2d4>)
 8003738:	4293      	cmp	r3, r2
 800373a:	d00d      	beq.n	8003758 <HAL_GPIO_Init+0x1dc>
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	4a45      	ldr	r2, [pc, #276]	@ (8003854 <HAL_GPIO_Init+0x2d8>)
 8003740:	4293      	cmp	r3, r2
 8003742:	d007      	beq.n	8003754 <HAL_GPIO_Init+0x1d8>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	4a44      	ldr	r2, [pc, #272]	@ (8003858 <HAL_GPIO_Init+0x2dc>)
 8003748:	4293      	cmp	r3, r2
 800374a:	d101      	bne.n	8003750 <HAL_GPIO_Init+0x1d4>
 800374c:	2303      	movs	r3, #3
 800374e:	e006      	b.n	800375e <HAL_GPIO_Init+0x1e2>
 8003750:	2305      	movs	r3, #5
 8003752:	e004      	b.n	800375e <HAL_GPIO_Init+0x1e2>
 8003754:	2302      	movs	r3, #2
 8003756:	e002      	b.n	800375e <HAL_GPIO_Init+0x1e2>
 8003758:	2301      	movs	r3, #1
 800375a:	e000      	b.n	800375e <HAL_GPIO_Init+0x1e2>
 800375c:	2300      	movs	r3, #0
 800375e:	697a      	ldr	r2, [r7, #20]
 8003760:	f002 0203 	and.w	r2, r2, #3
 8003764:	0092      	lsls	r2, r2, #2
 8003766:	4093      	lsls	r3, r2
 8003768:	693a      	ldr	r2, [r7, #16]
 800376a:	4313      	orrs	r3, r2
 800376c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800376e:	4937      	ldr	r1, [pc, #220]	@ (800384c <HAL_GPIO_Init+0x2d0>)
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	089b      	lsrs	r3, r3, #2
 8003774:	3302      	adds	r3, #2
 8003776:	693a      	ldr	r2, [r7, #16]
 8003778:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800377c:	4b37      	ldr	r3, [pc, #220]	@ (800385c <HAL_GPIO_Init+0x2e0>)
 800377e:	689b      	ldr	r3, [r3, #8]
 8003780:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	43db      	mvns	r3, r3
 8003786:	693a      	ldr	r2, [r7, #16]
 8003788:	4013      	ands	r3, r2
 800378a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	685b      	ldr	r3, [r3, #4]
 8003790:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d003      	beq.n	80037a0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8003798:	693a      	ldr	r2, [r7, #16]
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	4313      	orrs	r3, r2
 800379e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80037a0:	4a2e      	ldr	r2, [pc, #184]	@ (800385c <HAL_GPIO_Init+0x2e0>)
 80037a2:	693b      	ldr	r3, [r7, #16]
 80037a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80037a6:	4b2d      	ldr	r3, [pc, #180]	@ (800385c <HAL_GPIO_Init+0x2e0>)
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	43db      	mvns	r3, r3
 80037b0:	693a      	ldr	r2, [r7, #16]
 80037b2:	4013      	ands	r3, r2
 80037b4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d003      	beq.n	80037ca <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80037c2:	693a      	ldr	r2, [r7, #16]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80037ca:	4a24      	ldr	r2, [pc, #144]	@ (800385c <HAL_GPIO_Init+0x2e0>)
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80037d0:	4b22      	ldr	r3, [pc, #136]	@ (800385c <HAL_GPIO_Init+0x2e0>)
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	43db      	mvns	r3, r3
 80037da:	693a      	ldr	r2, [r7, #16]
 80037dc:	4013      	ands	r3, r2
 80037de:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d003      	beq.n	80037f4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80037ec:	693a      	ldr	r2, [r7, #16]
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	4313      	orrs	r3, r2
 80037f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80037f4:	4a19      	ldr	r2, [pc, #100]	@ (800385c <HAL_GPIO_Init+0x2e0>)
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037fa:	4b18      	ldr	r3, [pc, #96]	@ (800385c <HAL_GPIO_Init+0x2e0>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	43db      	mvns	r3, r3
 8003804:	693a      	ldr	r2, [r7, #16]
 8003806:	4013      	ands	r3, r2
 8003808:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003812:	2b00      	cmp	r3, #0
 8003814:	d003      	beq.n	800381e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8003816:	693a      	ldr	r2, [r7, #16]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	4313      	orrs	r3, r2
 800381c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800381e:	4a0f      	ldr	r2, [pc, #60]	@ (800385c <HAL_GPIO_Init+0x2e0>)
 8003820:	693b      	ldr	r3, [r7, #16]
 8003822:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	3301      	adds	r3, #1
 8003828:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	fa22 f303 	lsr.w	r3, r2, r3
 8003834:	2b00      	cmp	r3, #0
 8003836:	f47f aea9 	bne.w	800358c <HAL_GPIO_Init+0x10>
  }
}
 800383a:	bf00      	nop
 800383c:	bf00      	nop
 800383e:	371c      	adds	r7, #28
 8003840:	46bd      	mov	sp, r7
 8003842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003846:	4770      	bx	lr
 8003848:	40021000 	.word	0x40021000
 800384c:	40010000 	.word	0x40010000
 8003850:	48000400 	.word	0x48000400
 8003854:	48000800 	.word	0x48000800
 8003858:	48000c00 	.word	0x48000c00
 800385c:	40010400 	.word	0x40010400

08003860 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
 8003868:	460b      	mov	r3, r1
 800386a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	691a      	ldr	r2, [r3, #16]
 8003870:	887b      	ldrh	r3, [r7, #2]
 8003872:	4013      	ands	r3, r2
 8003874:	2b00      	cmp	r3, #0
 8003876:	d002      	beq.n	800387e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003878:	2301      	movs	r3, #1
 800387a:	73fb      	strb	r3, [r7, #15]
 800387c:	e001      	b.n	8003882 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800387e:	2300      	movs	r3, #0
 8003880:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003882:	7bfb      	ldrb	r3, [r7, #15]
}
 8003884:	4618      	mov	r0, r3
 8003886:	3714      	adds	r7, #20
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr

08003890 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
 8003898:	460b      	mov	r3, r1
 800389a:	807b      	strh	r3, [r7, #2]
 800389c:	4613      	mov	r3, r2
 800389e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038a0:	787b      	ldrb	r3, [r7, #1]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d003      	beq.n	80038ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80038a6:	887a      	ldrh	r2, [r7, #2]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80038ac:	e002      	b.n	80038b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80038ae:	887a      	ldrh	r2, [r7, #2]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80038b4:	bf00      	nop
 80038b6:	370c      	adds	r7, #12
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr

080038c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b082      	sub	sp, #8
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e08d      	b.n	80039ee <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d106      	bne.n	80038ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80038e6:	6878      	ldr	r0, [r7, #4]
 80038e8:	f7fd fce6 	bl	80012b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2224      	movs	r2, #36	@ 0x24
 80038f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f022 0201 	bic.w	r2, r2, #1
 8003902:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685a      	ldr	r2, [r3, #4]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8003910:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	689a      	ldr	r2, [r3, #8]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003920:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	68db      	ldr	r3, [r3, #12]
 8003926:	2b01      	cmp	r3, #1
 8003928:	d107      	bne.n	800393a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	689a      	ldr	r2, [r3, #8]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003936:	609a      	str	r2, [r3, #8]
 8003938:	e006      	b.n	8003948 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	689a      	ldr	r2, [r3, #8]
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003946:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	2b02      	cmp	r3, #2
 800394e:	d108      	bne.n	8003962 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	685a      	ldr	r2, [r3, #4]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800395e:	605a      	str	r2, [r3, #4]
 8003960:	e007      	b.n	8003972 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	685a      	ldr	r2, [r3, #4]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003970:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	6812      	ldr	r2, [r2, #0]
 800397c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003980:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003984:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	68da      	ldr	r2, [r3, #12]
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003994:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	691a      	ldr	r2, [r3, #16]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	695b      	ldr	r3, [r3, #20]
 800399e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	699b      	ldr	r3, [r3, #24]
 80039a6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	430a      	orrs	r2, r1
 80039ae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	69d9      	ldr	r1, [r3, #28]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6a1a      	ldr	r2, [r3, #32]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	430a      	orrs	r2, r1
 80039be:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f042 0201 	orr.w	r2, r2, #1
 80039ce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2200      	movs	r2, #0
 80039d4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2220      	movs	r2, #32
 80039da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2200      	movs	r2, #0
 80039e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2200      	movs	r2, #0
 80039e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3708      	adds	r7, #8
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}

080039f6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80039f6:	b480      	push	{r7}
 80039f8:	b083      	sub	sp, #12
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	6078      	str	r0, [r7, #4]
 80039fe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a06:	b2db      	uxtb	r3, r3
 8003a08:	2b20      	cmp	r3, #32
 8003a0a:	d138      	bne.n	8003a7e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d101      	bne.n	8003a1a <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003a16:	2302      	movs	r3, #2
 8003a18:	e032      	b.n	8003a80 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2224      	movs	r2, #36	@ 0x24
 8003a26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f022 0201 	bic.w	r2, r2, #1
 8003a38:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003a48:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	6819      	ldr	r1, [r3, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	683a      	ldr	r2, [r7, #0]
 8003a56:	430a      	orrs	r2, r1
 8003a58:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f042 0201 	orr.w	r2, r2, #1
 8003a68:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2220      	movs	r2, #32
 8003a6e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	2200      	movs	r2, #0
 8003a76:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	e000      	b.n	8003a80 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003a7e:	2302      	movs	r3, #2
  }
}
 8003a80:	4618      	mov	r0, r3
 8003a82:	370c      	adds	r7, #12
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	2b20      	cmp	r3, #32
 8003aa0:	d139      	bne.n	8003b16 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003aa8:	2b01      	cmp	r3, #1
 8003aaa:	d101      	bne.n	8003ab0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003aac:	2302      	movs	r3, #2
 8003aae:	e033      	b.n	8003b18 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2224      	movs	r2, #36	@ 0x24
 8003abc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f022 0201 	bic.w	r2, r2, #1
 8003ace:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003ade:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	021b      	lsls	r3, r3, #8
 8003ae4:	68fa      	ldr	r2, [r7, #12]
 8003ae6:	4313      	orrs	r3, r2
 8003ae8:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	68fa      	ldr	r2, [r7, #12]
 8003af0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681a      	ldr	r2, [r3, #0]
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f042 0201 	orr.w	r2, r2, #1
 8003b00:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2220      	movs	r2, #32
 8003b06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003b12:	2300      	movs	r3, #0
 8003b14:	e000      	b.n	8003b18 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003b16:	2302      	movs	r3, #2
  }
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3714      	adds	r7, #20
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8003b2a:	af00      	add	r7, sp, #0
 8003b2c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b30:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b34:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b36:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b3a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d102      	bne.n	8003b4a <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	f000 bff4 	b.w	8004b32 <HAL_RCC_OscConfig+0x100e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b4a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003b4e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	f003 0301 	and.w	r3, r3, #1
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	f000 816d 	beq.w	8003e3a <HAL_RCC_OscConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003b60:	4bb4      	ldr	r3, [pc, #720]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	f003 030c 	and.w	r3, r3, #12
 8003b68:	2b04      	cmp	r3, #4
 8003b6a:	d00c      	beq.n	8003b86 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b6c:	4bb1      	ldr	r3, [pc, #708]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003b6e:	685b      	ldr	r3, [r3, #4]
 8003b70:	f003 030c 	and.w	r3, r3, #12
 8003b74:	2b08      	cmp	r3, #8
 8003b76:	d157      	bne.n	8003c28 <HAL_RCC_OscConfig+0x104>
 8003b78:	4bae      	ldr	r3, [pc, #696]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b84:	d150      	bne.n	8003c28 <HAL_RCC_OscConfig+0x104>
 8003b86:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b8a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b8e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8003b92:	fa93 f3a3 	rbit	r3, r3
 8003b96:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003b9a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b9e:	fab3 f383 	clz	r3, r3
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	2b3f      	cmp	r3, #63	@ 0x3f
 8003ba6:	d802      	bhi.n	8003bae <HAL_RCC_OscConfig+0x8a>
 8003ba8:	4ba2      	ldr	r3, [pc, #648]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	e015      	b.n	8003bda <HAL_RCC_OscConfig+0xb6>
 8003bae:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003bb2:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bb6:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8003bba:	fa93 f3a3 	rbit	r3, r3
 8003bbe:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8003bc2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003bc6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8003bca:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8003bce:	fa93 f3a3 	rbit	r3, r3
 8003bd2:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8003bd6:	4b97      	ldr	r3, [pc, #604]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003bd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bda:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003bde:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8003be2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8003be6:	fa92 f2a2 	rbit	r2, r2
 8003bea:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8003bee:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8003bf2:	fab2 f282 	clz	r2, r2
 8003bf6:	b2d2      	uxtb	r2, r2
 8003bf8:	f042 0220 	orr.w	r2, r2, #32
 8003bfc:	b2d2      	uxtb	r2, r2
 8003bfe:	f002 021f 	and.w	r2, r2, #31
 8003c02:	2101      	movs	r1, #1
 8003c04:	fa01 f202 	lsl.w	r2, r1, r2
 8003c08:	4013      	ands	r3, r2
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	f000 8114 	beq.w	8003e38 <HAL_RCC_OscConfig+0x314>
 8003c10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c14:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	f040 810b 	bne.w	8003e38 <HAL_RCC_OscConfig+0x314>
      {
        return HAL_ERROR;
 8003c22:	2301      	movs	r3, #1
 8003c24:	f000 bf85 	b.w	8004b32 <HAL_RCC_OscConfig+0x100e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c2c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	685b      	ldr	r3, [r3, #4]
 8003c34:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c38:	d106      	bne.n	8003c48 <HAL_RCC_OscConfig+0x124>
 8003c3a:	4b7e      	ldr	r3, [pc, #504]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a7d      	ldr	r2, [pc, #500]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003c40:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c44:	6013      	str	r3, [r2, #0]
 8003c46:	e036      	b.n	8003cb6 <HAL_RCC_OscConfig+0x192>
 8003c48:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c4c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d10c      	bne.n	8003c72 <HAL_RCC_OscConfig+0x14e>
 8003c58:	4b76      	ldr	r3, [pc, #472]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a75      	ldr	r2, [pc, #468]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003c5e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c62:	6013      	str	r3, [r2, #0]
 8003c64:	4b73      	ldr	r3, [pc, #460]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	4a72      	ldr	r2, [pc, #456]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003c6a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c6e:	6013      	str	r3, [r2, #0]
 8003c70:	e021      	b.n	8003cb6 <HAL_RCC_OscConfig+0x192>
 8003c72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003c76:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	685b      	ldr	r3, [r3, #4]
 8003c7e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c82:	d10c      	bne.n	8003c9e <HAL_RCC_OscConfig+0x17a>
 8003c84:	4b6b      	ldr	r3, [pc, #428]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	4a6a      	ldr	r2, [pc, #424]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003c8a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c8e:	6013      	str	r3, [r2, #0]
 8003c90:	4b68      	ldr	r3, [pc, #416]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a67      	ldr	r2, [pc, #412]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003c96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c9a:	6013      	str	r3, [r2, #0]
 8003c9c:	e00b      	b.n	8003cb6 <HAL_RCC_OscConfig+0x192>
 8003c9e:	4b65      	ldr	r3, [pc, #404]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a64      	ldr	r2, [pc, #400]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003ca4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ca8:	6013      	str	r3, [r2, #0]
 8003caa:	4b62      	ldr	r3, [pc, #392]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a61      	ldr	r2, [pc, #388]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003cb0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003cb4:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003cb6:	4b5f      	ldr	r3, [pc, #380]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cba:	f023 020f 	bic.w	r2, r3, #15
 8003cbe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cc2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	495a      	ldr	r1, [pc, #360]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003ccc:	4313      	orrs	r3, r2
 8003cce:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003cd0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003cd4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d054      	beq.n	8003d8a <HAL_RCC_OscConfig+0x266>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ce0:	f7fe fa36 	bl	8002150 <HAL_GetTick>
 8003ce4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ce8:	e00a      	b.n	8003d00 <HAL_RCC_OscConfig+0x1dc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cea:	f7fe fa31 	bl	8002150 <HAL_GetTick>
 8003cee:	4602      	mov	r2, r0
 8003cf0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b64      	cmp	r3, #100	@ 0x64
 8003cf8:	d902      	bls.n	8003d00 <HAL_RCC_OscConfig+0x1dc>
          {
            return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	f000 bf19 	b.w	8004b32 <HAL_RCC_OscConfig+0x100e>
 8003d00:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003d04:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d08:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8003d0c:	fa93 f3a3 	rbit	r3, r3
 8003d10:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8003d14:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d18:	fab3 f383 	clz	r3, r3
 8003d1c:	b2db      	uxtb	r3, r3
 8003d1e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003d20:	d802      	bhi.n	8003d28 <HAL_RCC_OscConfig+0x204>
 8003d22:	4b44      	ldr	r3, [pc, #272]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	e015      	b.n	8003d54 <HAL_RCC_OscConfig+0x230>
 8003d28:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003d2c:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d30:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8003d34:	fa93 f3a3 	rbit	r3, r3
 8003d38:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8003d3c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003d40:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8003d44:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8003d48:	fa93 f3a3 	rbit	r3, r3
 8003d4c:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8003d50:	4b38      	ldr	r3, [pc, #224]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003d52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d54:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003d58:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8003d5c:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8003d60:	fa92 f2a2 	rbit	r2, r2
 8003d64:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8003d68:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8003d6c:	fab2 f282 	clz	r2, r2
 8003d70:	b2d2      	uxtb	r2, r2
 8003d72:	f042 0220 	orr.w	r2, r2, #32
 8003d76:	b2d2      	uxtb	r2, r2
 8003d78:	f002 021f 	and.w	r2, r2, #31
 8003d7c:	2101      	movs	r1, #1
 8003d7e:	fa01 f202 	lsl.w	r2, r1, r2
 8003d82:	4013      	ands	r3, r2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d0b0      	beq.n	8003cea <HAL_RCC_OscConfig+0x1c6>
 8003d88:	e057      	b.n	8003e3a <HAL_RCC_OscConfig+0x316>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d8a:	f7fe f9e1 	bl	8002150 <HAL_GetTick>
 8003d8e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d92:	e00a      	b.n	8003daa <HAL_RCC_OscConfig+0x286>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d94:	f7fe f9dc 	bl	8002150 <HAL_GetTick>
 8003d98:	4602      	mov	r2, r0
 8003d9a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b64      	cmp	r3, #100	@ 0x64
 8003da2:	d902      	bls.n	8003daa <HAL_RCC_OscConfig+0x286>
          {
            return HAL_TIMEOUT;
 8003da4:	2303      	movs	r3, #3
 8003da6:	f000 bec4 	b.w	8004b32 <HAL_RCC_OscConfig+0x100e>
 8003daa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003dae:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003db2:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8003db6:	fa93 f3a3 	rbit	r3, r3
 8003dba:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8003dbe:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dc2:	fab3 f383 	clz	r3, r3
 8003dc6:	b2db      	uxtb	r3, r3
 8003dc8:	2b3f      	cmp	r3, #63	@ 0x3f
 8003dca:	d802      	bhi.n	8003dd2 <HAL_RCC_OscConfig+0x2ae>
 8003dcc:	4b19      	ldr	r3, [pc, #100]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	e015      	b.n	8003dfe <HAL_RCC_OscConfig+0x2da>
 8003dd2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003dd6:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dda:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8003dde:	fa93 f3a3 	rbit	r3, r3
 8003de2:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003de6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003dea:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003dee:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8003df2:	fa93 f3a3 	rbit	r3, r3
 8003df6:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8003dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8003e34 <HAL_RCC_OscConfig+0x310>)
 8003dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dfe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003e02:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8003e06:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8003e0a:	fa92 f2a2 	rbit	r2, r2
 8003e0e:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8003e12:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8003e16:	fab2 f282 	clz	r2, r2
 8003e1a:	b2d2      	uxtb	r2, r2
 8003e1c:	f042 0220 	orr.w	r2, r2, #32
 8003e20:	b2d2      	uxtb	r2, r2
 8003e22:	f002 021f 	and.w	r2, r2, #31
 8003e26:	2101      	movs	r1, #1
 8003e28:	fa01 f202 	lsl.w	r2, r1, r2
 8003e2c:	4013      	ands	r3, r2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d1b0      	bne.n	8003d94 <HAL_RCC_OscConfig+0x270>
 8003e32:	e002      	b.n	8003e3a <HAL_RCC_OscConfig+0x316>
 8003e34:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003e3e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f003 0302 	and.w	r3, r3, #2
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f000 816c 	beq.w	8004128 <HAL_RCC_OscConfig+0x604>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003e50:	4bcc      	ldr	r3, [pc, #816]	@ (8004184 <HAL_RCC_OscConfig+0x660>)
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	f003 030c 	and.w	r3, r3, #12
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d00b      	beq.n	8003e74 <HAL_RCC_OscConfig+0x350>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003e5c:	4bc9      	ldr	r3, [pc, #804]	@ (8004184 <HAL_RCC_OscConfig+0x660>)
 8003e5e:	685b      	ldr	r3, [r3, #4]
 8003e60:	f003 030c 	and.w	r3, r3, #12
 8003e64:	2b08      	cmp	r3, #8
 8003e66:	d16d      	bne.n	8003f44 <HAL_RCC_OscConfig+0x420>
 8003e68:	4bc6      	ldr	r3, [pc, #792]	@ (8004184 <HAL_RCC_OscConfig+0x660>)
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d167      	bne.n	8003f44 <HAL_RCC_OscConfig+0x420>
 8003e74:	2302      	movs	r3, #2
 8003e76:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e7a:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8003e7e:	fa93 f3a3 	rbit	r3, r3
 8003e82:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8003e86:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e8a:	fab3 f383 	clz	r3, r3
 8003e8e:	b2db      	uxtb	r3, r3
 8003e90:	2b3f      	cmp	r3, #63	@ 0x3f
 8003e92:	d802      	bhi.n	8003e9a <HAL_RCC_OscConfig+0x376>
 8003e94:	4bbb      	ldr	r3, [pc, #748]	@ (8004184 <HAL_RCC_OscConfig+0x660>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	e013      	b.n	8003ec2 <HAL_RCC_OscConfig+0x39e>
 8003e9a:	2302      	movs	r3, #2
 8003e9c:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ea0:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 8003ea4:	fa93 f3a3 	rbit	r3, r3
 8003ea8:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8003eac:	2302      	movs	r3, #2
 8003eae:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003eb2:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8003eb6:	fa93 f3a3 	rbit	r3, r3
 8003eba:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8003ebe:	4bb1      	ldr	r3, [pc, #708]	@ (8004184 <HAL_RCC_OscConfig+0x660>)
 8003ec0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec2:	2202      	movs	r2, #2
 8003ec4:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8003ec8:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003ecc:	fa92 f2a2 	rbit	r2, r2
 8003ed0:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 8003ed4:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8003ed8:	fab2 f282 	clz	r2, r2
 8003edc:	b2d2      	uxtb	r2, r2
 8003ede:	f042 0220 	orr.w	r2, r2, #32
 8003ee2:	b2d2      	uxtb	r2, r2
 8003ee4:	f002 021f 	and.w	r2, r2, #31
 8003ee8:	2101      	movs	r1, #1
 8003eea:	fa01 f202 	lsl.w	r2, r1, r2
 8003eee:	4013      	ands	r3, r2
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d00a      	beq.n	8003f0a <HAL_RCC_OscConfig+0x3e6>
 8003ef4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003ef8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	691b      	ldr	r3, [r3, #16]
 8003f00:	2b01      	cmp	r3, #1
 8003f02:	d002      	beq.n	8003f0a <HAL_RCC_OscConfig+0x3e6>
      {
        return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	f000 be14 	b.w	8004b32 <HAL_RCC_OscConfig+0x100e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f0a:	4b9e      	ldr	r3, [pc, #632]	@ (8004184 <HAL_RCC_OscConfig+0x660>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f12:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f16:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	695b      	ldr	r3, [r3, #20]
 8003f1e:	21f8      	movs	r1, #248	@ 0xf8
 8003f20:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f24:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8003f28:	fa91 f1a1 	rbit	r1, r1
 8003f2c:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 8003f30:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8003f34:	fab1 f181 	clz	r1, r1
 8003f38:	b2c9      	uxtb	r1, r1
 8003f3a:	408b      	lsls	r3, r1
 8003f3c:	4991      	ldr	r1, [pc, #580]	@ (8004184 <HAL_RCC_OscConfig+0x660>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f42:	e0f1      	b.n	8004128 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003f44:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8003f48:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	691b      	ldr	r3, [r3, #16]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	f000 8083 	beq.w	800405c <HAL_RCC_OscConfig+0x538>
 8003f56:	2301      	movs	r3, #1
 8003f58:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f5c:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8003f60:	fa93 f3a3 	rbit	r3, r3
 8003f64:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 8003f68:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f6c:	fab3 f383 	clz	r3, r3
 8003f70:	b2db      	uxtb	r3, r3
 8003f72:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003f76:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	461a      	mov	r2, r3
 8003f7e:	2301      	movs	r3, #1
 8003f80:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f82:	f7fe f8e5 	bl	8002150 <HAL_GetTick>
 8003f86:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f8a:	e00a      	b.n	8003fa2 <HAL_RCC_OscConfig+0x47e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f8c:	f7fe f8e0 	bl	8002150 <HAL_GetTick>
 8003f90:	4602      	mov	r2, r0
 8003f92:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	2b02      	cmp	r3, #2
 8003f9a:	d902      	bls.n	8003fa2 <HAL_RCC_OscConfig+0x47e>
          {
            return HAL_TIMEOUT;
 8003f9c:	2303      	movs	r3, #3
 8003f9e:	f000 bdc8 	b.w	8004b32 <HAL_RCC_OscConfig+0x100e>
 8003fa2:	2302      	movs	r3, #2
 8003fa4:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fa8:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8003fac:	fa93 f3a3 	rbit	r3, r3
 8003fb0:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 8003fb4:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fb8:	fab3 f383 	clz	r3, r3
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	2b3f      	cmp	r3, #63	@ 0x3f
 8003fc0:	d802      	bhi.n	8003fc8 <HAL_RCC_OscConfig+0x4a4>
 8003fc2:	4b70      	ldr	r3, [pc, #448]	@ (8004184 <HAL_RCC_OscConfig+0x660>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	e013      	b.n	8003ff0 <HAL_RCC_OscConfig+0x4cc>
 8003fc8:	2302      	movs	r3, #2
 8003fca:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fce:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8003fd2:	fa93 f3a3 	rbit	r3, r3
 8003fd6:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8003fda:	2302      	movs	r3, #2
 8003fdc:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003fe0:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8003fe4:	fa93 f3a3 	rbit	r3, r3
 8003fe8:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8003fec:	4b65      	ldr	r3, [pc, #404]	@ (8004184 <HAL_RCC_OscConfig+0x660>)
 8003fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ff0:	2202      	movs	r2, #2
 8003ff2:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 8003ff6:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003ffa:	fa92 f2a2 	rbit	r2, r2
 8003ffe:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8004002:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8004006:	fab2 f282 	clz	r2, r2
 800400a:	b2d2      	uxtb	r2, r2
 800400c:	f042 0220 	orr.w	r2, r2, #32
 8004010:	b2d2      	uxtb	r2, r2
 8004012:	f002 021f 	and.w	r2, r2, #31
 8004016:	2101      	movs	r1, #1
 8004018:	fa01 f202 	lsl.w	r2, r1, r2
 800401c:	4013      	ands	r3, r2
 800401e:	2b00      	cmp	r3, #0
 8004020:	d0b4      	beq.n	8003f8c <HAL_RCC_OscConfig+0x468>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004022:	4b58      	ldr	r3, [pc, #352]	@ (8004184 <HAL_RCC_OscConfig+0x660>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800402a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800402e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	695b      	ldr	r3, [r3, #20]
 8004036:	21f8      	movs	r1, #248	@ 0xf8
 8004038:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800403c:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8004040:	fa91 f1a1 	rbit	r1, r1
 8004044:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 8004048:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 800404c:	fab1 f181 	clz	r1, r1
 8004050:	b2c9      	uxtb	r1, r1
 8004052:	408b      	lsls	r3, r1
 8004054:	494b      	ldr	r1, [pc, #300]	@ (8004184 <HAL_RCC_OscConfig+0x660>)
 8004056:	4313      	orrs	r3, r2
 8004058:	600b      	str	r3, [r1, #0]
 800405a:	e065      	b.n	8004128 <HAL_RCC_OscConfig+0x604>
 800405c:	2301      	movs	r3, #1
 800405e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004062:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8004066:	fa93 f3a3 	rbit	r3, r3
 800406a:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 800406e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004072:	fab3 f383 	clz	r3, r3
 8004076:	b2db      	uxtb	r3, r3
 8004078:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800407c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	461a      	mov	r2, r3
 8004084:	2300      	movs	r3, #0
 8004086:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004088:	f7fe f862 	bl	8002150 <HAL_GetTick>
 800408c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004090:	e00a      	b.n	80040a8 <HAL_RCC_OscConfig+0x584>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004092:	f7fe f85d 	bl	8002150 <HAL_GetTick>
 8004096:	4602      	mov	r2, r0
 8004098:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	2b02      	cmp	r3, #2
 80040a0:	d902      	bls.n	80040a8 <HAL_RCC_OscConfig+0x584>
          {
            return HAL_TIMEOUT;
 80040a2:	2303      	movs	r3, #3
 80040a4:	f000 bd45 	b.w	8004b32 <HAL_RCC_OscConfig+0x100e>
 80040a8:	2302      	movs	r3, #2
 80040aa:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040ae:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80040b2:	fa93 f3a3 	rbit	r3, r3
 80040b6:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 80040ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040be:	fab3 f383 	clz	r3, r3
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	2b3f      	cmp	r3, #63	@ 0x3f
 80040c6:	d802      	bhi.n	80040ce <HAL_RCC_OscConfig+0x5aa>
 80040c8:	4b2e      	ldr	r3, [pc, #184]	@ (8004184 <HAL_RCC_OscConfig+0x660>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	e013      	b.n	80040f6 <HAL_RCC_OscConfig+0x5d2>
 80040ce:	2302      	movs	r3, #2
 80040d0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80040d8:	fa93 f3a3 	rbit	r3, r3
 80040dc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80040e0:	2302      	movs	r3, #2
 80040e2:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80040e6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80040ea:	fa93 f3a3 	rbit	r3, r3
 80040ee:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 80040f2:	4b24      	ldr	r3, [pc, #144]	@ (8004184 <HAL_RCC_OscConfig+0x660>)
 80040f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040f6:	2202      	movs	r2, #2
 80040f8:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 80040fc:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8004100:	fa92 f2a2 	rbit	r2, r2
 8004104:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 8004108:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 800410c:	fab2 f282 	clz	r2, r2
 8004110:	b2d2      	uxtb	r2, r2
 8004112:	f042 0220 	orr.w	r2, r2, #32
 8004116:	b2d2      	uxtb	r2, r2
 8004118:	f002 021f 	and.w	r2, r2, #31
 800411c:	2101      	movs	r1, #1
 800411e:	fa01 f202 	lsl.w	r2, r1, r2
 8004122:	4013      	ands	r3, r2
 8004124:	2b00      	cmp	r3, #0
 8004126:	d1b4      	bne.n	8004092 <HAL_RCC_OscConfig+0x56e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004128:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800412c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 0308 	and.w	r3, r3, #8
 8004138:	2b00      	cmp	r3, #0
 800413a:	f000 8115 	beq.w	8004368 <HAL_RCC_OscConfig+0x844>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800413e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004142:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	699b      	ldr	r3, [r3, #24]
 800414a:	2b00      	cmp	r3, #0
 800414c:	d07e      	beq.n	800424c <HAL_RCC_OscConfig+0x728>
 800414e:	2301      	movs	r3, #1
 8004150:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004154:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004158:	fa93 f3a3 	rbit	r3, r3
 800415c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8004160:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004164:	fab3 f383 	clz	r3, r3
 8004168:	b2db      	uxtb	r3, r3
 800416a:	461a      	mov	r2, r3
 800416c:	4b06      	ldr	r3, [pc, #24]	@ (8004188 <HAL_RCC_OscConfig+0x664>)
 800416e:	4413      	add	r3, r2
 8004170:	009b      	lsls	r3, r3, #2
 8004172:	461a      	mov	r2, r3
 8004174:	2301      	movs	r3, #1
 8004176:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004178:	f7fd ffea 	bl	8002150 <HAL_GetTick>
 800417c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004180:	e00f      	b.n	80041a2 <HAL_RCC_OscConfig+0x67e>
 8004182:	bf00      	nop
 8004184:	40021000 	.word	0x40021000
 8004188:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800418c:	f7fd ffe0 	bl	8002150 <HAL_GetTick>
 8004190:	4602      	mov	r2, r0
 8004192:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004196:	1ad3      	subs	r3, r2, r3
 8004198:	2b02      	cmp	r3, #2
 800419a:	d902      	bls.n	80041a2 <HAL_RCC_OscConfig+0x67e>
        {
          return HAL_TIMEOUT;
 800419c:	2303      	movs	r3, #3
 800419e:	f000 bcc8 	b.w	8004b32 <HAL_RCC_OscConfig+0x100e>
 80041a2:	2302      	movs	r3, #2
 80041a4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041a8:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80041ac:	fa93 f3a3 	rbit	r3, r3
 80041b0:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80041b4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041b8:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80041bc:	2202      	movs	r2, #2
 80041be:	601a      	str	r2, [r3, #0]
 80041c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041c4:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	fa93 f2a3 	rbit	r2, r3
 80041ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041d2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80041d6:	601a      	str	r2, [r3, #0]
 80041d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041dc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80041e0:	2202      	movs	r2, #2
 80041e2:	601a      	str	r2, [r3, #0]
 80041e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041e8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	fa93 f2a3 	rbit	r2, r3
 80041f2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80041f6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80041fa:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041fc:	4bb0      	ldr	r3, [pc, #704]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 80041fe:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004200:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004204:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004208:	2102      	movs	r1, #2
 800420a:	6019      	str	r1, [r3, #0]
 800420c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004210:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	fa93 f1a3 	rbit	r1, r3
 800421a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800421e:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8004222:	6019      	str	r1, [r3, #0]
  return result;
 8004224:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004228:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	fab3 f383 	clz	r3, r3
 8004232:	b2db      	uxtb	r3, r3
 8004234:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004238:	b2db      	uxtb	r3, r3
 800423a:	f003 031f 	and.w	r3, r3, #31
 800423e:	2101      	movs	r1, #1
 8004240:	fa01 f303 	lsl.w	r3, r1, r3
 8004244:	4013      	ands	r3, r2
 8004246:	2b00      	cmp	r3, #0
 8004248:	d0a0      	beq.n	800418c <HAL_RCC_OscConfig+0x668>
 800424a:	e08d      	b.n	8004368 <HAL_RCC_OscConfig+0x844>
 800424c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004250:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004254:	2201      	movs	r2, #1
 8004256:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004258:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800425c:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	fa93 f2a3 	rbit	r2, r3
 8004266:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800426a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800426e:	601a      	str	r2, [r3, #0]
  return result;
 8004270:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004274:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8004278:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800427a:	fab3 f383 	clz	r3, r3
 800427e:	b2db      	uxtb	r3, r3
 8004280:	461a      	mov	r2, r3
 8004282:	4b90      	ldr	r3, [pc, #576]	@ (80044c4 <HAL_RCC_OscConfig+0x9a0>)
 8004284:	4413      	add	r3, r2
 8004286:	009b      	lsls	r3, r3, #2
 8004288:	461a      	mov	r2, r3
 800428a:	2300      	movs	r3, #0
 800428c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800428e:	f7fd ff5f 	bl	8002150 <HAL_GetTick>
 8004292:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004296:	e00a      	b.n	80042ae <HAL_RCC_OscConfig+0x78a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004298:	f7fd ff5a 	bl	8002150 <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d902      	bls.n	80042ae <HAL_RCC_OscConfig+0x78a>
        {
          return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	f000 bc42 	b.w	8004b32 <HAL_RCC_OscConfig+0x100e>
 80042ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042b2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80042b6:	2202      	movs	r2, #2
 80042b8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042be:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	fa93 f2a3 	rbit	r2, r3
 80042c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042cc:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80042d0:	601a      	str	r2, [r3, #0]
 80042d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042d6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80042da:	2202      	movs	r2, #2
 80042dc:	601a      	str	r2, [r3, #0]
 80042de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042e2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	fa93 f2a3 	rbit	r2, r3
 80042ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042f0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80042f4:	601a      	str	r2, [r3, #0]
 80042f6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80042fa:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80042fe:	2202      	movs	r2, #2
 8004300:	601a      	str	r2, [r3, #0]
 8004302:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004306:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	fa93 f2a3 	rbit	r2, r3
 8004310:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004314:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8004318:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800431a:	4b69      	ldr	r3, [pc, #420]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 800431c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800431e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004322:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004326:	2102      	movs	r1, #2
 8004328:	6019      	str	r1, [r3, #0]
 800432a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800432e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	fa93 f1a3 	rbit	r1, r3
 8004338:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800433c:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8004340:	6019      	str	r1, [r3, #0]
  return result;
 8004342:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004346:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	fab3 f383 	clz	r3, r3
 8004350:	b2db      	uxtb	r3, r3
 8004352:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004356:	b2db      	uxtb	r3, r3
 8004358:	f003 031f 	and.w	r3, r3, #31
 800435c:	2101      	movs	r1, #1
 800435e:	fa01 f303 	lsl.w	r3, r1, r3
 8004362:	4013      	ands	r3, r2
 8004364:	2b00      	cmp	r3, #0
 8004366:	d197      	bne.n	8004298 <HAL_RCC_OscConfig+0x774>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004368:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800436c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0304 	and.w	r3, r3, #4
 8004378:	2b00      	cmp	r3, #0
 800437a:	f000 819e 	beq.w	80046ba <HAL_RCC_OscConfig+0xb96>
  {
    FlagStatus       pwrclkchanged = RESET;
 800437e:	2300      	movs	r3, #0
 8004380:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004384:	4b4e      	ldr	r3, [pc, #312]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 8004386:	69db      	ldr	r3, [r3, #28]
 8004388:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800438c:	2b00      	cmp	r3, #0
 800438e:	d116      	bne.n	80043be <HAL_RCC_OscConfig+0x89a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004390:	4b4b      	ldr	r3, [pc, #300]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 8004392:	69db      	ldr	r3, [r3, #28]
 8004394:	4a4a      	ldr	r2, [pc, #296]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 8004396:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800439a:	61d3      	str	r3, [r2, #28]
 800439c:	4b48      	ldr	r3, [pc, #288]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 800439e:	69db      	ldr	r3, [r3, #28]
 80043a0:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 80043a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043a8:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80043ac:	601a      	str	r2, [r3, #0]
 80043ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80043b2:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 80043b6:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80043b8:	2301      	movs	r3, #1
 80043ba:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043be:	4b42      	ldr	r3, [pc, #264]	@ (80044c8 <HAL_RCC_OscConfig+0x9a4>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d11a      	bne.n	8004400 <HAL_RCC_OscConfig+0x8dc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043ca:	4b3f      	ldr	r3, [pc, #252]	@ (80044c8 <HAL_RCC_OscConfig+0x9a4>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a3e      	ldr	r2, [pc, #248]	@ (80044c8 <HAL_RCC_OscConfig+0x9a4>)
 80043d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043d4:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043d6:	f7fd febb 	bl	8002150 <HAL_GetTick>
 80043da:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043de:	e009      	b.n	80043f4 <HAL_RCC_OscConfig+0x8d0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043e0:	f7fd feb6 	bl	8002150 <HAL_GetTick>
 80043e4:	4602      	mov	r2, r0
 80043e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80043ea:	1ad3      	subs	r3, r2, r3
 80043ec:	2b64      	cmp	r3, #100	@ 0x64
 80043ee:	d901      	bls.n	80043f4 <HAL_RCC_OscConfig+0x8d0>
        {
          return HAL_TIMEOUT;
 80043f0:	2303      	movs	r3, #3
 80043f2:	e39e      	b.n	8004b32 <HAL_RCC_OscConfig+0x100e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043f4:	4b34      	ldr	r3, [pc, #208]	@ (80044c8 <HAL_RCC_OscConfig+0x9a4>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d0ef      	beq.n	80043e0 <HAL_RCC_OscConfig+0x8bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004400:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004404:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	2b01      	cmp	r3, #1
 800440e:	d106      	bne.n	800441e <HAL_RCC_OscConfig+0x8fa>
 8004410:	4b2b      	ldr	r3, [pc, #172]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 8004412:	6a1b      	ldr	r3, [r3, #32]
 8004414:	4a2a      	ldr	r2, [pc, #168]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 8004416:	f043 0301 	orr.w	r3, r3, #1
 800441a:	6213      	str	r3, [r2, #32]
 800441c:	e035      	b.n	800448a <HAL_RCC_OscConfig+0x966>
 800441e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004422:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d10c      	bne.n	8004448 <HAL_RCC_OscConfig+0x924>
 800442e:	4b24      	ldr	r3, [pc, #144]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 8004430:	6a1b      	ldr	r3, [r3, #32]
 8004432:	4a23      	ldr	r2, [pc, #140]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 8004434:	f023 0301 	bic.w	r3, r3, #1
 8004438:	6213      	str	r3, [r2, #32]
 800443a:	4b21      	ldr	r3, [pc, #132]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 800443c:	6a1b      	ldr	r3, [r3, #32]
 800443e:	4a20      	ldr	r2, [pc, #128]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 8004440:	f023 0304 	bic.w	r3, r3, #4
 8004444:	6213      	str	r3, [r2, #32]
 8004446:	e020      	b.n	800448a <HAL_RCC_OscConfig+0x966>
 8004448:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800444c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	68db      	ldr	r3, [r3, #12]
 8004454:	2b05      	cmp	r3, #5
 8004456:	d10c      	bne.n	8004472 <HAL_RCC_OscConfig+0x94e>
 8004458:	4b19      	ldr	r3, [pc, #100]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 800445a:	6a1b      	ldr	r3, [r3, #32]
 800445c:	4a18      	ldr	r2, [pc, #96]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 800445e:	f043 0304 	orr.w	r3, r3, #4
 8004462:	6213      	str	r3, [r2, #32]
 8004464:	4b16      	ldr	r3, [pc, #88]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 8004466:	6a1b      	ldr	r3, [r3, #32]
 8004468:	4a15      	ldr	r2, [pc, #84]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 800446a:	f043 0301 	orr.w	r3, r3, #1
 800446e:	6213      	str	r3, [r2, #32]
 8004470:	e00b      	b.n	800448a <HAL_RCC_OscConfig+0x966>
 8004472:	4b13      	ldr	r3, [pc, #76]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 8004474:	6a1b      	ldr	r3, [r3, #32]
 8004476:	4a12      	ldr	r2, [pc, #72]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 8004478:	f023 0301 	bic.w	r3, r3, #1
 800447c:	6213      	str	r3, [r2, #32]
 800447e:	4b10      	ldr	r3, [pc, #64]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 8004480:	6a1b      	ldr	r3, [r3, #32]
 8004482:	4a0f      	ldr	r2, [pc, #60]	@ (80044c0 <HAL_RCC_OscConfig+0x99c>)
 8004484:	f023 0304 	bic.w	r3, r3, #4
 8004488:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800448a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800448e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	2b00      	cmp	r3, #0
 8004498:	f000 8087 	beq.w	80045aa <HAL_RCC_OscConfig+0xa86>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800449c:	f7fd fe58 	bl	8002150 <HAL_GetTick>
 80044a0:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044a4:	e012      	b.n	80044cc <HAL_RCC_OscConfig+0x9a8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044a6:	f7fd fe53 	bl	8002150 <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80044b0:	1ad3      	subs	r3, r2, r3
 80044b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d908      	bls.n	80044cc <HAL_RCC_OscConfig+0x9a8>
        {
          return HAL_TIMEOUT;
 80044ba:	2303      	movs	r3, #3
 80044bc:	e339      	b.n	8004b32 <HAL_RCC_OscConfig+0x100e>
 80044be:	bf00      	nop
 80044c0:	40021000 	.word	0x40021000
 80044c4:	10908120 	.word	0x10908120
 80044c8:	40007000 	.word	0x40007000
 80044cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044d0:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80044d4:	2202      	movs	r2, #2
 80044d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044dc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	fa93 f2a3 	rbit	r2, r3
 80044e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044ea:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80044ee:	601a      	str	r2, [r3, #0]
 80044f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80044f4:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80044f8:	2202      	movs	r2, #2
 80044fa:	601a      	str	r2, [r3, #0]
 80044fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004500:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	fa93 f2a3 	rbit	r2, r3
 800450a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800450e:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8004512:	601a      	str	r2, [r3, #0]
  return result;
 8004514:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004518:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800451c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800451e:	fab3 f383 	clz	r3, r3
 8004522:	b2db      	uxtb	r3, r3
 8004524:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004528:	b2db      	uxtb	r3, r3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d102      	bne.n	8004534 <HAL_RCC_OscConfig+0xa10>
 800452e:	4b98      	ldr	r3, [pc, #608]	@ (8004790 <HAL_RCC_OscConfig+0xc6c>)
 8004530:	6a1b      	ldr	r3, [r3, #32]
 8004532:	e013      	b.n	800455c <HAL_RCC_OscConfig+0xa38>
 8004534:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004538:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800453c:	2202      	movs	r2, #2
 800453e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004540:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004544:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	fa93 f2a3 	rbit	r2, r3
 800454e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004552:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8004556:	601a      	str	r2, [r3, #0]
 8004558:	4b8d      	ldr	r3, [pc, #564]	@ (8004790 <HAL_RCC_OscConfig+0xc6c>)
 800455a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004560:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8004564:	2102      	movs	r1, #2
 8004566:	6011      	str	r1, [r2, #0]
 8004568:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800456c:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8004570:	6812      	ldr	r2, [r2, #0]
 8004572:	fa92 f1a2 	rbit	r1, r2
 8004576:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800457a:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800457e:	6011      	str	r1, [r2, #0]
  return result;
 8004580:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004584:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8004588:	6812      	ldr	r2, [r2, #0]
 800458a:	fab2 f282 	clz	r2, r2
 800458e:	b2d2      	uxtb	r2, r2
 8004590:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004594:	b2d2      	uxtb	r2, r2
 8004596:	f002 021f 	and.w	r2, r2, #31
 800459a:	2101      	movs	r1, #1
 800459c:	fa01 f202 	lsl.w	r2, r1, r2
 80045a0:	4013      	ands	r3, r2
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	f43f af7f 	beq.w	80044a6 <HAL_RCC_OscConfig+0x982>
 80045a8:	e07d      	b.n	80046a6 <HAL_RCC_OscConfig+0xb82>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045aa:	f7fd fdd1 	bl	8002150 <HAL_GetTick>
 80045ae:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045b2:	e00b      	b.n	80045cc <HAL_RCC_OscConfig+0xaa8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045b4:	f7fd fdcc 	bl	8002150 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80045be:	1ad3      	subs	r3, r2, r3
 80045c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d901      	bls.n	80045cc <HAL_RCC_OscConfig+0xaa8>
        {
          return HAL_TIMEOUT;
 80045c8:	2303      	movs	r3, #3
 80045ca:	e2b2      	b.n	8004b32 <HAL_RCC_OscConfig+0x100e>
 80045cc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045d0:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80045d4:	2202      	movs	r2, #2
 80045d6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045dc:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	fa93 f2a3 	rbit	r2, r3
 80045e6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045ea:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80045ee:	601a      	str	r2, [r3, #0]
 80045f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80045f4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80045f8:	2202      	movs	r2, #2
 80045fa:	601a      	str	r2, [r3, #0]
 80045fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004600:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	fa93 f2a3 	rbit	r2, r3
 800460a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800460e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8004612:	601a      	str	r2, [r3, #0]
  return result;
 8004614:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004618:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800461c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800461e:	fab3 f383 	clz	r3, r3
 8004622:	b2db      	uxtb	r3, r3
 8004624:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004628:	b2db      	uxtb	r3, r3
 800462a:	2b00      	cmp	r3, #0
 800462c:	d102      	bne.n	8004634 <HAL_RCC_OscConfig+0xb10>
 800462e:	4b58      	ldr	r3, [pc, #352]	@ (8004790 <HAL_RCC_OscConfig+0xc6c>)
 8004630:	6a1b      	ldr	r3, [r3, #32]
 8004632:	e013      	b.n	800465c <HAL_RCC_OscConfig+0xb38>
 8004634:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004638:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800463c:	2202      	movs	r2, #2
 800463e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004640:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004644:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	fa93 f2a3 	rbit	r2, r3
 800464e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004652:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8004656:	601a      	str	r2, [r3, #0]
 8004658:	4b4d      	ldr	r3, [pc, #308]	@ (8004790 <HAL_RCC_OscConfig+0xc6c>)
 800465a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800465c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004660:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8004664:	2102      	movs	r1, #2
 8004666:	6011      	str	r1, [r2, #0]
 8004668:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800466c:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8004670:	6812      	ldr	r2, [r2, #0]
 8004672:	fa92 f1a2 	rbit	r1, r2
 8004676:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800467a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800467e:	6011      	str	r1, [r2, #0]
  return result;
 8004680:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004684:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8004688:	6812      	ldr	r2, [r2, #0]
 800468a:	fab2 f282 	clz	r2, r2
 800468e:	b2d2      	uxtb	r2, r2
 8004690:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004694:	b2d2      	uxtb	r2, r2
 8004696:	f002 021f 	and.w	r2, r2, #31
 800469a:	2101      	movs	r1, #1
 800469c:	fa01 f202 	lsl.w	r2, r1, r2
 80046a0:	4013      	ands	r3, r2
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d186      	bne.n	80045b4 <HAL_RCC_OscConfig+0xa90>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80046a6:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d105      	bne.n	80046ba <HAL_RCC_OscConfig+0xb96>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046ae:	4b38      	ldr	r3, [pc, #224]	@ (8004790 <HAL_RCC_OscConfig+0xc6c>)
 80046b0:	69db      	ldr	r3, [r3, #28]
 80046b2:	4a37      	ldr	r2, [pc, #220]	@ (8004790 <HAL_RCC_OscConfig+0xc6c>)
 80046b4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046b8:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046be:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	69db      	ldr	r3, [r3, #28]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	f000 8232 	beq.w	8004b30 <HAL_RCC_OscConfig+0x100c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80046cc:	4b30      	ldr	r3, [pc, #192]	@ (8004790 <HAL_RCC_OscConfig+0xc6c>)
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	f003 030c 	and.w	r3, r3, #12
 80046d4:	2b08      	cmp	r3, #8
 80046d6:	f000 8201 	beq.w	8004adc <HAL_RCC_OscConfig+0xfb8>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046de:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	69db      	ldr	r3, [r3, #28]
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	f040 8157 	bne.w	800499a <HAL_RCC_OscConfig+0xe76>
 80046ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046f0:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80046f4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80046f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046fa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80046fe:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	fa93 f2a3 	rbit	r2, r3
 8004708:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800470c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8004710:	601a      	str	r2, [r3, #0]
  return result;
 8004712:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004716:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 800471a:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800471c:	fab3 f383 	clz	r3, r3
 8004720:	b2db      	uxtb	r3, r3
 8004722:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004726:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	461a      	mov	r2, r3
 800472e:	2300      	movs	r3, #0
 8004730:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004732:	f7fd fd0d 	bl	8002150 <HAL_GetTick>
 8004736:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800473a:	e009      	b.n	8004750 <HAL_RCC_OscConfig+0xc2c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800473c:	f7fd fd08 	bl	8002150 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8004746:	1ad3      	subs	r3, r2, r3
 8004748:	2b02      	cmp	r3, #2
 800474a:	d901      	bls.n	8004750 <HAL_RCC_OscConfig+0xc2c>
          {
            return HAL_TIMEOUT;
 800474c:	2303      	movs	r3, #3
 800474e:	e1f0      	b.n	8004b32 <HAL_RCC_OscConfig+0x100e>
 8004750:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004754:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8004758:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800475c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800475e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004762:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	fa93 f2a3 	rbit	r2, r3
 800476c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004770:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8004774:	601a      	str	r2, [r3, #0]
  return result;
 8004776:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800477a:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 800477e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004780:	fab3 f383 	clz	r3, r3
 8004784:	b2db      	uxtb	r3, r3
 8004786:	2b3f      	cmp	r3, #63	@ 0x3f
 8004788:	d804      	bhi.n	8004794 <HAL_RCC_OscConfig+0xc70>
 800478a:	4b01      	ldr	r3, [pc, #4]	@ (8004790 <HAL_RCC_OscConfig+0xc6c>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	e029      	b.n	80047e4 <HAL_RCC_OscConfig+0xcc0>
 8004790:	40021000 	.word	0x40021000
 8004794:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004798:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 800479c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80047a0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047a6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	fa93 f2a3 	rbit	r2, r3
 80047b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047b4:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 80047b8:	601a      	str	r2, [r3, #0]
 80047ba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047be:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80047c2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80047c6:	601a      	str	r2, [r3, #0]
 80047c8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047cc:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	fa93 f2a3 	rbit	r2, r3
 80047d6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80047da:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 80047de:	601a      	str	r2, [r3, #0]
 80047e0:	4bc3      	ldr	r3, [pc, #780]	@ (8004af0 <HAL_RCC_OscConfig+0xfcc>)
 80047e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80047e8:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80047ec:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 80047f0:	6011      	str	r1, [r2, #0]
 80047f2:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80047f6:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80047fa:	6812      	ldr	r2, [r2, #0]
 80047fc:	fa92 f1a2 	rbit	r1, r2
 8004800:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004804:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004808:	6011      	str	r1, [r2, #0]
  return result;
 800480a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800480e:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8004812:	6812      	ldr	r2, [r2, #0]
 8004814:	fab2 f282 	clz	r2, r2
 8004818:	b2d2      	uxtb	r2, r2
 800481a:	f042 0220 	orr.w	r2, r2, #32
 800481e:	b2d2      	uxtb	r2, r2
 8004820:	f002 021f 	and.w	r2, r2, #31
 8004824:	2101      	movs	r1, #1
 8004826:	fa01 f202 	lsl.w	r2, r1, r2
 800482a:	4013      	ands	r3, r2
 800482c:	2b00      	cmp	r3, #0
 800482e:	d185      	bne.n	800473c <HAL_RCC_OscConfig+0xc18>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004830:	4baf      	ldr	r3, [pc, #700]	@ (8004af0 <HAL_RCC_OscConfig+0xfcc>)
 8004832:	685b      	ldr	r3, [r3, #4]
 8004834:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004838:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800483c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004844:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004848:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	6a1b      	ldr	r3, [r3, #32]
 8004850:	430b      	orrs	r3, r1
 8004852:	49a7      	ldr	r1, [pc, #668]	@ (8004af0 <HAL_RCC_OscConfig+0xfcc>)
 8004854:	4313      	orrs	r3, r2
 8004856:	604b      	str	r3, [r1, #4]
 8004858:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800485c:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8004860:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004864:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004866:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800486a:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	fa93 f2a3 	rbit	r2, r3
 8004874:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004878:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 800487c:	601a      	str	r2, [r3, #0]
  return result;
 800487e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004882:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8004886:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004888:	fab3 f383 	clz	r3, r3
 800488c:	b2db      	uxtb	r3, r3
 800488e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8004892:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	461a      	mov	r2, r3
 800489a:	2301      	movs	r3, #1
 800489c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800489e:	f7fd fc57 	bl	8002150 <HAL_GetTick>
 80048a2:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048a6:	e009      	b.n	80048bc <HAL_RCC_OscConfig+0xd98>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048a8:	f7fd fc52 	bl	8002150 <HAL_GetTick>
 80048ac:	4602      	mov	r2, r0
 80048ae:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80048b2:	1ad3      	subs	r3, r2, r3
 80048b4:	2b02      	cmp	r3, #2
 80048b6:	d901      	bls.n	80048bc <HAL_RCC_OscConfig+0xd98>
          {
            return HAL_TIMEOUT;
 80048b8:	2303      	movs	r3, #3
 80048ba:	e13a      	b.n	8004b32 <HAL_RCC_OscConfig+0x100e>
 80048bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80048c0:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80048c4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80048c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80048ce:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	fa93 f2a3 	rbit	r2, r3
 80048d8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80048dc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80048e0:	601a      	str	r2, [r3, #0]
  return result;
 80048e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80048e6:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 80048ea:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048ec:	fab3 f383 	clz	r3, r3
 80048f0:	b2db      	uxtb	r3, r3
 80048f2:	2b3f      	cmp	r3, #63	@ 0x3f
 80048f4:	d802      	bhi.n	80048fc <HAL_RCC_OscConfig+0xdd8>
 80048f6:	4b7e      	ldr	r3, [pc, #504]	@ (8004af0 <HAL_RCC_OscConfig+0xfcc>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	e027      	b.n	800494c <HAL_RCC_OscConfig+0xe28>
 80048fc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004900:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004904:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004908:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800490a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800490e:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	fa93 f2a3 	rbit	r2, r3
 8004918:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800491c:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8004920:	601a      	str	r2, [r3, #0]
 8004922:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004926:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 800492a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800492e:	601a      	str	r2, [r3, #0]
 8004930:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004934:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	fa93 f2a3 	rbit	r2, r3
 800493e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004942:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8004946:	601a      	str	r2, [r3, #0]
 8004948:	4b69      	ldr	r3, [pc, #420]	@ (8004af0 <HAL_RCC_OscConfig+0xfcc>)
 800494a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800494c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004950:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8004954:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004958:	6011      	str	r1, [r2, #0]
 800495a:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800495e:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8004962:	6812      	ldr	r2, [r2, #0]
 8004964:	fa92 f1a2 	rbit	r1, r2
 8004968:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800496c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8004970:	6011      	str	r1, [r2, #0]
  return result;
 8004972:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004976:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 800497a:	6812      	ldr	r2, [r2, #0]
 800497c:	fab2 f282 	clz	r2, r2
 8004980:	b2d2      	uxtb	r2, r2
 8004982:	f042 0220 	orr.w	r2, r2, #32
 8004986:	b2d2      	uxtb	r2, r2
 8004988:	f002 021f 	and.w	r2, r2, #31
 800498c:	2101      	movs	r1, #1
 800498e:	fa01 f202 	lsl.w	r2, r1, r2
 8004992:	4013      	ands	r3, r2
 8004994:	2b00      	cmp	r3, #0
 8004996:	d087      	beq.n	80048a8 <HAL_RCC_OscConfig+0xd84>
 8004998:	e0ca      	b.n	8004b30 <HAL_RCC_OscConfig+0x100c>
 800499a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800499e:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80049a2:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80049a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80049ac:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	fa93 f2a3 	rbit	r2, r3
 80049b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80049ba:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80049be:	601a      	str	r2, [r3, #0]
  return result;
 80049c0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80049c4:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 80049c8:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049ca:	fab3 f383 	clz	r3, r3
 80049ce:	b2db      	uxtb	r3, r3
 80049d0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80049d4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80049d8:	009b      	lsls	r3, r3, #2
 80049da:	461a      	mov	r2, r3
 80049dc:	2300      	movs	r3, #0
 80049de:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049e0:	f7fd fbb6 	bl	8002150 <HAL_GetTick>
 80049e4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049e8:	e009      	b.n	80049fe <HAL_RCC_OscConfig+0xeda>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049ea:	f7fd fbb1 	bl	8002150 <HAL_GetTick>
 80049ee:	4602      	mov	r2, r0
 80049f0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80049f4:	1ad3      	subs	r3, r2, r3
 80049f6:	2b02      	cmp	r3, #2
 80049f8:	d901      	bls.n	80049fe <HAL_RCC_OscConfig+0xeda>
          {
            return HAL_TIMEOUT;
 80049fa:	2303      	movs	r3, #3
 80049fc:	e099      	b.n	8004b32 <HAL_RCC_OscConfig+0x100e>
 80049fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a02:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004a06:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004a0a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a0c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a10:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	fa93 f2a3 	rbit	r2, r3
 8004a1a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a1e:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004a22:	601a      	str	r2, [r3, #0]
  return result;
 8004a24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a28:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8004a2c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a2e:	fab3 f383 	clz	r3, r3
 8004a32:	b2db      	uxtb	r3, r3
 8004a34:	2b3f      	cmp	r3, #63	@ 0x3f
 8004a36:	d802      	bhi.n	8004a3e <HAL_RCC_OscConfig+0xf1a>
 8004a38:	4b2d      	ldr	r3, [pc, #180]	@ (8004af0 <HAL_RCC_OscConfig+0xfcc>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	e027      	b.n	8004a8e <HAL_RCC_OscConfig+0xf6a>
 8004a3e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a42:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004a46:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004a4a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a4c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a50:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	fa93 f2a3 	rbit	r2, r3
 8004a5a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a5e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8004a62:	601a      	str	r2, [r3, #0]
 8004a64:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a68:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004a6c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004a70:	601a      	str	r2, [r3, #0]
 8004a72:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a76:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	fa93 f2a3 	rbit	r2, r3
 8004a80:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004a84:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8004a88:	601a      	str	r2, [r3, #0]
 8004a8a:	4b19      	ldr	r3, [pc, #100]	@ (8004af0 <HAL_RCC_OscConfig+0xfcc>)
 8004a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a8e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004a92:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8004a96:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004a9a:	6011      	str	r1, [r2, #0]
 8004a9c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004aa0:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8004aa4:	6812      	ldr	r2, [r2, #0]
 8004aa6:	fa92 f1a2 	rbit	r1, r2
 8004aaa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004aae:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004ab2:	6011      	str	r1, [r2, #0]
  return result;
 8004ab4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8004ab8:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8004abc:	6812      	ldr	r2, [r2, #0]
 8004abe:	fab2 f282 	clz	r2, r2
 8004ac2:	b2d2      	uxtb	r2, r2
 8004ac4:	f042 0220 	orr.w	r2, r2, #32
 8004ac8:	b2d2      	uxtb	r2, r2
 8004aca:	f002 021f 	and.w	r2, r2, #31
 8004ace:	2101      	movs	r1, #1
 8004ad0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ad4:	4013      	ands	r3, r2
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d187      	bne.n	80049ea <HAL_RCC_OscConfig+0xec6>
 8004ada:	e029      	b.n	8004b30 <HAL_RCC_OscConfig+0x100c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004adc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004ae0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	69db      	ldr	r3, [r3, #28]
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	d103      	bne.n	8004af4 <HAL_RCC_OscConfig+0xfd0>
      {
        return HAL_ERROR;
 8004aec:	2301      	movs	r3, #1
 8004aee:	e020      	b.n	8004b32 <HAL_RCC_OscConfig+0x100e>
 8004af0:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004af4:	4b11      	ldr	r3, [pc, #68]	@ (8004b3c <HAL_RCC_OscConfig+0x1018>)
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004afc:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004b00:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004b04:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004b08:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	6a1b      	ldr	r3, [r3, #32]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d10b      	bne.n	8004b2c <HAL_RCC_OscConfig+0x1008>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8004b14:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8004b18:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004b1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8004b20:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	d001      	beq.n	8004b30 <HAL_RCC_OscConfig+0x100c>
#endif
        {
          return HAL_ERROR;
 8004b2c:	2301      	movs	r3, #1
 8004b2e:	e000      	b.n	8004b32 <HAL_RCC_OscConfig+0x100e>
        }
      }
    }
  }

  return HAL_OK;
 8004b30:	2300      	movs	r3, #0
}
 8004b32:	4618      	mov	r0, r3
 8004b34:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bd80      	pop	{r7, pc}
 8004b3c:	40021000 	.word	0x40021000

08004b40 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b09e      	sub	sp, #120	@ 0x78
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d101      	bne.n	8004b58 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004b54:	2301      	movs	r3, #1
 8004b56:	e154      	b.n	8004e02 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b58:	4b89      	ldr	r3, [pc, #548]	@ (8004d80 <HAL_RCC_ClockConfig+0x240>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 0307 	and.w	r3, r3, #7
 8004b60:	683a      	ldr	r2, [r7, #0]
 8004b62:	429a      	cmp	r2, r3
 8004b64:	d910      	bls.n	8004b88 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b66:	4b86      	ldr	r3, [pc, #536]	@ (8004d80 <HAL_RCC_ClockConfig+0x240>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f023 0207 	bic.w	r2, r3, #7
 8004b6e:	4984      	ldr	r1, [pc, #528]	@ (8004d80 <HAL_RCC_ClockConfig+0x240>)
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b76:	4b82      	ldr	r3, [pc, #520]	@ (8004d80 <HAL_RCC_ClockConfig+0x240>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f003 0307 	and.w	r3, r3, #7
 8004b7e:	683a      	ldr	r2, [r7, #0]
 8004b80:	429a      	cmp	r2, r3
 8004b82:	d001      	beq.n	8004b88 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004b84:	2301      	movs	r3, #1
 8004b86:	e13c      	b.n	8004e02 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 0302 	and.w	r3, r3, #2
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d008      	beq.n	8004ba6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b94:	4b7b      	ldr	r3, [pc, #492]	@ (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	689b      	ldr	r3, [r3, #8]
 8004ba0:	4978      	ldr	r1, [pc, #480]	@ (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 0301 	and.w	r3, r3, #1
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	f000 80cd 	beq.w	8004d4e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d137      	bne.n	8004c2c <HAL_RCC_ClockConfig+0xec>
 8004bbc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004bc0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004bc4:	fa93 f3a3 	rbit	r3, r3
 8004bc8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004bca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bcc:	fab3 f383 	clz	r3, r3
 8004bd0:	b2db      	uxtb	r3, r3
 8004bd2:	2b3f      	cmp	r3, #63	@ 0x3f
 8004bd4:	d802      	bhi.n	8004bdc <HAL_RCC_ClockConfig+0x9c>
 8004bd6:	4b6b      	ldr	r3, [pc, #428]	@ (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	e00f      	b.n	8004bfc <HAL_RCC_ClockConfig+0xbc>
 8004bdc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004be0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004be2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004be4:	fa93 f3a3 	rbit	r3, r3
 8004be8:	667b      	str	r3, [r7, #100]	@ 0x64
 8004bea:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004bee:	663b      	str	r3, [r7, #96]	@ 0x60
 8004bf0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004bf2:	fa93 f3a3 	rbit	r3, r3
 8004bf6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004bf8:	4b62      	ldr	r3, [pc, #392]	@ (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bfc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004c00:	65ba      	str	r2, [r7, #88]	@ 0x58
 8004c02:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c04:	fa92 f2a2 	rbit	r2, r2
 8004c08:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8004c0a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004c0c:	fab2 f282 	clz	r2, r2
 8004c10:	b2d2      	uxtb	r2, r2
 8004c12:	f042 0220 	orr.w	r2, r2, #32
 8004c16:	b2d2      	uxtb	r2, r2
 8004c18:	f002 021f 	and.w	r2, r2, #31
 8004c1c:	2101      	movs	r1, #1
 8004c1e:	fa01 f202 	lsl.w	r2, r1, r2
 8004c22:	4013      	ands	r3, r2
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d171      	bne.n	8004d0c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	e0ea      	b.n	8004e02 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	685b      	ldr	r3, [r3, #4]
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	d137      	bne.n	8004ca4 <HAL_RCC_ClockConfig+0x164>
 8004c34:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c38:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c3c:	fa93 f3a3 	rbit	r3, r3
 8004c40:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004c42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c44:	fab3 f383 	clz	r3, r3
 8004c48:	b2db      	uxtb	r3, r3
 8004c4a:	2b3f      	cmp	r3, #63	@ 0x3f
 8004c4c:	d802      	bhi.n	8004c54 <HAL_RCC_ClockConfig+0x114>
 8004c4e:	4b4d      	ldr	r3, [pc, #308]	@ (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	e00f      	b.n	8004c74 <HAL_RCC_ClockConfig+0x134>
 8004c54:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c58:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c5c:	fa93 f3a3 	rbit	r3, r3
 8004c60:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c62:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004c66:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c6a:	fa93 f3a3 	rbit	r3, r3
 8004c6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c70:	4b44      	ldr	r3, [pc, #272]	@ (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c74:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004c78:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004c7a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004c7c:	fa92 f2a2 	rbit	r2, r2
 8004c80:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8004c82:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004c84:	fab2 f282 	clz	r2, r2
 8004c88:	b2d2      	uxtb	r2, r2
 8004c8a:	f042 0220 	orr.w	r2, r2, #32
 8004c8e:	b2d2      	uxtb	r2, r2
 8004c90:	f002 021f 	and.w	r2, r2, #31
 8004c94:	2101      	movs	r1, #1
 8004c96:	fa01 f202 	lsl.w	r2, r1, r2
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d135      	bne.n	8004d0c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	e0ae      	b.n	8004e02 <HAL_RCC_ClockConfig+0x2c2>
 8004ca4:	2302      	movs	r3, #2
 8004ca6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004caa:	fa93 f3a3 	rbit	r3, r3
 8004cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8004cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cb2:	fab3 f383 	clz	r3, r3
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	2b3f      	cmp	r3, #63	@ 0x3f
 8004cba:	d802      	bhi.n	8004cc2 <HAL_RCC_ClockConfig+0x182>
 8004cbc:	4b31      	ldr	r3, [pc, #196]	@ (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	e00d      	b.n	8004cde <HAL_RCC_ClockConfig+0x19e>
 8004cc2:	2302      	movs	r3, #2
 8004cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cc8:	fa93 f3a3 	rbit	r3, r3
 8004ccc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004cce:	2302      	movs	r3, #2
 8004cd0:	623b      	str	r3, [r7, #32]
 8004cd2:	6a3b      	ldr	r3, [r7, #32]
 8004cd4:	fa93 f3a3 	rbit	r3, r3
 8004cd8:	61fb      	str	r3, [r7, #28]
 8004cda:	4b2a      	ldr	r3, [pc, #168]	@ (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cde:	2202      	movs	r2, #2
 8004ce0:	61ba      	str	r2, [r7, #24]
 8004ce2:	69ba      	ldr	r2, [r7, #24]
 8004ce4:	fa92 f2a2 	rbit	r2, r2
 8004ce8:	617a      	str	r2, [r7, #20]
  return result;
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	fab2 f282 	clz	r2, r2
 8004cf0:	b2d2      	uxtb	r2, r2
 8004cf2:	f042 0220 	orr.w	r2, r2, #32
 8004cf6:	b2d2      	uxtb	r2, r2
 8004cf8:	f002 021f 	and.w	r2, r2, #31
 8004cfc:	2101      	movs	r1, #1
 8004cfe:	fa01 f202 	lsl.w	r2, r1, r2
 8004d02:	4013      	ands	r3, r2
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d101      	bne.n	8004d0c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8004d08:	2301      	movs	r3, #1
 8004d0a:	e07a      	b.n	8004e02 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004d0e:	685b      	ldr	r3, [r3, #4]
 8004d10:	f023 0203 	bic.w	r2, r3, #3
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	685b      	ldr	r3, [r3, #4]
 8004d18:	491a      	ldr	r1, [pc, #104]	@ (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004d1a:	4313      	orrs	r3, r2
 8004d1c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d1e:	f7fd fa17 	bl	8002150 <HAL_GetTick>
 8004d22:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d24:	e00a      	b.n	8004d3c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d26:	f7fd fa13 	bl	8002150 <HAL_GetTick>
 8004d2a:	4602      	mov	r2, r0
 8004d2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004d2e:	1ad3      	subs	r3, r2, r3
 8004d30:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d901      	bls.n	8004d3c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8004d38:	2303      	movs	r3, #3
 8004d3a:	e062      	b.n	8004e02 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d3c:	4b11      	ldr	r3, [pc, #68]	@ (8004d84 <HAL_RCC_ClockConfig+0x244>)
 8004d3e:	685b      	ldr	r3, [r3, #4]
 8004d40:	f003 020c 	and.w	r2, r3, #12
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	009b      	lsls	r3, r3, #2
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d1eb      	bne.n	8004d26 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d4e:	4b0c      	ldr	r3, [pc, #48]	@ (8004d80 <HAL_RCC_ClockConfig+0x240>)
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0307 	and.w	r3, r3, #7
 8004d56:	683a      	ldr	r2, [r7, #0]
 8004d58:	429a      	cmp	r2, r3
 8004d5a:	d215      	bcs.n	8004d88 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d5c:	4b08      	ldr	r3, [pc, #32]	@ (8004d80 <HAL_RCC_ClockConfig+0x240>)
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	f023 0207 	bic.w	r2, r3, #7
 8004d64:	4906      	ldr	r1, [pc, #24]	@ (8004d80 <HAL_RCC_ClockConfig+0x240>)
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d6c:	4b04      	ldr	r3, [pc, #16]	@ (8004d80 <HAL_RCC_ClockConfig+0x240>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 0307 	and.w	r3, r3, #7
 8004d74:	683a      	ldr	r2, [r7, #0]
 8004d76:	429a      	cmp	r2, r3
 8004d78:	d006      	beq.n	8004d88 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	e041      	b.n	8004e02 <HAL_RCC_ClockConfig+0x2c2>
 8004d7e:	bf00      	nop
 8004d80:	40022000 	.word	0x40022000
 8004d84:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0304 	and.w	r3, r3, #4
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d008      	beq.n	8004da6 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d94:	4b1d      	ldr	r3, [pc, #116]	@ (8004e0c <HAL_RCC_ClockConfig+0x2cc>)
 8004d96:	685b      	ldr	r3, [r3, #4]
 8004d98:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	68db      	ldr	r3, [r3, #12]
 8004da0:	491a      	ldr	r1, [pc, #104]	@ (8004e0c <HAL_RCC_ClockConfig+0x2cc>)
 8004da2:	4313      	orrs	r3, r2
 8004da4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f003 0308 	and.w	r3, r3, #8
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d009      	beq.n	8004dc6 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004db2:	4b16      	ldr	r3, [pc, #88]	@ (8004e0c <HAL_RCC_ClockConfig+0x2cc>)
 8004db4:	685b      	ldr	r3, [r3, #4]
 8004db6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	691b      	ldr	r3, [r3, #16]
 8004dbe:	00db      	lsls	r3, r3, #3
 8004dc0:	4912      	ldr	r1, [pc, #72]	@ (8004e0c <HAL_RCC_ClockConfig+0x2cc>)
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004dc6:	f000 f829 	bl	8004e1c <HAL_RCC_GetSysClockFreq>
 8004dca:	4601      	mov	r1, r0
 8004dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8004e0c <HAL_RCC_ClockConfig+0x2cc>)
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004dd4:	22f0      	movs	r2, #240	@ 0xf0
 8004dd6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dd8:	693a      	ldr	r2, [r7, #16]
 8004dda:	fa92 f2a2 	rbit	r2, r2
 8004dde:	60fa      	str	r2, [r7, #12]
  return result;
 8004de0:	68fa      	ldr	r2, [r7, #12]
 8004de2:	fab2 f282 	clz	r2, r2
 8004de6:	b2d2      	uxtb	r2, r2
 8004de8:	40d3      	lsrs	r3, r2
 8004dea:	4a09      	ldr	r2, [pc, #36]	@ (8004e10 <HAL_RCC_ClockConfig+0x2d0>)
 8004dec:	5cd3      	ldrb	r3, [r2, r3]
 8004dee:	fa21 f303 	lsr.w	r3, r1, r3
 8004df2:	4a08      	ldr	r2, [pc, #32]	@ (8004e14 <HAL_RCC_ClockConfig+0x2d4>)
 8004df4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8004df6:	4b08      	ldr	r3, [pc, #32]	@ (8004e18 <HAL_RCC_ClockConfig+0x2d8>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f7fd f964 	bl	80020c8 <HAL_InitTick>
  
  return HAL_OK;
 8004e00:	2300      	movs	r3, #0
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3778      	adds	r7, #120	@ 0x78
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}
 8004e0a:	bf00      	nop
 8004e0c:	40021000 	.word	0x40021000
 8004e10:	0800d0b8 	.word	0x0800d0b8
 8004e14:	20000000 	.word	0x20000000
 8004e18:	20000004 	.word	0x20000004

08004e1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e1c:	b480      	push	{r7}
 8004e1e:	b087      	sub	sp, #28
 8004e20:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004e22:	2300      	movs	r3, #0
 8004e24:	60fb      	str	r3, [r7, #12]
 8004e26:	2300      	movs	r3, #0
 8004e28:	60bb      	str	r3, [r7, #8]
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	617b      	str	r3, [r7, #20]
 8004e2e:	2300      	movs	r3, #0
 8004e30:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004e32:	2300      	movs	r3, #0
 8004e34:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004e36:	4b1e      	ldr	r3, [pc, #120]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f003 030c 	and.w	r3, r3, #12
 8004e42:	2b04      	cmp	r3, #4
 8004e44:	d002      	beq.n	8004e4c <HAL_RCC_GetSysClockFreq+0x30>
 8004e46:	2b08      	cmp	r3, #8
 8004e48:	d003      	beq.n	8004e52 <HAL_RCC_GetSysClockFreq+0x36>
 8004e4a:	e026      	b.n	8004e9a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004e4c:	4b19      	ldr	r3, [pc, #100]	@ (8004eb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8004e4e:	613b      	str	r3, [r7, #16]
      break;
 8004e50:	e026      	b.n	8004ea0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	0c9b      	lsrs	r3, r3, #18
 8004e56:	f003 030f 	and.w	r3, r3, #15
 8004e5a:	4a17      	ldr	r2, [pc, #92]	@ (8004eb8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004e5c:	5cd3      	ldrb	r3, [r2, r3]
 8004e5e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8004e60:	4b13      	ldr	r3, [pc, #76]	@ (8004eb0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e64:	f003 030f 	and.w	r3, r3, #15
 8004e68:	4a14      	ldr	r2, [pc, #80]	@ (8004ebc <HAL_RCC_GetSysClockFreq+0xa0>)
 8004e6a:	5cd3      	ldrb	r3, [r2, r3]
 8004e6c:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d008      	beq.n	8004e8a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004e78:	4a0e      	ldr	r2, [pc, #56]	@ (8004eb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	fb02 f303 	mul.w	r3, r2, r3
 8004e86:	617b      	str	r3, [r7, #20]
 8004e88:	e004      	b.n	8004e94 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	4a0c      	ldr	r2, [pc, #48]	@ (8004ec0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004e8e:	fb02 f303 	mul.w	r3, r2, r3
 8004e92:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	613b      	str	r3, [r7, #16]
      break;
 8004e98:	e002      	b.n	8004ea0 <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004e9a:	4b06      	ldr	r3, [pc, #24]	@ (8004eb4 <HAL_RCC_GetSysClockFreq+0x98>)
 8004e9c:	613b      	str	r3, [r7, #16]
      break;
 8004e9e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ea0:	693b      	ldr	r3, [r7, #16]
}
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	371c      	adds	r7, #28
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	40021000 	.word	0x40021000
 8004eb4:	007a1200 	.word	0x007a1200
 8004eb8:	0800d0d0 	.word	0x0800d0d0
 8004ebc:	0800d0e0 	.word	0x0800d0e0
 8004ec0:	003d0900 	.word	0x003d0900

08004ec4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ec4:	b480      	push	{r7}
 8004ec6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ec8:	4b03      	ldr	r3, [pc, #12]	@ (8004ed8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004eca:	681b      	ldr	r3, [r3, #0]
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	46bd      	mov	sp, r7
 8004ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed4:	4770      	bx	lr
 8004ed6:	bf00      	nop
 8004ed8:	20000000 	.word	0x20000000

08004edc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b082      	sub	sp, #8
 8004ee0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004ee2:	f7ff ffef 	bl	8004ec4 <HAL_RCC_GetHCLKFreq>
 8004ee6:	4601      	mov	r1, r0
 8004ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8004f18 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004ef0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004ef4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	fa92 f2a2 	rbit	r2, r2
 8004efc:	603a      	str	r2, [r7, #0]
  return result;
 8004efe:	683a      	ldr	r2, [r7, #0]
 8004f00:	fab2 f282 	clz	r2, r2
 8004f04:	b2d2      	uxtb	r2, r2
 8004f06:	40d3      	lsrs	r3, r2
 8004f08:	4a04      	ldr	r2, [pc, #16]	@ (8004f1c <HAL_RCC_GetPCLK1Freq+0x40>)
 8004f0a:	5cd3      	ldrb	r3, [r2, r3]
 8004f0c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004f10:	4618      	mov	r0, r3
 8004f12:	3708      	adds	r7, #8
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	40021000 	.word	0x40021000
 8004f1c:	0800d0c8 	.word	0x0800d0c8

08004f20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b082      	sub	sp, #8
 8004f24:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004f26:	f7ff ffcd 	bl	8004ec4 <HAL_RCC_GetHCLKFreq>
 8004f2a:	4601      	mov	r1, r0
 8004f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f5c <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8004f34:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8004f38:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	fa92 f2a2 	rbit	r2, r2
 8004f40:	603a      	str	r2, [r7, #0]
  return result;
 8004f42:	683a      	ldr	r2, [r7, #0]
 8004f44:	fab2 f282 	clz	r2, r2
 8004f48:	b2d2      	uxtb	r2, r2
 8004f4a:	40d3      	lsrs	r3, r2
 8004f4c:	4a04      	ldr	r2, [pc, #16]	@ (8004f60 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004f4e:	5cd3      	ldrb	r3, [r2, r3]
 8004f50:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004f54:	4618      	mov	r0, r3
 8004f56:	3708      	adds	r7, #8
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	40021000 	.word	0x40021000
 8004f60:	0800d0c8 	.word	0x0800d0c8

08004f64 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b092      	sub	sp, #72	@ 0x48
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004f70:	2300      	movs	r3, #0
 8004f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004f74:	2300      	movs	r3, #0
 8004f76:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	f000 80cb 	beq.w	800511e <HAL_RCCEx_PeriphCLKConfig+0x1ba>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004f88:	4b85      	ldr	r3, [pc, #532]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004f8a:	69db      	ldr	r3, [r3, #28]
 8004f8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d10e      	bne.n	8004fb2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004f94:	4b82      	ldr	r3, [pc, #520]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004f96:	69db      	ldr	r3, [r3, #28]
 8004f98:	4a81      	ldr	r2, [pc, #516]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004f9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f9e:	61d3      	str	r3, [r2, #28]
 8004fa0:	4b7f      	ldr	r3, [pc, #508]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004fa2:	69db      	ldr	r3, [r3, #28]
 8004fa4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fa8:	60bb      	str	r3, [r7, #8]
 8004faa:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fac:	2301      	movs	r3, #1
 8004fae:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fb2:	4b7c      	ldr	r3, [pc, #496]	@ (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d118      	bne.n	8004ff0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004fbe:	4b79      	ldr	r3, [pc, #484]	@ (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a78      	ldr	r2, [pc, #480]	@ (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004fc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fc8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004fca:	f7fd f8c1 	bl	8002150 <HAL_GetTick>
 8004fce:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fd0:	e008      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fd2:	f7fd f8bd 	bl	8002150 <HAL_GetTick>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004fda:	1ad3      	subs	r3, r2, r3
 8004fdc:	2b64      	cmp	r3, #100	@ 0x64
 8004fde:	d901      	bls.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	e0d9      	b.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x234>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004fe4:	4b6f      	ldr	r3, [pc, #444]	@ (80051a4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d0f0      	beq.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ff0:	4b6b      	ldr	r3, [pc, #428]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8004ff2:	6a1b      	ldr	r3, [r3, #32]
 8004ff4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ffa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d07b      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x194>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	685b      	ldr	r3, [r3, #4]
 8005004:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005008:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800500a:	429a      	cmp	r2, r3
 800500c:	d074      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800500e:	4b64      	ldr	r3, [pc, #400]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005010:	6a1b      	ldr	r3, [r3, #32]
 8005012:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005016:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005018:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800501c:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800501e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005020:	fa93 f3a3 	rbit	r3, r3
 8005024:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8005026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005028:	fab3 f383 	clz	r3, r3
 800502c:	b2db      	uxtb	r3, r3
 800502e:	461a      	mov	r2, r3
 8005030:	4b5d      	ldr	r3, [pc, #372]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005032:	4413      	add	r3, r2
 8005034:	009b      	lsls	r3, r3, #2
 8005036:	461a      	mov	r2, r3
 8005038:	2301      	movs	r3, #1
 800503a:	6013      	str	r3, [r2, #0]
 800503c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005040:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005044:	fa93 f3a3 	rbit	r3, r3
 8005048:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800504a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800504c:	fab3 f383 	clz	r3, r3
 8005050:	b2db      	uxtb	r3, r3
 8005052:	461a      	mov	r2, r3
 8005054:	4b54      	ldr	r3, [pc, #336]	@ (80051a8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8005056:	4413      	add	r3, r2
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	461a      	mov	r2, r3
 800505c:	2300      	movs	r3, #0
 800505e:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005060:	4a4f      	ldr	r2, [pc, #316]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005062:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005064:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005066:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005068:	f003 0301 	and.w	r3, r3, #1
 800506c:	2b00      	cmp	r3, #0
 800506e:	d043      	beq.n	80050f8 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005070:	f7fd f86e 	bl	8002150 <HAL_GetTick>
 8005074:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005076:	e00a      	b.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005078:	f7fd f86a 	bl	8002150 <HAL_GetTick>
 800507c:	4602      	mov	r2, r0
 800507e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005080:	1ad3      	subs	r3, r2, r3
 8005082:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005086:	4293      	cmp	r3, r2
 8005088:	d901      	bls.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800508a:	2303      	movs	r3, #3
 800508c:	e084      	b.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800508e:	2302      	movs	r3, #2
 8005090:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005092:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005094:	fa93 f3a3 	rbit	r3, r3
 8005098:	627b      	str	r3, [r7, #36]	@ 0x24
 800509a:	2302      	movs	r3, #2
 800509c:	623b      	str	r3, [r7, #32]
 800509e:	6a3b      	ldr	r3, [r7, #32]
 80050a0:	fa93 f3a3 	rbit	r3, r3
 80050a4:	61fb      	str	r3, [r7, #28]
  return result;
 80050a6:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80050a8:	fab3 f383 	clz	r3, r3
 80050ac:	b2db      	uxtb	r3, r3
 80050ae:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d102      	bne.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x15a>
 80050b8:	4b39      	ldr	r3, [pc, #228]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80050ba:	6a1b      	ldr	r3, [r3, #32]
 80050bc:	e007      	b.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80050be:	2302      	movs	r3, #2
 80050c0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c2:	69bb      	ldr	r3, [r7, #24]
 80050c4:	fa93 f3a3 	rbit	r3, r3
 80050c8:	617b      	str	r3, [r7, #20]
 80050ca:	4b35      	ldr	r3, [pc, #212]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80050cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ce:	2202      	movs	r2, #2
 80050d0:	613a      	str	r2, [r7, #16]
 80050d2:	693a      	ldr	r2, [r7, #16]
 80050d4:	fa92 f2a2 	rbit	r2, r2
 80050d8:	60fa      	str	r2, [r7, #12]
  return result;
 80050da:	68fa      	ldr	r2, [r7, #12]
 80050dc:	fab2 f282 	clz	r2, r2
 80050e0:	b2d2      	uxtb	r2, r2
 80050e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80050e6:	b2d2      	uxtb	r2, r2
 80050e8:	f002 021f 	and.w	r2, r2, #31
 80050ec:	2101      	movs	r1, #1
 80050ee:	fa01 f202 	lsl.w	r2, r1, r2
 80050f2:	4013      	ands	r3, r2
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d0bf      	beq.n	8005078 <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80050f8:	4b29      	ldr	r3, [pc, #164]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80050fa:	6a1b      	ldr	r3, [r3, #32]
 80050fc:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	4926      	ldr	r1, [pc, #152]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005106:	4313      	orrs	r3, r2
 8005108:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800510a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800510e:	2b01      	cmp	r3, #1
 8005110:	d105      	bne.n	800511e <HAL_RCCEx_PeriphCLKConfig+0x1ba>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005112:	4b23      	ldr	r3, [pc, #140]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005114:	69db      	ldr	r3, [r3, #28]
 8005116:	4a22      	ldr	r2, [pc, #136]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005118:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800511c:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f003 0301 	and.w	r3, r3, #1
 8005126:	2b00      	cmp	r3, #0
 8005128:	d008      	beq.n	800513c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800512a:	4b1d      	ldr	r3, [pc, #116]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800512c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800512e:	f023 0203 	bic.w	r2, r3, #3
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	491a      	ldr	r1, [pc, #104]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005138:	4313      	orrs	r3, r2
 800513a:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 0320 	and.w	r3, r3, #32
 8005144:	2b00      	cmp	r3, #0
 8005146:	d008      	beq.n	800515a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005148:	4b15      	ldr	r3, [pc, #84]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800514a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800514c:	f023 0210 	bic.w	r2, r3, #16
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	4912      	ldr	r1, [pc, #72]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005156:	4313      	orrs	r3, r2
 8005158:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005162:	2b00      	cmp	r3, #0
 8005164:	d008      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005166:	4b0e      	ldr	r3, [pc, #56]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800516a:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	691b      	ldr	r3, [r3, #16]
 8005172:	490b      	ldr	r1, [pc, #44]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005174:	4313      	orrs	r3, r2
 8005176:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005180:	2b00      	cmp	r3, #0
 8005182:	d008      	beq.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0x232>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005184:	4b06      	ldr	r3, [pc, #24]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005186:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005188:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	695b      	ldr	r3, [r3, #20]
 8005190:	4903      	ldr	r1, [pc, #12]	@ (80051a0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8005192:	4313      	orrs	r3, r2
 8005194:	630b      	str	r3, [r1, #48]	@ 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8005196:	2300      	movs	r3, #0
}
 8005198:	4618      	mov	r0, r3
 800519a:	3748      	adds	r7, #72	@ 0x48
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	40021000 	.word	0x40021000
 80051a4:	40007000 	.word	0x40007000
 80051a8:	10908100 	.word	0x10908100

080051ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b082      	sub	sp, #8
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d101      	bne.n	80051be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e049      	b.n	8005252 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d106      	bne.n	80051d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80051d2:	6878      	ldr	r0, [r7, #4]
 80051d4:	f7fc fdfe 	bl	8001dd4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2202      	movs	r2, #2
 80051dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	3304      	adds	r3, #4
 80051e8:	4619      	mov	r1, r3
 80051ea:	4610      	mov	r0, r2
 80051ec:	f000 fe1c 	bl	8005e28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2201      	movs	r2, #1
 800520c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2201      	movs	r2, #1
 8005214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2201      	movs	r2, #1
 800521c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	2201      	movs	r2, #1
 8005224:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2201      	movs	r2, #1
 800523c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2201      	movs	r2, #1
 8005244:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005250:	2300      	movs	r3, #0
}
 8005252:	4618      	mov	r0, r3
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
	...

0800525c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800525c:	b480      	push	{r7}
 800525e:	b085      	sub	sp, #20
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800526a:	b2db      	uxtb	r3, r3
 800526c:	2b01      	cmp	r3, #1
 800526e:	d001      	beq.n	8005274 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e040      	b.n	80052f6 <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2202      	movs	r2, #2
 8005278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	68da      	ldr	r2, [r3, #12]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f042 0201 	orr.w	r2, r2, #1
 800528a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	4a1c      	ldr	r2, [pc, #112]	@ (8005304 <HAL_TIM_Base_Start_IT+0xa8>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d00e      	beq.n	80052b4 <HAL_TIM_Base_Start_IT+0x58>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800529e:	d009      	beq.n	80052b4 <HAL_TIM_Base_Start_IT+0x58>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a18      	ldr	r2, [pc, #96]	@ (8005308 <HAL_TIM_Base_Start_IT+0xac>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d004      	beq.n	80052b4 <HAL_TIM_Base_Start_IT+0x58>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a17      	ldr	r2, [pc, #92]	@ (800530c <HAL_TIM_Base_Start_IT+0xb0>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d115      	bne.n	80052e0 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	689a      	ldr	r2, [r3, #8]
 80052ba:	4b15      	ldr	r3, [pc, #84]	@ (8005310 <HAL_TIM_Base_Start_IT+0xb4>)
 80052bc:	4013      	ands	r3, r2
 80052be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	2b06      	cmp	r3, #6
 80052c4:	d015      	beq.n	80052f2 <HAL_TIM_Base_Start_IT+0x96>
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052cc:	d011      	beq.n	80052f2 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f042 0201 	orr.w	r2, r2, #1
 80052dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052de:	e008      	b.n	80052f2 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f042 0201 	orr.w	r2, r2, #1
 80052ee:	601a      	str	r2, [r3, #0]
 80052f0:	e000      	b.n	80052f4 <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052f2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80052f4:	2300      	movs	r3, #0
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3714      	adds	r7, #20
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr
 8005302:	bf00      	nop
 8005304:	40012c00 	.word	0x40012c00
 8005308:	40000400 	.word	0x40000400
 800530c:	40014000 	.word	0x40014000
 8005310:	00010007 	.word	0x00010007

08005314 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b082      	sub	sp, #8
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d101      	bne.n	8005326 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005322:	2301      	movs	r3, #1
 8005324:	e049      	b.n	80053ba <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800532c:	b2db      	uxtb	r3, r3
 800532e:	2b00      	cmp	r3, #0
 8005330:	d106      	bne.n	8005340 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f841 	bl	80053c2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2202      	movs	r2, #2
 8005344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	3304      	adds	r3, #4
 8005350:	4619      	mov	r1, r3
 8005352:	4610      	mov	r0, r2
 8005354:	f000 fd68 	bl	8005e28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2201      	movs	r2, #1
 8005364:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	2201      	movs	r2, #1
 800536c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2201      	movs	r2, #1
 8005384:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2201      	movs	r2, #1
 800538c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	2201      	movs	r2, #1
 8005394:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	2201      	movs	r2, #1
 80053a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2201      	movs	r2, #1
 80053b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3708      	adds	r7, #8
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd80      	pop	{r7, pc}

080053c2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80053c2:	b480      	push	{r7}
 80053c4:	b083      	sub	sp, #12
 80053c6:	af00      	add	r7, sp, #0
 80053c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80053ca:	bf00      	nop
 80053cc:	370c      	adds	r7, #12
 80053ce:	46bd      	mov	sp, r7
 80053d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d4:	4770      	bx	lr
	...

080053d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b084      	sub	sp, #16
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d109      	bne.n	80053fc <HAL_TIM_PWM_Start+0x24>
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	bf14      	ite	ne
 80053f4:	2301      	movne	r3, #1
 80053f6:	2300      	moveq	r3, #0
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	e03c      	b.n	8005476 <HAL_TIM_PWM_Start+0x9e>
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	2b04      	cmp	r3, #4
 8005400:	d109      	bne.n	8005416 <HAL_TIM_PWM_Start+0x3e>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005408:	b2db      	uxtb	r3, r3
 800540a:	2b01      	cmp	r3, #1
 800540c:	bf14      	ite	ne
 800540e:	2301      	movne	r3, #1
 8005410:	2300      	moveq	r3, #0
 8005412:	b2db      	uxtb	r3, r3
 8005414:	e02f      	b.n	8005476 <HAL_TIM_PWM_Start+0x9e>
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	2b08      	cmp	r3, #8
 800541a:	d109      	bne.n	8005430 <HAL_TIM_PWM_Start+0x58>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005422:	b2db      	uxtb	r3, r3
 8005424:	2b01      	cmp	r3, #1
 8005426:	bf14      	ite	ne
 8005428:	2301      	movne	r3, #1
 800542a:	2300      	moveq	r3, #0
 800542c:	b2db      	uxtb	r3, r3
 800542e:	e022      	b.n	8005476 <HAL_TIM_PWM_Start+0x9e>
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	2b0c      	cmp	r3, #12
 8005434:	d109      	bne.n	800544a <HAL_TIM_PWM_Start+0x72>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800543c:	b2db      	uxtb	r3, r3
 800543e:	2b01      	cmp	r3, #1
 8005440:	bf14      	ite	ne
 8005442:	2301      	movne	r3, #1
 8005444:	2300      	moveq	r3, #0
 8005446:	b2db      	uxtb	r3, r3
 8005448:	e015      	b.n	8005476 <HAL_TIM_PWM_Start+0x9e>
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	2b10      	cmp	r3, #16
 800544e:	d109      	bne.n	8005464 <HAL_TIM_PWM_Start+0x8c>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005456:	b2db      	uxtb	r3, r3
 8005458:	2b01      	cmp	r3, #1
 800545a:	bf14      	ite	ne
 800545c:	2301      	movne	r3, #1
 800545e:	2300      	moveq	r3, #0
 8005460:	b2db      	uxtb	r3, r3
 8005462:	e008      	b.n	8005476 <HAL_TIM_PWM_Start+0x9e>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800546a:	b2db      	uxtb	r3, r3
 800546c:	2b01      	cmp	r3, #1
 800546e:	bf14      	ite	ne
 8005470:	2301      	movne	r3, #1
 8005472:	2300      	moveq	r3, #0
 8005474:	b2db      	uxtb	r3, r3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d001      	beq.n	800547e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800547a:	2301      	movs	r3, #1
 800547c:	e088      	b.n	8005590 <HAL_TIM_PWM_Start+0x1b8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d104      	bne.n	800548e <HAL_TIM_PWM_Start+0xb6>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2202      	movs	r2, #2
 8005488:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800548c:	e023      	b.n	80054d6 <HAL_TIM_PWM_Start+0xfe>
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	2b04      	cmp	r3, #4
 8005492:	d104      	bne.n	800549e <HAL_TIM_PWM_Start+0xc6>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2202      	movs	r2, #2
 8005498:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800549c:	e01b      	b.n	80054d6 <HAL_TIM_PWM_Start+0xfe>
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	2b08      	cmp	r3, #8
 80054a2:	d104      	bne.n	80054ae <HAL_TIM_PWM_Start+0xd6>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2202      	movs	r2, #2
 80054a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80054ac:	e013      	b.n	80054d6 <HAL_TIM_PWM_Start+0xfe>
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	2b0c      	cmp	r3, #12
 80054b2:	d104      	bne.n	80054be <HAL_TIM_PWM_Start+0xe6>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2202      	movs	r2, #2
 80054b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80054bc:	e00b      	b.n	80054d6 <HAL_TIM_PWM_Start+0xfe>
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	2b10      	cmp	r3, #16
 80054c2:	d104      	bne.n	80054ce <HAL_TIM_PWM_Start+0xf6>
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	2202      	movs	r2, #2
 80054c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80054cc:	e003      	b.n	80054d6 <HAL_TIM_PWM_Start+0xfe>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2202      	movs	r2, #2
 80054d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	2201      	movs	r2, #1
 80054dc:	6839      	ldr	r1, [r7, #0]
 80054de:	4618      	mov	r0, r3
 80054e0:	f001 f866 	bl	80065b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a2b      	ldr	r2, [pc, #172]	@ (8005598 <HAL_TIM_PWM_Start+0x1c0>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d00e      	beq.n	800550c <HAL_TIM_PWM_Start+0x134>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a2a      	ldr	r2, [pc, #168]	@ (800559c <HAL_TIM_PWM_Start+0x1c4>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d009      	beq.n	800550c <HAL_TIM_PWM_Start+0x134>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a28      	ldr	r2, [pc, #160]	@ (80055a0 <HAL_TIM_PWM_Start+0x1c8>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d004      	beq.n	800550c <HAL_TIM_PWM_Start+0x134>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a27      	ldr	r2, [pc, #156]	@ (80055a4 <HAL_TIM_PWM_Start+0x1cc>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d101      	bne.n	8005510 <HAL_TIM_PWM_Start+0x138>
 800550c:	2301      	movs	r3, #1
 800550e:	e000      	b.n	8005512 <HAL_TIM_PWM_Start+0x13a>
 8005510:	2300      	movs	r3, #0
 8005512:	2b00      	cmp	r3, #0
 8005514:	d007      	beq.n	8005526 <HAL_TIM_PWM_Start+0x14e>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005524:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a1b      	ldr	r2, [pc, #108]	@ (8005598 <HAL_TIM_PWM_Start+0x1c0>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d00e      	beq.n	800554e <HAL_TIM_PWM_Start+0x176>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005538:	d009      	beq.n	800554e <HAL_TIM_PWM_Start+0x176>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4a1a      	ldr	r2, [pc, #104]	@ (80055a8 <HAL_TIM_PWM_Start+0x1d0>)
 8005540:	4293      	cmp	r3, r2
 8005542:	d004      	beq.n	800554e <HAL_TIM_PWM_Start+0x176>
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a14      	ldr	r2, [pc, #80]	@ (800559c <HAL_TIM_PWM_Start+0x1c4>)
 800554a:	4293      	cmp	r3, r2
 800554c:	d115      	bne.n	800557a <HAL_TIM_PWM_Start+0x1a2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	689a      	ldr	r2, [r3, #8]
 8005554:	4b15      	ldr	r3, [pc, #84]	@ (80055ac <HAL_TIM_PWM_Start+0x1d4>)
 8005556:	4013      	ands	r3, r2
 8005558:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	2b06      	cmp	r3, #6
 800555e:	d015      	beq.n	800558c <HAL_TIM_PWM_Start+0x1b4>
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005566:	d011      	beq.n	800558c <HAL_TIM_PWM_Start+0x1b4>
    {
      __HAL_TIM_ENABLE(htim);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f042 0201 	orr.w	r2, r2, #1
 8005576:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005578:	e008      	b.n	800558c <HAL_TIM_PWM_Start+0x1b4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f042 0201 	orr.w	r2, r2, #1
 8005588:	601a      	str	r2, [r3, #0]
 800558a:	e000      	b.n	800558e <HAL_TIM_PWM_Start+0x1b6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800558c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800558e:	2300      	movs	r3, #0
}
 8005590:	4618      	mov	r0, r3
 8005592:	3710      	adds	r7, #16
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}
 8005598:	40012c00 	.word	0x40012c00
 800559c:	40014000 	.word	0x40014000
 80055a0:	40014400 	.word	0x40014400
 80055a4:	40014800 	.word	0x40014800
 80055a8:	40000400 	.word	0x40000400
 80055ac:	00010007 	.word	0x00010007

080055b0 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b086      	sub	sp, #24
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
 80055b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d101      	bne.n	80055c4 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80055c0:	2301      	movs	r3, #1
 80055c2:	e097      	b.n	80056f4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055ca:	b2db      	uxtb	r3, r3
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d106      	bne.n	80055de <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80055d8:	6878      	ldr	r0, [r7, #4]
 80055da:	f7fc fb89 	bl	8001cf0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2202      	movs	r2, #2
 80055e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	6812      	ldr	r2, [r2, #0]
 80055f0:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 80055f4:	f023 0307 	bic.w	r3, r3, #7
 80055f8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	3304      	adds	r3, #4
 8005602:	4619      	mov	r1, r3
 8005604:	4610      	mov	r0, r2
 8005606:	f000 fc0f 	bl	8005e28 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	699b      	ldr	r3, [r3, #24]
 8005618:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	6a1b      	ldr	r3, [r3, #32]
 8005620:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	697a      	ldr	r2, [r7, #20]
 8005628:	4313      	orrs	r3, r2
 800562a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800562c:	693b      	ldr	r3, [r7, #16]
 800562e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005632:	f023 0303 	bic.w	r3, r3, #3
 8005636:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	689a      	ldr	r2, [r3, #8]
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	699b      	ldr	r3, [r3, #24]
 8005640:	021b      	lsls	r3, r3, #8
 8005642:	4313      	orrs	r3, r2
 8005644:	693a      	ldr	r2, [r7, #16]
 8005646:	4313      	orrs	r3, r2
 8005648:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005650:	f023 030c 	bic.w	r3, r3, #12
 8005654:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005656:	693b      	ldr	r3, [r7, #16]
 8005658:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800565c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005660:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	68da      	ldr	r2, [r3, #12]
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	69db      	ldr	r3, [r3, #28]
 800566a:	021b      	lsls	r3, r3, #8
 800566c:	4313      	orrs	r3, r2
 800566e:	693a      	ldr	r2, [r7, #16]
 8005670:	4313      	orrs	r3, r2
 8005672:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005674:	683b      	ldr	r3, [r7, #0]
 8005676:	691b      	ldr	r3, [r3, #16]
 8005678:	011a      	lsls	r2, r3, #4
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	6a1b      	ldr	r3, [r3, #32]
 800567e:	031b      	lsls	r3, r3, #12
 8005680:	4313      	orrs	r3, r2
 8005682:	693a      	ldr	r2, [r7, #16]
 8005684:	4313      	orrs	r3, r2
 8005686:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800568e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005696:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	685a      	ldr	r2, [r3, #4]
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	695b      	ldr	r3, [r3, #20]
 80056a0:	011b      	lsls	r3, r3, #4
 80056a2:	4313      	orrs	r3, r2
 80056a4:	68fa      	ldr	r2, [r7, #12]
 80056a6:	4313      	orrs	r3, r2
 80056a8:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	697a      	ldr	r2, [r7, #20]
 80056b0:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	693a      	ldr	r2, [r7, #16]
 80056b8:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	68fa      	ldr	r2, [r7, #12]
 80056c0:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2201      	movs	r2, #1
 80056c6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2201      	movs	r2, #1
 80056ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2201      	movs	r2, #1
 80056d6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2201      	movs	r2, #1
 80056de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2201      	movs	r2, #1
 80056e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2201      	movs	r2, #1
 80056ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80056f2:	2300      	movs	r3, #0
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3718      	adds	r7, #24
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}

080056fc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	6078      	str	r0, [r7, #4]
 8005704:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800570c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005714:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800571c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005724:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d110      	bne.n	800574e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800572c:	7bfb      	ldrb	r3, [r7, #15]
 800572e:	2b01      	cmp	r3, #1
 8005730:	d102      	bne.n	8005738 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005732:	7b7b      	ldrb	r3, [r7, #13]
 8005734:	2b01      	cmp	r3, #1
 8005736:	d001      	beq.n	800573c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e069      	b.n	8005810 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	2202      	movs	r2, #2
 8005740:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	2202      	movs	r2, #2
 8005748:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800574c:	e031      	b.n	80057b2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	2b04      	cmp	r3, #4
 8005752:	d110      	bne.n	8005776 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005754:	7bbb      	ldrb	r3, [r7, #14]
 8005756:	2b01      	cmp	r3, #1
 8005758:	d102      	bne.n	8005760 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800575a:	7b3b      	ldrb	r3, [r7, #12]
 800575c:	2b01      	cmp	r3, #1
 800575e:	d001      	beq.n	8005764 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e055      	b.n	8005810 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2202      	movs	r2, #2
 8005768:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2202      	movs	r2, #2
 8005770:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005774:	e01d      	b.n	80057b2 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005776:	7bfb      	ldrb	r3, [r7, #15]
 8005778:	2b01      	cmp	r3, #1
 800577a:	d108      	bne.n	800578e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800577c:	7bbb      	ldrb	r3, [r7, #14]
 800577e:	2b01      	cmp	r3, #1
 8005780:	d105      	bne.n	800578e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005782:	7b7b      	ldrb	r3, [r7, #13]
 8005784:	2b01      	cmp	r3, #1
 8005786:	d102      	bne.n	800578e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005788:	7b3b      	ldrb	r3, [r7, #12]
 800578a:	2b01      	cmp	r3, #1
 800578c:	d001      	beq.n	8005792 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800578e:	2301      	movs	r3, #1
 8005790:	e03e      	b.n	8005810 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2202      	movs	r2, #2
 8005796:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	2202      	movs	r2, #2
 800579e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2202      	movs	r2, #2
 80057a6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2202      	movs	r2, #2
 80057ae:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d003      	beq.n	80057c0 <HAL_TIM_Encoder_Start+0xc4>
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	2b04      	cmp	r3, #4
 80057bc:	d008      	beq.n	80057d0 <HAL_TIM_Encoder_Start+0xd4>
 80057be:	e00f      	b.n	80057e0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	2201      	movs	r2, #1
 80057c6:	2100      	movs	r1, #0
 80057c8:	4618      	mov	r0, r3
 80057ca:	f000 fef1 	bl	80065b0 <TIM_CCxChannelCmd>
      break;
 80057ce:	e016      	b.n	80057fe <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	2201      	movs	r2, #1
 80057d6:	2104      	movs	r1, #4
 80057d8:	4618      	mov	r0, r3
 80057da:	f000 fee9 	bl	80065b0 <TIM_CCxChannelCmd>
      break;
 80057de:	e00e      	b.n	80057fe <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	2201      	movs	r2, #1
 80057e6:	2100      	movs	r1, #0
 80057e8:	4618      	mov	r0, r3
 80057ea:	f000 fee1 	bl	80065b0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	2201      	movs	r2, #1
 80057f4:	2104      	movs	r1, #4
 80057f6:	4618      	mov	r0, r3
 80057f8:	f000 feda 	bl	80065b0 <TIM_CCxChannelCmd>
      break;
 80057fc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	681a      	ldr	r2, [r3, #0]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f042 0201 	orr.w	r2, r2, #1
 800580c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3710      	adds	r7, #16
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b084      	sub	sp, #16
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	68db      	ldr	r3, [r3, #12]
 8005826:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	691b      	ldr	r3, [r3, #16]
 800582e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	f003 0302 	and.w	r3, r3, #2
 8005836:	2b00      	cmp	r3, #0
 8005838:	d020      	beq.n	800587c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	f003 0302 	and.w	r3, r3, #2
 8005840:	2b00      	cmp	r3, #0
 8005842:	d01b      	beq.n	800587c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f06f 0202 	mvn.w	r2, #2
 800584c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2201      	movs	r2, #1
 8005852:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	699b      	ldr	r3, [r3, #24]
 800585a:	f003 0303 	and.w	r3, r3, #3
 800585e:	2b00      	cmp	r3, #0
 8005860:	d003      	beq.n	800586a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f000 fac1 	bl	8005dea <HAL_TIM_IC_CaptureCallback>
 8005868:	e005      	b.n	8005876 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f000 fab3 	bl	8005dd6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	f000 fac4 	bl	8005dfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2200      	movs	r2, #0
 800587a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	f003 0304 	and.w	r3, r3, #4
 8005882:	2b00      	cmp	r3, #0
 8005884:	d020      	beq.n	80058c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	f003 0304 	and.w	r3, r3, #4
 800588c:	2b00      	cmp	r3, #0
 800588e:	d01b      	beq.n	80058c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f06f 0204 	mvn.w	r2, #4
 8005898:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2202      	movs	r2, #2
 800589e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	699b      	ldr	r3, [r3, #24]
 80058a6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d003      	beq.n	80058b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 fa9b 	bl	8005dea <HAL_TIM_IC_CaptureCallback>
 80058b4:	e005      	b.n	80058c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058b6:	6878      	ldr	r0, [r7, #4]
 80058b8:	f000 fa8d 	bl	8005dd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f000 fa9e 	bl	8005dfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	f003 0308 	and.w	r3, r3, #8
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d020      	beq.n	8005914 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	f003 0308 	and.w	r3, r3, #8
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d01b      	beq.n	8005914 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f06f 0208 	mvn.w	r2, #8
 80058e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2204      	movs	r2, #4
 80058ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	69db      	ldr	r3, [r3, #28]
 80058f2:	f003 0303 	and.w	r3, r3, #3
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d003      	beq.n	8005902 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058fa:	6878      	ldr	r0, [r7, #4]
 80058fc:	f000 fa75 	bl	8005dea <HAL_TIM_IC_CaptureCallback>
 8005900:	e005      	b.n	800590e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 fa67 	bl	8005dd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f000 fa78 	bl	8005dfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2200      	movs	r2, #0
 8005912:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	f003 0310 	and.w	r3, r3, #16
 800591a:	2b00      	cmp	r3, #0
 800591c:	d020      	beq.n	8005960 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	f003 0310 	and.w	r3, r3, #16
 8005924:	2b00      	cmp	r3, #0
 8005926:	d01b      	beq.n	8005960 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f06f 0210 	mvn.w	r2, #16
 8005930:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	2208      	movs	r2, #8
 8005936:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	69db      	ldr	r3, [r3, #28]
 800593e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005942:	2b00      	cmp	r3, #0
 8005944:	d003      	beq.n	800594e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	f000 fa4f 	bl	8005dea <HAL_TIM_IC_CaptureCallback>
 800594c:	e005      	b.n	800595a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f000 fa41 	bl	8005dd6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f000 fa52 	bl	8005dfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2200      	movs	r2, #0
 800595e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	f003 0301 	and.w	r3, r3, #1
 8005966:	2b00      	cmp	r3, #0
 8005968:	d00c      	beq.n	8005984 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	f003 0301 	and.w	r3, r3, #1
 8005970:	2b00      	cmp	r3, #0
 8005972:	d007      	beq.n	8005984 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f06f 0201 	mvn.w	r2, #1
 800597c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f7fb fcf0 	bl	8001364 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800598a:	2b00      	cmp	r3, #0
 800598c:	d00c      	beq.n	80059a8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005994:	2b00      	cmp	r3, #0
 8005996:	d007      	beq.n	80059a8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80059a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059a2:	6878      	ldr	r0, [r7, #4]
 80059a4:	f000 ff1a 	bl	80067dc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d00c      	beq.n	80059cc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d007      	beq.n	80059cc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80059c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 ff12 	bl	80067f0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d00c      	beq.n	80059f0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d007      	beq.n	80059f0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80059e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80059ea:	6878      	ldr	r0, [r7, #4]
 80059ec:	f000 fa11 	bl	8005e12 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	f003 0320 	and.w	r3, r3, #32
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d00c      	beq.n	8005a14 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f003 0320 	and.w	r3, r3, #32
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d007      	beq.n	8005a14 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f06f 0220 	mvn.w	r2, #32
 8005a0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f000 feda 	bl	80067c8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a14:	bf00      	nop
 8005a16:	3710      	adds	r7, #16
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b086      	sub	sp, #24
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	60f8      	str	r0, [r7, #12]
 8005a24:	60b9      	str	r1, [r7, #8]
 8005a26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a32:	2b01      	cmp	r3, #1
 8005a34:	d101      	bne.n	8005a3a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005a36:	2302      	movs	r3, #2
 8005a38:	e0ff      	b.n	8005c3a <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2201      	movs	r2, #1
 8005a3e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	2b14      	cmp	r3, #20
 8005a46:	f200 80f0 	bhi.w	8005c2a <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005a4a:	a201      	add	r2, pc, #4	@ (adr r2, 8005a50 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a50:	08005aa5 	.word	0x08005aa5
 8005a54:	08005c2b 	.word	0x08005c2b
 8005a58:	08005c2b 	.word	0x08005c2b
 8005a5c:	08005c2b 	.word	0x08005c2b
 8005a60:	08005ae5 	.word	0x08005ae5
 8005a64:	08005c2b 	.word	0x08005c2b
 8005a68:	08005c2b 	.word	0x08005c2b
 8005a6c:	08005c2b 	.word	0x08005c2b
 8005a70:	08005b27 	.word	0x08005b27
 8005a74:	08005c2b 	.word	0x08005c2b
 8005a78:	08005c2b 	.word	0x08005c2b
 8005a7c:	08005c2b 	.word	0x08005c2b
 8005a80:	08005b67 	.word	0x08005b67
 8005a84:	08005c2b 	.word	0x08005c2b
 8005a88:	08005c2b 	.word	0x08005c2b
 8005a8c:	08005c2b 	.word	0x08005c2b
 8005a90:	08005ba9 	.word	0x08005ba9
 8005a94:	08005c2b 	.word	0x08005c2b
 8005a98:	08005c2b 	.word	0x08005c2b
 8005a9c:	08005c2b 	.word	0x08005c2b
 8005aa0:	08005be9 	.word	0x08005be9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	68b9      	ldr	r1, [r7, #8]
 8005aaa:	4618      	mov	r0, r3
 8005aac:	f000 fa40 	bl	8005f30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	699a      	ldr	r2, [r3, #24]
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f042 0208 	orr.w	r2, r2, #8
 8005abe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	699a      	ldr	r2, [r3, #24]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f022 0204 	bic.w	r2, r2, #4
 8005ace:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	6999      	ldr	r1, [r3, #24]
 8005ad6:	68bb      	ldr	r3, [r7, #8]
 8005ad8:	691a      	ldr	r2, [r3, #16]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	430a      	orrs	r2, r1
 8005ae0:	619a      	str	r2, [r3, #24]
      break;
 8005ae2:	e0a5      	b.n	8005c30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	68b9      	ldr	r1, [r7, #8]
 8005aea:	4618      	mov	r0, r3
 8005aec:	f000 faa6 	bl	800603c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	699a      	ldr	r2, [r3, #24]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005afe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	699a      	ldr	r2, [r3, #24]
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b0e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	6999      	ldr	r1, [r3, #24]
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	691b      	ldr	r3, [r3, #16]
 8005b1a:	021a      	lsls	r2, r3, #8
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	430a      	orrs	r2, r1
 8005b22:	619a      	str	r2, [r3, #24]
      break;
 8005b24:	e084      	b.n	8005c30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68b9      	ldr	r1, [r7, #8]
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f000 fb05 	bl	800613c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	69da      	ldr	r2, [r3, #28]
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f042 0208 	orr.w	r2, r2, #8
 8005b40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	69da      	ldr	r2, [r3, #28]
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f022 0204 	bic.w	r2, r2, #4
 8005b50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	69d9      	ldr	r1, [r3, #28]
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	691a      	ldr	r2, [r3, #16]
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	430a      	orrs	r2, r1
 8005b62:	61da      	str	r2, [r3, #28]
      break;
 8005b64:	e064      	b.n	8005c30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	68b9      	ldr	r1, [r7, #8]
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f000 fb63 	bl	8006238 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	69da      	ldr	r2, [r3, #28]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b80:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	69da      	ldr	r2, [r3, #28]
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b90:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	69d9      	ldr	r1, [r3, #28]
 8005b98:	68bb      	ldr	r3, [r7, #8]
 8005b9a:	691b      	ldr	r3, [r3, #16]
 8005b9c:	021a      	lsls	r2, r3, #8
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	430a      	orrs	r2, r1
 8005ba4:	61da      	str	r2, [r3, #28]
      break;
 8005ba6:	e043      	b.n	8005c30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	68b9      	ldr	r1, [r7, #8]
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f000 fba6 	bl	8006300 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f042 0208 	orr.w	r2, r2, #8
 8005bc2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f022 0204 	bic.w	r2, r2, #4
 8005bd2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005bda:	68bb      	ldr	r3, [r7, #8]
 8005bdc:	691a      	ldr	r2, [r3, #16]
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	430a      	orrs	r2, r1
 8005be4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005be6:	e023      	b.n	8005c30 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68b9      	ldr	r1, [r7, #8]
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f000 fbe4 	bl	80063bc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c02:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c12:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	691b      	ldr	r3, [r3, #16]
 8005c1e:	021a      	lsls	r2, r3, #8
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	430a      	orrs	r2, r1
 8005c26:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005c28:	e002      	b.n	8005c30 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	75fb      	strb	r3, [r7, #23]
      break;
 8005c2e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	2200      	movs	r2, #0
 8005c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c38:	7dfb      	ldrb	r3, [r7, #23]
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3718      	adds	r7, #24
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
 8005c42:	bf00      	nop

08005c44 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005c4e:	2300      	movs	r3, #0
 8005c50:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c58:	2b01      	cmp	r3, #1
 8005c5a:	d101      	bne.n	8005c60 <HAL_TIM_ConfigClockSource+0x1c>
 8005c5c:	2302      	movs	r3, #2
 8005c5e:	e0b6      	b.n	8005dce <HAL_TIM_ConfigClockSource+0x18a>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	2201      	movs	r2, #1
 8005c64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2202      	movs	r2, #2
 8005c6c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005c7e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005c82:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005c8a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68ba      	ldr	r2, [r7, #8]
 8005c92:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c9c:	d03e      	beq.n	8005d1c <HAL_TIM_ConfigClockSource+0xd8>
 8005c9e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ca2:	f200 8087 	bhi.w	8005db4 <HAL_TIM_ConfigClockSource+0x170>
 8005ca6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005caa:	f000 8086 	beq.w	8005dba <HAL_TIM_ConfigClockSource+0x176>
 8005cae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cb2:	d87f      	bhi.n	8005db4 <HAL_TIM_ConfigClockSource+0x170>
 8005cb4:	2b70      	cmp	r3, #112	@ 0x70
 8005cb6:	d01a      	beq.n	8005cee <HAL_TIM_ConfigClockSource+0xaa>
 8005cb8:	2b70      	cmp	r3, #112	@ 0x70
 8005cba:	d87b      	bhi.n	8005db4 <HAL_TIM_ConfigClockSource+0x170>
 8005cbc:	2b60      	cmp	r3, #96	@ 0x60
 8005cbe:	d050      	beq.n	8005d62 <HAL_TIM_ConfigClockSource+0x11e>
 8005cc0:	2b60      	cmp	r3, #96	@ 0x60
 8005cc2:	d877      	bhi.n	8005db4 <HAL_TIM_ConfigClockSource+0x170>
 8005cc4:	2b50      	cmp	r3, #80	@ 0x50
 8005cc6:	d03c      	beq.n	8005d42 <HAL_TIM_ConfigClockSource+0xfe>
 8005cc8:	2b50      	cmp	r3, #80	@ 0x50
 8005cca:	d873      	bhi.n	8005db4 <HAL_TIM_ConfigClockSource+0x170>
 8005ccc:	2b40      	cmp	r3, #64	@ 0x40
 8005cce:	d058      	beq.n	8005d82 <HAL_TIM_ConfigClockSource+0x13e>
 8005cd0:	2b40      	cmp	r3, #64	@ 0x40
 8005cd2:	d86f      	bhi.n	8005db4 <HAL_TIM_ConfigClockSource+0x170>
 8005cd4:	2b30      	cmp	r3, #48	@ 0x30
 8005cd6:	d064      	beq.n	8005da2 <HAL_TIM_ConfigClockSource+0x15e>
 8005cd8:	2b30      	cmp	r3, #48	@ 0x30
 8005cda:	d86b      	bhi.n	8005db4 <HAL_TIM_ConfigClockSource+0x170>
 8005cdc:	2b20      	cmp	r3, #32
 8005cde:	d060      	beq.n	8005da2 <HAL_TIM_ConfigClockSource+0x15e>
 8005ce0:	2b20      	cmp	r3, #32
 8005ce2:	d867      	bhi.n	8005db4 <HAL_TIM_ConfigClockSource+0x170>
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d05c      	beq.n	8005da2 <HAL_TIM_ConfigClockSource+0x15e>
 8005ce8:	2b10      	cmp	r3, #16
 8005cea:	d05a      	beq.n	8005da2 <HAL_TIM_ConfigClockSource+0x15e>
 8005cec:	e062      	b.n	8005db4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005cfa:	683b      	ldr	r3, [r7, #0]
 8005cfc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005cfe:	f000 fc37 	bl	8006570 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	689b      	ldr	r3, [r3, #8]
 8005d08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005d0a:	68bb      	ldr	r3, [r7, #8]
 8005d0c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005d10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	68ba      	ldr	r2, [r7, #8]
 8005d18:	609a      	str	r2, [r3, #8]
      break;
 8005d1a:	e04f      	b.n	8005dbc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005d20:	683b      	ldr	r3, [r7, #0]
 8005d22:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005d2c:	f000 fc20 	bl	8006570 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	689a      	ldr	r2, [r3, #8]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005d3e:	609a      	str	r2, [r3, #8]
      break;
 8005d40:	e03c      	b.n	8005dbc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d4e:	461a      	mov	r2, r3
 8005d50:	f000 fb94 	bl	800647c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	2150      	movs	r1, #80	@ 0x50
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f000 fbed 	bl	800653a <TIM_ITRx_SetConfig>
      break;
 8005d60:	e02c      	b.n	8005dbc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d6a:	683b      	ldr	r3, [r7, #0]
 8005d6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005d6e:	461a      	mov	r2, r3
 8005d70:	f000 fbb3 	bl	80064da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	2160      	movs	r1, #96	@ 0x60
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f000 fbdd 	bl	800653a <TIM_ITRx_SetConfig>
      break;
 8005d80:	e01c      	b.n	8005dbc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005d8a:	683b      	ldr	r3, [r7, #0]
 8005d8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005d8e:	461a      	mov	r2, r3
 8005d90:	f000 fb74 	bl	800647c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	2140      	movs	r1, #64	@ 0x40
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	f000 fbcd 	bl	800653a <TIM_ITRx_SetConfig>
      break;
 8005da0:	e00c      	b.n	8005dbc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	683b      	ldr	r3, [r7, #0]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4619      	mov	r1, r3
 8005dac:	4610      	mov	r0, r2
 8005dae:	f000 fbc4 	bl	800653a <TIM_ITRx_SetConfig>
      break;
 8005db2:	e003      	b.n	8005dbc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005db4:	2301      	movs	r3, #1
 8005db6:	73fb      	strb	r3, [r7, #15]
      break;
 8005db8:	e000      	b.n	8005dbc <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005dba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	2201      	movs	r2, #1
 8005dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005dcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8005dce:	4618      	mov	r0, r3
 8005dd0:	3710      	adds	r7, #16
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}

08005dd6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005dd6:	b480      	push	{r7}
 8005dd8:	b083      	sub	sp, #12
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005dde:	bf00      	nop
 8005de0:	370c      	adds	r7, #12
 8005de2:	46bd      	mov	sp, r7
 8005de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de8:	4770      	bx	lr

08005dea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005dea:	b480      	push	{r7}
 8005dec:	b083      	sub	sp, #12
 8005dee:	af00      	add	r7, sp, #0
 8005df0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005df2:	bf00      	nop
 8005df4:	370c      	adds	r7, #12
 8005df6:	46bd      	mov	sp, r7
 8005df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfc:	4770      	bx	lr

08005dfe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005dfe:	b480      	push	{r7}
 8005e00:	b083      	sub	sp, #12
 8005e02:	af00      	add	r7, sp, #0
 8005e04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e06:	bf00      	nop
 8005e08:	370c      	adds	r7, #12
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr

08005e12 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e12:	b480      	push	{r7}
 8005e14:	b083      	sub	sp, #12
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e1a:	bf00      	nop
 8005e1c:	370c      	adds	r7, #12
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e24:	4770      	bx	lr
	...

08005e28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b085      	sub	sp, #20
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	4a38      	ldr	r2, [pc, #224]	@ (8005f1c <TIM_Base_SetConfig+0xf4>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d007      	beq.n	8005e50 <TIM_Base_SetConfig+0x28>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e46:	d003      	beq.n	8005e50 <TIM_Base_SetConfig+0x28>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4a35      	ldr	r2, [pc, #212]	@ (8005f20 <TIM_Base_SetConfig+0xf8>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d108      	bne.n	8005e62 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e56:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005e58:	683b      	ldr	r3, [r7, #0]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	68fa      	ldr	r2, [r7, #12]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	4a2d      	ldr	r2, [pc, #180]	@ (8005f1c <TIM_Base_SetConfig+0xf4>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d013      	beq.n	8005e92 <TIM_Base_SetConfig+0x6a>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e70:	d00f      	beq.n	8005e92 <TIM_Base_SetConfig+0x6a>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	4a2a      	ldr	r2, [pc, #168]	@ (8005f20 <TIM_Base_SetConfig+0xf8>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d00b      	beq.n	8005e92 <TIM_Base_SetConfig+0x6a>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	4a29      	ldr	r2, [pc, #164]	@ (8005f24 <TIM_Base_SetConfig+0xfc>)
 8005e7e:	4293      	cmp	r3, r2
 8005e80:	d007      	beq.n	8005e92 <TIM_Base_SetConfig+0x6a>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4a28      	ldr	r2, [pc, #160]	@ (8005f28 <TIM_Base_SetConfig+0x100>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d003      	beq.n	8005e92 <TIM_Base_SetConfig+0x6a>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	4a27      	ldr	r2, [pc, #156]	@ (8005f2c <TIM_Base_SetConfig+0x104>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d108      	bne.n	8005ea4 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	68db      	ldr	r3, [r3, #12]
 8005e9e:	68fa      	ldr	r2, [r7, #12]
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	695b      	ldr	r3, [r3, #20]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	68fa      	ldr	r2, [r7, #12]
 8005eb6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	689a      	ldr	r2, [r3, #8]
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	681a      	ldr	r2, [r3, #0]
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	4a14      	ldr	r2, [pc, #80]	@ (8005f1c <TIM_Base_SetConfig+0xf4>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d00b      	beq.n	8005ee8 <TIM_Base_SetConfig+0xc0>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	4a14      	ldr	r2, [pc, #80]	@ (8005f24 <TIM_Base_SetConfig+0xfc>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d007      	beq.n	8005ee8 <TIM_Base_SetConfig+0xc0>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	4a13      	ldr	r2, [pc, #76]	@ (8005f28 <TIM_Base_SetConfig+0x100>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d003      	beq.n	8005ee8 <TIM_Base_SetConfig+0xc0>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a12      	ldr	r2, [pc, #72]	@ (8005f2c <TIM_Base_SetConfig+0x104>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d103      	bne.n	8005ef0 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ee8:	683b      	ldr	r3, [r7, #0]
 8005eea:	691a      	ldr	r2, [r3, #16]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2201      	movs	r2, #1
 8005ef4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	691b      	ldr	r3, [r3, #16]
 8005efa:	f003 0301 	and.w	r3, r3, #1
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	d105      	bne.n	8005f0e <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	691b      	ldr	r3, [r3, #16]
 8005f06:	f023 0201 	bic.w	r2, r3, #1
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	611a      	str	r2, [r3, #16]
  }
}
 8005f0e:	bf00      	nop
 8005f10:	3714      	adds	r7, #20
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	40012c00 	.word	0x40012c00
 8005f20:	40000400 	.word	0x40000400
 8005f24:	40014000 	.word	0x40014000
 8005f28:	40014400 	.word	0x40014400
 8005f2c:	40014800 	.word	0x40014800

08005f30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b087      	sub	sp, #28
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a1b      	ldr	r3, [r3, #32]
 8005f3e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6a1b      	ldr	r3, [r3, #32]
 8005f44:	f023 0201 	bic.w	r2, r3, #1
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	699b      	ldr	r3, [r3, #24]
 8005f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	f023 0303 	bic.w	r3, r3, #3
 8005f6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	68fa      	ldr	r2, [r7, #12]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	f023 0302 	bic.w	r3, r3, #2
 8005f7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	689b      	ldr	r3, [r3, #8]
 8005f82:	697a      	ldr	r2, [r7, #20]
 8005f84:	4313      	orrs	r3, r2
 8005f86:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	4a28      	ldr	r2, [pc, #160]	@ (800602c <TIM_OC1_SetConfig+0xfc>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d00b      	beq.n	8005fa8 <TIM_OC1_SetConfig+0x78>
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	4a27      	ldr	r2, [pc, #156]	@ (8006030 <TIM_OC1_SetConfig+0x100>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d007      	beq.n	8005fa8 <TIM_OC1_SetConfig+0x78>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	4a26      	ldr	r2, [pc, #152]	@ (8006034 <TIM_OC1_SetConfig+0x104>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d003      	beq.n	8005fa8 <TIM_OC1_SetConfig+0x78>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	4a25      	ldr	r2, [pc, #148]	@ (8006038 <TIM_OC1_SetConfig+0x108>)
 8005fa4:	4293      	cmp	r3, r2
 8005fa6:	d10c      	bne.n	8005fc2 <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	f023 0308 	bic.w	r3, r3, #8
 8005fae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005fb0:	683b      	ldr	r3, [r7, #0]
 8005fb2:	68db      	ldr	r3, [r3, #12]
 8005fb4:	697a      	ldr	r2, [r7, #20]
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005fba:	697b      	ldr	r3, [r7, #20]
 8005fbc:	f023 0304 	bic.w	r3, r3, #4
 8005fc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	4a19      	ldr	r2, [pc, #100]	@ (800602c <TIM_OC1_SetConfig+0xfc>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d00b      	beq.n	8005fe2 <TIM_OC1_SetConfig+0xb2>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	4a18      	ldr	r2, [pc, #96]	@ (8006030 <TIM_OC1_SetConfig+0x100>)
 8005fce:	4293      	cmp	r3, r2
 8005fd0:	d007      	beq.n	8005fe2 <TIM_OC1_SetConfig+0xb2>
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	4a17      	ldr	r2, [pc, #92]	@ (8006034 <TIM_OC1_SetConfig+0x104>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d003      	beq.n	8005fe2 <TIM_OC1_SetConfig+0xb2>
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	4a16      	ldr	r2, [pc, #88]	@ (8006038 <TIM_OC1_SetConfig+0x108>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d111      	bne.n	8006006 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005fe2:	693b      	ldr	r3, [r7, #16]
 8005fe4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005fe8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ff0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005ff2:	683b      	ldr	r3, [r7, #0]
 8005ff4:	695b      	ldr	r3, [r3, #20]
 8005ff6:	693a      	ldr	r2, [r7, #16]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005ffc:	683b      	ldr	r3, [r7, #0]
 8005ffe:	699b      	ldr	r3, [r3, #24]
 8006000:	693a      	ldr	r2, [r7, #16]
 8006002:	4313      	orrs	r3, r2
 8006004:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	693a      	ldr	r2, [r7, #16]
 800600a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006012:	683b      	ldr	r3, [r7, #0]
 8006014:	685a      	ldr	r2, [r3, #4]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	697a      	ldr	r2, [r7, #20]
 800601e:	621a      	str	r2, [r3, #32]
}
 8006020:	bf00      	nop
 8006022:	371c      	adds	r7, #28
 8006024:	46bd      	mov	sp, r7
 8006026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602a:	4770      	bx	lr
 800602c:	40012c00 	.word	0x40012c00
 8006030:	40014000 	.word	0x40014000
 8006034:	40014400 	.word	0x40014400
 8006038:	40014800 	.word	0x40014800

0800603c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800603c:	b480      	push	{r7}
 800603e:	b087      	sub	sp, #28
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a1b      	ldr	r3, [r3, #32]
 800604a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6a1b      	ldr	r3, [r3, #32]
 8006050:	f023 0210 	bic.w	r2, r3, #16
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	699b      	ldr	r3, [r3, #24]
 8006062:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800606a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800606e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006076:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006078:	683b      	ldr	r3, [r7, #0]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	021b      	lsls	r3, r3, #8
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	4313      	orrs	r3, r2
 8006082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006084:	697b      	ldr	r3, [r7, #20]
 8006086:	f023 0320 	bic.w	r3, r3, #32
 800608a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	011b      	lsls	r3, r3, #4
 8006092:	697a      	ldr	r2, [r7, #20]
 8006094:	4313      	orrs	r3, r2
 8006096:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	4a24      	ldr	r2, [pc, #144]	@ (800612c <TIM_OC2_SetConfig+0xf0>)
 800609c:	4293      	cmp	r3, r2
 800609e:	d10d      	bne.n	80060bc <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060a6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80060a8:	683b      	ldr	r3, [r7, #0]
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	011b      	lsls	r3, r3, #4
 80060ae:	697a      	ldr	r2, [r7, #20]
 80060b0:	4313      	orrs	r3, r2
 80060b2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060ba:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	4a1b      	ldr	r2, [pc, #108]	@ (800612c <TIM_OC2_SetConfig+0xf0>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d00b      	beq.n	80060dc <TIM_OC2_SetConfig+0xa0>
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	4a1a      	ldr	r2, [pc, #104]	@ (8006130 <TIM_OC2_SetConfig+0xf4>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d007      	beq.n	80060dc <TIM_OC2_SetConfig+0xa0>
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	4a19      	ldr	r2, [pc, #100]	@ (8006134 <TIM_OC2_SetConfig+0xf8>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d003      	beq.n	80060dc <TIM_OC2_SetConfig+0xa0>
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	4a18      	ldr	r2, [pc, #96]	@ (8006138 <TIM_OC2_SetConfig+0xfc>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d113      	bne.n	8006104 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80060e2:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80060ea:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	695b      	ldr	r3, [r3, #20]
 80060f0:	009b      	lsls	r3, r3, #2
 80060f2:	693a      	ldr	r2, [r7, #16]
 80060f4:	4313      	orrs	r3, r2
 80060f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	699b      	ldr	r3, [r3, #24]
 80060fc:	009b      	lsls	r3, r3, #2
 80060fe:	693a      	ldr	r2, [r7, #16]
 8006100:	4313      	orrs	r3, r2
 8006102:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	693a      	ldr	r2, [r7, #16]
 8006108:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	68fa      	ldr	r2, [r7, #12]
 800610e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	685a      	ldr	r2, [r3, #4]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	697a      	ldr	r2, [r7, #20]
 800611c:	621a      	str	r2, [r3, #32]
}
 800611e:	bf00      	nop
 8006120:	371c      	adds	r7, #28
 8006122:	46bd      	mov	sp, r7
 8006124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006128:	4770      	bx	lr
 800612a:	bf00      	nop
 800612c:	40012c00 	.word	0x40012c00
 8006130:	40014000 	.word	0x40014000
 8006134:	40014400 	.word	0x40014400
 8006138:	40014800 	.word	0x40014800

0800613c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800613c:	b480      	push	{r7}
 800613e:	b087      	sub	sp, #28
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6a1b      	ldr	r3, [r3, #32]
 800614a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6a1b      	ldr	r3, [r3, #32]
 8006150:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	69db      	ldr	r3, [r3, #28]
 8006162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800616a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800616e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	f023 0303 	bic.w	r3, r3, #3
 8006176:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006178:	683b      	ldr	r3, [r7, #0]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	68fa      	ldr	r2, [r7, #12]
 800617e:	4313      	orrs	r3, r2
 8006180:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006188:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	021b      	lsls	r3, r3, #8
 8006190:	697a      	ldr	r2, [r7, #20]
 8006192:	4313      	orrs	r3, r2
 8006194:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	4a23      	ldr	r2, [pc, #140]	@ (8006228 <TIM_OC3_SetConfig+0xec>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d10d      	bne.n	80061ba <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800619e:	697b      	ldr	r3, [r7, #20]
 80061a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80061a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	68db      	ldr	r3, [r3, #12]
 80061aa:	021b      	lsls	r3, r3, #8
 80061ac:	697a      	ldr	r2, [r7, #20]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80061b2:	697b      	ldr	r3, [r7, #20]
 80061b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80061b8:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	4a1a      	ldr	r2, [pc, #104]	@ (8006228 <TIM_OC3_SetConfig+0xec>)
 80061be:	4293      	cmp	r3, r2
 80061c0:	d00b      	beq.n	80061da <TIM_OC3_SetConfig+0x9e>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	4a19      	ldr	r2, [pc, #100]	@ (800622c <TIM_OC3_SetConfig+0xf0>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d007      	beq.n	80061da <TIM_OC3_SetConfig+0x9e>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	4a18      	ldr	r2, [pc, #96]	@ (8006230 <TIM_OC3_SetConfig+0xf4>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d003      	beq.n	80061da <TIM_OC3_SetConfig+0x9e>
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	4a17      	ldr	r2, [pc, #92]	@ (8006234 <TIM_OC3_SetConfig+0xf8>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d113      	bne.n	8006202 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80061da:	693b      	ldr	r3, [r7, #16]
 80061dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80061e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80061e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	695b      	ldr	r3, [r3, #20]
 80061ee:	011b      	lsls	r3, r3, #4
 80061f0:	693a      	ldr	r2, [r7, #16]
 80061f2:	4313      	orrs	r3, r2
 80061f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80061f6:	683b      	ldr	r3, [r7, #0]
 80061f8:	699b      	ldr	r3, [r3, #24]
 80061fa:	011b      	lsls	r3, r3, #4
 80061fc:	693a      	ldr	r2, [r7, #16]
 80061fe:	4313      	orrs	r3, r2
 8006200:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	693a      	ldr	r2, [r7, #16]
 8006206:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	68fa      	ldr	r2, [r7, #12]
 800620c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	685a      	ldr	r2, [r3, #4]
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	697a      	ldr	r2, [r7, #20]
 800621a:	621a      	str	r2, [r3, #32]
}
 800621c:	bf00      	nop
 800621e:	371c      	adds	r7, #28
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr
 8006228:	40012c00 	.word	0x40012c00
 800622c:	40014000 	.word	0x40014000
 8006230:	40014400 	.word	0x40014400
 8006234:	40014800 	.word	0x40014800

08006238 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006238:	b480      	push	{r7}
 800623a:	b087      	sub	sp, #28
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
 8006240:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6a1b      	ldr	r3, [r3, #32]
 8006246:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	6a1b      	ldr	r3, [r3, #32]
 800624c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	685b      	ldr	r3, [r3, #4]
 8006258:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	69db      	ldr	r3, [r3, #28]
 800625e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006266:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800626a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006272:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	021b      	lsls	r3, r3, #8
 800627a:	68fa      	ldr	r2, [r7, #12]
 800627c:	4313      	orrs	r3, r2
 800627e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006286:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006288:	683b      	ldr	r3, [r7, #0]
 800628a:	689b      	ldr	r3, [r3, #8]
 800628c:	031b      	lsls	r3, r3, #12
 800628e:	693a      	ldr	r2, [r7, #16]
 8006290:	4313      	orrs	r3, r2
 8006292:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	4a16      	ldr	r2, [pc, #88]	@ (80062f0 <TIM_OC4_SetConfig+0xb8>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d00b      	beq.n	80062b4 <TIM_OC4_SetConfig+0x7c>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	4a15      	ldr	r2, [pc, #84]	@ (80062f4 <TIM_OC4_SetConfig+0xbc>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d007      	beq.n	80062b4 <TIM_OC4_SetConfig+0x7c>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	4a14      	ldr	r2, [pc, #80]	@ (80062f8 <TIM_OC4_SetConfig+0xc0>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d003      	beq.n	80062b4 <TIM_OC4_SetConfig+0x7c>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	4a13      	ldr	r2, [pc, #76]	@ (80062fc <TIM_OC4_SetConfig+0xc4>)
 80062b0:	4293      	cmp	r3, r2
 80062b2:	d109      	bne.n	80062c8 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80062ba:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	695b      	ldr	r3, [r3, #20]
 80062c0:	019b      	lsls	r3, r3, #6
 80062c2:	697a      	ldr	r2, [r7, #20]
 80062c4:	4313      	orrs	r3, r2
 80062c6:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	697a      	ldr	r2, [r7, #20]
 80062cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	68fa      	ldr	r2, [r7, #12]
 80062d2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80062d4:	683b      	ldr	r3, [r7, #0]
 80062d6:	685a      	ldr	r2, [r3, #4]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	693a      	ldr	r2, [r7, #16]
 80062e0:	621a      	str	r2, [r3, #32]
}
 80062e2:	bf00      	nop
 80062e4:	371c      	adds	r7, #28
 80062e6:	46bd      	mov	sp, r7
 80062e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ec:	4770      	bx	lr
 80062ee:	bf00      	nop
 80062f0:	40012c00 	.word	0x40012c00
 80062f4:	40014000 	.word	0x40014000
 80062f8:	40014400 	.word	0x40014400
 80062fc:	40014800 	.word	0x40014800

08006300 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006300:	b480      	push	{r7}
 8006302:	b087      	sub	sp, #28
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6a1b      	ldr	r3, [r3, #32]
 800630e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6a1b      	ldr	r3, [r3, #32]
 8006314:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	685b      	ldr	r3, [r3, #4]
 8006320:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800632e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006332:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	68fa      	ldr	r2, [r7, #12]
 800633a:	4313      	orrs	r3, r2
 800633c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800633e:	693b      	ldr	r3, [r7, #16]
 8006340:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006344:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	041b      	lsls	r3, r3, #16
 800634c:	693a      	ldr	r2, [r7, #16]
 800634e:	4313      	orrs	r3, r2
 8006350:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	4a15      	ldr	r2, [pc, #84]	@ (80063ac <TIM_OC5_SetConfig+0xac>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d00b      	beq.n	8006372 <TIM_OC5_SetConfig+0x72>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	4a14      	ldr	r2, [pc, #80]	@ (80063b0 <TIM_OC5_SetConfig+0xb0>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d007      	beq.n	8006372 <TIM_OC5_SetConfig+0x72>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	4a13      	ldr	r2, [pc, #76]	@ (80063b4 <TIM_OC5_SetConfig+0xb4>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d003      	beq.n	8006372 <TIM_OC5_SetConfig+0x72>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	4a12      	ldr	r2, [pc, #72]	@ (80063b8 <TIM_OC5_SetConfig+0xb8>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d109      	bne.n	8006386 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006378:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	695b      	ldr	r3, [r3, #20]
 800637e:	021b      	lsls	r3, r3, #8
 8006380:	697a      	ldr	r2, [r7, #20]
 8006382:	4313      	orrs	r3, r2
 8006384:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	697a      	ldr	r2, [r7, #20]
 800638a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	68fa      	ldr	r2, [r7, #12]
 8006390:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	685a      	ldr	r2, [r3, #4]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	693a      	ldr	r2, [r7, #16]
 800639e:	621a      	str	r2, [r3, #32]
}
 80063a0:	bf00      	nop
 80063a2:	371c      	adds	r7, #28
 80063a4:	46bd      	mov	sp, r7
 80063a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063aa:	4770      	bx	lr
 80063ac:	40012c00 	.word	0x40012c00
 80063b0:	40014000 	.word	0x40014000
 80063b4:	40014400 	.word	0x40014400
 80063b8:	40014800 	.word	0x40014800

080063bc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80063bc:	b480      	push	{r7}
 80063be:	b087      	sub	sp, #28
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6a1b      	ldr	r3, [r3, #32]
 80063ca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6a1b      	ldr	r3, [r3, #32]
 80063d0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	685b      	ldr	r3, [r3, #4]
 80063dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80063ea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80063ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80063f0:	683b      	ldr	r3, [r7, #0]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	021b      	lsls	r3, r3, #8
 80063f6:	68fa      	ldr	r2, [r7, #12]
 80063f8:	4313      	orrs	r3, r2
 80063fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006402:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	689b      	ldr	r3, [r3, #8]
 8006408:	051b      	lsls	r3, r3, #20
 800640a:	693a      	ldr	r2, [r7, #16]
 800640c:	4313      	orrs	r3, r2
 800640e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	4a16      	ldr	r2, [pc, #88]	@ (800646c <TIM_OC6_SetConfig+0xb0>)
 8006414:	4293      	cmp	r3, r2
 8006416:	d00b      	beq.n	8006430 <TIM_OC6_SetConfig+0x74>
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	4a15      	ldr	r2, [pc, #84]	@ (8006470 <TIM_OC6_SetConfig+0xb4>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d007      	beq.n	8006430 <TIM_OC6_SetConfig+0x74>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	4a14      	ldr	r2, [pc, #80]	@ (8006474 <TIM_OC6_SetConfig+0xb8>)
 8006424:	4293      	cmp	r3, r2
 8006426:	d003      	beq.n	8006430 <TIM_OC6_SetConfig+0x74>
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	4a13      	ldr	r2, [pc, #76]	@ (8006478 <TIM_OC6_SetConfig+0xbc>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d109      	bne.n	8006444 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006436:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	695b      	ldr	r3, [r3, #20]
 800643c:	029b      	lsls	r3, r3, #10
 800643e:	697a      	ldr	r2, [r7, #20]
 8006440:	4313      	orrs	r3, r2
 8006442:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	697a      	ldr	r2, [r7, #20]
 8006448:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	68fa      	ldr	r2, [r7, #12]
 800644e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	685a      	ldr	r2, [r3, #4]
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	693a      	ldr	r2, [r7, #16]
 800645c:	621a      	str	r2, [r3, #32]
}
 800645e:	bf00      	nop
 8006460:	371c      	adds	r7, #28
 8006462:	46bd      	mov	sp, r7
 8006464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006468:	4770      	bx	lr
 800646a:	bf00      	nop
 800646c:	40012c00 	.word	0x40012c00
 8006470:	40014000 	.word	0x40014000
 8006474:	40014400 	.word	0x40014400
 8006478:	40014800 	.word	0x40014800

0800647c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800647c:	b480      	push	{r7}
 800647e:	b087      	sub	sp, #28
 8006480:	af00      	add	r7, sp, #0
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	6a1b      	ldr	r3, [r3, #32]
 800648c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	6a1b      	ldr	r3, [r3, #32]
 8006492:	f023 0201 	bic.w	r2, r3, #1
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	699b      	ldr	r3, [r3, #24]
 800649e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80064a0:	693b      	ldr	r3, [r7, #16]
 80064a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80064a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	011b      	lsls	r3, r3, #4
 80064ac:	693a      	ldr	r2, [r7, #16]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	f023 030a 	bic.w	r3, r3, #10
 80064b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80064ba:	697a      	ldr	r2, [r7, #20]
 80064bc:	68bb      	ldr	r3, [r7, #8]
 80064be:	4313      	orrs	r3, r2
 80064c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	693a      	ldr	r2, [r7, #16]
 80064c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	697a      	ldr	r2, [r7, #20]
 80064cc:	621a      	str	r2, [r3, #32]
}
 80064ce:	bf00      	nop
 80064d0:	371c      	adds	r7, #28
 80064d2:	46bd      	mov	sp, r7
 80064d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d8:	4770      	bx	lr

080064da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80064da:	b480      	push	{r7}
 80064dc:	b087      	sub	sp, #28
 80064de:	af00      	add	r7, sp, #0
 80064e0:	60f8      	str	r0, [r7, #12]
 80064e2:	60b9      	str	r1, [r7, #8]
 80064e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	6a1b      	ldr	r3, [r3, #32]
 80064ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	6a1b      	ldr	r3, [r3, #32]
 80064f0:	f023 0210 	bic.w	r2, r3, #16
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	699b      	ldr	r3, [r3, #24]
 80064fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80064fe:	693b      	ldr	r3, [r7, #16]
 8006500:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006504:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	031b      	lsls	r3, r3, #12
 800650a:	693a      	ldr	r2, [r7, #16]
 800650c:	4313      	orrs	r3, r2
 800650e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006510:	697b      	ldr	r3, [r7, #20]
 8006512:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006516:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006518:	68bb      	ldr	r3, [r7, #8]
 800651a:	011b      	lsls	r3, r3, #4
 800651c:	697a      	ldr	r2, [r7, #20]
 800651e:	4313      	orrs	r3, r2
 8006520:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	693a      	ldr	r2, [r7, #16]
 8006526:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	697a      	ldr	r2, [r7, #20]
 800652c:	621a      	str	r2, [r3, #32]
}
 800652e:	bf00      	nop
 8006530:	371c      	adds	r7, #28
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr

0800653a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800653a:	b480      	push	{r7}
 800653c:	b085      	sub	sp, #20
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
 8006542:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006550:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006552:	683a      	ldr	r2, [r7, #0]
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	4313      	orrs	r3, r2
 8006558:	f043 0307 	orr.w	r3, r3, #7
 800655c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	68fa      	ldr	r2, [r7, #12]
 8006562:	609a      	str	r2, [r3, #8]
}
 8006564:	bf00      	nop
 8006566:	3714      	adds	r7, #20
 8006568:	46bd      	mov	sp, r7
 800656a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656e:	4770      	bx	lr

08006570 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006570:	b480      	push	{r7}
 8006572:	b087      	sub	sp, #28
 8006574:	af00      	add	r7, sp, #0
 8006576:	60f8      	str	r0, [r7, #12]
 8006578:	60b9      	str	r1, [r7, #8]
 800657a:	607a      	str	r2, [r7, #4]
 800657c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006584:	697b      	ldr	r3, [r7, #20]
 8006586:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800658a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	021a      	lsls	r2, r3, #8
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	431a      	orrs	r2, r3
 8006594:	68bb      	ldr	r3, [r7, #8]
 8006596:	4313      	orrs	r3, r2
 8006598:	697a      	ldr	r2, [r7, #20]
 800659a:	4313      	orrs	r3, r2
 800659c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	697a      	ldr	r2, [r7, #20]
 80065a2:	609a      	str	r2, [r3, #8]
}
 80065a4:	bf00      	nop
 80065a6:	371c      	adds	r7, #28
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr

080065b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b087      	sub	sp, #28
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	60f8      	str	r0, [r7, #12]
 80065b8:	60b9      	str	r1, [r7, #8]
 80065ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80065bc:	68bb      	ldr	r3, [r7, #8]
 80065be:	f003 031f 	and.w	r3, r3, #31
 80065c2:	2201      	movs	r2, #1
 80065c4:	fa02 f303 	lsl.w	r3, r2, r3
 80065c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6a1a      	ldr	r2, [r3, #32]
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	43db      	mvns	r3, r3
 80065d2:	401a      	ands	r2, r3
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	6a1a      	ldr	r2, [r3, #32]
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	f003 031f 	and.w	r3, r3, #31
 80065e2:	6879      	ldr	r1, [r7, #4]
 80065e4:	fa01 f303 	lsl.w	r3, r1, r3
 80065e8:	431a      	orrs	r2, r3
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	621a      	str	r2, [r3, #32]
}
 80065ee:	bf00      	nop
 80065f0:	371c      	adds	r7, #28
 80065f2:	46bd      	mov	sp, r7
 80065f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f8:	4770      	bx	lr
	...

080065fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b085      	sub	sp, #20
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
 8006604:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800660c:	2b01      	cmp	r3, #1
 800660e:	d101      	bne.n	8006614 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006610:	2302      	movs	r3, #2
 8006612:	e054      	b.n	80066be <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2201      	movs	r2, #1
 8006618:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2202      	movs	r2, #2
 8006620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	685b      	ldr	r3, [r3, #4]
 800662a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a24      	ldr	r2, [pc, #144]	@ (80066cc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d108      	bne.n	8006650 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006644:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006646:	683b      	ldr	r3, [r7, #0]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	68fa      	ldr	r2, [r7, #12]
 800664c:	4313      	orrs	r3, r2
 800664e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006656:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	68fa      	ldr	r2, [r7, #12]
 800665e:	4313      	orrs	r3, r2
 8006660:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	68fa      	ldr	r2, [r7, #12]
 8006668:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a17      	ldr	r2, [pc, #92]	@ (80066cc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d00e      	beq.n	8006692 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800667c:	d009      	beq.n	8006692 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a13      	ldr	r2, [pc, #76]	@ (80066d0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d004      	beq.n	8006692 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a11      	ldr	r2, [pc, #68]	@ (80066d4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d10c      	bne.n	80066ac <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006698:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	689b      	ldr	r3, [r3, #8]
 800669e:	68ba      	ldr	r2, [r7, #8]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	68ba      	ldr	r2, [r7, #8]
 80066aa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2201      	movs	r2, #1
 80066b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80066bc:	2300      	movs	r3, #0
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3714      	adds	r7, #20
 80066c2:	46bd      	mov	sp, r7
 80066c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c8:	4770      	bx	lr
 80066ca:	bf00      	nop
 80066cc:	40012c00 	.word	0x40012c00
 80066d0:	40000400 	.word	0x40000400
 80066d4:	40014000 	.word	0x40014000

080066d8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80066d8:	b480      	push	{r7}
 80066da:	b085      	sub	sp, #20
 80066dc:	af00      	add	r7, sp, #0
 80066de:	6078      	str	r0, [r7, #4]
 80066e0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80066e2:	2300      	movs	r3, #0
 80066e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80066ec:	2b01      	cmp	r3, #1
 80066ee:	d101      	bne.n	80066f4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80066f0:	2302      	movs	r3, #2
 80066f2:	e060      	b.n	80067b6 <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006702:	683b      	ldr	r3, [r7, #0]
 8006704:	68db      	ldr	r3, [r3, #12]
 8006706:	4313      	orrs	r3, r2
 8006708:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	689b      	ldr	r3, [r3, #8]
 8006714:	4313      	orrs	r3, r2
 8006716:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	4313      	orrs	r3, r2
 8006724:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800672c:	683b      	ldr	r3, [r7, #0]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4313      	orrs	r3, r2
 8006732:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	691b      	ldr	r3, [r3, #16]
 800673e:	4313      	orrs	r3, r2
 8006740:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006748:	683b      	ldr	r3, [r7, #0]
 800674a:	695b      	ldr	r3, [r3, #20]
 800674c:	4313      	orrs	r3, r2
 800674e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006756:	683b      	ldr	r3, [r7, #0]
 8006758:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800675a:	4313      	orrs	r3, r2
 800675c:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	699b      	ldr	r3, [r3, #24]
 8006768:	041b      	lsls	r3, r3, #16
 800676a:	4313      	orrs	r3, r2
 800676c:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a14      	ldr	r2, [pc, #80]	@ (80067c4 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d115      	bne.n	80067a4 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006782:	051b      	lsls	r3, r3, #20
 8006784:	4313      	orrs	r3, r2
 8006786:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	69db      	ldr	r3, [r3, #28]
 8006792:	4313      	orrs	r3, r2
 8006794:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	6a1b      	ldr	r3, [r3, #32]
 80067a0:	4313      	orrs	r3, r2
 80067a2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	68fa      	ldr	r2, [r7, #12]
 80067aa:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2200      	movs	r2, #0
 80067b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80067b4:	2300      	movs	r3, #0
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	3714      	adds	r7, #20
 80067ba:	46bd      	mov	sp, r7
 80067bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c0:	4770      	bx	lr
 80067c2:	bf00      	nop
 80067c4:	40012c00 	.word	0x40012c00

080067c8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80067c8:	b480      	push	{r7}
 80067ca:	b083      	sub	sp, #12
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80067d0:	bf00      	nop
 80067d2:	370c      	adds	r7, #12
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr

080067dc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80067dc:	b480      	push	{r7}
 80067de:	b083      	sub	sp, #12
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80067e4:	bf00      	nop
 80067e6:	370c      	adds	r7, #12
 80067e8:	46bd      	mov	sp, r7
 80067ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ee:	4770      	bx	lr

080067f0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80067f0:	b480      	push	{r7}
 80067f2:	b083      	sub	sp, #12
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80067f8:	bf00      	nop
 80067fa:	370c      	adds	r7, #12
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr

08006804 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006804:	b580      	push	{r7, lr}
 8006806:	b082      	sub	sp, #8
 8006808:	af00      	add	r7, sp, #0
 800680a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2b00      	cmp	r3, #0
 8006810:	d101      	bne.n	8006816 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	e040      	b.n	8006898 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800681a:	2b00      	cmp	r3, #0
 800681c:	d106      	bne.n	800682c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2200      	movs	r2, #0
 8006822:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f7fb fbca 	bl	8001fc0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2224      	movs	r2, #36	@ 0x24
 8006830:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	681a      	ldr	r2, [r3, #0]
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	f022 0201 	bic.w	r2, r2, #1
 8006840:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006846:	2b00      	cmp	r3, #0
 8006848:	d002      	beq.n	8006850 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f000 f9e8 	bl	8006c20 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006850:	6878      	ldr	r0, [r7, #4]
 8006852:	f000 f8af 	bl	80069b4 <UART_SetConfig>
 8006856:	4603      	mov	r3, r0
 8006858:	2b01      	cmp	r3, #1
 800685a:	d101      	bne.n	8006860 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800685c:	2301      	movs	r3, #1
 800685e:	e01b      	b.n	8006898 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	685a      	ldr	r2, [r3, #4]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800686e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	689a      	ldr	r2, [r3, #8]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800687e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	681a      	ldr	r2, [r3, #0]
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f042 0201 	orr.w	r2, r2, #1
 800688e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006890:	6878      	ldr	r0, [r7, #4]
 8006892:	f000 fa67 	bl	8006d64 <UART_CheckIdleState>
 8006896:	4603      	mov	r3, r0
}
 8006898:	4618      	mov	r0, r3
 800689a:	3708      	adds	r7, #8
 800689c:	46bd      	mov	sp, r7
 800689e:	bd80      	pop	{r7, pc}

080068a0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b08a      	sub	sp, #40	@ 0x28
 80068a4:	af02      	add	r7, sp, #8
 80068a6:	60f8      	str	r0, [r7, #12]
 80068a8:	60b9      	str	r1, [r7, #8]
 80068aa:	603b      	str	r3, [r7, #0]
 80068ac:	4613      	mov	r3, r2
 80068ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80068b4:	2b20      	cmp	r3, #32
 80068b6:	d177      	bne.n	80069a8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d002      	beq.n	80068c4 <HAL_UART_Transmit+0x24>
 80068be:	88fb      	ldrh	r3, [r7, #6]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d101      	bne.n	80068c8 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 80068c4:	2301      	movs	r3, #1
 80068c6:	e070      	b.n	80069aa <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	2200      	movs	r2, #0
 80068cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2221      	movs	r2, #33	@ 0x21
 80068d4:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80068d6:	f7fb fc3b 	bl	8002150 <HAL_GetTick>
 80068da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	88fa      	ldrh	r2, [r7, #6]
 80068e0:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	88fa      	ldrh	r2, [r7, #6]
 80068e8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	689b      	ldr	r3, [r3, #8]
 80068f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068f4:	d108      	bne.n	8006908 <HAL_UART_Transmit+0x68>
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	691b      	ldr	r3, [r3, #16]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d104      	bne.n	8006908 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80068fe:	2300      	movs	r3, #0
 8006900:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	61bb      	str	r3, [r7, #24]
 8006906:	e003      	b.n	8006910 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800690c:	2300      	movs	r3, #0
 800690e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006910:	e02f      	b.n	8006972 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	9300      	str	r3, [sp, #0]
 8006916:	697b      	ldr	r3, [r7, #20]
 8006918:	2200      	movs	r2, #0
 800691a:	2180      	movs	r1, #128	@ 0x80
 800691c:	68f8      	ldr	r0, [r7, #12]
 800691e:	f000 fac9 	bl	8006eb4 <UART_WaitOnFlagUntilTimeout>
 8006922:	4603      	mov	r3, r0
 8006924:	2b00      	cmp	r3, #0
 8006926:	d004      	beq.n	8006932 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	2220      	movs	r2, #32
 800692c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800692e:	2303      	movs	r3, #3
 8006930:	e03b      	b.n	80069aa <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	2b00      	cmp	r3, #0
 8006936:	d10b      	bne.n	8006950 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006938:	69bb      	ldr	r3, [r7, #24]
 800693a:	881a      	ldrh	r2, [r3, #0]
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006944:	b292      	uxth	r2, r2
 8006946:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006948:	69bb      	ldr	r3, [r7, #24]
 800694a:	3302      	adds	r3, #2
 800694c:	61bb      	str	r3, [r7, #24]
 800694e:	e007      	b.n	8006960 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006950:	69fb      	ldr	r3, [r7, #28]
 8006952:	781a      	ldrb	r2, [r3, #0]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	3301      	adds	r3, #1
 800695e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006966:	b29b      	uxth	r3, r3
 8006968:	3b01      	subs	r3, #1
 800696a:	b29a      	uxth	r2, r3
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8006978:	b29b      	uxth	r3, r3
 800697a:	2b00      	cmp	r3, #0
 800697c:	d1c9      	bne.n	8006912 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	9300      	str	r3, [sp, #0]
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	2200      	movs	r2, #0
 8006986:	2140      	movs	r1, #64	@ 0x40
 8006988:	68f8      	ldr	r0, [r7, #12]
 800698a:	f000 fa93 	bl	8006eb4 <UART_WaitOnFlagUntilTimeout>
 800698e:	4603      	mov	r3, r0
 8006990:	2b00      	cmp	r3, #0
 8006992:	d004      	beq.n	800699e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	2220      	movs	r2, #32
 8006998:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800699a:	2303      	movs	r3, #3
 800699c:	e005      	b.n	80069aa <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	2220      	movs	r2, #32
 80069a2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80069a4:	2300      	movs	r3, #0
 80069a6:	e000      	b.n	80069aa <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80069a8:	2302      	movs	r3, #2
  }
}
 80069aa:	4618      	mov	r0, r3
 80069ac:	3720      	adds	r7, #32
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}
	...

080069b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b088      	sub	sp, #32
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80069bc:	2300      	movs	r3, #0
 80069be:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	689a      	ldr	r2, [r3, #8]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	691b      	ldr	r3, [r3, #16]
 80069c8:	431a      	orrs	r2, r3
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	695b      	ldr	r3, [r3, #20]
 80069ce:	431a      	orrs	r2, r3
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	69db      	ldr	r3, [r3, #28]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	681a      	ldr	r2, [r3, #0]
 80069de:	4b8a      	ldr	r3, [pc, #552]	@ (8006c08 <UART_SetConfig+0x254>)
 80069e0:	4013      	ands	r3, r2
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	6812      	ldr	r2, [r2, #0]
 80069e6:	6979      	ldr	r1, [r7, #20]
 80069e8:	430b      	orrs	r3, r1
 80069ea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	68da      	ldr	r2, [r3, #12]
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	430a      	orrs	r2, r1
 8006a00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	699b      	ldr	r3, [r3, #24]
 8006a06:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6a1b      	ldr	r3, [r3, #32]
 8006a0c:	697a      	ldr	r2, [r7, #20]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	689b      	ldr	r3, [r3, #8]
 8006a18:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	697a      	ldr	r2, [r7, #20]
 8006a22:	430a      	orrs	r2, r1
 8006a24:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	4a78      	ldr	r2, [pc, #480]	@ (8006c0c <UART_SetConfig+0x258>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d120      	bne.n	8006a72 <UART_SetConfig+0xbe>
 8006a30:	4b77      	ldr	r3, [pc, #476]	@ (8006c10 <UART_SetConfig+0x25c>)
 8006a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a34:	f003 0303 	and.w	r3, r3, #3
 8006a38:	2b03      	cmp	r3, #3
 8006a3a:	d817      	bhi.n	8006a6c <UART_SetConfig+0xb8>
 8006a3c:	a201      	add	r2, pc, #4	@ (adr r2, 8006a44 <UART_SetConfig+0x90>)
 8006a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a42:	bf00      	nop
 8006a44:	08006a55 	.word	0x08006a55
 8006a48:	08006a61 	.word	0x08006a61
 8006a4c:	08006a67 	.word	0x08006a67
 8006a50:	08006a5b 	.word	0x08006a5b
 8006a54:	2300      	movs	r3, #0
 8006a56:	77fb      	strb	r3, [r7, #31]
 8006a58:	e01d      	b.n	8006a96 <UART_SetConfig+0xe2>
 8006a5a:	2302      	movs	r3, #2
 8006a5c:	77fb      	strb	r3, [r7, #31]
 8006a5e:	e01a      	b.n	8006a96 <UART_SetConfig+0xe2>
 8006a60:	2304      	movs	r3, #4
 8006a62:	77fb      	strb	r3, [r7, #31]
 8006a64:	e017      	b.n	8006a96 <UART_SetConfig+0xe2>
 8006a66:	2308      	movs	r3, #8
 8006a68:	77fb      	strb	r3, [r7, #31]
 8006a6a:	e014      	b.n	8006a96 <UART_SetConfig+0xe2>
 8006a6c:	2310      	movs	r3, #16
 8006a6e:	77fb      	strb	r3, [r7, #31]
 8006a70:	e011      	b.n	8006a96 <UART_SetConfig+0xe2>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4a67      	ldr	r2, [pc, #412]	@ (8006c14 <UART_SetConfig+0x260>)
 8006a78:	4293      	cmp	r3, r2
 8006a7a:	d102      	bne.n	8006a82 <UART_SetConfig+0xce>
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	77fb      	strb	r3, [r7, #31]
 8006a80:	e009      	b.n	8006a96 <UART_SetConfig+0xe2>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4a64      	ldr	r2, [pc, #400]	@ (8006c18 <UART_SetConfig+0x264>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d102      	bne.n	8006a92 <UART_SetConfig+0xde>
 8006a8c:	2300      	movs	r3, #0
 8006a8e:	77fb      	strb	r3, [r7, #31]
 8006a90:	e001      	b.n	8006a96 <UART_SetConfig+0xe2>
 8006a92:	2310      	movs	r3, #16
 8006a94:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	69db      	ldr	r3, [r3, #28]
 8006a9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006a9e:	d15a      	bne.n	8006b56 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 8006aa0:	7ffb      	ldrb	r3, [r7, #31]
 8006aa2:	2b08      	cmp	r3, #8
 8006aa4:	d827      	bhi.n	8006af6 <UART_SetConfig+0x142>
 8006aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8006aac <UART_SetConfig+0xf8>)
 8006aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aac:	08006ad1 	.word	0x08006ad1
 8006ab0:	08006ad9 	.word	0x08006ad9
 8006ab4:	08006ae1 	.word	0x08006ae1
 8006ab8:	08006af7 	.word	0x08006af7
 8006abc:	08006ae7 	.word	0x08006ae7
 8006ac0:	08006af7 	.word	0x08006af7
 8006ac4:	08006af7 	.word	0x08006af7
 8006ac8:	08006af7 	.word	0x08006af7
 8006acc:	08006aef 	.word	0x08006aef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006ad0:	f7fe fa04 	bl	8004edc <HAL_RCC_GetPCLK1Freq>
 8006ad4:	61b8      	str	r0, [r7, #24]
        break;
 8006ad6:	e013      	b.n	8006b00 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ad8:	f7fe fa22 	bl	8004f20 <HAL_RCC_GetPCLK2Freq>
 8006adc:	61b8      	str	r0, [r7, #24]
        break;
 8006ade:	e00f      	b.n	8006b00 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ae0:	4b4e      	ldr	r3, [pc, #312]	@ (8006c1c <UART_SetConfig+0x268>)
 8006ae2:	61bb      	str	r3, [r7, #24]
        break;
 8006ae4:	e00c      	b.n	8006b00 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ae6:	f7fe f999 	bl	8004e1c <HAL_RCC_GetSysClockFreq>
 8006aea:	61b8      	str	r0, [r7, #24]
        break;
 8006aec:	e008      	b.n	8006b00 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006aee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006af2:	61bb      	str	r3, [r7, #24]
        break;
 8006af4:	e004      	b.n	8006b00 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8006af6:	2300      	movs	r3, #0
 8006af8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	77bb      	strb	r3, [r7, #30]
        break;
 8006afe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006b00:	69bb      	ldr	r3, [r7, #24]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d074      	beq.n	8006bf0 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006b06:	69bb      	ldr	r3, [r7, #24]
 8006b08:	005a      	lsls	r2, r3, #1
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	685b      	ldr	r3, [r3, #4]
 8006b0e:	085b      	lsrs	r3, r3, #1
 8006b10:	441a      	add	r2, r3
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b1a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006b1c:	693b      	ldr	r3, [r7, #16]
 8006b1e:	2b0f      	cmp	r3, #15
 8006b20:	d916      	bls.n	8006b50 <UART_SetConfig+0x19c>
 8006b22:	693b      	ldr	r3, [r7, #16]
 8006b24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b28:	d212      	bcs.n	8006b50 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006b2a:	693b      	ldr	r3, [r7, #16]
 8006b2c:	b29b      	uxth	r3, r3
 8006b2e:	f023 030f 	bic.w	r3, r3, #15
 8006b32:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	085b      	lsrs	r3, r3, #1
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	f003 0307 	and.w	r3, r3, #7
 8006b3e:	b29a      	uxth	r2, r3
 8006b40:	89fb      	ldrh	r3, [r7, #14]
 8006b42:	4313      	orrs	r3, r2
 8006b44:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	89fa      	ldrh	r2, [r7, #14]
 8006b4c:	60da      	str	r2, [r3, #12]
 8006b4e:	e04f      	b.n	8006bf0 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006b50:	2301      	movs	r3, #1
 8006b52:	77bb      	strb	r3, [r7, #30]
 8006b54:	e04c      	b.n	8006bf0 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006b56:	7ffb      	ldrb	r3, [r7, #31]
 8006b58:	2b08      	cmp	r3, #8
 8006b5a:	d828      	bhi.n	8006bae <UART_SetConfig+0x1fa>
 8006b5c:	a201      	add	r2, pc, #4	@ (adr r2, 8006b64 <UART_SetConfig+0x1b0>)
 8006b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b62:	bf00      	nop
 8006b64:	08006b89 	.word	0x08006b89
 8006b68:	08006b91 	.word	0x08006b91
 8006b6c:	08006b99 	.word	0x08006b99
 8006b70:	08006baf 	.word	0x08006baf
 8006b74:	08006b9f 	.word	0x08006b9f
 8006b78:	08006baf 	.word	0x08006baf
 8006b7c:	08006baf 	.word	0x08006baf
 8006b80:	08006baf 	.word	0x08006baf
 8006b84:	08006ba7 	.word	0x08006ba7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006b88:	f7fe f9a8 	bl	8004edc <HAL_RCC_GetPCLK1Freq>
 8006b8c:	61b8      	str	r0, [r7, #24]
        break;
 8006b8e:	e013      	b.n	8006bb8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006b90:	f7fe f9c6 	bl	8004f20 <HAL_RCC_GetPCLK2Freq>
 8006b94:	61b8      	str	r0, [r7, #24]
        break;
 8006b96:	e00f      	b.n	8006bb8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006b98:	4b20      	ldr	r3, [pc, #128]	@ (8006c1c <UART_SetConfig+0x268>)
 8006b9a:	61bb      	str	r3, [r7, #24]
        break;
 8006b9c:	e00c      	b.n	8006bb8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006b9e:	f7fe f93d 	bl	8004e1c <HAL_RCC_GetSysClockFreq>
 8006ba2:	61b8      	str	r0, [r7, #24]
        break;
 8006ba4:	e008      	b.n	8006bb8 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ba6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006baa:	61bb      	str	r3, [r7, #24]
        break;
 8006bac:	e004      	b.n	8006bb8 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	77bb      	strb	r3, [r7, #30]
        break;
 8006bb6:	bf00      	nop
    }

    if (pclk != 0U)
 8006bb8:	69bb      	ldr	r3, [r7, #24]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d018      	beq.n	8006bf0 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	085a      	lsrs	r2, r3, #1
 8006bc4:	69bb      	ldr	r3, [r7, #24]
 8006bc6:	441a      	add	r2, r3
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	685b      	ldr	r3, [r3, #4]
 8006bcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bd0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bd2:	693b      	ldr	r3, [r7, #16]
 8006bd4:	2b0f      	cmp	r3, #15
 8006bd6:	d909      	bls.n	8006bec <UART_SetConfig+0x238>
 8006bd8:	693b      	ldr	r3, [r7, #16]
 8006bda:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006bde:	d205      	bcs.n	8006bec <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006be0:	693b      	ldr	r3, [r7, #16]
 8006be2:	b29a      	uxth	r2, r3
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	60da      	str	r2, [r3, #12]
 8006bea:	e001      	b.n	8006bf0 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8006bec:	2301      	movs	r3, #1
 8006bee:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006bfc:	7fbb      	ldrb	r3, [r7, #30]
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3720      	adds	r7, #32
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	efff69f3 	.word	0xefff69f3
 8006c0c:	40013800 	.word	0x40013800
 8006c10:	40021000 	.word	0x40021000
 8006c14:	40004400 	.word	0x40004400
 8006c18:	40004800 	.word	0x40004800
 8006c1c:	007a1200 	.word	0x007a1200

08006c20 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c20:	b480      	push	{r7}
 8006c22:	b083      	sub	sp, #12
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c2c:	f003 0308 	and.w	r3, r3, #8
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d00a      	beq.n	8006c4a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	430a      	orrs	r2, r1
 8006c48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c4e:	f003 0301 	and.w	r3, r3, #1
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d00a      	beq.n	8006c6c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	685b      	ldr	r3, [r3, #4]
 8006c5c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	430a      	orrs	r2, r1
 8006c6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c70:	f003 0302 	and.w	r3, r3, #2
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d00a      	beq.n	8006c8e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	430a      	orrs	r2, r1
 8006c8c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c92:	f003 0304 	and.w	r3, r3, #4
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d00a      	beq.n	8006cb0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	685b      	ldr	r3, [r3, #4]
 8006ca0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	430a      	orrs	r2, r1
 8006cae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cb4:	f003 0310 	and.w	r3, r3, #16
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d00a      	beq.n	8006cd2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	689b      	ldr	r3, [r3, #8]
 8006cc2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	430a      	orrs	r2, r1
 8006cd0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cd6:	f003 0320 	and.w	r3, r3, #32
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d00a      	beq.n	8006cf4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	689b      	ldr	r3, [r3, #8]
 8006ce4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	430a      	orrs	r2, r1
 8006cf2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d01a      	beq.n	8006d36 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	430a      	orrs	r2, r1
 8006d14:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d1e:	d10a      	bne.n	8006d36 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	430a      	orrs	r2, r1
 8006d34:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d00a      	beq.n	8006d58 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	430a      	orrs	r2, r1
 8006d56:	605a      	str	r2, [r3, #4]
  }
}
 8006d58:	bf00      	nop
 8006d5a:	370c      	adds	r7, #12
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d62:	4770      	bx	lr

08006d64 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b098      	sub	sp, #96	@ 0x60
 8006d68:	af02      	add	r7, sp, #8
 8006d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006d74:	f7fb f9ec 	bl	8002150 <HAL_GetTick>
 8006d78:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	f003 0308 	and.w	r3, r3, #8
 8006d84:	2b08      	cmp	r3, #8
 8006d86:	d12e      	bne.n	8006de6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006d88:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006d8c:	9300      	str	r3, [sp, #0]
 8006d8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006d90:	2200      	movs	r2, #0
 8006d92:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f000 f88c 	bl	8006eb4 <UART_WaitOnFlagUntilTimeout>
 8006d9c:	4603      	mov	r3, r0
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d021      	beq.n	8006de6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006daa:	e853 3f00 	ldrex	r3, [r3]
 8006dae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006db0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006db2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006db6:	653b      	str	r3, [r7, #80]	@ 0x50
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	461a      	mov	r2, r3
 8006dbe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006dc0:	647b      	str	r3, [r7, #68]	@ 0x44
 8006dc2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dc4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006dc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006dc8:	e841 2300 	strex	r3, r2, [r1]
 8006dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006dce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d1e6      	bne.n	8006da2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2220      	movs	r2, #32
 8006dd8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006de2:	2303      	movs	r3, #3
 8006de4:	e062      	b.n	8006eac <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	f003 0304 	and.w	r3, r3, #4
 8006df0:	2b04      	cmp	r3, #4
 8006df2:	d149      	bne.n	8006e88 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006df4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006df8:	9300      	str	r3, [sp, #0]
 8006dfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006e02:	6878      	ldr	r0, [r7, #4]
 8006e04:	f000 f856 	bl	8006eb4 <UART_WaitOnFlagUntilTimeout>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d03c      	beq.n	8006e88 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e16:	e853 3f00 	ldrex	r3, [r3]
 8006e1a:	623b      	str	r3, [r7, #32]
   return(result);
 8006e1c:	6a3b      	ldr	r3, [r7, #32]
 8006e1e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	461a      	mov	r2, r3
 8006e2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e30:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006e32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006e34:	e841 2300 	strex	r3, r2, [r1]
 8006e38:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d1e6      	bne.n	8006e0e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	3308      	adds	r3, #8
 8006e46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e48:	693b      	ldr	r3, [r7, #16]
 8006e4a:	e853 3f00 	ldrex	r3, [r3]
 8006e4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f023 0301 	bic.w	r3, r3, #1
 8006e56:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	3308      	adds	r3, #8
 8006e5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e60:	61fa      	str	r2, [r7, #28]
 8006e62:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e64:	69b9      	ldr	r1, [r7, #24]
 8006e66:	69fa      	ldr	r2, [r7, #28]
 8006e68:	e841 2300 	strex	r3, r2, [r1]
 8006e6c:	617b      	str	r3, [r7, #20]
   return(result);
 8006e6e:	697b      	ldr	r3, [r7, #20]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d1e5      	bne.n	8006e40 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2220      	movs	r2, #32
 8006e78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	2200      	movs	r2, #0
 8006e80:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e84:	2303      	movs	r3, #3
 8006e86:	e011      	b.n	8006eac <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2220      	movs	r2, #32
 8006e8c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2220      	movs	r2, #32
 8006e92:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2200      	movs	r2, #0
 8006e9a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8006eaa:	2300      	movs	r3, #0
}
 8006eac:	4618      	mov	r0, r3
 8006eae:	3758      	adds	r7, #88	@ 0x58
 8006eb0:	46bd      	mov	sp, r7
 8006eb2:	bd80      	pop	{r7, pc}

08006eb4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b084      	sub	sp, #16
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	60f8      	str	r0, [r7, #12]
 8006ebc:	60b9      	str	r1, [r7, #8]
 8006ebe:	603b      	str	r3, [r7, #0]
 8006ec0:	4613      	mov	r3, r2
 8006ec2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ec4:	e04f      	b.n	8006f66 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006ec6:	69bb      	ldr	r3, [r7, #24]
 8006ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ecc:	d04b      	beq.n	8006f66 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006ece:	f7fb f93f 	bl	8002150 <HAL_GetTick>
 8006ed2:	4602      	mov	r2, r0
 8006ed4:	683b      	ldr	r3, [r7, #0]
 8006ed6:	1ad3      	subs	r3, r2, r3
 8006ed8:	69ba      	ldr	r2, [r7, #24]
 8006eda:	429a      	cmp	r2, r3
 8006edc:	d302      	bcc.n	8006ee4 <UART_WaitOnFlagUntilTimeout+0x30>
 8006ede:	69bb      	ldr	r3, [r7, #24]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d101      	bne.n	8006ee8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006ee4:	2303      	movs	r3, #3
 8006ee6:	e04e      	b.n	8006f86 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f003 0304 	and.w	r3, r3, #4
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d037      	beq.n	8006f66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	2b80      	cmp	r3, #128	@ 0x80
 8006efa:	d034      	beq.n	8006f66 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	2b40      	cmp	r3, #64	@ 0x40
 8006f00:	d031      	beq.n	8006f66 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	69db      	ldr	r3, [r3, #28]
 8006f08:	f003 0308 	and.w	r3, r3, #8
 8006f0c:	2b08      	cmp	r3, #8
 8006f0e:	d110      	bne.n	8006f32 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	2208      	movs	r2, #8
 8006f16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f18:	68f8      	ldr	r0, [r7, #12]
 8006f1a:	f000 f838 	bl	8006f8e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	2208      	movs	r2, #8
 8006f22:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	2200      	movs	r2, #0
 8006f2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	e029      	b.n	8006f86 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	69db      	ldr	r3, [r3, #28]
 8006f38:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f3c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006f40:	d111      	bne.n	8006f66 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006f4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f4c:	68f8      	ldr	r0, [r7, #12]
 8006f4e:	f000 f81e 	bl	8006f8e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	2220      	movs	r2, #32
 8006f56:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8006f62:	2303      	movs	r3, #3
 8006f64:	e00f      	b.n	8006f86 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	69da      	ldr	r2, [r3, #28]
 8006f6c:	68bb      	ldr	r3, [r7, #8]
 8006f6e:	4013      	ands	r3, r2
 8006f70:	68ba      	ldr	r2, [r7, #8]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	bf0c      	ite	eq
 8006f76:	2301      	moveq	r3, #1
 8006f78:	2300      	movne	r3, #0
 8006f7a:	b2db      	uxtb	r3, r3
 8006f7c:	461a      	mov	r2, r3
 8006f7e:	79fb      	ldrb	r3, [r7, #7]
 8006f80:	429a      	cmp	r2, r3
 8006f82:	d0a0      	beq.n	8006ec6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006f84:	2300      	movs	r3, #0
}
 8006f86:	4618      	mov	r0, r3
 8006f88:	3710      	adds	r7, #16
 8006f8a:	46bd      	mov	sp, r7
 8006f8c:	bd80      	pop	{r7, pc}

08006f8e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006f8e:	b480      	push	{r7}
 8006f90:	b095      	sub	sp, #84	@ 0x54
 8006f92:	af00      	add	r7, sp, #0
 8006f94:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f9e:	e853 3f00 	ldrex	r3, [r3]
 8006fa2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006fa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fa6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006faa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	461a      	mov	r2, r3
 8006fb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006fb4:	643b      	str	r3, [r7, #64]	@ 0x40
 8006fb6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fb8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006fba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006fbc:	e841 2300 	strex	r3, r2, [r1]
 8006fc0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d1e6      	bne.n	8006f96 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	3308      	adds	r3, #8
 8006fce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006fd0:	6a3b      	ldr	r3, [r7, #32]
 8006fd2:	e853 3f00 	ldrex	r3, [r3]
 8006fd6:	61fb      	str	r3, [r7, #28]
   return(result);
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	f023 0301 	bic.w	r3, r3, #1
 8006fde:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	3308      	adds	r3, #8
 8006fe6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006fe8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006fea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006fec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006fee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ff0:	e841 2300 	strex	r3, r2, [r1]
 8006ff4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d1e5      	bne.n	8006fc8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007000:	2b01      	cmp	r3, #1
 8007002:	d118      	bne.n	8007036 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	e853 3f00 	ldrex	r3, [r3]
 8007010:	60bb      	str	r3, [r7, #8]
   return(result);
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	f023 0310 	bic.w	r3, r3, #16
 8007018:	647b      	str	r3, [r7, #68]	@ 0x44
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	461a      	mov	r2, r3
 8007020:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007022:	61bb      	str	r3, [r7, #24]
 8007024:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007026:	6979      	ldr	r1, [r7, #20]
 8007028:	69ba      	ldr	r2, [r7, #24]
 800702a:	e841 2300 	strex	r3, r2, [r1]
 800702e:	613b      	str	r3, [r7, #16]
   return(result);
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d1e6      	bne.n	8007004 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	2220      	movs	r2, #32
 800703a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2200      	movs	r2, #0
 8007042:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	2200      	movs	r2, #0
 8007048:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800704a:	bf00      	nop
 800704c:	3754      	adds	r7, #84	@ 0x54
 800704e:	46bd      	mov	sp, r7
 8007050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007054:	4770      	bx	lr
	...

08007058 <batteryInit>:
batterystatus_t batteryLevel2batteryState(const int8_t level);

/*========AAAA Private Function Prototype Declaration END AAAA===============*/

/*========VVVV GLOBAL Function Definition START VVVV=========================*/
void batteryInit(volatile uint16_t* battaryDMA) {
 8007058:	b480      	push	{r7}
 800705a:	b083      	sub	sp, #12
 800705c:	af00      	add	r7, sp, #0
 800705e:	6078      	str	r0, [r7, #4]
    batteryState = BATTERY_NON_DETECTED;
 8007060:	4b0b      	ldr	r3, [pc, #44]	@ (8007090 <batteryInit+0x38>)
 8007062:	2200      	movs	r2, #0
 8007064:	701a      	strb	r2, [r3, #0]
    batteryVoltage = BATTERY_INIT_VOL;
 8007066:	4b0b      	ldr	r3, [pc, #44]	@ (8007094 <batteryInit+0x3c>)
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	4a0b      	ldr	r2, [pc, #44]	@ (8007098 <batteryInit+0x40>)
 800706c:	6013      	str	r3, [r2, #0]
    batteryDMARaw = battaryDMA;
 800706e:	4a0b      	ldr	r2, [pc, #44]	@ (800709c <batteryInit+0x44>)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6013      	str	r3, [r2, #0]
    batteryStateLevel = 0;
 8007074:	4b0a      	ldr	r3, [pc, #40]	@ (80070a0 <batteryInit+0x48>)
 8007076:	2200      	movs	r2, #0
 8007078:	701a      	strb	r2, [r3, #0]
    batteryMaskCnt = BATTERY_MASK_10MSCNT;
 800707a:	4b0a      	ldr	r3, [pc, #40]	@ (80070a4 <batteryInit+0x4c>)
 800707c:	881a      	ldrh	r2, [r3, #0]
 800707e:	4b0a      	ldr	r3, [pc, #40]	@ (80070a8 <batteryInit+0x50>)
 8007080:	801a      	strh	r2, [r3, #0]
}
 8007082:	bf00      	nop
 8007084:	370c      	adds	r7, #12
 8007086:	46bd      	mov	sp, r7
 8007088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708c:	4770      	bx	lr
 800708e:	bf00      	nop
 8007090:	20000646 	.word	0x20000646
 8007094:	0800d150 	.word	0x0800d150
 8007098:	20000648 	.word	0x20000648
 800709c:	20000640 	.word	0x20000640
 80070a0:	20000647 	.word	0x20000647
 80070a4:	0800d14c 	.word	0x0800d14c
 80070a8:	2000064c 	.word	0x2000064c

080070ac <battery_10ms>:

void battery_10ms(void) {
 80070ac:	b580      	push	{r7, lr}
 80070ae:	af00      	add	r7, sp, #0
    batteryRaw = *batteryDMARaw;
 80070b0:	4b28      	ldr	r3, [pc, #160]	@ (8007154 <battery_10ms+0xa8>)
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	881b      	ldrh	r3, [r3, #0]
 80070b6:	b29a      	uxth	r2, r3
 80070b8:	4b27      	ldr	r3, [pc, #156]	@ (8007158 <battery_10ms+0xac>)
 80070ba:	801a      	strh	r2, [r3, #0]
    // 
    batteryVoltage = batteryVoltage + ( ( (((float)batteryRaw * BATTERY_GAIN) + BATTERY_OFFSET) - batteryVoltage) * BATTERY_IIRLPF_GAIN);
 80070bc:	4b26      	ldr	r3, [pc, #152]	@ (8007158 <battery_10ms+0xac>)
 80070be:	881b      	ldrh	r3, [r3, #0]
 80070c0:	b29b      	uxth	r3, r3
 80070c2:	ee07 3a90 	vmov	s15, r3
 80070c6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80070ca:	4b24      	ldr	r3, [pc, #144]	@ (800715c <battery_10ms+0xb0>)
 80070cc:	edd3 7a00 	vldr	s15, [r3]
 80070d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80070d4:	4b22      	ldr	r3, [pc, #136]	@ (8007160 <battery_10ms+0xb4>)
 80070d6:	edd3 7a00 	vldr	s15, [r3]
 80070da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80070de:	4b21      	ldr	r3, [pc, #132]	@ (8007164 <battery_10ms+0xb8>)
 80070e0:	edd3 7a00 	vldr	s15, [r3]
 80070e4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80070e8:	4b1f      	ldr	r3, [pc, #124]	@ (8007168 <battery_10ms+0xbc>)
 80070ea:	edd3 7a00 	vldr	s15, [r3]
 80070ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80070f2:	4b1c      	ldr	r3, [pc, #112]	@ (8007164 <battery_10ms+0xb8>)
 80070f4:	edd3 7a00 	vldr	s15, [r3]
 80070f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80070fc:	4b19      	ldr	r3, [pc, #100]	@ (8007164 <battery_10ms+0xb8>)
 80070fe:	edc3 7a00 	vstr	s15, [r3]

    //
    if (batteryMaskCnt == 0) {
 8007102:	4b1a      	ldr	r3, [pc, #104]	@ (800716c <battery_10ms+0xc0>)
 8007104:	881b      	ldrh	r3, [r3, #0]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d11c      	bne.n	8007144 <battery_10ms+0x98>
        batteryMaskCnt = 0;
 800710a:	4b18      	ldr	r3, [pc, #96]	@ (800716c <battery_10ms+0xc0>)
 800710c:	2200      	movs	r2, #0
 800710e:	801a      	strh	r2, [r3, #0]
        batteryStateLevel = batteryLevelDetection(batteryVoltage, batteryStateLevel);
 8007110:	4b14      	ldr	r3, [pc, #80]	@ (8007164 <battery_10ms+0xb8>)
 8007112:	edd3 7a00 	vldr	s15, [r3]
 8007116:	4b16      	ldr	r3, [pc, #88]	@ (8007170 <battery_10ms+0xc4>)
 8007118:	f993 3000 	ldrsb.w	r3, [r3]
 800711c:	4618      	mov	r0, r3
 800711e:	eeb0 0a67 	vmov.f32	s0, s15
 8007122:	f000 f92b 	bl	800737c <batteryLevelDetection>
 8007126:	4603      	mov	r3, r0
 8007128:	461a      	mov	r2, r3
 800712a:	4b11      	ldr	r3, [pc, #68]	@ (8007170 <battery_10ms+0xc4>)
 800712c:	701a      	strb	r2, [r3, #0]
        batteryState = batteryLevel2batteryState(batteryStateLevel);
 800712e:	4b10      	ldr	r3, [pc, #64]	@ (8007170 <battery_10ms+0xc4>)
 8007130:	f993 3000 	ldrsb.w	r3, [r3]
 8007134:	4618      	mov	r0, r3
 8007136:	f000 f975 	bl	8007424 <batteryLevel2batteryState>
 800713a:	4603      	mov	r3, r0
 800713c:	461a      	mov	r2, r3
 800713e:	4b0d      	ldr	r3, [pc, #52]	@ (8007174 <battery_10ms+0xc8>)
 8007140:	701a      	strb	r2, [r3, #0]
    }
    else {
        batteryMaskCnt--;
    }
}
 8007142:	e005      	b.n	8007150 <battery_10ms+0xa4>
        batteryMaskCnt--;
 8007144:	4b09      	ldr	r3, [pc, #36]	@ (800716c <battery_10ms+0xc0>)
 8007146:	881b      	ldrh	r3, [r3, #0]
 8007148:	3b01      	subs	r3, #1
 800714a:	b29a      	uxth	r2, r3
 800714c:	4b07      	ldr	r3, [pc, #28]	@ (800716c <battery_10ms+0xc0>)
 800714e:	801a      	strh	r2, [r3, #0]
}
 8007150:	bf00      	nop
 8007152:	bd80      	pop	{r7, pc}
 8007154:	20000640 	.word	0x20000640
 8007158:	20000644 	.word	0x20000644
 800715c:	0800d0f0 	.word	0x0800d0f0
 8007160:	0800d0f4 	.word	0x0800d0f4
 8007164:	20000648 	.word	0x20000648
 8007168:	0800d0f8 	.word	0x0800d0f8
 800716c:	2000064c 	.word	0x2000064c
 8007170:	20000647 	.word	0x20000647
 8007174:	20000646 	.word	0x20000646

08007178 <batteryRead>:

float batteryRead(void) {
 8007178:	b480      	push	{r7}
 800717a:	af00      	add	r7, sp, #0
    return batteryVoltage;
 800717c:	4b04      	ldr	r3, [pc, #16]	@ (8007190 <batteryRead+0x18>)
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	ee07 3a90 	vmov	s15, r3
}
 8007184:	eeb0 0a67 	vmov.f32	s0, s15
 8007188:	46bd      	mov	sp, r7
 800718a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718e:	4770      	bx	lr
 8007190:	20000648 	.word	0x20000648

08007194 <batteryReadStateatus>:

batterystatus_t batteryReadStateatus(void) {
 8007194:	b480      	push	{r7}
 8007196:	af00      	add	r7, sp, #0
    return batteryState;
 8007198:	4b03      	ldr	r3, [pc, #12]	@ (80071a8 <batteryReadStateatus+0x14>)
 800719a:	781b      	ldrb	r3, [r3, #0]
 800719c:	b2db      	uxtb	r3, r3
}
 800719e:	4618      	mov	r0, r3
 80071a0:	46bd      	mov	sp, r7
 80071a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a6:	4770      	bx	lr
 80071a8:	20000646 	.word	0x20000646

080071ac <batteryState2String>:


uint8_t batteryState2String(batterystatus_t btst, char * str) {
 80071ac:	b590      	push	{r4, r7, lr}
 80071ae:	b083      	sub	sp, #12
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	4603      	mov	r3, r0
 80071b4:	6039      	str	r1, [r7, #0]
 80071b6:	71fb      	strb	r3, [r7, #7]
    switch (btst) {
 80071b8:	79fb      	ldrb	r3, [r7, #7]
 80071ba:	2b09      	cmp	r3, #9
 80071bc:	d876      	bhi.n	80072ac <batteryState2String+0x100>
 80071be:	a201      	add	r2, pc, #4	@ (adr r2, 80071c4 <batteryState2String+0x18>)
 80071c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071c4:	08007293 	.word	0x08007293
 80071c8:	080072ad 	.word	0x080072ad
 80071cc:	0800727f 	.word	0x0800727f
 80071d0:	0800726d 	.word	0x0800726d
 80071d4:	08007255 	.word	0x08007255
 80071d8:	08007241 	.word	0x08007241
 80071dc:	08007229 	.word	0x08007229
 80071e0:	08007213 	.word	0x08007213
 80071e4:	08007201 	.word	0x08007201
 80071e8:	080071ed 	.word	0x080071ed
    case BATTERY_LIPO_FULL:
        strncpy(str, "LIPO-FULL", 10);
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	493a      	ldr	r1, [pc, #232]	@ (80072d8 <batteryState2String+0x12c>)
 80071f0:	461a      	mov	r2, r3
 80071f2:	460b      	mov	r3, r1
 80071f4:	cb03      	ldmia	r3!, {r0, r1}
 80071f6:	6010      	str	r0, [r2, #0]
 80071f8:	6051      	str	r1, [r2, #4]
 80071fa:	881b      	ldrh	r3, [r3, #0]
 80071fc:	8113      	strh	r3, [r2, #8]
        break;
 80071fe:	e062      	b.n	80072c6 <batteryState2String+0x11a>
    case BATTERY_LIPO_NORM:
        strncpy(str, "LIPO-NORMAL", 12);
 8007200:	683b      	ldr	r3, [r7, #0]
 8007202:	4a36      	ldr	r2, [pc, #216]	@ (80072dc <batteryState2String+0x130>)
 8007204:	461c      	mov	r4, r3
 8007206:	4613      	mov	r3, r2
 8007208:	cb07      	ldmia	r3!, {r0, r1, r2}
 800720a:	6020      	str	r0, [r4, #0]
 800720c:	6061      	str	r1, [r4, #4]
 800720e:	60a2      	str	r2, [r4, #8]
        break;
 8007210:	e059      	b.n	80072c6 <batteryState2String+0x11a>
    case BATTERY_LIPO_WRN:
        strncpy(str, "LIPO-WARNING", 13);
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	4a32      	ldr	r2, [pc, #200]	@ (80072e0 <batteryState2String+0x134>)
 8007216:	461c      	mov	r4, r3
 8007218:	4613      	mov	r3, r2
 800721a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800721c:	6020      	str	r0, [r4, #0]
 800721e:	6061      	str	r1, [r4, #4]
 8007220:	60a2      	str	r2, [r4, #8]
 8007222:	781b      	ldrb	r3, [r3, #0]
 8007224:	7323      	strb	r3, [r4, #12]
        break;
 8007226:	e04e      	b.n	80072c6 <batteryState2String+0x11a>
    case BATTERY_LIPO_EMPTY:
        strncpy(str, "LIPO-EMPTY", 11);
 8007228:	683b      	ldr	r3, [r7, #0]
 800722a:	492e      	ldr	r1, [pc, #184]	@ (80072e4 <batteryState2String+0x138>)
 800722c:	461a      	mov	r2, r3
 800722e:	460b      	mov	r3, r1
 8007230:	cb03      	ldmia	r3!, {r0, r1}
 8007232:	6010      	str	r0, [r2, #0]
 8007234:	6051      	str	r1, [r2, #4]
 8007236:	8819      	ldrh	r1, [r3, #0]
 8007238:	789b      	ldrb	r3, [r3, #2]
 800723a:	8111      	strh	r1, [r2, #8]
 800723c:	7293      	strb	r3, [r2, #10]
        break;
 800723e:	e042      	b.n	80072c6 <batteryState2String+0x11a>
    case BATTERY_AAA_FULL:
        strncpy(str, "AAA-FULL", 9);
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	4929      	ldr	r1, [pc, #164]	@ (80072e8 <batteryState2String+0x13c>)
 8007244:	461a      	mov	r2, r3
 8007246:	460b      	mov	r3, r1
 8007248:	cb03      	ldmia	r3!, {r0, r1}
 800724a:	6010      	str	r0, [r2, #0]
 800724c:	6051      	str	r1, [r2, #4]
 800724e:	781b      	ldrb	r3, [r3, #0]
 8007250:	7213      	strb	r3, [r2, #8]
        break;
 8007252:	e038      	b.n	80072c6 <batteryState2String+0x11a>
    case BATTERY_AAA_NORM:
        strncpy(str, "AAA-NORMAL", 11);
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	4925      	ldr	r1, [pc, #148]	@ (80072ec <batteryState2String+0x140>)
 8007258:	461a      	mov	r2, r3
 800725a:	460b      	mov	r3, r1
 800725c:	cb03      	ldmia	r3!, {r0, r1}
 800725e:	6010      	str	r0, [r2, #0]
 8007260:	6051      	str	r1, [r2, #4]
 8007262:	8819      	ldrh	r1, [r3, #0]
 8007264:	789b      	ldrb	r3, [r3, #2]
 8007266:	8111      	strh	r1, [r2, #8]
 8007268:	7293      	strb	r3, [r2, #10]
        break;
 800726a:	e02c      	b.n	80072c6 <batteryState2String+0x11a>
    case BATTERY_AAA_WRN:
        strncpy(str, "AAA-WARNING", 12);
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	4a20      	ldr	r2, [pc, #128]	@ (80072f0 <batteryState2String+0x144>)
 8007270:	461c      	mov	r4, r3
 8007272:	4613      	mov	r3, r2
 8007274:	cb07      	ldmia	r3!, {r0, r1, r2}
 8007276:	6020      	str	r0, [r4, #0]
 8007278:	6061      	str	r1, [r4, #4]
 800727a:	60a2      	str	r2, [r4, #8]
        break;
 800727c:	e023      	b.n	80072c6 <batteryState2String+0x11a>
    case BATTERY_AAA_EMPTY:
        strncpy(str, "AAA-EMPTY", 10);
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	491c      	ldr	r1, [pc, #112]	@ (80072f4 <batteryState2String+0x148>)
 8007282:	461a      	mov	r2, r3
 8007284:	460b      	mov	r3, r1
 8007286:	cb03      	ldmia	r3!, {r0, r1}
 8007288:	6010      	str	r0, [r2, #0]
 800728a:	6051      	str	r1, [r2, #4]
 800728c:	881b      	ldrh	r3, [r3, #0]
 800728e:	8113      	strh	r3, [r2, #8]
        break;
 8007290:	e019      	b.n	80072c6 <batteryState2String+0x11a>
    case BATTERY_NON_DETECTED:
            strncpy(str, "?NON_DETECTED?", 15);
 8007292:	683b      	ldr	r3, [r7, #0]
 8007294:	4a18      	ldr	r2, [pc, #96]	@ (80072f8 <batteryState2String+0x14c>)
 8007296:	461c      	mov	r4, r3
 8007298:	4613      	mov	r3, r2
 800729a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800729c:	6020      	str	r0, [r4, #0]
 800729e:	6061      	str	r1, [r4, #4]
 80072a0:	60a2      	str	r2, [r4, #8]
 80072a2:	881a      	ldrh	r2, [r3, #0]
 80072a4:	789b      	ldrb	r3, [r3, #2]
 80072a6:	81a2      	strh	r2, [r4, #12]
 80072a8:	73a3      	strb	r3, [r4, #14]
            break;
 80072aa:	e00c      	b.n	80072c6 <batteryState2String+0x11a>
    // HI/LO
    default :
        strncpy(str, "!BATTERYERROR!", 15);
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	4a13      	ldr	r2, [pc, #76]	@ (80072fc <batteryState2String+0x150>)
 80072b0:	461c      	mov	r4, r3
 80072b2:	4613      	mov	r3, r2
 80072b4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80072b6:	6020      	str	r0, [r4, #0]
 80072b8:	6061      	str	r1, [r4, #4]
 80072ba:	60a2      	str	r2, [r4, #8]
 80072bc:	881a      	ldrh	r2, [r3, #0]
 80072be:	789b      	ldrb	r3, [r3, #2]
 80072c0:	81a2      	strh	r2, [r4, #12]
 80072c2:	73a3      	strb	r3, [r4, #14]
        break;
 80072c4:	bf00      	nop
    }
    return strlen(str);
 80072c6:	6838      	ldr	r0, [r7, #0]
 80072c8:	f7f8 ffd2 	bl	8000270 <strlen>
 80072cc:	4603      	mov	r3, r0
 80072ce:	b2db      	uxtb	r3, r3
}
 80072d0:	4618      	mov	r0, r3
 80072d2:	370c      	adds	r7, #12
 80072d4:	46bd      	mov	sp, r7
 80072d6:	bd90      	pop	{r4, r7, pc}
 80072d8:	0800d008 	.word	0x0800d008
 80072dc:	0800d014 	.word	0x0800d014
 80072e0:	0800d020 	.word	0x0800d020
 80072e4:	0800d030 	.word	0x0800d030
 80072e8:	0800d03c 	.word	0x0800d03c
 80072ec:	0800d048 	.word	0x0800d048
 80072f0:	0800d054 	.word	0x0800d054
 80072f4:	0800d060 	.word	0x0800d060
 80072f8:	0800d06c 	.word	0x0800d06c
 80072fc:	0800d07c 	.word	0x0800d07c

08007300 <batteryTest>:

#ifdef _ENABLE_BATTERY_TEST_
uint8_t batteryTest(char* strBuffer, uint8_t maxBufferSize) {
 8007300:	b5b0      	push	{r4, r5, r7, lr}
 8007302:	b08e      	sub	sp, #56	@ 0x38
 8007304:	af06      	add	r7, sp, #24
 8007306:	6078      	str	r0, [r7, #4]
 8007308:	460b      	mov	r3, r1
 800730a:	70fb      	strb	r3, [r7, #3]
    char batteryStr[16];
    batterystatus_t btst;
    btst = batteryReadStateatus();
 800730c:	f7ff ff42 	bl	8007194 <batteryReadStateatus>
 8007310:	4603      	mov	r3, r0
 8007312:	77fb      	strb	r3, [r7, #31]
    batteryState2String(btst, batteryStr);
 8007314:	f107 020c 	add.w	r2, r7, #12
 8007318:	7ffb      	ldrb	r3, [r7, #31]
 800731a:	4611      	mov	r1, r2
 800731c:	4618      	mov	r0, r3
 800731e:	f7ff ff45 	bl	80071ac <batteryState2String>
    return snprintf(strBuffer, maxBufferSize, "Vbat = %f(%d),\t\tState = %s(%d,%d)", batteryRead(), batteryRaw, batteryStr, batteryStateLevel, btst);
 8007322:	78fc      	ldrb	r4, [r7, #3]
 8007324:	f7ff ff28 	bl	8007178 <batteryRead>
 8007328:	ee10 3a10 	vmov	r3, s0
 800732c:	4618      	mov	r0, r3
 800732e:	f7f9 f90b 	bl	8000548 <__aeabi_f2d>
 8007332:	4602      	mov	r2, r0
 8007334:	460b      	mov	r3, r1
 8007336:	490e      	ldr	r1, [pc, #56]	@ (8007370 <batteryTest+0x70>)
 8007338:	8809      	ldrh	r1, [r1, #0]
 800733a:	b289      	uxth	r1, r1
 800733c:	4608      	mov	r0, r1
 800733e:	490d      	ldr	r1, [pc, #52]	@ (8007374 <batteryTest+0x74>)
 8007340:	f991 1000 	ldrsb.w	r1, [r1]
 8007344:	460d      	mov	r5, r1
 8007346:	7ff9      	ldrb	r1, [r7, #31]
 8007348:	9105      	str	r1, [sp, #20]
 800734a:	9504      	str	r5, [sp, #16]
 800734c:	f107 010c 	add.w	r1, r7, #12
 8007350:	9103      	str	r1, [sp, #12]
 8007352:	9002      	str	r0, [sp, #8]
 8007354:	e9cd 2300 	strd	r2, r3, [sp]
 8007358:	4a07      	ldr	r2, [pc, #28]	@ (8007378 <batteryTest+0x78>)
 800735a:	4621      	mov	r1, r4
 800735c:	6878      	ldr	r0, [r7, #4]
 800735e:	f002 f9bd 	bl	80096dc <sniprintf>
 8007362:	4603      	mov	r3, r0
 8007364:	b2db      	uxtb	r3, r3
}
 8007366:	4618      	mov	r0, r3
 8007368:	3720      	adds	r7, #32
 800736a:	46bd      	mov	sp, r7
 800736c:	bdb0      	pop	{r4, r5, r7, pc}
 800736e:	bf00      	nop
 8007370:	20000644 	.word	0x20000644
 8007374:	20000647 	.word	0x20000647
 8007378:	0800d08c 	.word	0x0800d08c

0800737c <batteryLevelDetection>:


/*========AAAA GLOBAL Function Definition END AAAA===========================*/

/*========VVVV Private Function Definition START VVVV========================*/
int8_t batteryLevelDetection(const float bVol, const int8_t nowLevel) {
 800737c:	b480      	push	{r7}
 800737e:	b085      	sub	sp, #20
 8007380:	af00      	add	r7, sp, #0
 8007382:	ed87 0a01 	vstr	s0, [r7, #4]
 8007386:	4603      	mov	r3, r0
 8007388:	70fb      	strb	r3, [r7, #3]
    int8_t searchLv;
    // 

    if ( (nowLevel < 0) || (BATTERY_THRESHOLDS_TABLES_LEN < nowLevel) ) {
 800738a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800738e:	2b00      	cmp	r3, #0
 8007390:	db03      	blt.n	800739a <batteryLevelDetection+0x1e>
 8007392:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007396:	2b0a      	cmp	r3, #10
 8007398:	dd01      	ble.n	800739e <batteryLevelDetection+0x22>
        // 0
        return 0;
 800739a:	2300      	movs	r3, #0
 800739c:	e039      	b.n	8007412 <batteryLevelDetection+0x96>
    }
    else {
        searchLv = nowLevel;
 800739e:	78fb      	ldrb	r3, [r7, #3]
 80073a0:	73fb      	strb	r3, [r7, #15]

        // 
        while (searchLv < BATTERY_THRESHOLDS_TABLES_LEN) {
 80073a2:	e014      	b.n	80073ce <batteryLevelDetection+0x52>
            // 
            if (BATTERY_THRESHOLDS_TABLES.rise_thresholds[searchLv] < bVol) {
 80073a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073a8:	4a1d      	ldr	r2, [pc, #116]	@ (8007420 <batteryLevelDetection+0xa4>)
 80073aa:	009b      	lsls	r3, r3, #2
 80073ac:	4413      	add	r3, r2
 80073ae:	edd3 7a00 	vldr	s15, [r3]
 80073b2:	ed97 7a01 	vldr	s14, [r7, #4]
 80073b6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80073ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073be:	dc00      	bgt.n	80073c2 <batteryLevelDetection+0x46>
                searchLv++;
            }
            // 
            else {
                break;
 80073c0:	e009      	b.n	80073d6 <batteryLevelDetection+0x5a>
                searchLv++;
 80073c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073c6:	b2db      	uxtb	r3, r3
 80073c8:	3301      	adds	r3, #1
 80073ca:	b2db      	uxtb	r3, r3
 80073cc:	73fb      	strb	r3, [r7, #15]
        while (searchLv < BATTERY_THRESHOLDS_TABLES_LEN) {
 80073ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073d2:	2b09      	cmp	r3, #9
 80073d4:	dde6      	ble.n	80073a4 <batteryLevelDetection+0x28>
            }
        }
        while (0 < searchLv) {
 80073d6:	e016      	b.n	8007406 <batteryLevelDetection+0x8a>
            // 
            if (bVol < BATTERY_THRESHOLDS_TABLES.fall_thresholds[searchLv - 1]) {
 80073d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073dc:	3b01      	subs	r3, #1
 80073de:	4a10      	ldr	r2, [pc, #64]	@ (8007420 <batteryLevelDetection+0xa4>)
 80073e0:	330a      	adds	r3, #10
 80073e2:	009b      	lsls	r3, r3, #2
 80073e4:	4413      	add	r3, r2
 80073e6:	edd3 7a00 	vldr	s15, [r3]
 80073ea:	ed97 7a01 	vldr	s14, [r7, #4]
 80073ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80073f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073f6:	d400      	bmi.n	80073fa <batteryLevelDetection+0x7e>
                searchLv--;
            }
            // 
            else {
                break;
 80073f8:	e009      	b.n	800740e <batteryLevelDetection+0x92>
                searchLv--;
 80073fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80073fe:	b2db      	uxtb	r3, r3
 8007400:	3b01      	subs	r3, #1
 8007402:	b2db      	uxtb	r3, r3
 8007404:	73fb      	strb	r3, [r7, #15]
        while (0 < searchLv) {
 8007406:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800740a:	2b00      	cmp	r3, #0
 800740c:	dce4      	bgt.n	80073d8 <batteryLevelDetection+0x5c>
            }
        }
        return searchLv;
 800740e:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 8007412:	4618      	mov	r0, r3
 8007414:	3714      	adds	r7, #20
 8007416:	46bd      	mov	sp, r7
 8007418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741c:	4770      	bx	lr
 800741e:	bf00      	nop
 8007420:	0800d0fc 	.word	0x0800d0fc

08007424 <batteryLevel2batteryState>:

batterystatus_t batteryLevel2batteryState(const int8_t level) {
 8007424:	b480      	push	{r7}
 8007426:	b083      	sub	sp, #12
 8007428:	af00      	add	r7, sp, #0
 800742a:	4603      	mov	r3, r0
 800742c:	71fb      	strb	r3, [r7, #7]
    switch (level) {
 800742e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007432:	2b09      	cmp	r3, #9
 8007434:	d82a      	bhi.n	800748c <batteryLevel2batteryState+0x68>
 8007436:	a201      	add	r2, pc, #4	@ (adr r2, 800743c <batteryLevel2batteryState+0x18>)
 8007438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800743c:	08007465 	.word	0x08007465
 8007440:	08007469 	.word	0x08007469
 8007444:	0800746d 	.word	0x0800746d
 8007448:	08007471 	.word	0x08007471
 800744c:	08007475 	.word	0x08007475
 8007450:	08007479 	.word	0x08007479
 8007454:	0800747d 	.word	0x0800747d
 8007458:	08007481 	.word	0x08007481
 800745c:	08007485 	.word	0x08007485
 8007460:	08007489 	.word	0x08007489
    case 0:
        return BATTERY_LO_ERROR;
 8007464:	2301      	movs	r3, #1
 8007466:	e012      	b.n	800748e <batteryLevel2batteryState+0x6a>
    case 1:
        return BATTERY_AAA_EMPTY;
 8007468:	2302      	movs	r3, #2
 800746a:	e010      	b.n	800748e <batteryLevel2batteryState+0x6a>
    case 2:
        return BATTERY_AAA_WRN;
 800746c:	2303      	movs	r3, #3
 800746e:	e00e      	b.n	800748e <batteryLevel2batteryState+0x6a>
    case 3:
        return BATTERY_AAA_NORM;
 8007470:	2304      	movs	r3, #4
 8007472:	e00c      	b.n	800748e <batteryLevel2batteryState+0x6a>
    case 4:
        return BATTERY_AAA_FULL;
 8007474:	2305      	movs	r3, #5
 8007476:	e00a      	b.n	800748e <batteryLevel2batteryState+0x6a>
    case 5:
        return BATTERY_LIPO_EMPTY;
 8007478:	2306      	movs	r3, #6
 800747a:	e008      	b.n	800748e <batteryLevel2batteryState+0x6a>
    case 6:
        return BATTERY_LIPO_WRN;
 800747c:	2307      	movs	r3, #7
 800747e:	e006      	b.n	800748e <batteryLevel2batteryState+0x6a>
    case 7:
        return BATTERY_LIPO_NORM;
 8007480:	2308      	movs	r3, #8
 8007482:	e004      	b.n	800748e <batteryLevel2batteryState+0x6a>
    case 8:
        return BATTERY_LIPO_FULL;
 8007484:	2309      	movs	r3, #9
 8007486:	e002      	b.n	800748e <batteryLevel2batteryState+0x6a>
    case 9:
        return BATTERY_HI_ERROR;
 8007488:	230a      	movs	r3, #10
 800748a:	e000      	b.n	800748e <batteryLevel2batteryState+0x6a>
    default :
        return BATTERY_NON_DETECTED;
 800748c:	2300      	movs	r3, #0
    }
}
 800748e:	4618      	mov	r0, r3
 8007490:	370c      	adds	r7, #12
 8007492:	46bd      	mov	sp, r7
 8007494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007498:	4770      	bx	lr
 800749a:	bf00      	nop

0800749c <buzzerInit>:

/*========AAAA Private Function Prototype Declaration END AAAA===============*/

/*========VVVV GLOBAL Function Definition START VVVV=========================*/

void buzzerInit(buzzerSchedule_t* bzbfr, uint8_t bzbfrsize) {
 800749c:	b480      	push	{r7}
 800749e:	b083      	sub	sp, #12
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
 80074a4:	460b      	mov	r3, r1
 80074a6:	70fb      	strb	r3, [r7, #3]
    buzzerScheduleBuffer = bzbfr;
 80074a8:	4a0d      	ldr	r2, [pc, #52]	@ (80074e0 <buzzerInit+0x44>)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6013      	str	r3, [r2, #0]
    buzzerScheduleBufferSize = bzbfrsize;
 80074ae:	4a0d      	ldr	r2, [pc, #52]	@ (80074e4 <buzzerInit+0x48>)
 80074b0:	78fb      	ldrb	r3, [r7, #3]
 80074b2:	7013      	strb	r3, [r2, #0]
    buzzerBufferHead = 0;
 80074b4:	4b0c      	ldr	r3, [pc, #48]	@ (80074e8 <buzzerInit+0x4c>)
 80074b6:	2200      	movs	r2, #0
 80074b8:	701a      	strb	r2, [r3, #0]
    buzzerBufferTail = 0;
 80074ba:	4b0c      	ldr	r3, [pc, #48]	@ (80074ec <buzzerInit+0x50>)
 80074bc:	2200      	movs	r2, #0
 80074be:	701a      	strb	r2, [r3, #0]
    buzzerOnCount = 0;
 80074c0:	4b0b      	ldr	r3, [pc, #44]	@ (80074f0 <buzzerInit+0x54>)
 80074c2:	2200      	movs	r2, #0
 80074c4:	801a      	strh	r2, [r3, #0]
    buzzerOffCount = 0;
 80074c6:	4b0b      	ldr	r3, [pc, #44]	@ (80074f4 <buzzerInit+0x58>)
 80074c8:	2200      	movs	r2, #0
 80074ca:	801a      	strh	r2, [r3, #0]
    buzzerExecFlag = false;
 80074cc:	4b0a      	ldr	r3, [pc, #40]	@ (80074f8 <buzzerInit+0x5c>)
 80074ce:	2200      	movs	r2, #0
 80074d0:	701a      	strb	r2, [r3, #0]
#ifdef _ENABLE_BUZZER_TEST_
    testModeCnt = 0;
#endif /* _ENABLE_BUZZER_TEST_ */
}
 80074d2:	bf00      	nop
 80074d4:	370c      	adds	r7, #12
 80074d6:	46bd      	mov	sp, r7
 80074d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074dc:	4770      	bx	lr
 80074de:	bf00      	nop
 80074e0:	20000650 	.word	0x20000650
 80074e4:	20000658 	.word	0x20000658
 80074e8:	2000065a 	.word	0x2000065a
 80074ec:	20000659 	.word	0x20000659
 80074f0:	2000065c 	.word	0x2000065c
 80074f4:	2000065e 	.word	0x2000065e
 80074f8:	20000660 	.word	0x20000660

080074fc <buzzer_10ms>:

void buzzer_10ms(void) {
 80074fc:	b580      	push	{r7, lr}
 80074fe:	af00      	add	r7, sp, #0
    if (buzzerExecFlag) {
 8007500:	4b2e      	ldr	r3, [pc, #184]	@ (80075bc <buzzer_10ms+0xc0>)
 8007502:	781b      	ldrb	r3, [r3, #0]
 8007504:	b2db      	uxtb	r3, r3
 8007506:	2b00      	cmp	r3, #0
 8007508:	d02b      	beq.n	8007562 <buzzer_10ms+0x66>
        if (buzzerOnCount != 0) {
 800750a:	4b2d      	ldr	r3, [pc, #180]	@ (80075c0 <buzzer_10ms+0xc4>)
 800750c:	881b      	ldrh	r3, [r3, #0]
 800750e:	b29b      	uxth	r3, r3
 8007510:	2b00      	cmp	r3, #0
 8007512:	d00e      	beq.n	8007532 <buzzer_10ms+0x36>
            HAL_GPIO_WritePin(BUZZER_GPIO_Port,BUZZER_Pin,1);
 8007514:	2201      	movs	r2, #1
 8007516:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800751a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800751e:	f7fc f9b7 	bl	8003890 <HAL_GPIO_WritePin>
            buzzerOnCount--;
 8007522:	4b27      	ldr	r3, [pc, #156]	@ (80075c0 <buzzer_10ms+0xc4>)
 8007524:	881b      	ldrh	r3, [r3, #0]
 8007526:	b29b      	uxth	r3, r3
 8007528:	3b01      	subs	r3, #1
 800752a:	b29a      	uxth	r2, r3
 800752c:	4b24      	ldr	r3, [pc, #144]	@ (80075c0 <buzzer_10ms+0xc4>)
 800752e:	801a      	strh	r2, [r3, #0]
            buzzerOnCount = buzzerScheduleExec.oncount10ms;
            buzzerOffCount = buzzerScheduleExec.offcount10ms;
            buzzerExecFlag = true;
        }
    }
}
 8007530:	e042      	b.n	80075b8 <buzzer_10ms+0xbc>
        else if (buzzerOffCount != 0) {
 8007532:	4b24      	ldr	r3, [pc, #144]	@ (80075c4 <buzzer_10ms+0xc8>)
 8007534:	881b      	ldrh	r3, [r3, #0]
 8007536:	b29b      	uxth	r3, r3
 8007538:	2b00      	cmp	r3, #0
 800753a:	d00e      	beq.n	800755a <buzzer_10ms+0x5e>
            HAL_GPIO_WritePin(BUZZER_GPIO_Port,BUZZER_Pin,0);
 800753c:	2200      	movs	r2, #0
 800753e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8007542:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007546:	f7fc f9a3 	bl	8003890 <HAL_GPIO_WritePin>
            buzzerOffCount--;
 800754a:	4b1e      	ldr	r3, [pc, #120]	@ (80075c4 <buzzer_10ms+0xc8>)
 800754c:	881b      	ldrh	r3, [r3, #0]
 800754e:	b29b      	uxth	r3, r3
 8007550:	3b01      	subs	r3, #1
 8007552:	b29a      	uxth	r2, r3
 8007554:	4b1b      	ldr	r3, [pc, #108]	@ (80075c4 <buzzer_10ms+0xc8>)
 8007556:	801a      	strh	r2, [r3, #0]
}
 8007558:	e02e      	b.n	80075b8 <buzzer_10ms+0xbc>
            buzzerExecFlag = false;
 800755a:	4b18      	ldr	r3, [pc, #96]	@ (80075bc <buzzer_10ms+0xc0>)
 800755c:	2200      	movs	r2, #0
 800755e:	701a      	strb	r2, [r3, #0]
}
 8007560:	e02a      	b.n	80075b8 <buzzer_10ms+0xbc>
        if (buzzerBufferHead != buzzerBufferTail) {
 8007562:	4b19      	ldr	r3, [pc, #100]	@ (80075c8 <buzzer_10ms+0xcc>)
 8007564:	781b      	ldrb	r3, [r3, #0]
 8007566:	b2da      	uxtb	r2, r3
 8007568:	4b18      	ldr	r3, [pc, #96]	@ (80075cc <buzzer_10ms+0xd0>)
 800756a:	781b      	ldrb	r3, [r3, #0]
 800756c:	b2db      	uxtb	r3, r3
 800756e:	429a      	cmp	r2, r3
 8007570:	d022      	beq.n	80075b8 <buzzer_10ms+0xbc>
            buzzerBufferHead = (buzzerBufferHead + 1) % buzzerScheduleBufferSize;
 8007572:	4b15      	ldr	r3, [pc, #84]	@ (80075c8 <buzzer_10ms+0xcc>)
 8007574:	781b      	ldrb	r3, [r3, #0]
 8007576:	b2db      	uxtb	r3, r3
 8007578:	3301      	adds	r3, #1
 800757a:	4a15      	ldr	r2, [pc, #84]	@ (80075d0 <buzzer_10ms+0xd4>)
 800757c:	7812      	ldrb	r2, [r2, #0]
 800757e:	fb93 f1f2 	sdiv	r1, r3, r2
 8007582:	fb01 f202 	mul.w	r2, r1, r2
 8007586:	1a9b      	subs	r3, r3, r2
 8007588:	b2da      	uxtb	r2, r3
 800758a:	4b0f      	ldr	r3, [pc, #60]	@ (80075c8 <buzzer_10ms+0xcc>)
 800758c:	701a      	strb	r2, [r3, #0]
            buzzerScheduleExec = *(buzzerScheduleBuffer + buzzerBufferHead);
 800758e:	4b11      	ldr	r3, [pc, #68]	@ (80075d4 <buzzer_10ms+0xd8>)
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	4b0d      	ldr	r3, [pc, #52]	@ (80075c8 <buzzer_10ms+0xcc>)
 8007594:	781b      	ldrb	r3, [r3, #0]
 8007596:	b2db      	uxtb	r3, r3
 8007598:	009b      	lsls	r3, r3, #2
 800759a:	441a      	add	r2, r3
 800759c:	4b0e      	ldr	r3, [pc, #56]	@ (80075d8 <buzzer_10ms+0xdc>)
 800759e:	6810      	ldr	r0, [r2, #0]
 80075a0:	6018      	str	r0, [r3, #0]
            buzzerOnCount = buzzerScheduleExec.oncount10ms;
 80075a2:	4b0d      	ldr	r3, [pc, #52]	@ (80075d8 <buzzer_10ms+0xdc>)
 80075a4:	881a      	ldrh	r2, [r3, #0]
 80075a6:	4b06      	ldr	r3, [pc, #24]	@ (80075c0 <buzzer_10ms+0xc4>)
 80075a8:	801a      	strh	r2, [r3, #0]
            buzzerOffCount = buzzerScheduleExec.offcount10ms;
 80075aa:	4b0b      	ldr	r3, [pc, #44]	@ (80075d8 <buzzer_10ms+0xdc>)
 80075ac:	885a      	ldrh	r2, [r3, #2]
 80075ae:	4b05      	ldr	r3, [pc, #20]	@ (80075c4 <buzzer_10ms+0xc8>)
 80075b0:	801a      	strh	r2, [r3, #0]
            buzzerExecFlag = true;
 80075b2:	4b02      	ldr	r3, [pc, #8]	@ (80075bc <buzzer_10ms+0xc0>)
 80075b4:	2201      	movs	r2, #1
 80075b6:	701a      	strb	r2, [r3, #0]
}
 80075b8:	bf00      	nop
 80075ba:	bd80      	pop	{r7, pc}
 80075bc:	20000660 	.word	0x20000660
 80075c0:	2000065c 	.word	0x2000065c
 80075c4:	2000065e 	.word	0x2000065e
 80075c8:	2000065a 	.word	0x2000065a
 80075cc:	20000659 	.word	0x20000659
 80075d0:	20000658 	.word	0x20000658
 80075d4:	20000650 	.word	0x20000650
 80075d8:	20000654 	.word	0x20000654

080075dc <linesensorsInit>:


/*========AAAA Private Function Prototype Declaration END AAAA===============*/

/*========VVVV GLOBAL Function Definition START VVVV=========================*/
void linesensorsInit(volatile uint16_t* plls, volatile uint16_t* plcs, volatile uint16_t* prcs, volatile uint16_t* prrs) {
 80075dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80075de:	b089      	sub	sp, #36	@ 0x24
 80075e0:	af04      	add	r7, sp, #16
 80075e2:	60f8      	str	r0, [r7, #12]
 80075e4:	60b9      	str	r1, [r7, #8]
 80075e6:	607a      	str	r2, [r7, #4]
 80075e8:	603b      	str	r3, [r7, #0]

    linesensorDMARaw[LL_SSR] = plls;
 80075ea:	4a1d      	ldr	r2, [pc, #116]	@ (8007660 <linesensorsInit+0x84>)
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	60d3      	str	r3, [r2, #12]
    linesensorDMARaw[LC_SSR] = plcs;
 80075f0:	4a1b      	ldr	r2, [pc, #108]	@ (8007660 <linesensorsInit+0x84>)
 80075f2:	68bb      	ldr	r3, [r7, #8]
 80075f4:	6093      	str	r3, [r2, #8]
    linesensorDMARaw[RC_SSR] = prcs;
 80075f6:	4a1a      	ldr	r2, [pc, #104]	@ (8007660 <linesensorsInit+0x84>)
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6053      	str	r3, [r2, #4]
    linesensorDMARaw[RR_SSR] = prrs;
 80075fc:	4a18      	ldr	r2, [pc, #96]	@ (8007660 <linesensorsInit+0x84>)
 80075fe:	683b      	ldr	r3, [r7, #0]
 8007600:	6013      	str	r3, [r2, #0]

    lineSensorsParam[LL_SSR].offset     = LLSSR_OFFSET;
 8007602:	4b18      	ldr	r3, [pc, #96]	@ (8007664 <linesensorsInit+0x88>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a18      	ldr	r2, [pc, #96]	@ (8007668 <linesensorsInit+0x8c>)
 8007608:	63d3      	str	r3, [r2, #60]	@ 0x3c
    lineSensorsParam[LC_SSR].offset     = LCSSR_OFFSET;
 800760a:	4b18      	ldr	r3, [pc, #96]	@ (800766c <linesensorsInit+0x90>)
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	4a16      	ldr	r2, [pc, #88]	@ (8007668 <linesensorsInit+0x8c>)
 8007610:	6293      	str	r3, [r2, #40]	@ 0x28
    lineSensorsParam[RC_SSR].offset     = RCSSR_OFFSET;
 8007612:	4b17      	ldr	r3, [pc, #92]	@ (8007670 <linesensorsInit+0x94>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	4a14      	ldr	r2, [pc, #80]	@ (8007668 <linesensorsInit+0x8c>)
 8007618:	6153      	str	r3, [r2, #20]
    lineSensorsParam[RR_SSR].offset     = RRSSR_OFFSET;
 800761a:	4b16      	ldr	r3, [pc, #88]	@ (8007674 <linesensorsInit+0x98>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	4a12      	ldr	r2, [pc, #72]	@ (8007668 <linesensorsInit+0x8c>)
 8007620:	6013      	str	r3, [r2, #0]

    linesensorsCalibration( LLSSR_DEFAULT_WHITE, LLSSR_DEFAULT_BLACK,
 8007622:	4b15      	ldr	r3, [pc, #84]	@ (8007678 <linesensorsInit+0x9c>)
 8007624:	881c      	ldrh	r4, [r3, #0]
 8007626:	4b15      	ldr	r3, [pc, #84]	@ (800767c <linesensorsInit+0xa0>)
 8007628:	881d      	ldrh	r5, [r3, #0]
 800762a:	4b15      	ldr	r3, [pc, #84]	@ (8007680 <linesensorsInit+0xa4>)
 800762c:	881e      	ldrh	r6, [r3, #0]
 800762e:	4b15      	ldr	r3, [pc, #84]	@ (8007684 <linesensorsInit+0xa8>)
 8007630:	f8b3 c000 	ldrh.w	ip, [r3]
 8007634:	4b14      	ldr	r3, [pc, #80]	@ (8007688 <linesensorsInit+0xac>)
 8007636:	881b      	ldrh	r3, [r3, #0]
 8007638:	4a14      	ldr	r2, [pc, #80]	@ (800768c <linesensorsInit+0xb0>)
 800763a:	8812      	ldrh	r2, [r2, #0]
 800763c:	4914      	ldr	r1, [pc, #80]	@ (8007690 <linesensorsInit+0xb4>)
 800763e:	8809      	ldrh	r1, [r1, #0]
 8007640:	4814      	ldr	r0, [pc, #80]	@ (8007694 <linesensorsInit+0xb8>)
 8007642:	8800      	ldrh	r0, [r0, #0]
 8007644:	9003      	str	r0, [sp, #12]
 8007646:	9102      	str	r1, [sp, #8]
 8007648:	9201      	str	r2, [sp, #4]
 800764a:	9300      	str	r3, [sp, #0]
 800764c:	4663      	mov	r3, ip
 800764e:	4632      	mov	r2, r6
 8007650:	4629      	mov	r1, r5
 8007652:	4620      	mov	r0, r4
 8007654:	f000 f820 	bl	8007698 <linesensorsCalibration>
                            LCSSR_DEFAULT_WHITE, LCSSR_DEFAULT_BLACK,
                            RCSSR_DEFAULT_WHITE, RCSSR_DEFAULT_BLACK,
                            RRSSR_DEFAULT_WHITE, RRSSR_DEFAULT_BLACK);
}
 8007658:	bf00      	nop
 800765a:	3714      	adds	r7, #20
 800765c:	46bd      	mov	sp, r7
 800765e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007660:	20000664 	.word	0x20000664
 8007664:	0800d154 	.word	0x0800d154
 8007668:	2000069c 	.word	0x2000069c
 800766c:	0800d15c 	.word	0x0800d15c
 8007670:	0800d164 	.word	0x0800d164
 8007674:	0800d16c 	.word	0x0800d16c
 8007678:	0800d158 	.word	0x0800d158
 800767c:	0800d15a 	.word	0x0800d15a
 8007680:	0800d160 	.word	0x0800d160
 8007684:	0800d162 	.word	0x0800d162
 8007688:	0800d168 	.word	0x0800d168
 800768c:	0800d16a 	.word	0x0800d16a
 8007690:	0800d170 	.word	0x0800d170
 8007694:	0800d172 	.word	0x0800d172

08007698 <linesensorsCalibration>:

void linesensorsCalibration(const uint16_t llsw, const uint16_t llsb, const uint16_t lcsw, const uint16_t lcsb, const uint16_t rcsw, const uint16_t rcsb, const uint16_t rrsw, const uint16_t rrsb) {
 8007698:	b590      	push	{r4, r7, lr}
 800769a:	b083      	sub	sp, #12
 800769c:	af00      	add	r7, sp, #0
 800769e:	4604      	mov	r4, r0
 80076a0:	4608      	mov	r0, r1
 80076a2:	4611      	mov	r1, r2
 80076a4:	461a      	mov	r2, r3
 80076a6:	4623      	mov	r3, r4
 80076a8:	80fb      	strh	r3, [r7, #6]
 80076aa:	4603      	mov	r3, r0
 80076ac:	80bb      	strh	r3, [r7, #4]
 80076ae:	460b      	mov	r3, r1
 80076b0:	807b      	strh	r3, [r7, #2]
 80076b2:	4613      	mov	r3, r2
 80076b4:	803b      	strh	r3, [r7, #0]
    lineSensorsParam[LL_SSR].white          = llsw;
 80076b6:	4a88      	ldr	r2, [pc, #544]	@ (80078d8 <linesensorsCalibration+0x240>)
 80076b8:	88fb      	ldrh	r3, [r7, #6]
 80076ba:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
    lineSensorsParam[LL_SSR].black          = llsb;
 80076be:	4a86      	ldr	r2, [pc, #536]	@ (80078d8 <linesensorsCalibration+0x240>)
 80076c0:	88bb      	ldrh	r3, [r7, #4]
 80076c2:	f8a2 304a 	strh.w	r3, [r2, #74]	@ 0x4a
    lineSensorsParam[LL_SSR].nrm_gain       = nrmGain(llsw, llsb);
 80076c6:	88ba      	ldrh	r2, [r7, #4]
 80076c8:	88fb      	ldrh	r3, [r7, #6]
 80076ca:	4611      	mov	r1, r2
 80076cc:	4618      	mov	r0, r3
 80076ce:	f000 fb25 	bl	8007d1c <nrmGain>
 80076d2:	eef0 7a40 	vmov.f32	s15, s0
 80076d6:	4b80      	ldr	r3, [pc, #512]	@ (80078d8 <linesensorsCalibration+0x240>)
 80076d8:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    lineSensorsParam[LL_SSR].nrm_offset     = nrmOffset(lineSensorsParam[LL_SSR].nrm_gain, llsb);
 80076dc:	4b7e      	ldr	r3, [pc, #504]	@ (80078d8 <linesensorsCalibration+0x240>)
 80076de:	edd3 7a10 	vldr	s15, [r3, #64]	@ 0x40
 80076e2:	88bb      	ldrh	r3, [r7, #4]
 80076e4:	4618      	mov	r0, r3
 80076e6:	eeb0 0a67 	vmov.f32	s0, s15
 80076ea:	f000 fb3d 	bl	8007d68 <nrmOffset>
 80076ee:	eef0 7a40 	vmov.f32	s15, s0
 80076f2:	4b79      	ldr	r3, [pc, #484]	@ (80078d8 <linesensorsCalibration+0x240>)
 80076f4:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
    lineSensorsParam[LL_SSR].thresholdH     = wb2threshold(llsw, llsb, LINESENSOR_THRESHOLD);
 80076f8:	4b78      	ldr	r3, [pc, #480]	@ (80078dc <linesensorsCalibration+0x244>)
 80076fa:	edd3 7a00 	vldr	s15, [r3]
 80076fe:	88ba      	ldrh	r2, [r7, #4]
 8007700:	88fb      	ldrh	r3, [r7, #6]
 8007702:	eeb0 0a67 	vmov.f32	s0, s15
 8007706:	4611      	mov	r1, r2
 8007708:	4618      	mov	r0, r3
 800770a:	f000 fb46 	bl	8007d9a <wb2threshold>
 800770e:	4603      	mov	r3, r0
 8007710:	461a      	mov	r2, r3
 8007712:	4b71      	ldr	r3, [pc, #452]	@ (80078d8 <linesensorsCalibration+0x240>)
 8007714:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    lineSensorsParam[LL_SSR].thresholdL     = wb2threshold(llsw, llsb, LINESENSOR_THRESHOLD - LINESENSOR_HYSTERESIS);
 8007718:	4b70      	ldr	r3, [pc, #448]	@ (80078dc <linesensorsCalibration+0x244>)
 800771a:	ed93 7a00 	vldr	s14, [r3]
 800771e:	4b70      	ldr	r3, [pc, #448]	@ (80078e0 <linesensorsCalibration+0x248>)
 8007720:	edd3 7a00 	vldr	s15, [r3]
 8007724:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007728:	88ba      	ldrh	r2, [r7, #4]
 800772a:	88fb      	ldrh	r3, [r7, #6]
 800772c:	eeb0 0a67 	vmov.f32	s0, s15
 8007730:	4611      	mov	r1, r2
 8007732:	4618      	mov	r0, r3
 8007734:	f000 fb31 	bl	8007d9a <wb2threshold>
 8007738:	4603      	mov	r3, r0
 800773a:	461a      	mov	r2, r3
 800773c:	4b66      	ldr	r3, [pc, #408]	@ (80078d8 <linesensorsCalibration+0x240>)
 800773e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

    lineSensorsParam[LC_SSR].white          = lcsw;
 8007742:	4a65      	ldr	r2, [pc, #404]	@ (80078d8 <linesensorsCalibration+0x240>)
 8007744:	887b      	ldrh	r3, [r7, #2]
 8007746:	8693      	strh	r3, [r2, #52]	@ 0x34
    lineSensorsParam[LC_SSR].black          = lcsb;
 8007748:	4a63      	ldr	r2, [pc, #396]	@ (80078d8 <linesensorsCalibration+0x240>)
 800774a:	883b      	ldrh	r3, [r7, #0]
 800774c:	86d3      	strh	r3, [r2, #54]	@ 0x36
    lineSensorsParam[LC_SSR].nrm_gain       = nrmGain(lcsw, lcsb);
 800774e:	883a      	ldrh	r2, [r7, #0]
 8007750:	887b      	ldrh	r3, [r7, #2]
 8007752:	4611      	mov	r1, r2
 8007754:	4618      	mov	r0, r3
 8007756:	f000 fae1 	bl	8007d1c <nrmGain>
 800775a:	eef0 7a40 	vmov.f32	s15, s0
 800775e:	4b5e      	ldr	r3, [pc, #376]	@ (80078d8 <linesensorsCalibration+0x240>)
 8007760:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
    lineSensorsParam[LC_SSR].nrm_offset     = nrmOffset(lineSensorsParam[LC_SSR].nrm_gain, lcsb);
 8007764:	4b5c      	ldr	r3, [pc, #368]	@ (80078d8 <linesensorsCalibration+0x240>)
 8007766:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800776a:	883b      	ldrh	r3, [r7, #0]
 800776c:	4618      	mov	r0, r3
 800776e:	eeb0 0a67 	vmov.f32	s0, s15
 8007772:	f000 faf9 	bl	8007d68 <nrmOffset>
 8007776:	eef0 7a40 	vmov.f32	s15, s0
 800777a:	4b57      	ldr	r3, [pc, #348]	@ (80078d8 <linesensorsCalibration+0x240>)
 800777c:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
    lineSensorsParam[LC_SSR].thresholdH     = wb2threshold(lcsw, lcsb, LINESENSOR_THRESHOLD);
 8007780:	4b56      	ldr	r3, [pc, #344]	@ (80078dc <linesensorsCalibration+0x244>)
 8007782:	edd3 7a00 	vldr	s15, [r3]
 8007786:	883a      	ldrh	r2, [r7, #0]
 8007788:	887b      	ldrh	r3, [r7, #2]
 800778a:	eeb0 0a67 	vmov.f32	s0, s15
 800778e:	4611      	mov	r1, r2
 8007790:	4618      	mov	r0, r3
 8007792:	f000 fb02 	bl	8007d9a <wb2threshold>
 8007796:	4603      	mov	r3, r0
 8007798:	461a      	mov	r2, r3
 800779a:	4b4f      	ldr	r3, [pc, #316]	@ (80078d8 <linesensorsCalibration+0x240>)
 800779c:	871a      	strh	r2, [r3, #56]	@ 0x38
    lineSensorsParam[LC_SSR].thresholdL     = wb2threshold(lcsw, lcsb, LINESENSOR_THRESHOLD - LINESENSOR_HYSTERESIS);
 800779e:	4b4f      	ldr	r3, [pc, #316]	@ (80078dc <linesensorsCalibration+0x244>)
 80077a0:	ed93 7a00 	vldr	s14, [r3]
 80077a4:	4b4e      	ldr	r3, [pc, #312]	@ (80078e0 <linesensorsCalibration+0x248>)
 80077a6:	edd3 7a00 	vldr	s15, [r3]
 80077aa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80077ae:	883a      	ldrh	r2, [r7, #0]
 80077b0:	887b      	ldrh	r3, [r7, #2]
 80077b2:	eeb0 0a67 	vmov.f32	s0, s15
 80077b6:	4611      	mov	r1, r2
 80077b8:	4618      	mov	r0, r3
 80077ba:	f000 faee 	bl	8007d9a <wb2threshold>
 80077be:	4603      	mov	r3, r0
 80077c0:	461a      	mov	r2, r3
 80077c2:	4b45      	ldr	r3, [pc, #276]	@ (80078d8 <linesensorsCalibration+0x240>)
 80077c4:	875a      	strh	r2, [r3, #58]	@ 0x3a

    lineSensorsParam[RC_SSR].white          = rcsw;
 80077c6:	4a44      	ldr	r2, [pc, #272]	@ (80078d8 <linesensorsCalibration+0x240>)
 80077c8:	8b3b      	ldrh	r3, [r7, #24]
 80077ca:	8413      	strh	r3, [r2, #32]
    lineSensorsParam[RC_SSR].black          = rcsb;
 80077cc:	4a42      	ldr	r2, [pc, #264]	@ (80078d8 <linesensorsCalibration+0x240>)
 80077ce:	8bbb      	ldrh	r3, [r7, #28]
 80077d0:	8453      	strh	r3, [r2, #34]	@ 0x22
    lineSensorsParam[RC_SSR].nrm_gain       = nrmGain(rcsw, rcsb);
 80077d2:	8bba      	ldrh	r2, [r7, #28]
 80077d4:	8b3b      	ldrh	r3, [r7, #24]
 80077d6:	4611      	mov	r1, r2
 80077d8:	4618      	mov	r0, r3
 80077da:	f000 fa9f 	bl	8007d1c <nrmGain>
 80077de:	eef0 7a40 	vmov.f32	s15, s0
 80077e2:	4b3d      	ldr	r3, [pc, #244]	@ (80078d8 <linesensorsCalibration+0x240>)
 80077e4:	edc3 7a06 	vstr	s15, [r3, #24]
    lineSensorsParam[RC_SSR].nrm_offset     = nrmOffset(lineSensorsParam[RC_SSR].nrm_gain, rcsb);
 80077e8:	4b3b      	ldr	r3, [pc, #236]	@ (80078d8 <linesensorsCalibration+0x240>)
 80077ea:	edd3 7a06 	vldr	s15, [r3, #24]
 80077ee:	8bbb      	ldrh	r3, [r7, #28]
 80077f0:	4618      	mov	r0, r3
 80077f2:	eeb0 0a67 	vmov.f32	s0, s15
 80077f6:	f000 fab7 	bl	8007d68 <nrmOffset>
 80077fa:	eef0 7a40 	vmov.f32	s15, s0
 80077fe:	4b36      	ldr	r3, [pc, #216]	@ (80078d8 <linesensorsCalibration+0x240>)
 8007800:	edc3 7a07 	vstr	s15, [r3, #28]
    lineSensorsParam[RC_SSR].thresholdH     = wb2threshold(rcsw, rcsb, LINESENSOR_THRESHOLD);
 8007804:	4b35      	ldr	r3, [pc, #212]	@ (80078dc <linesensorsCalibration+0x244>)
 8007806:	edd3 7a00 	vldr	s15, [r3]
 800780a:	8bba      	ldrh	r2, [r7, #28]
 800780c:	8b3b      	ldrh	r3, [r7, #24]
 800780e:	eeb0 0a67 	vmov.f32	s0, s15
 8007812:	4611      	mov	r1, r2
 8007814:	4618      	mov	r0, r3
 8007816:	f000 fac0 	bl	8007d9a <wb2threshold>
 800781a:	4603      	mov	r3, r0
 800781c:	461a      	mov	r2, r3
 800781e:	4b2e      	ldr	r3, [pc, #184]	@ (80078d8 <linesensorsCalibration+0x240>)
 8007820:	849a      	strh	r2, [r3, #36]	@ 0x24
    lineSensorsParam[RC_SSR].thresholdL     = wb2threshold(rcsw, rcsb, LINESENSOR_THRESHOLD - LINESENSOR_HYSTERESIS);
 8007822:	4b2e      	ldr	r3, [pc, #184]	@ (80078dc <linesensorsCalibration+0x244>)
 8007824:	ed93 7a00 	vldr	s14, [r3]
 8007828:	4b2d      	ldr	r3, [pc, #180]	@ (80078e0 <linesensorsCalibration+0x248>)
 800782a:	edd3 7a00 	vldr	s15, [r3]
 800782e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007832:	8bba      	ldrh	r2, [r7, #28]
 8007834:	8b3b      	ldrh	r3, [r7, #24]
 8007836:	eeb0 0a67 	vmov.f32	s0, s15
 800783a:	4611      	mov	r1, r2
 800783c:	4618      	mov	r0, r3
 800783e:	f000 faac 	bl	8007d9a <wb2threshold>
 8007842:	4603      	mov	r3, r0
 8007844:	461a      	mov	r2, r3
 8007846:	4b24      	ldr	r3, [pc, #144]	@ (80078d8 <linesensorsCalibration+0x240>)
 8007848:	84da      	strh	r2, [r3, #38]	@ 0x26

    lineSensorsParam[RR_SSR].white          = rrsw;
 800784a:	4a23      	ldr	r2, [pc, #140]	@ (80078d8 <linesensorsCalibration+0x240>)
 800784c:	8c3b      	ldrh	r3, [r7, #32]
 800784e:	8193      	strh	r3, [r2, #12]
    lineSensorsParam[RR_SSR].black          = rrsb;
 8007850:	4a21      	ldr	r2, [pc, #132]	@ (80078d8 <linesensorsCalibration+0x240>)
 8007852:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007854:	81d3      	strh	r3, [r2, #14]
    lineSensorsParam[RR_SSR].nrm_gain       = nrmGain(rrsw, rrsb);
 8007856:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007858:	8c3b      	ldrh	r3, [r7, #32]
 800785a:	4611      	mov	r1, r2
 800785c:	4618      	mov	r0, r3
 800785e:	f000 fa5d 	bl	8007d1c <nrmGain>
 8007862:	eef0 7a40 	vmov.f32	s15, s0
 8007866:	4b1c      	ldr	r3, [pc, #112]	@ (80078d8 <linesensorsCalibration+0x240>)
 8007868:	edc3 7a01 	vstr	s15, [r3, #4]
    lineSensorsParam[RR_SSR].nrm_offset     = nrmOffset(lineSensorsParam[RR_SSR].nrm_gain, rrsb);
 800786c:	4b1a      	ldr	r3, [pc, #104]	@ (80078d8 <linesensorsCalibration+0x240>)
 800786e:	edd3 7a01 	vldr	s15, [r3, #4]
 8007872:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007874:	4618      	mov	r0, r3
 8007876:	eeb0 0a67 	vmov.f32	s0, s15
 800787a:	f000 fa75 	bl	8007d68 <nrmOffset>
 800787e:	eef0 7a40 	vmov.f32	s15, s0
 8007882:	4b15      	ldr	r3, [pc, #84]	@ (80078d8 <linesensorsCalibration+0x240>)
 8007884:	edc3 7a02 	vstr	s15, [r3, #8]
    lineSensorsParam[RR_SSR].thresholdH     = wb2threshold(rrsw, rrsb, LINESENSOR_THRESHOLD);
 8007888:	4b14      	ldr	r3, [pc, #80]	@ (80078dc <linesensorsCalibration+0x244>)
 800788a:	edd3 7a00 	vldr	s15, [r3]
 800788e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007890:	8c3b      	ldrh	r3, [r7, #32]
 8007892:	eeb0 0a67 	vmov.f32	s0, s15
 8007896:	4611      	mov	r1, r2
 8007898:	4618      	mov	r0, r3
 800789a:	f000 fa7e 	bl	8007d9a <wb2threshold>
 800789e:	4603      	mov	r3, r0
 80078a0:	461a      	mov	r2, r3
 80078a2:	4b0d      	ldr	r3, [pc, #52]	@ (80078d8 <linesensorsCalibration+0x240>)
 80078a4:	821a      	strh	r2, [r3, #16]
    lineSensorsParam[RR_SSR].thresholdL     = wb2threshold(rrsw, rrsb, LINESENSOR_THRESHOLD - LINESENSOR_HYSTERESIS);
 80078a6:	4b0d      	ldr	r3, [pc, #52]	@ (80078dc <linesensorsCalibration+0x244>)
 80078a8:	ed93 7a00 	vldr	s14, [r3]
 80078ac:	4b0c      	ldr	r3, [pc, #48]	@ (80078e0 <linesensorsCalibration+0x248>)
 80078ae:	edd3 7a00 	vldr	s15, [r3]
 80078b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80078b6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80078b8:	8c3b      	ldrh	r3, [r7, #32]
 80078ba:	eeb0 0a67 	vmov.f32	s0, s15
 80078be:	4611      	mov	r1, r2
 80078c0:	4618      	mov	r0, r3
 80078c2:	f000 fa6a 	bl	8007d9a <wb2threshold>
 80078c6:	4603      	mov	r3, r0
 80078c8:	461a      	mov	r2, r3
 80078ca:	4b03      	ldr	r3, [pc, #12]	@ (80078d8 <linesensorsCalibration+0x240>)
 80078cc:	825a      	strh	r2, [r3, #18]
}
 80078ce:	bf00      	nop
 80078d0:	370c      	adds	r7, #12
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd90      	pop	{r4, r7, pc}
 80078d6:	bf00      	nop
 80078d8:	2000069c 	.word	0x2000069c
 80078dc:	0800d174 	.word	0x0800d174
 80078e0:	0800d178 	.word	0x0800d178

080078e4 <linesensorsMeasure_1ms>:

void linesensorsMeasure_1ms(void){
 80078e4:	b598      	push	{r3, r4, r7, lr}
 80078e6:	af00      	add	r7, sp, #0

    rawLinesensorValues[LL_SSR] = *linesensorDMARaw[LL_SSR];
 80078e8:	4b96      	ldr	r3, [pc, #600]	@ (8007b44 <linesensorsMeasure_1ms+0x260>)
 80078ea:	68db      	ldr	r3, [r3, #12]
 80078ec:	881b      	ldrh	r3, [r3, #0]
 80078ee:	b29a      	uxth	r2, r3
 80078f0:	4b95      	ldr	r3, [pc, #596]	@ (8007b48 <linesensorsMeasure_1ms+0x264>)
 80078f2:	80da      	strh	r2, [r3, #6]
    rawLinesensorValues[LC_SSR] = *linesensorDMARaw[LC_SSR];
 80078f4:	4b93      	ldr	r3, [pc, #588]	@ (8007b44 <linesensorsMeasure_1ms+0x260>)
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	881b      	ldrh	r3, [r3, #0]
 80078fa:	b29a      	uxth	r2, r3
 80078fc:	4b92      	ldr	r3, [pc, #584]	@ (8007b48 <linesensorsMeasure_1ms+0x264>)
 80078fe:	809a      	strh	r2, [r3, #4]
    rawLinesensorValues[RC_SSR] = *linesensorDMARaw[RC_SSR];
 8007900:	4b90      	ldr	r3, [pc, #576]	@ (8007b44 <linesensorsMeasure_1ms+0x260>)
 8007902:	685b      	ldr	r3, [r3, #4]
 8007904:	881b      	ldrh	r3, [r3, #0]
 8007906:	b29a      	uxth	r2, r3
 8007908:	4b8f      	ldr	r3, [pc, #572]	@ (8007b48 <linesensorsMeasure_1ms+0x264>)
 800790a:	805a      	strh	r2, [r3, #2]
    rawLinesensorValues[RR_SSR] = *linesensorDMARaw[RR_SSR];
 800790c:	4b8d      	ldr	r3, [pc, #564]	@ (8007b44 <linesensorsMeasure_1ms+0x260>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	881b      	ldrh	r3, [r3, #0]
 8007912:	b29a      	uxth	r2, r3
 8007914:	4b8c      	ldr	r3, [pc, #560]	@ (8007b48 <linesensorsMeasure_1ms+0x264>)
 8007916:	801a      	strh	r2, [r3, #0]

    nrmLinesensors[LL_SSR] = iirlpf(normalize(rawLinesensorValues[LL_SSR], lineSensorsParam[LL_SSR].nrm_gain, lineSensorsParam[LL_SSR].nrm_offset, 1.0, 0.0), nrmLinesensors[LL_SSR], LINESENSOR_IIRLPG);
 8007918:	4b8b      	ldr	r3, [pc, #556]	@ (8007b48 <linesensorsMeasure_1ms+0x264>)
 800791a:	88db      	ldrh	r3, [r3, #6]
 800791c:	b29b      	uxth	r3, r3
 800791e:	4a8b      	ldr	r2, [pc, #556]	@ (8007b4c <linesensorsMeasure_1ms+0x268>)
 8007920:	edd2 7a10 	vldr	s15, [r2, #64]	@ 0x40
 8007924:	4a89      	ldr	r2, [pc, #548]	@ (8007b4c <linesensorsMeasure_1ms+0x268>)
 8007926:	ed92 7a11 	vldr	s14, [r2, #68]	@ 0x44
 800792a:	eddf 1a89 	vldr	s3, [pc, #548]	@ 8007b50 <linesensorsMeasure_1ms+0x26c>
 800792e:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8007932:	eef0 0a47 	vmov.f32	s1, s14
 8007936:	eeb0 0a67 	vmov.f32	s0, s15
 800793a:	4618      	mov	r0, r3
 800793c:	f000 fa58 	bl	8007df0 <normalize>
 8007940:	eef0 6a40 	vmov.f32	s13, s0
 8007944:	4b83      	ldr	r3, [pc, #524]	@ (8007b54 <linesensorsMeasure_1ms+0x270>)
 8007946:	edd3 7a03 	vldr	s15, [r3, #12]
 800794a:	4b83      	ldr	r3, [pc, #524]	@ (8007b58 <linesensorsMeasure_1ms+0x274>)
 800794c:	ed93 7a00 	vldr	s14, [r3]
 8007950:	eeb0 1a47 	vmov.f32	s2, s14
 8007954:	eef0 0a67 	vmov.f32	s1, s15
 8007958:	eeb0 0a66 	vmov.f32	s0, s13
 800795c:	f000 fa84 	bl	8007e68 <iirlpf>
 8007960:	eef0 7a40 	vmov.f32	s15, s0
 8007964:	4b7b      	ldr	r3, [pc, #492]	@ (8007b54 <linesensorsMeasure_1ms+0x270>)
 8007966:	edc3 7a03 	vstr	s15, [r3, #12]
    nrmLinesensors[LC_SSR] = iirlpf(normalize(rawLinesensorValues[LC_SSR], lineSensorsParam[LC_SSR].nrm_gain, lineSensorsParam[LC_SSR].nrm_offset, 1.0, 0.0), nrmLinesensors[LC_SSR], LINESENSOR_IIRLPG);
 800796a:	4b77      	ldr	r3, [pc, #476]	@ (8007b48 <linesensorsMeasure_1ms+0x264>)
 800796c:	889b      	ldrh	r3, [r3, #4]
 800796e:	b29b      	uxth	r3, r3
 8007970:	4a76      	ldr	r2, [pc, #472]	@ (8007b4c <linesensorsMeasure_1ms+0x268>)
 8007972:	edd2 7a0b 	vldr	s15, [r2, #44]	@ 0x2c
 8007976:	4a75      	ldr	r2, [pc, #468]	@ (8007b4c <linesensorsMeasure_1ms+0x268>)
 8007978:	ed92 7a0c 	vldr	s14, [r2, #48]	@ 0x30
 800797c:	eddf 1a74 	vldr	s3, [pc, #464]	@ 8007b50 <linesensorsMeasure_1ms+0x26c>
 8007980:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8007984:	eef0 0a47 	vmov.f32	s1, s14
 8007988:	eeb0 0a67 	vmov.f32	s0, s15
 800798c:	4618      	mov	r0, r3
 800798e:	f000 fa2f 	bl	8007df0 <normalize>
 8007992:	eef0 6a40 	vmov.f32	s13, s0
 8007996:	4b6f      	ldr	r3, [pc, #444]	@ (8007b54 <linesensorsMeasure_1ms+0x270>)
 8007998:	edd3 7a02 	vldr	s15, [r3, #8]
 800799c:	4b6e      	ldr	r3, [pc, #440]	@ (8007b58 <linesensorsMeasure_1ms+0x274>)
 800799e:	ed93 7a00 	vldr	s14, [r3]
 80079a2:	eeb0 1a47 	vmov.f32	s2, s14
 80079a6:	eef0 0a67 	vmov.f32	s1, s15
 80079aa:	eeb0 0a66 	vmov.f32	s0, s13
 80079ae:	f000 fa5b 	bl	8007e68 <iirlpf>
 80079b2:	eef0 7a40 	vmov.f32	s15, s0
 80079b6:	4b67      	ldr	r3, [pc, #412]	@ (8007b54 <linesensorsMeasure_1ms+0x270>)
 80079b8:	edc3 7a02 	vstr	s15, [r3, #8]
    nrmLinesensors[RC_SSR] = iirlpf(normalize(rawLinesensorValues[RC_SSR], lineSensorsParam[RC_SSR].nrm_gain, lineSensorsParam[RC_SSR].nrm_offset, 1.0, 0.0), nrmLinesensors[RC_SSR], LINESENSOR_IIRLPG);
 80079bc:	4b62      	ldr	r3, [pc, #392]	@ (8007b48 <linesensorsMeasure_1ms+0x264>)
 80079be:	885b      	ldrh	r3, [r3, #2]
 80079c0:	b29b      	uxth	r3, r3
 80079c2:	4a62      	ldr	r2, [pc, #392]	@ (8007b4c <linesensorsMeasure_1ms+0x268>)
 80079c4:	edd2 7a06 	vldr	s15, [r2, #24]
 80079c8:	4a60      	ldr	r2, [pc, #384]	@ (8007b4c <linesensorsMeasure_1ms+0x268>)
 80079ca:	ed92 7a07 	vldr	s14, [r2, #28]
 80079ce:	eddf 1a60 	vldr	s3, [pc, #384]	@ 8007b50 <linesensorsMeasure_1ms+0x26c>
 80079d2:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 80079d6:	eef0 0a47 	vmov.f32	s1, s14
 80079da:	eeb0 0a67 	vmov.f32	s0, s15
 80079de:	4618      	mov	r0, r3
 80079e0:	f000 fa06 	bl	8007df0 <normalize>
 80079e4:	eef0 6a40 	vmov.f32	s13, s0
 80079e8:	4b5a      	ldr	r3, [pc, #360]	@ (8007b54 <linesensorsMeasure_1ms+0x270>)
 80079ea:	edd3 7a01 	vldr	s15, [r3, #4]
 80079ee:	4b5a      	ldr	r3, [pc, #360]	@ (8007b58 <linesensorsMeasure_1ms+0x274>)
 80079f0:	ed93 7a00 	vldr	s14, [r3]
 80079f4:	eeb0 1a47 	vmov.f32	s2, s14
 80079f8:	eef0 0a67 	vmov.f32	s1, s15
 80079fc:	eeb0 0a66 	vmov.f32	s0, s13
 8007a00:	f000 fa32 	bl	8007e68 <iirlpf>
 8007a04:	eef0 7a40 	vmov.f32	s15, s0
 8007a08:	4b52      	ldr	r3, [pc, #328]	@ (8007b54 <linesensorsMeasure_1ms+0x270>)
 8007a0a:	edc3 7a01 	vstr	s15, [r3, #4]
    nrmLinesensors[RR_SSR] = iirlpf(normalize(rawLinesensorValues[RR_SSR], lineSensorsParam[RR_SSR].nrm_gain, lineSensorsParam[RR_SSR].nrm_offset, 1.0, 0.0), nrmLinesensors[RR_SSR], LINESENSOR_IIRLPG);
 8007a0e:	4b4e      	ldr	r3, [pc, #312]	@ (8007b48 <linesensorsMeasure_1ms+0x264>)
 8007a10:	881b      	ldrh	r3, [r3, #0]
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	4a4d      	ldr	r2, [pc, #308]	@ (8007b4c <linesensorsMeasure_1ms+0x268>)
 8007a16:	edd2 7a01 	vldr	s15, [r2, #4]
 8007a1a:	4a4c      	ldr	r2, [pc, #304]	@ (8007b4c <linesensorsMeasure_1ms+0x268>)
 8007a1c:	ed92 7a02 	vldr	s14, [r2, #8]
 8007a20:	eddf 1a4b 	vldr	s3, [pc, #300]	@ 8007b50 <linesensorsMeasure_1ms+0x26c>
 8007a24:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8007a28:	eef0 0a47 	vmov.f32	s1, s14
 8007a2c:	eeb0 0a67 	vmov.f32	s0, s15
 8007a30:	4618      	mov	r0, r3
 8007a32:	f000 f9dd 	bl	8007df0 <normalize>
 8007a36:	eef0 6a40 	vmov.f32	s13, s0
 8007a3a:	4b46      	ldr	r3, [pc, #280]	@ (8007b54 <linesensorsMeasure_1ms+0x270>)
 8007a3c:	edd3 7a00 	vldr	s15, [r3]
 8007a40:	4b45      	ldr	r3, [pc, #276]	@ (8007b58 <linesensorsMeasure_1ms+0x274>)
 8007a42:	ed93 7a00 	vldr	s14, [r3]
 8007a46:	eeb0 1a47 	vmov.f32	s2, s14
 8007a4a:	eef0 0a67 	vmov.f32	s1, s15
 8007a4e:	eeb0 0a66 	vmov.f32	s0, s13
 8007a52:	f000 fa09 	bl	8007e68 <iirlpf>
 8007a56:	eef0 7a40 	vmov.f32	s15, s0
 8007a5a:	4b3e      	ldr	r3, [pc, #248]	@ (8007b54 <linesensorsMeasure_1ms+0x270>)
 8007a5c:	edc3 7a00 	vstr	s15, [r3]
    binLinesensors =    ( ( hysteresis(rawLinesensorValues[LL_SSR], ((binLinesensors & 0x08) >> 3), lineSensorsParam[LL_SSR].thresholdH, lineSensorsParam[LL_SSR].thresholdL) << 3 )    & 0x08) |
 8007a60:	4b39      	ldr	r3, [pc, #228]	@ (8007b48 <linesensorsMeasure_1ms+0x264>)
 8007a62:	88db      	ldrh	r3, [r3, #6]
 8007a64:	b298      	uxth	r0, r3
 8007a66:	4b3d      	ldr	r3, [pc, #244]	@ (8007b5c <linesensorsMeasure_1ms+0x278>)
 8007a68:	781b      	ldrb	r3, [r3, #0]
 8007a6a:	b2db      	uxtb	r3, r3
 8007a6c:	10db      	asrs	r3, r3, #3
 8007a6e:	b2db      	uxtb	r3, r3
 8007a70:	f003 0301 	and.w	r3, r3, #1
 8007a74:	b2d9      	uxtb	r1, r3
 8007a76:	4b35      	ldr	r3, [pc, #212]	@ (8007b4c <linesensorsMeasure_1ms+0x268>)
 8007a78:	f8b3 304c 	ldrh.w	r3, [r3, #76]	@ 0x4c
 8007a7c:	b29a      	uxth	r2, r3
 8007a7e:	4b33      	ldr	r3, [pc, #204]	@ (8007b4c <linesensorsMeasure_1ms+0x268>)
 8007a80:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8007a84:	b29b      	uxth	r3, r3
 8007a86:	f000 fa0d 	bl	8007ea4 <hysteresis>
 8007a8a:	4603      	mov	r3, r0
 8007a8c:	b25b      	sxtb	r3, r3
 8007a8e:	00db      	lsls	r3, r3, #3
 8007a90:	b25b      	sxtb	r3, r3
 8007a92:	f003 0308 	and.w	r3, r3, #8
 8007a96:	b25c      	sxtb	r4, r3
                        ( ( hysteresis(rawLinesensorValues[LC_SSR], ((binLinesensors & 0x04) >> 2), lineSensorsParam[LC_SSR].thresholdH, lineSensorsParam[LC_SSR].thresholdL) << 2 )    & 0x04) |
 8007a98:	4b2b      	ldr	r3, [pc, #172]	@ (8007b48 <linesensorsMeasure_1ms+0x264>)
 8007a9a:	889b      	ldrh	r3, [r3, #4]
 8007a9c:	b298      	uxth	r0, r3
 8007a9e:	4b2f      	ldr	r3, [pc, #188]	@ (8007b5c <linesensorsMeasure_1ms+0x278>)
 8007aa0:	781b      	ldrb	r3, [r3, #0]
 8007aa2:	b2db      	uxtb	r3, r3
 8007aa4:	109b      	asrs	r3, r3, #2
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	f003 0301 	and.w	r3, r3, #1
 8007aac:	b2d9      	uxtb	r1, r3
 8007aae:	4b27      	ldr	r3, [pc, #156]	@ (8007b4c <linesensorsMeasure_1ms+0x268>)
 8007ab0:	8f1b      	ldrh	r3, [r3, #56]	@ 0x38
 8007ab2:	b29a      	uxth	r2, r3
 8007ab4:	4b25      	ldr	r3, [pc, #148]	@ (8007b4c <linesensorsMeasure_1ms+0x268>)
 8007ab6:	8f5b      	ldrh	r3, [r3, #58]	@ 0x3a
 8007ab8:	b29b      	uxth	r3, r3
 8007aba:	f000 f9f3 	bl	8007ea4 <hysteresis>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	b25b      	sxtb	r3, r3
 8007ac2:	009b      	lsls	r3, r3, #2
 8007ac4:	b25b      	sxtb	r3, r3
 8007ac6:	f003 0304 	and.w	r3, r3, #4
 8007aca:	b25b      	sxtb	r3, r3
    binLinesensors =    ( ( hysteresis(rawLinesensorValues[LL_SSR], ((binLinesensors & 0x08) >> 3), lineSensorsParam[LL_SSR].thresholdH, lineSensorsParam[LL_SSR].thresholdL) << 3 )    & 0x08) |
 8007acc:	4323      	orrs	r3, r4
 8007ace:	b25c      	sxtb	r4, r3
                        ( ( hysteresis(rawLinesensorValues[RC_SSR], ((binLinesensors & 0x02) >> 1), lineSensorsParam[RC_SSR].thresholdH, lineSensorsParam[RC_SSR].thresholdL) << 1 )    & 0x02) |
 8007ad0:	4b1d      	ldr	r3, [pc, #116]	@ (8007b48 <linesensorsMeasure_1ms+0x264>)
 8007ad2:	885b      	ldrh	r3, [r3, #2]
 8007ad4:	b298      	uxth	r0, r3
 8007ad6:	4b21      	ldr	r3, [pc, #132]	@ (8007b5c <linesensorsMeasure_1ms+0x278>)
 8007ad8:	781b      	ldrb	r3, [r3, #0]
 8007ada:	b2db      	uxtb	r3, r3
 8007adc:	105b      	asrs	r3, r3, #1
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	f003 0301 	and.w	r3, r3, #1
 8007ae4:	b2d9      	uxtb	r1, r3
 8007ae6:	4b19      	ldr	r3, [pc, #100]	@ (8007b4c <linesensorsMeasure_1ms+0x268>)
 8007ae8:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8007aea:	b29a      	uxth	r2, r3
 8007aec:	4b17      	ldr	r3, [pc, #92]	@ (8007b4c <linesensorsMeasure_1ms+0x268>)
 8007aee:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007af0:	b29b      	uxth	r3, r3
 8007af2:	f000 f9d7 	bl	8007ea4 <hysteresis>
 8007af6:	4603      	mov	r3, r0
 8007af8:	b25b      	sxtb	r3, r3
 8007afa:	005b      	lsls	r3, r3, #1
 8007afc:	b25b      	sxtb	r3, r3
 8007afe:	f003 0302 	and.w	r3, r3, #2
 8007b02:	b25b      	sxtb	r3, r3
                        ( ( hysteresis(rawLinesensorValues[LC_SSR], ((binLinesensors & 0x04) >> 2), lineSensorsParam[LC_SSR].thresholdH, lineSensorsParam[LC_SSR].thresholdL) << 2 )    & 0x04) |
 8007b04:	4323      	orrs	r3, r4
 8007b06:	b25c      	sxtb	r4, r3
                        ( ( hysteresis(rawLinesensorValues[RR_SSR], ((binLinesensors & 0x01)),      lineSensorsParam[RR_SSR].thresholdH, lineSensorsParam[RR_SSR].thresholdL))          & 0x01);
 8007b08:	4b0f      	ldr	r3, [pc, #60]	@ (8007b48 <linesensorsMeasure_1ms+0x264>)
 8007b0a:	881b      	ldrh	r3, [r3, #0]
 8007b0c:	b298      	uxth	r0, r3
 8007b0e:	4b13      	ldr	r3, [pc, #76]	@ (8007b5c <linesensorsMeasure_1ms+0x278>)
 8007b10:	781b      	ldrb	r3, [r3, #0]
 8007b12:	b2db      	uxtb	r3, r3
 8007b14:	f003 0301 	and.w	r3, r3, #1
 8007b18:	b2d9      	uxtb	r1, r3
 8007b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8007b4c <linesensorsMeasure_1ms+0x268>)
 8007b1c:	8a1b      	ldrh	r3, [r3, #16]
 8007b1e:	b29a      	uxth	r2, r3
 8007b20:	4b0a      	ldr	r3, [pc, #40]	@ (8007b4c <linesensorsMeasure_1ms+0x268>)
 8007b22:	8a5b      	ldrh	r3, [r3, #18]
 8007b24:	b29b      	uxth	r3, r3
 8007b26:	f000 f9bd 	bl	8007ea4 <hysteresis>
 8007b2a:	4603      	mov	r3, r0
 8007b2c:	b25b      	sxtb	r3, r3
 8007b2e:	f003 0301 	and.w	r3, r3, #1
 8007b32:	b25b      	sxtb	r3, r3
                        ( ( hysteresis(rawLinesensorValues[RC_SSR], ((binLinesensors & 0x02) >> 1), lineSensorsParam[RC_SSR].thresholdH, lineSensorsParam[RC_SSR].thresholdL) << 1 )    & 0x02) |
 8007b34:	4323      	orrs	r3, r4
 8007b36:	b25b      	sxtb	r3, r3
 8007b38:	b2da      	uxtb	r2, r3
    binLinesensors =    ( ( hysteresis(rawLinesensorValues[LL_SSR], ((binLinesensors & 0x08) >> 3), lineSensorsParam[LL_SSR].thresholdH, lineSensorsParam[LL_SSR].thresholdL) << 3 )    & 0x08) |
 8007b3a:	4b08      	ldr	r3, [pc, #32]	@ (8007b5c <linesensorsMeasure_1ms+0x278>)
 8007b3c:	701a      	strb	r2, [r3, #0]
}
 8007b3e:	bf00      	nop
 8007b40:	bd98      	pop	{r3, r4, r7, pc}
 8007b42:	bf00      	nop
 8007b44:	20000664 	.word	0x20000664
 8007b48:	2000067c 	.word	0x2000067c
 8007b4c:	2000069c 	.word	0x2000069c
 8007b50:	00000000 	.word	0x00000000
 8007b54:	20000688 	.word	0x20000688
 8007b58:	0800d17c 	.word	0x0800d17c
 8007b5c:	20000698 	.word	0x20000698

08007b60 <markersensorsInit>:
    nrmVal[LC_SSR] = nrmLinesensors[LC_SSR];
    nrmVal[RC_SSR] = nrmLinesensors[RC_SSR];
    nrmVal[RR_SSR] = nrmLinesensors[RR_SSR];
}

void markersensorsInit(volatile uint16_t* mkl, volatile uint16_t* mkr) {
 8007b60:	b580      	push	{r7, lr}
 8007b62:	b082      	sub	sp, #8
 8007b64:	af00      	add	r7, sp, #0
 8007b66:	6078      	str	r0, [r7, #4]
 8007b68:	6039      	str	r1, [r7, #0]
    markersensorDMARaw[MKL_SSR] = mkl;
 8007b6a:	4a0a      	ldr	r2, [pc, #40]	@ (8007b94 <markersensorsInit+0x34>)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6053      	str	r3, [r2, #4]
    markersensorDMARaw[MKR_SSR] = mkr;
 8007b70:	4a08      	ldr	r2, [pc, #32]	@ (8007b94 <markersensorsInit+0x34>)
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	6013      	str	r3, [r2, #0]
    markersensorsCalibration(MKLSSR_DEFAULT_WHITE, MKLSSR_DEFAULT_BLACK, MKRSSR_DEFAULT_WHITE, MKRSSR_DEFAULT_BLACK);
 8007b76:	4b08      	ldr	r3, [pc, #32]	@ (8007b98 <markersensorsInit+0x38>)
 8007b78:	8818      	ldrh	r0, [r3, #0]
 8007b7a:	4b08      	ldr	r3, [pc, #32]	@ (8007b9c <markersensorsInit+0x3c>)
 8007b7c:	8819      	ldrh	r1, [r3, #0]
 8007b7e:	4b08      	ldr	r3, [pc, #32]	@ (8007ba0 <markersensorsInit+0x40>)
 8007b80:	881a      	ldrh	r2, [r3, #0]
 8007b82:	4b08      	ldr	r3, [pc, #32]	@ (8007ba4 <markersensorsInit+0x44>)
 8007b84:	881b      	ldrh	r3, [r3, #0]
 8007b86:	f000 f80f 	bl	8007ba8 <markersensorsCalibration>
}
 8007b8a:	bf00      	nop
 8007b8c:	3708      	adds	r7, #8
 8007b8e:	46bd      	mov	sp, r7
 8007b90:	bd80      	pop	{r7, pc}
 8007b92:	bf00      	nop
 8007b94:	20000674 	.word	0x20000674
 8007b98:	0800d180 	.word	0x0800d180
 8007b9c:	0800d182 	.word	0x0800d182
 8007ba0:	0800d184 	.word	0x0800d184
 8007ba4:	0800d186 	.word	0x0800d186

08007ba8 <markersensorsCalibration>:

void markersensorsCalibration(const uint16_t mklw, const uint16_t mklb, const uint16_t mkrw, const uint16_t mkrb) {
 8007ba8:	b590      	push	{r4, r7, lr}
 8007baa:	b083      	sub	sp, #12
 8007bac:	af00      	add	r7, sp, #0
 8007bae:	4604      	mov	r4, r0
 8007bb0:	4608      	mov	r0, r1
 8007bb2:	4611      	mov	r1, r2
 8007bb4:	461a      	mov	r2, r3
 8007bb6:	4623      	mov	r3, r4
 8007bb8:	80fb      	strh	r3, [r7, #6]
 8007bba:	4603      	mov	r3, r0
 8007bbc:	80bb      	strh	r3, [r7, #4]
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	807b      	strh	r3, [r7, #2]
 8007bc2:	4613      	mov	r3, r2
 8007bc4:	803b      	strh	r3, [r7, #0]
    markerSensorsParam[MKL_SSR].white       = mklw;
 8007bc6:	4a2b      	ldr	r2, [pc, #172]	@ (8007c74 <markersensorsCalibration+0xcc>)
 8007bc8:	88fb      	ldrh	r3, [r7, #6]
 8007bca:	8113      	strh	r3, [r2, #8]
    markerSensorsParam[MKL_SSR].black       = mklb;
 8007bcc:	4a29      	ldr	r2, [pc, #164]	@ (8007c74 <markersensorsCalibration+0xcc>)
 8007bce:	88bb      	ldrh	r3, [r7, #4]
 8007bd0:	8153      	strh	r3, [r2, #10]
    markerSensorsParam[MKL_SSR].thresholdH  = wb2threshold(mklw, mklb, MARKERSENSOR_THRESHOLD);
 8007bd2:	4b29      	ldr	r3, [pc, #164]	@ (8007c78 <markersensorsCalibration+0xd0>)
 8007bd4:	edd3 7a00 	vldr	s15, [r3]
 8007bd8:	88ba      	ldrh	r2, [r7, #4]
 8007bda:	88fb      	ldrh	r3, [r7, #6]
 8007bdc:	eeb0 0a67 	vmov.f32	s0, s15
 8007be0:	4611      	mov	r1, r2
 8007be2:	4618      	mov	r0, r3
 8007be4:	f000 f8d9 	bl	8007d9a <wb2threshold>
 8007be8:	4603      	mov	r3, r0
 8007bea:	461a      	mov	r2, r3
 8007bec:	4b21      	ldr	r3, [pc, #132]	@ (8007c74 <markersensorsCalibration+0xcc>)
 8007bee:	819a      	strh	r2, [r3, #12]
    markerSensorsParam[MKL_SSR].thresholdL  = wb2threshold(mklw, mklb, MARKERSENSOR_THRESHOLD - MARKERSENSOR_HYSTERESIS);
 8007bf0:	4b21      	ldr	r3, [pc, #132]	@ (8007c78 <markersensorsCalibration+0xd0>)
 8007bf2:	ed93 7a00 	vldr	s14, [r3]
 8007bf6:	4b21      	ldr	r3, [pc, #132]	@ (8007c7c <markersensorsCalibration+0xd4>)
 8007bf8:	edd3 7a00 	vldr	s15, [r3]
 8007bfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007c00:	88ba      	ldrh	r2, [r7, #4]
 8007c02:	88fb      	ldrh	r3, [r7, #6]
 8007c04:	eeb0 0a67 	vmov.f32	s0, s15
 8007c08:	4611      	mov	r1, r2
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	f000 f8c5 	bl	8007d9a <wb2threshold>
 8007c10:	4603      	mov	r3, r0
 8007c12:	461a      	mov	r2, r3
 8007c14:	4b17      	ldr	r3, [pc, #92]	@ (8007c74 <markersensorsCalibration+0xcc>)
 8007c16:	81da      	strh	r2, [r3, #14]

    markerSensorsParam[MKR_SSR].white       = mkrw;
 8007c18:	4a16      	ldr	r2, [pc, #88]	@ (8007c74 <markersensorsCalibration+0xcc>)
 8007c1a:	887b      	ldrh	r3, [r7, #2]
 8007c1c:	8013      	strh	r3, [r2, #0]
    markerSensorsParam[MKR_SSR].black       = mkrb;
 8007c1e:	4a15      	ldr	r2, [pc, #84]	@ (8007c74 <markersensorsCalibration+0xcc>)
 8007c20:	883b      	ldrh	r3, [r7, #0]
 8007c22:	8053      	strh	r3, [r2, #2]
    markerSensorsParam[MKR_SSR].thresholdH  = wb2threshold(mkrw, mkrb, MARKERSENSOR_THRESHOLD);
 8007c24:	4b14      	ldr	r3, [pc, #80]	@ (8007c78 <markersensorsCalibration+0xd0>)
 8007c26:	edd3 7a00 	vldr	s15, [r3]
 8007c2a:	883a      	ldrh	r2, [r7, #0]
 8007c2c:	887b      	ldrh	r3, [r7, #2]
 8007c2e:	eeb0 0a67 	vmov.f32	s0, s15
 8007c32:	4611      	mov	r1, r2
 8007c34:	4618      	mov	r0, r3
 8007c36:	f000 f8b0 	bl	8007d9a <wb2threshold>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	461a      	mov	r2, r3
 8007c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8007c74 <markersensorsCalibration+0xcc>)
 8007c40:	809a      	strh	r2, [r3, #4]
    markerSensorsParam[MKR_SSR].thresholdL  = wb2threshold(mkrw, mkrb, MARKERSENSOR_THRESHOLD - MARKERSENSOR_HYSTERESIS);
 8007c42:	4b0d      	ldr	r3, [pc, #52]	@ (8007c78 <markersensorsCalibration+0xd0>)
 8007c44:	ed93 7a00 	vldr	s14, [r3]
 8007c48:	4b0c      	ldr	r3, [pc, #48]	@ (8007c7c <markersensorsCalibration+0xd4>)
 8007c4a:	edd3 7a00 	vldr	s15, [r3]
 8007c4e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007c52:	883a      	ldrh	r2, [r7, #0]
 8007c54:	887b      	ldrh	r3, [r7, #2]
 8007c56:	eeb0 0a67 	vmov.f32	s0, s15
 8007c5a:	4611      	mov	r1, r2
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f000 f89c 	bl	8007d9a <wb2threshold>
 8007c62:	4603      	mov	r3, r0
 8007c64:	461a      	mov	r2, r3
 8007c66:	4b03      	ldr	r3, [pc, #12]	@ (8007c74 <markersensorsCalibration+0xcc>)
 8007c68:	80da      	strh	r2, [r3, #6]
}
 8007c6a:	bf00      	nop
 8007c6c:	370c      	adds	r7, #12
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd90      	pop	{r4, r7, pc}
 8007c72:	bf00      	nop
 8007c74:	200006ec 	.word	0x200006ec
 8007c78:	0800d188 	.word	0x0800d188
 8007c7c:	0800d18c 	.word	0x0800d18c

08007c80 <markersensorsMeasure_1ms>:

void markersensorsMeasure_1ms(void) {
 8007c80:	b598      	push	{r3, r4, r7, lr}
 8007c82:	af00      	add	r7, sp, #0
    rawMarkersensorValue[MKL_SSR] = *markersensorDMARaw[MKL_SSR];
 8007c84:	4b21      	ldr	r3, [pc, #132]	@ (8007d0c <markersensorsMeasure_1ms+0x8c>)
 8007c86:	685b      	ldr	r3, [r3, #4]
 8007c88:	881b      	ldrh	r3, [r3, #0]
 8007c8a:	b29a      	uxth	r2, r3
 8007c8c:	4b20      	ldr	r3, [pc, #128]	@ (8007d10 <markersensorsMeasure_1ms+0x90>)
 8007c8e:	805a      	strh	r2, [r3, #2]
    rawMarkersensorValue[MKR_SSR] = *markersensorDMARaw[MKR_SSR];
 8007c90:	4b1e      	ldr	r3, [pc, #120]	@ (8007d0c <markersensorsMeasure_1ms+0x8c>)
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	881b      	ldrh	r3, [r3, #0]
 8007c96:	b29a      	uxth	r2, r3
 8007c98:	4b1d      	ldr	r3, [pc, #116]	@ (8007d10 <markersensorsMeasure_1ms+0x90>)
 8007c9a:	801a      	strh	r2, [r3, #0]

    markerDetected = ( ( hysteresis(rawMarkersensorValue[MKL_SSR], ((markerDetected & 0x02) >> 1),  markerSensorsParam[MKL_SSR].thresholdH, markerSensorsParam[MKL_SSR].thresholdL) << 1 )    & 0x02) |
 8007c9c:	4b1c      	ldr	r3, [pc, #112]	@ (8007d10 <markersensorsMeasure_1ms+0x90>)
 8007c9e:	885b      	ldrh	r3, [r3, #2]
 8007ca0:	b298      	uxth	r0, r3
 8007ca2:	4b1c      	ldr	r3, [pc, #112]	@ (8007d14 <markersensorsMeasure_1ms+0x94>)
 8007ca4:	781b      	ldrb	r3, [r3, #0]
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	105b      	asrs	r3, r3, #1
 8007caa:	b2db      	uxtb	r3, r3
 8007cac:	f003 0301 	and.w	r3, r3, #1
 8007cb0:	b2d9      	uxtb	r1, r3
 8007cb2:	4b19      	ldr	r3, [pc, #100]	@ (8007d18 <markersensorsMeasure_1ms+0x98>)
 8007cb4:	899b      	ldrh	r3, [r3, #12]
 8007cb6:	b29a      	uxth	r2, r3
 8007cb8:	4b17      	ldr	r3, [pc, #92]	@ (8007d18 <markersensorsMeasure_1ms+0x98>)
 8007cba:	89db      	ldrh	r3, [r3, #14]
 8007cbc:	b29b      	uxth	r3, r3
 8007cbe:	f000 f8f1 	bl	8007ea4 <hysteresis>
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	b25b      	sxtb	r3, r3
 8007cc6:	005b      	lsls	r3, r3, #1
 8007cc8:	b25b      	sxtb	r3, r3
 8007cca:	f003 0302 	and.w	r3, r3, #2
 8007cce:	b25c      	sxtb	r4, r3
                     ( ( hysteresis(rawMarkersensorValue[MKR_SSR], ((markerDetected & 0x01)),       markerSensorsParam[MKR_SSR].thresholdH, markerSensorsParam[MKR_SSR].thresholdL))          & 0x01);
 8007cd0:	4b0f      	ldr	r3, [pc, #60]	@ (8007d10 <markersensorsMeasure_1ms+0x90>)
 8007cd2:	881b      	ldrh	r3, [r3, #0]
 8007cd4:	b298      	uxth	r0, r3
 8007cd6:	4b0f      	ldr	r3, [pc, #60]	@ (8007d14 <markersensorsMeasure_1ms+0x94>)
 8007cd8:	781b      	ldrb	r3, [r3, #0]
 8007cda:	b2db      	uxtb	r3, r3
 8007cdc:	f003 0301 	and.w	r3, r3, #1
 8007ce0:	b2d9      	uxtb	r1, r3
 8007ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8007d18 <markersensorsMeasure_1ms+0x98>)
 8007ce4:	889b      	ldrh	r3, [r3, #4]
 8007ce6:	b29a      	uxth	r2, r3
 8007ce8:	4b0b      	ldr	r3, [pc, #44]	@ (8007d18 <markersensorsMeasure_1ms+0x98>)
 8007cea:	88db      	ldrh	r3, [r3, #6]
 8007cec:	b29b      	uxth	r3, r3
 8007cee:	f000 f8d9 	bl	8007ea4 <hysteresis>
 8007cf2:	4603      	mov	r3, r0
 8007cf4:	b25b      	sxtb	r3, r3
 8007cf6:	f003 0301 	and.w	r3, r3, #1
 8007cfa:	b25b      	sxtb	r3, r3
    markerDetected = ( ( hysteresis(rawMarkersensorValue[MKL_SSR], ((markerDetected & 0x02) >> 1),  markerSensorsParam[MKL_SSR].thresholdH, markerSensorsParam[MKL_SSR].thresholdL) << 1 )    & 0x02) |
 8007cfc:	4323      	orrs	r3, r4
 8007cfe:	b25b      	sxtb	r3, r3
 8007d00:	b2da      	uxtb	r2, r3
 8007d02:	4b04      	ldr	r3, [pc, #16]	@ (8007d14 <markersensorsMeasure_1ms+0x94>)
 8007d04:	701a      	strb	r2, [r3, #0]
}
 8007d06:	bf00      	nop
 8007d08:	bd98      	pop	{r3, r4, r7, pc}
 8007d0a:	bf00      	nop
 8007d0c:	20000674 	.word	0x20000674
 8007d10:	20000684 	.word	0x20000684
 8007d14:	20000699 	.word	0x20000699
 8007d18:	200006ec 	.word	0x200006ec

08007d1c <nrmGain>:
#endif /* _ENABLE_LINEMKR_TEST_*/

/*========AAAA GLOBAL Function Definition END AAAA===========================*/

/*========VVVV Private Function Definition START VVVV========================*/
static float nrmGain(uint16_t white, uint16_t black) {
 8007d1c:	b580      	push	{r7, lr}
 8007d1e:	b082      	sub	sp, #8
 8007d20:	af00      	add	r7, sp, #0
 8007d22:	4603      	mov	r3, r0
 8007d24:	460a      	mov	r2, r1
 8007d26:	80fb      	strh	r3, [r7, #6]
 8007d28:	4613      	mov	r3, r2
 8007d2a:	80bb      	strh	r3, [r7, #4]
    return 1.0 / (white - black);
 8007d2c:	88fa      	ldrh	r2, [r7, #6]
 8007d2e:	88bb      	ldrh	r3, [r7, #4]
 8007d30:	1ad3      	subs	r3, r2, r3
 8007d32:	4618      	mov	r0, r3
 8007d34:	f7f8 fbf6 	bl	8000524 <__aeabi_i2d>
 8007d38:	4602      	mov	r2, r0
 8007d3a:	460b      	mov	r3, r1
 8007d3c:	f04f 0000 	mov.w	r0, #0
 8007d40:	4908      	ldr	r1, [pc, #32]	@ (8007d64 <nrmGain+0x48>)
 8007d42:	f7f8 fd83 	bl	800084c <__aeabi_ddiv>
 8007d46:	4602      	mov	r2, r0
 8007d48:	460b      	mov	r3, r1
 8007d4a:	4610      	mov	r0, r2
 8007d4c:	4619      	mov	r1, r3
 8007d4e:	f7f8 ff4b 	bl	8000be8 <__aeabi_d2f>
 8007d52:	4603      	mov	r3, r0
 8007d54:	ee07 3a90 	vmov	s15, r3
}
 8007d58:	eeb0 0a67 	vmov.f32	s0, s15
 8007d5c:	3708      	adds	r7, #8
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}
 8007d62:	bf00      	nop
 8007d64:	3ff00000 	.word	0x3ff00000

08007d68 <nrmOffset>:

static float nrmOffset(float gain, uint16_t black) {
 8007d68:	b480      	push	{r7}
 8007d6a:	b083      	sub	sp, #12
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	ed87 0a01 	vstr	s0, [r7, #4]
 8007d72:	4603      	mov	r3, r0
 8007d74:	807b      	strh	r3, [r7, #2]
    return -(gain * black);
 8007d76:	887b      	ldrh	r3, [r7, #2]
 8007d78:	ee07 3a90 	vmov	s15, r3
 8007d7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007d80:	edd7 7a01 	vldr	s15, [r7, #4]
 8007d84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007d88:	eef1 7a67 	vneg.f32	s15, s15
}
 8007d8c:	eeb0 0a67 	vmov.f32	s0, s15
 8007d90:	370c      	adds	r7, #12
 8007d92:	46bd      	mov	sp, r7
 8007d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d98:	4770      	bx	lr

08007d9a <wb2threshold>:

static uint16_t wb2threshold(uint16_t white, uint16_t black, float nrmth) {
 8007d9a:	b480      	push	{r7}
 8007d9c:	b083      	sub	sp, #12
 8007d9e:	af00      	add	r7, sp, #0
 8007da0:	4603      	mov	r3, r0
 8007da2:	460a      	mov	r2, r1
 8007da4:	ed87 0a00 	vstr	s0, [r7]
 8007da8:	80fb      	strh	r3, [r7, #6]
 8007daa:	4613      	mov	r3, r2
 8007dac:	80bb      	strh	r3, [r7, #4]
    return (uint16_t)( ( (float)(white - black) * nrmth ) + (float)black + 0.5f );
 8007dae:	88fa      	ldrh	r2, [r7, #6]
 8007db0:	88bb      	ldrh	r3, [r7, #4]
 8007db2:	1ad3      	subs	r3, r2, r3
 8007db4:	ee07 3a90 	vmov	s15, r3
 8007db8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007dbc:	edd7 7a00 	vldr	s15, [r7]
 8007dc0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007dc4:	88bb      	ldrh	r3, [r7, #4]
 8007dc6:	ee07 3a90 	vmov	s15, r3
 8007dca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007dce:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007dd2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8007dd6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007dda:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007dde:	ee17 3a90 	vmov	r3, s15
 8007de2:	b29b      	uxth	r3, r3
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	370c      	adds	r7, #12
 8007de8:	46bd      	mov	sp, r7
 8007dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dee:	4770      	bx	lr

08007df0 <normalize>:

static float normalize(const uint16_t ivalue, const float gain, const float offset, const float nmax, const float nmin) {
 8007df0:	b480      	push	{r7}
 8007df2:	b089      	sub	sp, #36	@ 0x24
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	4603      	mov	r3, r0
 8007df8:	ed87 0a04 	vstr	s0, [r7, #16]
 8007dfc:	edc7 0a03 	vstr	s1, [r7, #12]
 8007e00:	ed87 1a02 	vstr	s2, [r7, #8]
 8007e04:	edc7 1a01 	vstr	s3, [r7, #4]
 8007e08:	82fb      	strh	r3, [r7, #22]
    float ftmp;
    ftmp = gain * (float)ivalue + offset;
 8007e0a:	8afb      	ldrh	r3, [r7, #22]
 8007e0c:	ee07 3a90 	vmov	s15, r3
 8007e10:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007e14:	edd7 7a04 	vldr	s15, [r7, #16]
 8007e18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007e1c:	ed97 7a03 	vldr	s14, [r7, #12]
 8007e20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007e24:	edc7 7a07 	vstr	s15, [r7, #28]
    if (nmax < ftmp) {
 8007e28:	ed97 7a02 	vldr	s14, [r7, #8]
 8007e2c:	edd7 7a07 	vldr	s15, [r7, #28]
 8007e30:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e38:	d501      	bpl.n	8007e3e <normalize+0x4e>
        ftmp = nmax;
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	61fb      	str	r3, [r7, #28]
    }
    if (ftmp < nmin) {
 8007e3e:	ed97 7a07 	vldr	s14, [r7, #28]
 8007e42:	edd7 7a01 	vldr	s15, [r7, #4]
 8007e46:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8007e4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007e4e:	d501      	bpl.n	8007e54 <normalize+0x64>
        ftmp = nmin;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	61fb      	str	r3, [r7, #28]
    }
    return ftmp;
 8007e54:	69fb      	ldr	r3, [r7, #28]
 8007e56:	ee07 3a90 	vmov	s15, r3
}
 8007e5a:	eeb0 0a67 	vmov.f32	s0, s15
 8007e5e:	3724      	adds	r7, #36	@ 0x24
 8007e60:	46bd      	mov	sp, r7
 8007e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e66:	4770      	bx	lr

08007e68 <iirlpf>:

static float iirlpf(const float measuredvalue, const float lastvalue, const float gain) {
 8007e68:	b480      	push	{r7}
 8007e6a:	b085      	sub	sp, #20
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	ed87 0a03 	vstr	s0, [r7, #12]
 8007e72:	edc7 0a02 	vstr	s1, [r7, #8]
 8007e76:	ed87 1a01 	vstr	s2, [r7, #4]
    return lastvalue + ( (measuredvalue - lastvalue) * gain);
 8007e7a:	ed97 7a03 	vldr	s14, [r7, #12]
 8007e7e:	edd7 7a02 	vldr	s15, [r7, #8]
 8007e82:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007e86:	edd7 7a01 	vldr	s15, [r7, #4]
 8007e8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007e8e:	edd7 7a02 	vldr	s15, [r7, #8]
 8007e92:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8007e96:	eeb0 0a67 	vmov.f32	s0, s15
 8007e9a:	3714      	adds	r7, #20
 8007e9c:	46bd      	mov	sp, r7
 8007e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea2:	4770      	bx	lr

08007ea4 <hysteresis>:

static bool hysteresis(const uint16_t ivalue, const bool lastbin, const uint16_t thH, const uint16_t thL) {
 8007ea4:	b490      	push	{r4, r7}
 8007ea6:	b082      	sub	sp, #8
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	4604      	mov	r4, r0
 8007eac:	4608      	mov	r0, r1
 8007eae:	4611      	mov	r1, r2
 8007eb0:	461a      	mov	r2, r3
 8007eb2:	4623      	mov	r3, r4
 8007eb4:	80fb      	strh	r3, [r7, #6]
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	717b      	strb	r3, [r7, #5]
 8007eba:	460b      	mov	r3, r1
 8007ebc:	807b      	strh	r3, [r7, #2]
 8007ebe:	4613      	mov	r3, r2
 8007ec0:	803b      	strh	r3, [r7, #0]
    if (lastbin) {
 8007ec2:	797b      	ldrb	r3, [r7, #5]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d005      	beq.n	8007ed4 <hysteresis+0x30>
        // truefalse
        if (ivalue < thL) {
 8007ec8:	88fa      	ldrh	r2, [r7, #6]
 8007eca:	883b      	ldrh	r3, [r7, #0]
 8007ecc:	429a      	cmp	r2, r3
 8007ece:	d207      	bcs.n	8007ee0 <hysteresis+0x3c>
            return false;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	e006      	b.n	8007ee2 <hysteresis+0x3e>
        }
    }
    else {
        // falsetrue
        if (thH < ivalue) {
 8007ed4:	887a      	ldrh	r2, [r7, #2]
 8007ed6:	88fb      	ldrh	r3, [r7, #6]
 8007ed8:	429a      	cmp	r2, r3
 8007eda:	d201      	bcs.n	8007ee0 <hysteresis+0x3c>
            return true;
 8007edc:	2301      	movs	r3, #1
 8007ede:	e000      	b.n	8007ee2 <hysteresis+0x3e>
        }
    }
    // 
    return lastbin;
 8007ee0:	797b      	ldrb	r3, [r7, #5]
}
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	3708      	adds	r7, #8
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	bc90      	pop	{r4, r7}
 8007eea:	4770      	bx	lr

08007eec <motorsInit>:


/*========AAAA Private Function Prototype Declaration END AAAA===============*/

/*========VVVV GLOBAL Function Definition START VVVV=========================*/
void motorsInit(void) {
 8007eec:	b580      	push	{r7, lr}
 8007eee:	af00      	add	r7, sp, #0
    motorsDriveManual(0.0, 0.0);
 8007ef0:	eddf 0a06 	vldr	s1, [pc, #24]	@ 8007f0c <motorsInit+0x20>
 8007ef4:	ed9f 0a05 	vldr	s0, [pc, #20]	@ 8007f0c <motorsInit+0x20>
 8007ef8:	f000 f8b0 	bl	800805c <motorsDriveManual>
    encoderL_last = 0x0000;
 8007efc:	4b04      	ldr	r3, [pc, #16]	@ (8007f10 <motorsInit+0x24>)
 8007efe:	2200      	movs	r2, #0
 8007f00:	801a      	strh	r2, [r3, #0]
    encoderR_last = 0x0000;
 8007f02:	4b04      	ldr	r3, [pc, #16]	@ (8007f14 <motorsInit+0x28>)
 8007f04:	2200      	movs	r2, #0
 8007f06:	801a      	strh	r2, [r3, #0]
#ifdef _ENABLE_MOTOR_TEST_
    testPower = 0.0;
    testCnt = 0;
    testUpDown = true;
#endif /* _ENABLE_MOTOR_TEST_ */
}
 8007f08:	bf00      	nop
 8007f0a:	bd80      	pop	{r7, pc}
 8007f0c:	00000000 	.word	0x00000000
 8007f10:	20000808 	.word	0x20000808
 8007f14:	2000080a 	.word	0x2000080a

08007f18 <motorsControl_1ms>:

void motorsControl_1ms(void) {
 8007f18:	b580      	push	{r7, lr}
 8007f1a:	b084      	sub	sp, #16
 8007f1c:	af00      	add	r7, sp, #0
    uint16_t encL, encR, cnt;
    int32_t dencLsum = 0, dencRsum = 0;
 8007f1e:	2300      	movs	r3, #0
 8007f20:	60bb      	str	r3, [r7, #8]
 8007f22:	2300      	movs	r3, #0
 8007f24:	607b      	str	r3, [r7, #4]

    encL = __HAL_TIM_GET_COUNTER(&htim1);
 8007f26:	4b41      	ldr	r3, [pc, #260]	@ (800802c <motorsControl_1ms+0x114>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f2c:	807b      	strh	r3, [r7, #2]
    encR = __HAL_TIM_GET_COUNTER(&htim2);
 8007f2e:	4b40      	ldr	r3, [pc, #256]	@ (8008030 <motorsControl_1ms+0x118>)
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f34:	803b      	strh	r3, [r7, #0]

    for (cnt = 1; cnt < MOTOR_RPS_RECORD_SIZE; cnt++) {
 8007f36:	2301      	movs	r3, #1
 8007f38:	81fb      	strh	r3, [r7, #14]
 8007f3a:	e028      	b.n	8007f8e <motorsControl_1ms+0x76>
        encoderStepBufferL[cnt] = encoderStepBufferL[cnt - 1];
 8007f3c:	89fb      	ldrh	r3, [r7, #14]
 8007f3e:	1e5a      	subs	r2, r3, #1
 8007f40:	89fb      	ldrh	r3, [r7, #14]
 8007f42:	493c      	ldr	r1, [pc, #240]	@ (8008034 <motorsControl_1ms+0x11c>)
 8007f44:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8007f48:	b211      	sxth	r1, r2
 8007f4a:	4a3a      	ldr	r2, [pc, #232]	@ (8008034 <motorsControl_1ms+0x11c>)
 8007f4c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        dencLsum += encoderStepBufferL[cnt];
 8007f50:	89fb      	ldrh	r3, [r7, #14]
 8007f52:	4a38      	ldr	r2, [pc, #224]	@ (8008034 <motorsControl_1ms+0x11c>)
 8007f54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f58:	b21b      	sxth	r3, r3
 8007f5a:	461a      	mov	r2, r3
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	4413      	add	r3, r2
 8007f60:	60bb      	str	r3, [r7, #8]
        encoderStepBufferR[cnt] = encoderStepBufferR[cnt - 1];
 8007f62:	89fb      	ldrh	r3, [r7, #14]
 8007f64:	1e5a      	subs	r2, r3, #1
 8007f66:	89fb      	ldrh	r3, [r7, #14]
 8007f68:	4933      	ldr	r1, [pc, #204]	@ (8008038 <motorsControl_1ms+0x120>)
 8007f6a:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8007f6e:	b211      	sxth	r1, r2
 8007f70:	4a31      	ldr	r2, [pc, #196]	@ (8008038 <motorsControl_1ms+0x120>)
 8007f72:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        dencRsum += encoderStepBufferR[cnt];
 8007f76:	89fb      	ldrh	r3, [r7, #14]
 8007f78:	4a2f      	ldr	r2, [pc, #188]	@ (8008038 <motorsControl_1ms+0x120>)
 8007f7a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f7e:	b21b      	sxth	r3, r3
 8007f80:	461a      	mov	r2, r3
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	4413      	add	r3, r2
 8007f86:	607b      	str	r3, [r7, #4]
    for (cnt = 1; cnt < MOTOR_RPS_RECORD_SIZE; cnt++) {
 8007f88:	89fb      	ldrh	r3, [r7, #14]
 8007f8a:	3301      	adds	r3, #1
 8007f8c:	81fb      	strh	r3, [r7, #14]
 8007f8e:	89fb      	ldrh	r3, [r7, #14]
 8007f90:	2b3f      	cmp	r3, #63	@ 0x3f
 8007f92:	d9d3      	bls.n	8007f3c <motorsControl_1ms+0x24>
    }
    encoderStepBufferL[0] = encoderCalcStep(encL, encoderL_last, ENCODER_DIR_GAP, ENCODER_DIRECTION_INV_L);
 8007f94:	4b29      	ldr	r3, [pc, #164]	@ (800803c <motorsControl_1ms+0x124>)
 8007f96:	881b      	ldrh	r3, [r3, #0]
 8007f98:	b299      	uxth	r1, r3
 8007f9a:	4b29      	ldr	r3, [pc, #164]	@ (8008040 <motorsControl_1ms+0x128>)
 8007f9c:	881a      	ldrh	r2, [r3, #0]
 8007f9e:	4b29      	ldr	r3, [pc, #164]	@ (8008044 <motorsControl_1ms+0x12c>)
 8007fa0:	781b      	ldrb	r3, [r3, #0]
 8007fa2:	8878      	ldrh	r0, [r7, #2]
 8007fa4:	f000 f9a8 	bl	80082f8 <encoderCalcStep>
 8007fa8:	4603      	mov	r3, r0
 8007faa:	b21a      	sxth	r2, r3
 8007fac:	4b21      	ldr	r3, [pc, #132]	@ (8008034 <motorsControl_1ms+0x11c>)
 8007fae:	801a      	strh	r2, [r3, #0]
    encoderStepBufferR[0] = encoderCalcStep(encR, encoderR_last, ENCODER_DIR_GAP, ENCODER_DIRECTION_INV_R);
 8007fb0:	4b25      	ldr	r3, [pc, #148]	@ (8008048 <motorsControl_1ms+0x130>)
 8007fb2:	881b      	ldrh	r3, [r3, #0]
 8007fb4:	b299      	uxth	r1, r3
 8007fb6:	4b22      	ldr	r3, [pc, #136]	@ (8008040 <motorsControl_1ms+0x128>)
 8007fb8:	881a      	ldrh	r2, [r3, #0]
 8007fba:	4b24      	ldr	r3, [pc, #144]	@ (800804c <motorsControl_1ms+0x134>)
 8007fbc:	781b      	ldrb	r3, [r3, #0]
 8007fbe:	8838      	ldrh	r0, [r7, #0]
 8007fc0:	f000 f99a 	bl	80082f8 <encoderCalcStep>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	b21a      	sxth	r2, r3
 8007fc8:	4b1b      	ldr	r3, [pc, #108]	@ (8008038 <motorsControl_1ms+0x120>)
 8007fca:	801a      	strh	r2, [r3, #0]
    encoderL_last = encL;
 8007fcc:	4a1b      	ldr	r2, [pc, #108]	@ (800803c <motorsControl_1ms+0x124>)
 8007fce:	887b      	ldrh	r3, [r7, #2]
 8007fd0:	8013      	strh	r3, [r2, #0]
    encoderR_last = encR;
 8007fd2:	4a1d      	ldr	r2, [pc, #116]	@ (8008048 <motorsControl_1ms+0x130>)
 8007fd4:	883b      	ldrh	r3, [r7, #0]
 8007fd6:	8013      	strh	r3, [r2, #0]

    dencLsum += encoderStepBufferL[0];
 8007fd8:	4b16      	ldr	r3, [pc, #88]	@ (8008034 <motorsControl_1ms+0x11c>)
 8007fda:	881b      	ldrh	r3, [r3, #0]
 8007fdc:	b21b      	sxth	r3, r3
 8007fde:	461a      	mov	r2, r3
 8007fe0:	68bb      	ldr	r3, [r7, #8]
 8007fe2:	4413      	add	r3, r2
 8007fe4:	60bb      	str	r3, [r7, #8]
    dencRsum += encoderStepBufferR[0];
 8007fe6:	4b14      	ldr	r3, [pc, #80]	@ (8008038 <motorsControl_1ms+0x120>)
 8007fe8:	881b      	ldrh	r3, [r3, #0]
 8007fea:	b21b      	sxth	r3, r3
 8007fec:	461a      	mov	r2, r3
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	4413      	add	r3, r2
 8007ff2:	607b      	str	r3, [r7, #4]

    encoderSum[MOTOR_L] = dencLsum;
 8007ff4:	4a16      	ldr	r2, [pc, #88]	@ (8008050 <motorsControl_1ms+0x138>)
 8007ff6:	68bb      	ldr	r3, [r7, #8]
 8007ff8:	6013      	str	r3, [r2, #0]
    encoderSum[MOTOR_R] = dencRsum;
 8007ffa:	4a15      	ldr	r2, [pc, #84]	@ (8008050 <motorsControl_1ms+0x138>)
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	6053      	str	r3, [r2, #4]

    encoderOddL += encoderStepBufferL[0];
 8008000:	4b0c      	ldr	r3, [pc, #48]	@ (8008034 <motorsControl_1ms+0x11c>)
 8008002:	881b      	ldrh	r3, [r3, #0]
 8008004:	b21b      	sxth	r3, r3
 8008006:	461a      	mov	r2, r3
 8008008:	4b12      	ldr	r3, [pc, #72]	@ (8008054 <motorsControl_1ms+0x13c>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4413      	add	r3, r2
 800800e:	4a11      	ldr	r2, [pc, #68]	@ (8008054 <motorsControl_1ms+0x13c>)
 8008010:	6013      	str	r3, [r2, #0]
    encoderOddR += encoderStepBufferR[0];
 8008012:	4b09      	ldr	r3, [pc, #36]	@ (8008038 <motorsControl_1ms+0x120>)
 8008014:	881b      	ldrh	r3, [r3, #0]
 8008016:	b21b      	sxth	r3, r3
 8008018:	461a      	mov	r2, r3
 800801a:	4b0f      	ldr	r3, [pc, #60]	@ (8008058 <motorsControl_1ms+0x140>)
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	4413      	add	r3, r2
 8008020:	4a0d      	ldr	r2, [pc, #52]	@ (8008058 <motorsControl_1ms+0x140>)
 8008022:	6013      	str	r3, [r2, #0]

}
 8008024:	bf00      	nop
 8008026:	3710      	adds	r7, #16
 8008028:	46bd      	mov	sp, r7
 800802a:	bd80      	pop	{r7, pc}
 800802c:	200003ec 	.word	0x200003ec
 8008030:	20000438 	.word	0x20000438
 8008034:	20000708 	.word	0x20000708
 8008038:	20000788 	.word	0x20000788
 800803c:	20000808 	.word	0x20000808
 8008040:	0800d194 	.word	0x0800d194
 8008044:	0800d198 	.word	0x0800d198
 8008048:	2000080a 	.word	0x2000080a
 800804c:	0800d199 	.word	0x0800d199
 8008050:	2000080c 	.word	0x2000080c
 8008054:	20000814 	.word	0x20000814
 8008058:	20000818 	.word	0x20000818

0800805c <motorsDriveManual>:

void motorsDriveManual(const float nrmPwrL, const float nrmPwrR) {
 800805c:	b580      	push	{r7, lr}
 800805e:	b082      	sub	sp, #8
 8008060:	af00      	add	r7, sp, #0
 8008062:	ed87 0a01 	vstr	s0, [r7, #4]
 8008066:	edc7 0a00 	vstr	s1, [r7]
    cntrlMode = MANUAL;
 800806a:	4b06      	ldr	r3, [pc, #24]	@ (8008084 <motorsDriveManual+0x28>)
 800806c:	2200      	movs	r2, #0
 800806e:	701a      	strb	r2, [r3, #0]
    motorDrive(nrmPwrL, nrmPwrR);
 8008070:	edd7 0a00 	vldr	s1, [r7]
 8008074:	ed97 0a01 	vldr	s0, [r7, #4]
 8008078:	f000 f806 	bl	8008088 <motorDrive>
}
 800807c:	bf00      	nop
 800807e:	3708      	adds	r7, #8
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}
 8008084:	200006fc 	.word	0x200006fc

08008088 <motorDrive>:
#endif /* _ENABLE_MOTOR_TEST_ */

/*========AAAA GLOBAL Function Definition END AAAA===========================*/

/*========VVVV Private Function Definition START VVVV========================*/
void motorDrive(const float nrmPwrL, const float nrmPwrR) {
 8008088:	b580      	push	{r7, lr}
 800808a:	b084      	sub	sp, #16
 800808c:	af00      	add	r7, sp, #0
 800808e:	ed87 0a01 	vstr	s0, [r7, #4]
 8008092:	edc7 0a00 	vstr	s1, [r7]
    float powerL, powerR;
    if (1.0 < nrmPwrL) {
 8008096:	edd7 7a01 	vldr	s15, [r7, #4]
 800809a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800809e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80080a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080a6:	dd04      	ble.n	80080b2 <motorDrive+0x2a>
        motorsPower[MOTOR_L] = 1.0;
 80080a8:	4b8b      	ldr	r3, [pc, #556]	@ (80082d8 <motorDrive+0x250>)
 80080aa:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80080ae:	601a      	str	r2, [r3, #0]
 80080b0:	e02a      	b.n	8008108 <motorDrive+0x80>
    }
    else if (nrmPwrL < -1.0) {
 80080b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80080b6:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80080ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80080be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080c2:	d503      	bpl.n	80080cc <motorDrive+0x44>
        motorsPower[MOTOR_L] = -1.0;
 80080c4:	4b84      	ldr	r3, [pc, #528]	@ (80082d8 <motorDrive+0x250>)
 80080c6:	4a85      	ldr	r2, [pc, #532]	@ (80082dc <motorDrive+0x254>)
 80080c8:	601a      	str	r2, [r3, #0]
 80080ca:	e01d      	b.n	8008108 <motorDrive+0x80>
    }
    else if ( (-STOP_NRMPWR_THRESHOLD < nrmPwrL) && (nrmPwrL < STOP_NRMPWR_THRESHOLD) ) {
 80080cc:	4b84      	ldr	r3, [pc, #528]	@ (80082e0 <motorDrive+0x258>)
 80080ce:	edd3 7a00 	vldr	s15, [r3]
 80080d2:	eef1 7a67 	vneg.f32	s15, s15
 80080d6:	ed97 7a01 	vldr	s14, [r7, #4]
 80080da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80080de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080e2:	dd0e      	ble.n	8008102 <motorDrive+0x7a>
 80080e4:	4b7e      	ldr	r3, [pc, #504]	@ (80082e0 <motorDrive+0x258>)
 80080e6:	edd3 7a00 	vldr	s15, [r3]
 80080ea:	ed97 7a01 	vldr	s14, [r7, #4]
 80080ee:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80080f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080f6:	d504      	bpl.n	8008102 <motorDrive+0x7a>
        motorsPower[MOTOR_L] = 0.0;
 80080f8:	4b77      	ldr	r3, [pc, #476]	@ (80082d8 <motorDrive+0x250>)
 80080fa:	f04f 0200 	mov.w	r2, #0
 80080fe:	601a      	str	r2, [r3, #0]
 8008100:	e002      	b.n	8008108 <motorDrive+0x80>
    }
    else {
        motorsPower[MOTOR_L] = nrmPwrL;
 8008102:	4a75      	ldr	r2, [pc, #468]	@ (80082d8 <motorDrive+0x250>)
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6013      	str	r3, [r2, #0]
    }



    if (1.0 < nrmPwrR) {
 8008108:	edd7 7a00 	vldr	s15, [r7]
 800810c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008110:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008118:	dd04      	ble.n	8008124 <motorDrive+0x9c>
        motorsPower[MOTOR_R] = 1.0;
 800811a:	4b6f      	ldr	r3, [pc, #444]	@ (80082d8 <motorDrive+0x250>)
 800811c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8008120:	605a      	str	r2, [r3, #4]
 8008122:	e02a      	b.n	800817a <motorDrive+0xf2>
    }
    else if (nrmPwrR < -1.0) {
 8008124:	edd7 7a00 	vldr	s15, [r7]
 8008128:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800812c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008134:	d503      	bpl.n	800813e <motorDrive+0xb6>
        motorsPower[MOTOR_R] = -1.0;
 8008136:	4b68      	ldr	r3, [pc, #416]	@ (80082d8 <motorDrive+0x250>)
 8008138:	4a68      	ldr	r2, [pc, #416]	@ (80082dc <motorDrive+0x254>)
 800813a:	605a      	str	r2, [r3, #4]
 800813c:	e01d      	b.n	800817a <motorDrive+0xf2>
    }
    else if ( (-STOP_NRMPWR_THRESHOLD < nrmPwrR) && (nrmPwrR < STOP_NRMPWR_THRESHOLD) ) {
 800813e:	4b68      	ldr	r3, [pc, #416]	@ (80082e0 <motorDrive+0x258>)
 8008140:	edd3 7a00 	vldr	s15, [r3]
 8008144:	eef1 7a67 	vneg.f32	s15, s15
 8008148:	ed97 7a00 	vldr	s14, [r7]
 800814c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008154:	dd0e      	ble.n	8008174 <motorDrive+0xec>
 8008156:	4b62      	ldr	r3, [pc, #392]	@ (80082e0 <motorDrive+0x258>)
 8008158:	edd3 7a00 	vldr	s15, [r3]
 800815c:	ed97 7a00 	vldr	s14, [r7]
 8008160:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008168:	d504      	bpl.n	8008174 <motorDrive+0xec>
        motorsPower[MOTOR_R] = 0.0;
 800816a:	4b5b      	ldr	r3, [pc, #364]	@ (80082d8 <motorDrive+0x250>)
 800816c:	f04f 0200 	mov.w	r2, #0
 8008170:	605a      	str	r2, [r3, #4]
 8008172:	e002      	b.n	800817a <motorDrive+0xf2>
    }
    else {
        motorsPower[MOTOR_R] = nrmPwrR;
 8008174:	4a58      	ldr	r2, [pc, #352]	@ (80082d8 <motorDrive+0x250>)
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	6053      	str	r3, [r2, #4]
    }

    if (motorsPower[MOTOR_L] < 0) {
 800817a:	4b57      	ldr	r3, [pc, #348]	@ (80082d8 <motorDrive+0x250>)
 800817c:	edd3 7a00 	vldr	s15, [r3]
 8008180:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8008184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008188:	d528      	bpl.n	80081dc <motorDrive+0x154>
        // 
        powerL = -1 * motorsPower[MOTOR_L];
 800818a:	4b53      	ldr	r3, [pc, #332]	@ (80082d8 <motorDrive+0x250>)
 800818c:	edd3 7a00 	vldr	s15, [r3]
 8008190:	eef1 7a67 	vneg.f32	s15, s15
 8008194:	edc7 7a03 	vstr	s15, [r7, #12]
        if (!POWER_DIRECTION_INV_L) {
 8008198:	4b52      	ldr	r3, [pc, #328]	@ (80082e4 <motorDrive+0x25c>)
 800819a:	781b      	ldrb	r3, [r3, #0]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d107      	bne.n	80081b0 <motorDrive+0x128>
            HAL_GPIO_WritePin(DIR_L_GPIO_Port,DIR_L_Pin, MOTOR_CCW_L);
 80081a0:	2200      	movs	r2, #0
 80081a2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80081a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80081aa:	f7fb fb71 	bl	8003890 <HAL_GPIO_WritePin>
 80081ae:	e006      	b.n	80081be <motorDrive+0x136>
        }
        else {
            HAL_GPIO_WritePin(DIR_L_GPIO_Port,DIR_L_Pin,MOTOR_CW_L);
 80081b0:	2201      	movs	r2, #1
 80081b2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80081b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80081ba:	f7fb fb69 	bl	8003890 <HAL_GPIO_WritePin>
        }
        __HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, (uint16_t)(3199 * powerL) );
 80081be:	edd7 7a03 	vldr	s15, [r7, #12]
 80081c2:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80082e8 <motorDrive+0x260>
 80081c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80081ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80081ce:	ee17 3a90 	vmov	r3, s15
 80081d2:	b29a      	uxth	r2, r3
 80081d4:	4b45      	ldr	r3, [pc, #276]	@ (80082ec <motorDrive+0x264>)
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80081da:	e023      	b.n	8008224 <motorDrive+0x19c>
    }
    else {
        // 
        powerL = 1 * motorsPower[MOTOR_L];
 80081dc:	4b3e      	ldr	r3, [pc, #248]	@ (80082d8 <motorDrive+0x250>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	60fb      	str	r3, [r7, #12]
        if (!POWER_DIRECTION_INV_L) {
 80081e2:	4b40      	ldr	r3, [pc, #256]	@ (80082e4 <motorDrive+0x25c>)
 80081e4:	781b      	ldrb	r3, [r3, #0]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d107      	bne.n	80081fa <motorDrive+0x172>
            HAL_GPIO_WritePin(DIR_L_GPIO_Port,DIR_L_Pin,MOTOR_CW_L);
 80081ea:	2201      	movs	r2, #1
 80081ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80081f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80081f4:	f7fb fb4c 	bl	8003890 <HAL_GPIO_WritePin>
 80081f8:	e006      	b.n	8008208 <motorDrive+0x180>
        }
        else {
            HAL_GPIO_WritePin(DIR_L_GPIO_Port,DIR_L_Pin,MOTOR_CCW_L);
 80081fa:	2200      	movs	r2, #0
 80081fc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8008200:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008204:	f7fb fb44 	bl	8003890 <HAL_GPIO_WritePin>
        }
        __HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, (uint16_t)(3199 * powerL) );
 8008208:	edd7 7a03 	vldr	s15, [r7, #12]
 800820c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80082e8 <motorDrive+0x260>
 8008210:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008214:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008218:	ee17 3a90 	vmov	r3, s15
 800821c:	b29a      	uxth	r2, r3
 800821e:	4b33      	ldr	r3, [pc, #204]	@ (80082ec <motorDrive+0x264>)
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	635a      	str	r2, [r3, #52]	@ 0x34
    }

    if (motorsPower[MOTOR_R] < 0) {
 8008224:	4b2c      	ldr	r3, [pc, #176]	@ (80082d8 <motorDrive+0x250>)
 8008226:	edd3 7a01 	vldr	s15, [r3, #4]
 800822a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800822e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008232:	d528      	bpl.n	8008286 <motorDrive+0x1fe>
        // 
        powerR = -1 * motorsPower[MOTOR_R];
 8008234:	4b28      	ldr	r3, [pc, #160]	@ (80082d8 <motorDrive+0x250>)
 8008236:	edd3 7a01 	vldr	s15, [r3, #4]
 800823a:	eef1 7a67 	vneg.f32	s15, s15
 800823e:	edc7 7a02 	vstr	s15, [r7, #8]
        if (!POWER_DIRECTION_INV_R) {
 8008242:	4b2b      	ldr	r3, [pc, #172]	@ (80082f0 <motorDrive+0x268>)
 8008244:	781b      	ldrb	r3, [r3, #0]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d107      	bne.n	800825a <motorDrive+0x1d2>
            HAL_GPIO_WritePin(DIR_R_GPIO_Port,DIR_R_Pin, MOTOR_CCW_R);
 800824a:	2201      	movs	r2, #1
 800824c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8008250:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008254:	f7fb fb1c 	bl	8003890 <HAL_GPIO_WritePin>
 8008258:	e006      	b.n	8008268 <motorDrive+0x1e0>
        }
        else {
            HAL_GPIO_WritePin(DIR_R_GPIO_Port,DIR_R_Pin, MOTOR_CW_R);
 800825a:	2200      	movs	r2, #0
 800825c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8008260:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008264:	f7fb fb14 	bl	8003890 <HAL_GPIO_WritePin>
        }
        __HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, (uint16_t)(3199 * powerR) );
 8008268:	edd7 7a02 	vldr	s15, [r7, #8]
 800826c:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80082e8 <motorDrive+0x260>
 8008270:	ee67 7a87 	vmul.f32	s15, s15, s14
 8008274:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008278:	ee17 3a90 	vmov	r3, s15
 800827c:	b29a      	uxth	r2, r3
 800827e:	4b1d      	ldr	r3, [pc, #116]	@ (80082f4 <motorDrive+0x26c>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	635a      	str	r2, [r3, #52]	@ 0x34
        else {
            HAL_GPIO_WritePin(DIR_R_GPIO_Port,DIR_R_Pin,MOTOR_CCW_R);
        }
        __HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, (uint16_t)(3199 * powerR) );
    }
}
 8008284:	e023      	b.n	80082ce <motorDrive+0x246>
        powerR = 1 * motorsPower[MOTOR_R];
 8008286:	4b14      	ldr	r3, [pc, #80]	@ (80082d8 <motorDrive+0x250>)
 8008288:	685b      	ldr	r3, [r3, #4]
 800828a:	60bb      	str	r3, [r7, #8]
        if (!POWER_DIRECTION_INV_R) {
 800828c:	4b18      	ldr	r3, [pc, #96]	@ (80082f0 <motorDrive+0x268>)
 800828e:	781b      	ldrb	r3, [r3, #0]
 8008290:	2b00      	cmp	r3, #0
 8008292:	d107      	bne.n	80082a4 <motorDrive+0x21c>
            HAL_GPIO_WritePin(DIR_R_GPIO_Port,DIR_R_Pin,MOTOR_CW_R);
 8008294:	2200      	movs	r2, #0
 8008296:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800829a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800829e:	f7fb faf7 	bl	8003890 <HAL_GPIO_WritePin>
 80082a2:	e006      	b.n	80082b2 <motorDrive+0x22a>
            HAL_GPIO_WritePin(DIR_R_GPIO_Port,DIR_R_Pin,MOTOR_CCW_R);
 80082a4:	2201      	movs	r2, #1
 80082a6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80082aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80082ae:	f7fb faef 	bl	8003890 <HAL_GPIO_WritePin>
        __HAL_TIM_SET_COMPARE(&htim17, TIM_CHANNEL_1, (uint16_t)(3199 * powerR) );
 80082b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80082b6:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80082e8 <motorDrive+0x260>
 80082ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80082be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80082c2:	ee17 3a90 	vmov	r3, s15
 80082c6:	b29a      	uxth	r2, r3
 80082c8:	4b0a      	ldr	r3, [pc, #40]	@ (80082f4 <motorDrive+0x26c>)
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80082ce:	bf00      	nop
 80082d0:	3710      	adds	r7, #16
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}
 80082d6:	bf00      	nop
 80082d8:	20000700 	.word	0x20000700
 80082dc:	bf800000 	.word	0xbf800000
 80082e0:	0800d190 	.word	0x0800d190
 80082e4:	0800d196 	.word	0x0800d196
 80082e8:	4547f000 	.word	0x4547f000
 80082ec:	2000051c 	.word	0x2000051c
 80082f0:	0800d197 	.word	0x0800d197
 80082f4:	20000568 	.word	0x20000568

080082f8 <encoderCalcStep>:

int32_t encoderCalcStep(const uint16_t now, const uint16_t last, const uint16_t gapth, const bool invertFlag) {
 80082f8:	b490      	push	{r4, r7}
 80082fa:	b084      	sub	sp, #16
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	4604      	mov	r4, r0
 8008300:	4608      	mov	r0, r1
 8008302:	4611      	mov	r1, r2
 8008304:	461a      	mov	r2, r3
 8008306:	4623      	mov	r3, r4
 8008308:	80fb      	strh	r3, [r7, #6]
 800830a:	4603      	mov	r3, r0
 800830c:	80bb      	strh	r3, [r7, #4]
 800830e:	460b      	mov	r3, r1
 8008310:	807b      	strh	r3, [r7, #2]
 8008312:	4613      	mov	r3, r2
 8008314:	707b      	strb	r3, [r7, #1]
    uint16_t tmp;
    bool reverse;
    if (now > last) {
 8008316:	88fa      	ldrh	r2, [r7, #6]
 8008318:	88bb      	ldrh	r3, [r7, #4]
 800831a:	429a      	cmp	r2, r3
 800831c:	d913      	bls.n	8008346 <encoderCalcStep+0x4e>
        if ((now - last) > gapth) {
 800831e:	88fa      	ldrh	r2, [r7, #6]
 8008320:	88bb      	ldrh	r3, [r7, #4]
 8008322:	1ad2      	subs	r2, r2, r3
 8008324:	887b      	ldrh	r3, [r7, #2]
 8008326:	429a      	cmp	r2, r3
 8008328:	dd06      	ble.n	8008338 <encoderCalcStep+0x40>
            // 1
            reverse = true;
 800832a:	2301      	movs	r3, #1
 800832c:	737b      	strb	r3, [r7, #13]
            tmp = last - now;
 800832e:	88ba      	ldrh	r2, [r7, #4]
 8008330:	88fb      	ldrh	r3, [r7, #6]
 8008332:	1ad3      	subs	r3, r2, r3
 8008334:	81fb      	strh	r3, [r7, #14]
 8008336:	e019      	b.n	800836c <encoderCalcStep+0x74>
        }
        else {
            // 
            reverse = false;
 8008338:	2300      	movs	r3, #0
 800833a:	737b      	strb	r3, [r7, #13]
            tmp = now - last;
 800833c:	88fa      	ldrh	r2, [r7, #6]
 800833e:	88bb      	ldrh	r3, [r7, #4]
 8008340:	1ad3      	subs	r3, r2, r3
 8008342:	81fb      	strh	r3, [r7, #14]
 8008344:	e012      	b.n	800836c <encoderCalcStep+0x74>
        }
    }
    else {
        // last > now
        if ((last - now) > gapth) {
 8008346:	88ba      	ldrh	r2, [r7, #4]
 8008348:	88fb      	ldrh	r3, [r7, #6]
 800834a:	1ad2      	subs	r2, r2, r3
 800834c:	887b      	ldrh	r3, [r7, #2]
 800834e:	429a      	cmp	r2, r3
 8008350:	dd06      	ble.n	8008360 <encoderCalcStep+0x68>
            // 1
            reverse = false;
 8008352:	2300      	movs	r3, #0
 8008354:	737b      	strb	r3, [r7, #13]
            tmp = now - last;
 8008356:	88fa      	ldrh	r2, [r7, #6]
 8008358:	88bb      	ldrh	r3, [r7, #4]
 800835a:	1ad3      	subs	r3, r2, r3
 800835c:	81fb      	strh	r3, [r7, #14]
 800835e:	e005      	b.n	800836c <encoderCalcStep+0x74>
        }
        else {
            reverse = true;
 8008360:	2301      	movs	r3, #1
 8008362:	737b      	strb	r3, [r7, #13]
            tmp = last - now;
 8008364:	88ba      	ldrh	r2, [r7, #4]
 8008366:	88fb      	ldrh	r3, [r7, #6]
 8008368:	1ad3      	subs	r3, r2, r3
 800836a:	81fb      	strh	r3, [r7, #14]
        }
    }
    if (!invertFlag) {
 800836c:	787b      	ldrb	r3, [r7, #1]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d107      	bne.n	8008382 <encoderCalcStep+0x8a>
        if (!reverse) {
 8008372:	7b7b      	ldrb	r3, [r7, #13]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d101      	bne.n	800837c <encoderCalcStep+0x84>
            return (int32_t)tmp;
 8008378:	89fb      	ldrh	r3, [r7, #14]
 800837a:	e009      	b.n	8008390 <encoderCalcStep+0x98>
        }
        else {
            return (int32_t)-1 * tmp;
 800837c:	89fb      	ldrh	r3, [r7, #14]
 800837e:	425b      	negs	r3, r3
 8008380:	e006      	b.n	8008390 <encoderCalcStep+0x98>
        }
    }
    else {
        if (!reverse) {
 8008382:	7b7b      	ldrb	r3, [r7, #13]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d102      	bne.n	800838e <encoderCalcStep+0x96>
            return (int32_t)-1 * tmp;
 8008388:	89fb      	ldrh	r3, [r7, #14]
 800838a:	425b      	negs	r3, r3
 800838c:	e000      	b.n	8008390 <encoderCalcStep+0x98>
        }
        else {
            return (int32_t)tmp;
 800838e:	89fb      	ldrh	r3, [r7, #14]
        }
    }
}
 8008390:	4618      	mov	r0, r3
 8008392:	3710      	adds	r7, #16
 8008394:	46bd      	mov	sp, r7
 8008396:	bc90      	pop	{r4, r7}
 8008398:	4770      	bx	lr
	...

0800839c <sacLoop>:
/*
int testFunc(int* buffer, int size) {

}
*/
void sacLoop(void) {
 800839c:	b580      	push	{r7, lr}
 800839e:	af00      	add	r7, sp, #0
#ifdef _ENABLE_LINEMKR_TEST_
    linmkrssrTest(teststr, 200);
#endif /* _ENABLE_LINEMKR_TEST_ */

#ifdef _ENABLE_BATTERY_TEST_
    batteryTest(teststr, 200);
 80083a0:	21c8      	movs	r1, #200	@ 0xc8
 80083a2:	4808      	ldr	r0, [pc, #32]	@ (80083c4 <sacLoop+0x28>)
 80083a4:	f7fe ffac 	bl	8007300 <batteryTest>
#endif /* _ENABLE_BATTERY_TEST_ */

    printf("%d\t%s\r\n", testcnt, teststr);
 80083a8:	4b07      	ldr	r3, [pc, #28]	@ (80083c8 <sacLoop+0x2c>)
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	4a05      	ldr	r2, [pc, #20]	@ (80083c4 <sacLoop+0x28>)
 80083ae:	4619      	mov	r1, r3
 80083b0:	4806      	ldr	r0, [pc, #24]	@ (80083cc <sacLoop+0x30>)
 80083b2:	f001 f923 	bl	80095fc <iprintf>
    testcnt++;
 80083b6:	4b04      	ldr	r3, [pc, #16]	@ (80083c8 <sacLoop+0x2c>)
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	3301      	adds	r3, #1
 80083bc:	4a02      	ldr	r2, [pc, #8]	@ (80083c8 <sacLoop+0x2c>)
 80083be:	6013      	str	r3, [r2, #0]
#endif /* _ENABLE_SAC_TEST_ */

}
 80083c0:	bf00      	nop
 80083c2:	bd80      	pop	{r7, pc}
 80083c4:	20000820 	.word	0x20000820
 80083c8:	2000081c 	.word	0x2000081c
 80083cc:	0800d0b0 	.word	0x0800d0b0

080083d0 <uiswInit>:
/*========AAAA Private Function Prototype Declaration END AAAA===============*/

/*========VVVV GLOBAL Function Definition START VVVV=========================*/
/* Doxygen */

void uiswInit(volatile uiswevent_t* buffer, uint8_t buffersize) {
 80083d0:	b480      	push	{r7}
 80083d2:	b083      	sub	sp, #12
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
 80083d8:	460b      	mov	r3, r1
 80083da:	70fb      	strb	r3, [r7, #3]
    uiswsq = UISWSQ_INIT;
 80083dc:	4b11      	ldr	r3, [pc, #68]	@ (8008424 <uiswInit+0x54>)
 80083de:	2200      	movs	r2, #0
 80083e0:	701a      	strb	r2, [r3, #0]
    uiswevent = NON_UISW_EVENT;
 80083e2:	4b11      	ldr	r3, [pc, #68]	@ (8008428 <uiswInit+0x58>)
 80083e4:	2200      	movs	r2, #0
 80083e6:	701a      	strb	r2, [r3, #0]
    p_uiswBuffer = buffer;
 80083e8:	4a10      	ldr	r2, [pc, #64]	@ (800842c <uiswInit+0x5c>)
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	6013      	str	r3, [r2, #0]
    uiswBffSize = buffersize;
 80083ee:	4a10      	ldr	r2, [pc, #64]	@ (8008430 <uiswInit+0x60>)
 80083f0:	78fb      	ldrb	r3, [r7, #3]
 80083f2:	7013      	strb	r3, [r2, #0]
    sw1_tmp3 = false;
 80083f4:	4b0f      	ldr	r3, [pc, #60]	@ (8008434 <uiswInit+0x64>)
 80083f6:	2200      	movs	r2, #0
 80083f8:	701a      	strb	r2, [r3, #0]
    sw2_tmp3 = false;
 80083fa:	4b0f      	ldr	r3, [pc, #60]	@ (8008438 <uiswInit+0x68>)
 80083fc:	2200      	movs	r2, #0
 80083fe:	701a      	strb	r2, [r3, #0]
    sw1_tmp2 = false;
 8008400:	4b0e      	ldr	r3, [pc, #56]	@ (800843c <uiswInit+0x6c>)
 8008402:	2200      	movs	r2, #0
 8008404:	701a      	strb	r2, [r3, #0]
    sw2_tmp2 = false;
 8008406:	4b0e      	ldr	r3, [pc, #56]	@ (8008440 <uiswInit+0x70>)
 8008408:	2200      	movs	r2, #0
 800840a:	701a      	strb	r2, [r3, #0]
    sw1_OnCount = 0;
 800840c:	4b0d      	ldr	r3, [pc, #52]	@ (8008444 <uiswInit+0x74>)
 800840e:	2200      	movs	r2, #0
 8008410:	801a      	strh	r2, [r3, #0]
    sw2_OnCount = 0;
 8008412:	4b0d      	ldr	r3, [pc, #52]	@ (8008448 <uiswInit+0x78>)
 8008414:	2200      	movs	r2, #0
 8008416:	801a      	strh	r2, [r3, #0]

}
 8008418:	bf00      	nop
 800841a:	370c      	adds	r7, #12
 800841c:	46bd      	mov	sp, r7
 800841e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008422:	4770      	bx	lr
 8008424:	200008e8 	.word	0x200008e8
 8008428:	200008e9 	.word	0x200008e9
 800842c:	200008f4 	.word	0x200008f4
 8008430:	200008f8 	.word	0x200008f8
 8008434:	200008ee 	.word	0x200008ee
 8008438:	200008ef 	.word	0x200008ef
 800843c:	200008ec 	.word	0x200008ec
 8008440:	200008ed 	.word	0x200008ed
 8008444:	200008f0 	.word	0x200008f0
 8008448:	200008f2 	.word	0x200008f2

0800844c <uisw_10ms>:

void uisw_10ms(void) {
 800844c:	b580      	push	{r7, lr}
 800844e:	b082      	sub	sp, #8
 8008450:	af00      	add	r7, sp, #0
    uiswevent_t swstate = NON_UISW_EVENT;
 8008452:	2300      	movs	r3, #0
 8008454:	71fb      	strb	r3, [r7, #7]

    /// SW13
    sw1_tmp3 = sw1_tmp2;
 8008456:	4b99      	ldr	r3, [pc, #612]	@ (80086bc <uisw_10ms+0x270>)
 8008458:	781b      	ldrb	r3, [r3, #0]
 800845a:	b2da      	uxtb	r2, r3
 800845c:	4b98      	ldr	r3, [pc, #608]	@ (80086c0 <uisw_10ms+0x274>)
 800845e:	701a      	strb	r2, [r3, #0]
    sw1_tmp2 = sw1_tmp;
 8008460:	4b98      	ldr	r3, [pc, #608]	@ (80086c4 <uisw_10ms+0x278>)
 8008462:	781b      	ldrb	r3, [r3, #0]
 8008464:	b2da      	uxtb	r2, r3
 8008466:	4b95      	ldr	r3, [pc, #596]	@ (80086bc <uisw_10ms+0x270>)
 8008468:	701a      	strb	r2, [r3, #0]
    sw1_tmp = !HAL_GPIO_ReadPin(SW1_GPIO_Port,SW1_Pin);
 800846a:	2101      	movs	r1, #1
 800846c:	4896      	ldr	r0, [pc, #600]	@ (80086c8 <uisw_10ms+0x27c>)
 800846e:	f7fb f9f7 	bl	8003860 <HAL_GPIO_ReadPin>
 8008472:	4603      	mov	r3, r0
 8008474:	2b00      	cmp	r3, #0
 8008476:	bf0c      	ite	eq
 8008478:	2301      	moveq	r3, #1
 800847a:	2300      	movne	r3, #0
 800847c:	b2db      	uxtb	r3, r3
 800847e:	461a      	mov	r2, r3
 8008480:	4b90      	ldr	r3, [pc, #576]	@ (80086c4 <uisw_10ms+0x278>)
 8008482:	701a      	strb	r2, [r3, #0]

    /// SW23
    sw2_tmp3 = sw2_tmp2;
 8008484:	4b91      	ldr	r3, [pc, #580]	@ (80086cc <uisw_10ms+0x280>)
 8008486:	781b      	ldrb	r3, [r3, #0]
 8008488:	b2da      	uxtb	r2, r3
 800848a:	4b91      	ldr	r3, [pc, #580]	@ (80086d0 <uisw_10ms+0x284>)
 800848c:	701a      	strb	r2, [r3, #0]
    sw2_tmp2 = sw2_tmp;
 800848e:	4b91      	ldr	r3, [pc, #580]	@ (80086d4 <uisw_10ms+0x288>)
 8008490:	781b      	ldrb	r3, [r3, #0]
 8008492:	b2da      	uxtb	r2, r3
 8008494:	4b8d      	ldr	r3, [pc, #564]	@ (80086cc <uisw_10ms+0x280>)
 8008496:	701a      	strb	r2, [r3, #0]
    sw2_tmp = !HAL_GPIO_ReadPin(SW2_GPIO_Port,SW2_Pin);
 8008498:	2102      	movs	r1, #2
 800849a:	488b      	ldr	r0, [pc, #556]	@ (80086c8 <uisw_10ms+0x27c>)
 800849c:	f7fb f9e0 	bl	8003860 <HAL_GPIO_ReadPin>
 80084a0:	4603      	mov	r3, r0
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	bf0c      	ite	eq
 80084a6:	2301      	moveq	r3, #1
 80084a8:	2300      	movne	r3, #0
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	461a      	mov	r2, r3
 80084ae:	4b89      	ldr	r3, [pc, #548]	@ (80086d4 <uisw_10ms+0x288>)
 80084b0:	701a      	strb	r2, [r3, #0]

    switch (uiswsq) {
 80084b2:	4b89      	ldr	r3, [pc, #548]	@ (80086d8 <uisw_10ms+0x28c>)
 80084b4:	781b      	ldrb	r3, [r3, #0]
 80084b6:	b2db      	uxtb	r3, r3
 80084b8:	3b01      	subs	r3, #1
 80084ba:	2b05      	cmp	r3, #5
 80084bc:	d80e      	bhi.n	80084dc <uisw_10ms+0x90>
 80084be:	a201      	add	r2, pc, #4	@ (adr r2, 80084c4 <uisw_10ms+0x78>)
 80084c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084c4:	080084e5 	.word	0x080084e5
 80084c8:	08008547 	.word	0x08008547
 80084cc:	080085dd 	.word	0x080085dd
 80084d0:	08008669 	.word	0x08008669
 80084d4:	08008693 	.word	0x08008693
 80084d8:	080086e9 	.word	0x080086e9
    default: /// UISWSQ_INIT
        uiswsq = UISWSQ_WAIT_PUSH;
 80084dc:	4b7e      	ldr	r3, [pc, #504]	@ (80086d8 <uisw_10ms+0x28c>)
 80084de:	2201      	movs	r2, #1
 80084e0:	701a      	strb	r2, [r3, #0]
        break;
 80084e2:	e12e      	b.n	8008742 <uisw_10ms+0x2f6>

    case UISWSQ_WAIT_PUSH:
        /// 
        if (sw1_tmp && sw1_tmp2 && !sw1_tmp3) {
 80084e4:	4b77      	ldr	r3, [pc, #476]	@ (80086c4 <uisw_10ms+0x278>)
 80084e6:	781b      	ldrb	r3, [r3, #0]
 80084e8:	b2db      	uxtb	r3, r3
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d011      	beq.n	8008512 <uisw_10ms+0xc6>
 80084ee:	4b73      	ldr	r3, [pc, #460]	@ (80086bc <uisw_10ms+0x270>)
 80084f0:	781b      	ldrb	r3, [r3, #0]
 80084f2:	b2db      	uxtb	r3, r3
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d00c      	beq.n	8008512 <uisw_10ms+0xc6>
 80084f8:	4b71      	ldr	r3, [pc, #452]	@ (80086c0 <uisw_10ms+0x274>)
 80084fa:	781b      	ldrb	r3, [r3, #0]
 80084fc:	b2db      	uxtb	r3, r3
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d107      	bne.n	8008512 <uisw_10ms+0xc6>
            uiswsq = UISW1SQ_WAIT_RELEASE;
 8008502:	4b75      	ldr	r3, [pc, #468]	@ (80086d8 <uisw_10ms+0x28c>)
 8008504:	2202      	movs	r2, #2
 8008506:	701a      	strb	r2, [r3, #0]
            // 
            sw1_OnCount = UISW_HOLD_10MS;
 8008508:	4b74      	ldr	r3, [pc, #464]	@ (80086dc <uisw_10ms+0x290>)
 800850a:	881a      	ldrh	r2, [r3, #0]
 800850c:	4b74      	ldr	r3, [pc, #464]	@ (80086e0 <uisw_10ms+0x294>)
 800850e:	801a      	strh	r2, [r3, #0]
        else if (sw2_tmp && sw2_tmp2 && !sw2_tmp3) {
            uiswsq = UISW2SQ_WAIT_RELEASE;
            // 
            sw2_OnCount = UISW_HOLD_10MS;
        }
        break;
 8008510:	e10c      	b.n	800872c <uisw_10ms+0x2e0>
        else if (sw2_tmp && sw2_tmp2 && !sw2_tmp3) {
 8008512:	4b70      	ldr	r3, [pc, #448]	@ (80086d4 <uisw_10ms+0x288>)
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	b2db      	uxtb	r3, r3
 8008518:	2b00      	cmp	r3, #0
 800851a:	f000 8107 	beq.w	800872c <uisw_10ms+0x2e0>
 800851e:	4b6b      	ldr	r3, [pc, #428]	@ (80086cc <uisw_10ms+0x280>)
 8008520:	781b      	ldrb	r3, [r3, #0]
 8008522:	b2db      	uxtb	r3, r3
 8008524:	2b00      	cmp	r3, #0
 8008526:	f000 8101 	beq.w	800872c <uisw_10ms+0x2e0>
 800852a:	4b69      	ldr	r3, [pc, #420]	@ (80086d0 <uisw_10ms+0x284>)
 800852c:	781b      	ldrb	r3, [r3, #0]
 800852e:	b2db      	uxtb	r3, r3
 8008530:	2b00      	cmp	r3, #0
 8008532:	f040 80fb 	bne.w	800872c <uisw_10ms+0x2e0>
            uiswsq = UISW2SQ_WAIT_RELEASE;
 8008536:	4b68      	ldr	r3, [pc, #416]	@ (80086d8 <uisw_10ms+0x28c>)
 8008538:	2203      	movs	r2, #3
 800853a:	701a      	strb	r2, [r3, #0]
            sw2_OnCount = UISW_HOLD_10MS;
 800853c:	4b67      	ldr	r3, [pc, #412]	@ (80086dc <uisw_10ms+0x290>)
 800853e:	881a      	ldrh	r2, [r3, #0]
 8008540:	4b68      	ldr	r3, [pc, #416]	@ (80086e4 <uisw_10ms+0x298>)
 8008542:	801a      	strh	r2, [r3, #0]
        break;
 8008544:	e0f2      	b.n	800872c <uisw_10ms+0x2e0>

    case UISW1SQ_WAIT_RELEASE:
        if (sw1_OnCount == 0){
 8008546:	4b66      	ldr	r3, [pc, #408]	@ (80086e0 <uisw_10ms+0x294>)
 8008548:	881b      	ldrh	r3, [r3, #0]
 800854a:	b29b      	uxth	r3, r3
 800854c:	2b00      	cmp	r3, #0
 800854e:	d105      	bne.n	800855c <uisw_10ms+0x110>
            // 
            uiswsq = UISW1SQ_LONG_WAIT_RELEASE;
 8008550:	4b61      	ldr	r3, [pc, #388]	@ (80086d8 <uisw_10ms+0x28c>)
 8008552:	2204      	movs	r2, #4
 8008554:	701a      	strb	r2, [r3, #0]
            swstate = UISW1_LONG_EVENT;
 8008556:	2303      	movs	r3, #3
 8008558:	71fb      	strb	r3, [r7, #7]
            else {
                /* NOP */
            }
        }

        break;
 800855a:	e0e9      	b.n	8008730 <uisw_10ms+0x2e4>
            sw1_OnCount--;
 800855c:	4b60      	ldr	r3, [pc, #384]	@ (80086e0 <uisw_10ms+0x294>)
 800855e:	881b      	ldrh	r3, [r3, #0]
 8008560:	b29b      	uxth	r3, r3
 8008562:	3b01      	subs	r3, #1
 8008564:	b29a      	uxth	r2, r3
 8008566:	4b5e      	ldr	r3, [pc, #376]	@ (80086e0 <uisw_10ms+0x294>)
 8008568:	801a      	strh	r2, [r3, #0]
            if (!sw1_tmp && !sw1_tmp2 && sw1_tmp3) {
 800856a:	4b56      	ldr	r3, [pc, #344]	@ (80086c4 <uisw_10ms+0x278>)
 800856c:	781b      	ldrb	r3, [r3, #0]
 800856e:	b2db      	uxtb	r3, r3
 8008570:	2b00      	cmp	r3, #0
 8008572:	d10f      	bne.n	8008594 <uisw_10ms+0x148>
 8008574:	4b51      	ldr	r3, [pc, #324]	@ (80086bc <uisw_10ms+0x270>)
 8008576:	781b      	ldrb	r3, [r3, #0]
 8008578:	b2db      	uxtb	r3, r3
 800857a:	2b00      	cmp	r3, #0
 800857c:	d10a      	bne.n	8008594 <uisw_10ms+0x148>
 800857e:	4b50      	ldr	r3, [pc, #320]	@ (80086c0 <uisw_10ms+0x274>)
 8008580:	781b      	ldrb	r3, [r3, #0]
 8008582:	b2db      	uxtb	r3, r3
 8008584:	2b00      	cmp	r3, #0
 8008586:	d005      	beq.n	8008594 <uisw_10ms+0x148>
                uiswsq = UISWSQ_WAIT_PUSH;
 8008588:	4b53      	ldr	r3, [pc, #332]	@ (80086d8 <uisw_10ms+0x28c>)
 800858a:	2201      	movs	r2, #1
 800858c:	701a      	strb	r2, [r3, #0]
                swstate = UISW1_PUSH_EVENT;
 800858e:	2301      	movs	r3, #1
 8008590:	71fb      	strb	r3, [r7, #7]
        break;
 8008592:	e0cd      	b.n	8008730 <uisw_10ms+0x2e4>
            else if (   (sw1_tmp && sw1_tmp2) &&
 8008594:	4b4b      	ldr	r3, [pc, #300]	@ (80086c4 <uisw_10ms+0x278>)
 8008596:	781b      	ldrb	r3, [r3, #0]
 8008598:	b2db      	uxtb	r3, r3
 800859a:	2b00      	cmp	r3, #0
 800859c:	f000 80c8 	beq.w	8008730 <uisw_10ms+0x2e4>
 80085a0:	4b46      	ldr	r3, [pc, #280]	@ (80086bc <uisw_10ms+0x270>)
 80085a2:	781b      	ldrb	r3, [r3, #0]
 80085a4:	b2db      	uxtb	r3, r3
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	f000 80c2 	beq.w	8008730 <uisw_10ms+0x2e4>
                        (sw2_tmp && sw2_tmp2 && sw2_tmp3)) {
 80085ac:	4b49      	ldr	r3, [pc, #292]	@ (80086d4 <uisw_10ms+0x288>)
 80085ae:	781b      	ldrb	r3, [r3, #0]
 80085b0:	b2db      	uxtb	r3, r3
            else if (   (sw1_tmp && sw1_tmp2) &&
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	f000 80bc 	beq.w	8008730 <uisw_10ms+0x2e4>
                        (sw2_tmp && sw2_tmp2 && sw2_tmp3)) {
 80085b8:	4b44      	ldr	r3, [pc, #272]	@ (80086cc <uisw_10ms+0x280>)
 80085ba:	781b      	ldrb	r3, [r3, #0]
 80085bc:	b2db      	uxtb	r3, r3
 80085be:	2b00      	cmp	r3, #0
 80085c0:	f000 80b6 	beq.w	8008730 <uisw_10ms+0x2e4>
 80085c4:	4b42      	ldr	r3, [pc, #264]	@ (80086d0 <uisw_10ms+0x284>)
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	b2db      	uxtb	r3, r3
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	f000 80b0 	beq.w	8008730 <uisw_10ms+0x2e4>
                uiswsq = UISWSQ_BOTH_WAIT_RELEASE;
 80085d0:	4b41      	ldr	r3, [pc, #260]	@ (80086d8 <uisw_10ms+0x28c>)
 80085d2:	2206      	movs	r2, #6
 80085d4:	701a      	strb	r2, [r3, #0]
                swstate = UISW_BOTH_EVENT;
 80085d6:	2307      	movs	r3, #7
 80085d8:	71fb      	strb	r3, [r7, #7]
        break;
 80085da:	e0a9      	b.n	8008730 <uisw_10ms+0x2e4>

    case UISW2SQ_WAIT_RELEASE:
        if (sw2_OnCount == 0){
 80085dc:	4b41      	ldr	r3, [pc, #260]	@ (80086e4 <uisw_10ms+0x298>)
 80085de:	881b      	ldrh	r3, [r3, #0]
 80085e0:	b29b      	uxth	r3, r3
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d105      	bne.n	80085f2 <uisw_10ms+0x1a6>
            uiswsq = UISW2SQ_LONG_WAIT_RELEASE;
 80085e6:	4b3c      	ldr	r3, [pc, #240]	@ (80086d8 <uisw_10ms+0x28c>)
 80085e8:	2205      	movs	r2, #5
 80085ea:	701a      	strb	r2, [r3, #0]
            swstate = UISW2_LONG_EVENT;
 80085ec:	2304      	movs	r3, #4
 80085ee:	71fb      	strb	r3, [r7, #7]
            else {
                /* NOP */
            }
        }

        break;
 80085f0:	e0a0      	b.n	8008734 <uisw_10ms+0x2e8>
            sw2_OnCount--;
 80085f2:	4b3c      	ldr	r3, [pc, #240]	@ (80086e4 <uisw_10ms+0x298>)
 80085f4:	881b      	ldrh	r3, [r3, #0]
 80085f6:	b29b      	uxth	r3, r3
 80085f8:	3b01      	subs	r3, #1
 80085fa:	b29a      	uxth	r2, r3
 80085fc:	4b39      	ldr	r3, [pc, #228]	@ (80086e4 <uisw_10ms+0x298>)
 80085fe:	801a      	strh	r2, [r3, #0]
            if (!sw2_tmp && !sw2_tmp2 && sw2_tmp3) {
 8008600:	4b34      	ldr	r3, [pc, #208]	@ (80086d4 <uisw_10ms+0x288>)
 8008602:	781b      	ldrb	r3, [r3, #0]
 8008604:	b2db      	uxtb	r3, r3
 8008606:	2b00      	cmp	r3, #0
 8008608:	d10f      	bne.n	800862a <uisw_10ms+0x1de>
 800860a:	4b30      	ldr	r3, [pc, #192]	@ (80086cc <uisw_10ms+0x280>)
 800860c:	781b      	ldrb	r3, [r3, #0]
 800860e:	b2db      	uxtb	r3, r3
 8008610:	2b00      	cmp	r3, #0
 8008612:	d10a      	bne.n	800862a <uisw_10ms+0x1de>
 8008614:	4b2e      	ldr	r3, [pc, #184]	@ (80086d0 <uisw_10ms+0x284>)
 8008616:	781b      	ldrb	r3, [r3, #0]
 8008618:	b2db      	uxtb	r3, r3
 800861a:	2b00      	cmp	r3, #0
 800861c:	d005      	beq.n	800862a <uisw_10ms+0x1de>
                uiswsq = UISWSQ_WAIT_PUSH;
 800861e:	4b2e      	ldr	r3, [pc, #184]	@ (80086d8 <uisw_10ms+0x28c>)
 8008620:	2201      	movs	r2, #1
 8008622:	701a      	strb	r2, [r3, #0]
                swstate = UISW2_PUSH_EVENT;
 8008624:	2302      	movs	r3, #2
 8008626:	71fb      	strb	r3, [r7, #7]
        break;
 8008628:	e084      	b.n	8008734 <uisw_10ms+0x2e8>
            else if (   (sw2_tmp && sw2_tmp2) &&
 800862a:	4b2a      	ldr	r3, [pc, #168]	@ (80086d4 <uisw_10ms+0x288>)
 800862c:	781b      	ldrb	r3, [r3, #0]
 800862e:	b2db      	uxtb	r3, r3
 8008630:	2b00      	cmp	r3, #0
 8008632:	d07f      	beq.n	8008734 <uisw_10ms+0x2e8>
 8008634:	4b25      	ldr	r3, [pc, #148]	@ (80086cc <uisw_10ms+0x280>)
 8008636:	781b      	ldrb	r3, [r3, #0]
 8008638:	b2db      	uxtb	r3, r3
 800863a:	2b00      	cmp	r3, #0
 800863c:	d07a      	beq.n	8008734 <uisw_10ms+0x2e8>
                        (sw1_tmp && sw1_tmp2 && sw1_tmp3)) {
 800863e:	4b21      	ldr	r3, [pc, #132]	@ (80086c4 <uisw_10ms+0x278>)
 8008640:	781b      	ldrb	r3, [r3, #0]
 8008642:	b2db      	uxtb	r3, r3
            else if (   (sw2_tmp && sw2_tmp2) &&
 8008644:	2b00      	cmp	r3, #0
 8008646:	d075      	beq.n	8008734 <uisw_10ms+0x2e8>
                        (sw1_tmp && sw1_tmp2 && sw1_tmp3)) {
 8008648:	4b1c      	ldr	r3, [pc, #112]	@ (80086bc <uisw_10ms+0x270>)
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	b2db      	uxtb	r3, r3
 800864e:	2b00      	cmp	r3, #0
 8008650:	d070      	beq.n	8008734 <uisw_10ms+0x2e8>
 8008652:	4b1b      	ldr	r3, [pc, #108]	@ (80086c0 <uisw_10ms+0x274>)
 8008654:	781b      	ldrb	r3, [r3, #0]
 8008656:	b2db      	uxtb	r3, r3
 8008658:	2b00      	cmp	r3, #0
 800865a:	d06b      	beq.n	8008734 <uisw_10ms+0x2e8>
                uiswsq = UISWSQ_BOTH_WAIT_RELEASE;
 800865c:	4b1e      	ldr	r3, [pc, #120]	@ (80086d8 <uisw_10ms+0x28c>)
 800865e:	2206      	movs	r2, #6
 8008660:	701a      	strb	r2, [r3, #0]
                swstate = UISW_BOTH_EVENT;
 8008662:	2307      	movs	r3, #7
 8008664:	71fb      	strb	r3, [r7, #7]
        break;
 8008666:	e065      	b.n	8008734 <uisw_10ms+0x2e8>

    case UISW1SQ_LONG_WAIT_RELEASE:
        if (!sw1_tmp && !sw1_tmp2 && !sw1_tmp3) {
 8008668:	4b16      	ldr	r3, [pc, #88]	@ (80086c4 <uisw_10ms+0x278>)
 800866a:	781b      	ldrb	r3, [r3, #0]
 800866c:	b2db      	uxtb	r3, r3
 800866e:	2b00      	cmp	r3, #0
 8008670:	d162      	bne.n	8008738 <uisw_10ms+0x2ec>
 8008672:	4b12      	ldr	r3, [pc, #72]	@ (80086bc <uisw_10ms+0x270>)
 8008674:	781b      	ldrb	r3, [r3, #0]
 8008676:	b2db      	uxtb	r3, r3
 8008678:	2b00      	cmp	r3, #0
 800867a:	d15d      	bne.n	8008738 <uisw_10ms+0x2ec>
 800867c:	4b10      	ldr	r3, [pc, #64]	@ (80086c0 <uisw_10ms+0x274>)
 800867e:	781b      	ldrb	r3, [r3, #0]
 8008680:	b2db      	uxtb	r3, r3
 8008682:	2b00      	cmp	r3, #0
 8008684:	d158      	bne.n	8008738 <uisw_10ms+0x2ec>
            // SW1SW1OFF
            uiswsq = UISWSQ_WAIT_PUSH;
 8008686:	4b14      	ldr	r3, [pc, #80]	@ (80086d8 <uisw_10ms+0x28c>)
 8008688:	2201      	movs	r2, #1
 800868a:	701a      	strb	r2, [r3, #0]
            swstate = UISW1_LONG_RELEASE_EVENT;
 800868c:	2305      	movs	r3, #5
 800868e:	71fb      	strb	r3, [r7, #7]
        }
        break;
 8008690:	e052      	b.n	8008738 <uisw_10ms+0x2ec>
    case UISW2SQ_LONG_WAIT_RELEASE:
        if (!sw2_tmp && !sw2_tmp2 && !sw2_tmp3) {
 8008692:	4b10      	ldr	r3, [pc, #64]	@ (80086d4 <uisw_10ms+0x288>)
 8008694:	781b      	ldrb	r3, [r3, #0]
 8008696:	b2db      	uxtb	r3, r3
 8008698:	2b00      	cmp	r3, #0
 800869a:	d14f      	bne.n	800873c <uisw_10ms+0x2f0>
 800869c:	4b0b      	ldr	r3, [pc, #44]	@ (80086cc <uisw_10ms+0x280>)
 800869e:	781b      	ldrb	r3, [r3, #0]
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d14a      	bne.n	800873c <uisw_10ms+0x2f0>
 80086a6:	4b0a      	ldr	r3, [pc, #40]	@ (80086d0 <uisw_10ms+0x284>)
 80086a8:	781b      	ldrb	r3, [r3, #0]
 80086aa:	b2db      	uxtb	r3, r3
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d145      	bne.n	800873c <uisw_10ms+0x2f0>
            // SW2SW2OFF
            uiswsq = UISWSQ_WAIT_PUSH;
 80086b0:	4b09      	ldr	r3, [pc, #36]	@ (80086d8 <uisw_10ms+0x28c>)
 80086b2:	2201      	movs	r2, #1
 80086b4:	701a      	strb	r2, [r3, #0]
            swstate = UISW2_LONG_RELEASE_EVENT;
 80086b6:	2306      	movs	r3, #6
 80086b8:	71fb      	strb	r3, [r7, #7]
        }
        break;
 80086ba:	e03f      	b.n	800873c <uisw_10ms+0x2f0>
 80086bc:	200008ec 	.word	0x200008ec
 80086c0:	200008ee 	.word	0x200008ee
 80086c4:	200008ea 	.word	0x200008ea
 80086c8:	48001400 	.word	0x48001400
 80086cc:	200008ed 	.word	0x200008ed
 80086d0:	200008ef 	.word	0x200008ef
 80086d4:	200008eb 	.word	0x200008eb
 80086d8:	200008e8 	.word	0x200008e8
 80086dc:	0800d19a 	.word	0x0800d19a
 80086e0:	200008f0 	.word	0x200008f0
 80086e4:	200008f2 	.word	0x200008f2
    case UISWSQ_BOTH_WAIT_RELEASE:
        if (    !sw1_tmp && !sw1_tmp2 && !sw1_tmp3 &&
 80086e8:	4b26      	ldr	r3, [pc, #152]	@ (8008784 <uisw_10ms+0x338>)
 80086ea:	781b      	ldrb	r3, [r3, #0]
 80086ec:	b2db      	uxtb	r3, r3
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d126      	bne.n	8008740 <uisw_10ms+0x2f4>
 80086f2:	4b25      	ldr	r3, [pc, #148]	@ (8008788 <uisw_10ms+0x33c>)
 80086f4:	781b      	ldrb	r3, [r3, #0]
 80086f6:	b2db      	uxtb	r3, r3
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d121      	bne.n	8008740 <uisw_10ms+0x2f4>
 80086fc:	4b23      	ldr	r3, [pc, #140]	@ (800878c <uisw_10ms+0x340>)
 80086fe:	781b      	ldrb	r3, [r3, #0]
 8008700:	b2db      	uxtb	r3, r3
 8008702:	2b00      	cmp	r3, #0
 8008704:	d11c      	bne.n	8008740 <uisw_10ms+0x2f4>
                !sw2_tmp && !sw2_tmp2 && !sw2_tmp3 ) {
 8008706:	4b22      	ldr	r3, [pc, #136]	@ (8008790 <uisw_10ms+0x344>)
 8008708:	781b      	ldrb	r3, [r3, #0]
 800870a:	b2db      	uxtb	r3, r3
        if (    !sw1_tmp && !sw1_tmp2 && !sw1_tmp3 &&
 800870c:	2b00      	cmp	r3, #0
 800870e:	d117      	bne.n	8008740 <uisw_10ms+0x2f4>
                !sw2_tmp && !sw2_tmp2 && !sw2_tmp3 ) {
 8008710:	4b20      	ldr	r3, [pc, #128]	@ (8008794 <uisw_10ms+0x348>)
 8008712:	781b      	ldrb	r3, [r3, #0]
 8008714:	b2db      	uxtb	r3, r3
 8008716:	2b00      	cmp	r3, #0
 8008718:	d112      	bne.n	8008740 <uisw_10ms+0x2f4>
 800871a:	4b1f      	ldr	r3, [pc, #124]	@ (8008798 <uisw_10ms+0x34c>)
 800871c:	781b      	ldrb	r3, [r3, #0]
 800871e:	b2db      	uxtb	r3, r3
 8008720:	2b00      	cmp	r3, #0
 8008722:	d10d      	bne.n	8008740 <uisw_10ms+0x2f4>
            // 
            uiswsq = UISWSQ_WAIT_PUSH;
 8008724:	4b1d      	ldr	r3, [pc, #116]	@ (800879c <uisw_10ms+0x350>)
 8008726:	2201      	movs	r2, #1
 8008728:	701a      	strb	r2, [r3, #0]
        }
        break;
 800872a:	e009      	b.n	8008740 <uisw_10ms+0x2f4>
        break;
 800872c:	bf00      	nop
 800872e:	e008      	b.n	8008742 <uisw_10ms+0x2f6>
        break;
 8008730:	bf00      	nop
 8008732:	e006      	b.n	8008742 <uisw_10ms+0x2f6>
        break;
 8008734:	bf00      	nop
 8008736:	e004      	b.n	8008742 <uisw_10ms+0x2f6>
        break;
 8008738:	bf00      	nop
 800873a:	e002      	b.n	8008742 <uisw_10ms+0x2f6>
        break;
 800873c:	bf00      	nop
 800873e:	e000      	b.n	8008742 <uisw_10ms+0x2f6>
        break;
 8008740:	bf00      	nop
    }

    // 
    uiswevent = swstate;
 8008742:	4a17      	ldr	r2, [pc, #92]	@ (80087a0 <uisw_10ms+0x354>)
 8008744:	79fb      	ldrb	r3, [r7, #7]
 8008746:	7013      	strb	r3, [r2, #0]
    if (swstate != NON_UISW_EVENT) {
 8008748:	79fb      	ldrb	r3, [r7, #7]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d015      	beq.n	800877a <uisw_10ms+0x32e>
        // 
        *(p_uiswBuffer + uiswBffTail) = swstate;
 800874e:	4b15      	ldr	r3, [pc, #84]	@ (80087a4 <uisw_10ms+0x358>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a15      	ldr	r2, [pc, #84]	@ (80087a8 <uisw_10ms+0x35c>)
 8008754:	7812      	ldrb	r2, [r2, #0]
 8008756:	b2d2      	uxtb	r2, r2
 8008758:	4413      	add	r3, r2
 800875a:	79fa      	ldrb	r2, [r7, #7]
 800875c:	701a      	strb	r2, [r3, #0]
        // 
        uiswBffTail = (uiswBffTail + 1) % uiswBffSize;
 800875e:	4b12      	ldr	r3, [pc, #72]	@ (80087a8 <uisw_10ms+0x35c>)
 8008760:	781b      	ldrb	r3, [r3, #0]
 8008762:	b2db      	uxtb	r3, r3
 8008764:	3301      	adds	r3, #1
 8008766:	4a11      	ldr	r2, [pc, #68]	@ (80087ac <uisw_10ms+0x360>)
 8008768:	7812      	ldrb	r2, [r2, #0]
 800876a:	fb93 f1f2 	sdiv	r1, r3, r2
 800876e:	fb01 f202 	mul.w	r2, r1, r2
 8008772:	1a9b      	subs	r3, r3, r2
 8008774:	b2da      	uxtb	r2, r3
 8008776:	4b0c      	ldr	r3, [pc, #48]	@ (80087a8 <uisw_10ms+0x35c>)
 8008778:	701a      	strb	r2, [r3, #0]
    }
}
 800877a:	bf00      	nop
 800877c:	3708      	adds	r7, #8
 800877e:	46bd      	mov	sp, r7
 8008780:	bd80      	pop	{r7, pc}
 8008782:	bf00      	nop
 8008784:	200008ea 	.word	0x200008ea
 8008788:	200008ec 	.word	0x200008ec
 800878c:	200008ee 	.word	0x200008ee
 8008790:	200008eb 	.word	0x200008eb
 8008794:	200008ed 	.word	0x200008ed
 8008798:	200008ef 	.word	0x200008ef
 800879c:	200008e8 	.word	0x200008e8
 80087a0:	200008e9 	.word	0x200008e9
 80087a4:	200008f4 	.word	0x200008f4
 80087a8:	200008f9 	.word	0x200008f9
 80087ac:	200008f8 	.word	0x200008f8

080087b0 <__cvt>:
 80087b0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80087b4:	ec57 6b10 	vmov	r6, r7, d0
 80087b8:	2f00      	cmp	r7, #0
 80087ba:	460c      	mov	r4, r1
 80087bc:	4619      	mov	r1, r3
 80087be:	463b      	mov	r3, r7
 80087c0:	bfbb      	ittet	lt
 80087c2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80087c6:	461f      	movlt	r7, r3
 80087c8:	2300      	movge	r3, #0
 80087ca:	232d      	movlt	r3, #45	@ 0x2d
 80087cc:	700b      	strb	r3, [r1, #0]
 80087ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80087d0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80087d4:	4691      	mov	r9, r2
 80087d6:	f023 0820 	bic.w	r8, r3, #32
 80087da:	bfbc      	itt	lt
 80087dc:	4632      	movlt	r2, r6
 80087de:	4616      	movlt	r6, r2
 80087e0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80087e4:	d005      	beq.n	80087f2 <__cvt+0x42>
 80087e6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80087ea:	d100      	bne.n	80087ee <__cvt+0x3e>
 80087ec:	3401      	adds	r4, #1
 80087ee:	2102      	movs	r1, #2
 80087f0:	e000      	b.n	80087f4 <__cvt+0x44>
 80087f2:	2103      	movs	r1, #3
 80087f4:	ab03      	add	r3, sp, #12
 80087f6:	9301      	str	r3, [sp, #4]
 80087f8:	ab02      	add	r3, sp, #8
 80087fa:	9300      	str	r3, [sp, #0]
 80087fc:	ec47 6b10 	vmov	d0, r6, r7
 8008800:	4653      	mov	r3, sl
 8008802:	4622      	mov	r2, r4
 8008804:	f001 f9a8 	bl	8009b58 <_dtoa_r>
 8008808:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800880c:	4605      	mov	r5, r0
 800880e:	d119      	bne.n	8008844 <__cvt+0x94>
 8008810:	f019 0f01 	tst.w	r9, #1
 8008814:	d00e      	beq.n	8008834 <__cvt+0x84>
 8008816:	eb00 0904 	add.w	r9, r0, r4
 800881a:	2200      	movs	r2, #0
 800881c:	2300      	movs	r3, #0
 800881e:	4630      	mov	r0, r6
 8008820:	4639      	mov	r1, r7
 8008822:	f7f8 f951 	bl	8000ac8 <__aeabi_dcmpeq>
 8008826:	b108      	cbz	r0, 800882c <__cvt+0x7c>
 8008828:	f8cd 900c 	str.w	r9, [sp, #12]
 800882c:	2230      	movs	r2, #48	@ 0x30
 800882e:	9b03      	ldr	r3, [sp, #12]
 8008830:	454b      	cmp	r3, r9
 8008832:	d31e      	bcc.n	8008872 <__cvt+0xc2>
 8008834:	9b03      	ldr	r3, [sp, #12]
 8008836:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008838:	1b5b      	subs	r3, r3, r5
 800883a:	4628      	mov	r0, r5
 800883c:	6013      	str	r3, [r2, #0]
 800883e:	b004      	add	sp, #16
 8008840:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008844:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008848:	eb00 0904 	add.w	r9, r0, r4
 800884c:	d1e5      	bne.n	800881a <__cvt+0x6a>
 800884e:	7803      	ldrb	r3, [r0, #0]
 8008850:	2b30      	cmp	r3, #48	@ 0x30
 8008852:	d10a      	bne.n	800886a <__cvt+0xba>
 8008854:	2200      	movs	r2, #0
 8008856:	2300      	movs	r3, #0
 8008858:	4630      	mov	r0, r6
 800885a:	4639      	mov	r1, r7
 800885c:	f7f8 f934 	bl	8000ac8 <__aeabi_dcmpeq>
 8008860:	b918      	cbnz	r0, 800886a <__cvt+0xba>
 8008862:	f1c4 0401 	rsb	r4, r4, #1
 8008866:	f8ca 4000 	str.w	r4, [sl]
 800886a:	f8da 3000 	ldr.w	r3, [sl]
 800886e:	4499      	add	r9, r3
 8008870:	e7d3      	b.n	800881a <__cvt+0x6a>
 8008872:	1c59      	adds	r1, r3, #1
 8008874:	9103      	str	r1, [sp, #12]
 8008876:	701a      	strb	r2, [r3, #0]
 8008878:	e7d9      	b.n	800882e <__cvt+0x7e>

0800887a <__exponent>:
 800887a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800887c:	2900      	cmp	r1, #0
 800887e:	bfba      	itte	lt
 8008880:	4249      	neglt	r1, r1
 8008882:	232d      	movlt	r3, #45	@ 0x2d
 8008884:	232b      	movge	r3, #43	@ 0x2b
 8008886:	2909      	cmp	r1, #9
 8008888:	7002      	strb	r2, [r0, #0]
 800888a:	7043      	strb	r3, [r0, #1]
 800888c:	dd29      	ble.n	80088e2 <__exponent+0x68>
 800888e:	f10d 0307 	add.w	r3, sp, #7
 8008892:	461d      	mov	r5, r3
 8008894:	270a      	movs	r7, #10
 8008896:	461a      	mov	r2, r3
 8008898:	fbb1 f6f7 	udiv	r6, r1, r7
 800889c:	fb07 1416 	mls	r4, r7, r6, r1
 80088a0:	3430      	adds	r4, #48	@ 0x30
 80088a2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80088a6:	460c      	mov	r4, r1
 80088a8:	2c63      	cmp	r4, #99	@ 0x63
 80088aa:	f103 33ff 	add.w	r3, r3, #4294967295
 80088ae:	4631      	mov	r1, r6
 80088b0:	dcf1      	bgt.n	8008896 <__exponent+0x1c>
 80088b2:	3130      	adds	r1, #48	@ 0x30
 80088b4:	1e94      	subs	r4, r2, #2
 80088b6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80088ba:	1c41      	adds	r1, r0, #1
 80088bc:	4623      	mov	r3, r4
 80088be:	42ab      	cmp	r3, r5
 80088c0:	d30a      	bcc.n	80088d8 <__exponent+0x5e>
 80088c2:	f10d 0309 	add.w	r3, sp, #9
 80088c6:	1a9b      	subs	r3, r3, r2
 80088c8:	42ac      	cmp	r4, r5
 80088ca:	bf88      	it	hi
 80088cc:	2300      	movhi	r3, #0
 80088ce:	3302      	adds	r3, #2
 80088d0:	4403      	add	r3, r0
 80088d2:	1a18      	subs	r0, r3, r0
 80088d4:	b003      	add	sp, #12
 80088d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088d8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80088dc:	f801 6f01 	strb.w	r6, [r1, #1]!
 80088e0:	e7ed      	b.n	80088be <__exponent+0x44>
 80088e2:	2330      	movs	r3, #48	@ 0x30
 80088e4:	3130      	adds	r1, #48	@ 0x30
 80088e6:	7083      	strb	r3, [r0, #2]
 80088e8:	70c1      	strb	r1, [r0, #3]
 80088ea:	1d03      	adds	r3, r0, #4
 80088ec:	e7f1      	b.n	80088d2 <__exponent+0x58>
	...

080088f0 <_printf_float>:
 80088f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088f4:	b08d      	sub	sp, #52	@ 0x34
 80088f6:	460c      	mov	r4, r1
 80088f8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80088fc:	4616      	mov	r6, r2
 80088fe:	461f      	mov	r7, r3
 8008900:	4605      	mov	r5, r0
 8008902:	f001 f823 	bl	800994c <_localeconv_r>
 8008906:	6803      	ldr	r3, [r0, #0]
 8008908:	9304      	str	r3, [sp, #16]
 800890a:	4618      	mov	r0, r3
 800890c:	f7f7 fcb0 	bl	8000270 <strlen>
 8008910:	2300      	movs	r3, #0
 8008912:	930a      	str	r3, [sp, #40]	@ 0x28
 8008914:	f8d8 3000 	ldr.w	r3, [r8]
 8008918:	9005      	str	r0, [sp, #20]
 800891a:	3307      	adds	r3, #7
 800891c:	f023 0307 	bic.w	r3, r3, #7
 8008920:	f103 0208 	add.w	r2, r3, #8
 8008924:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008928:	f8d4 b000 	ldr.w	fp, [r4]
 800892c:	f8c8 2000 	str.w	r2, [r8]
 8008930:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008934:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008938:	9307      	str	r3, [sp, #28]
 800893a:	f8cd 8018 	str.w	r8, [sp, #24]
 800893e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8008942:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008946:	4b9c      	ldr	r3, [pc, #624]	@ (8008bb8 <_printf_float+0x2c8>)
 8008948:	f04f 32ff 	mov.w	r2, #4294967295
 800894c:	f7f8 f8ee 	bl	8000b2c <__aeabi_dcmpun>
 8008950:	bb70      	cbnz	r0, 80089b0 <_printf_float+0xc0>
 8008952:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008956:	4b98      	ldr	r3, [pc, #608]	@ (8008bb8 <_printf_float+0x2c8>)
 8008958:	f04f 32ff 	mov.w	r2, #4294967295
 800895c:	f7f8 f8c8 	bl	8000af0 <__aeabi_dcmple>
 8008960:	bb30      	cbnz	r0, 80089b0 <_printf_float+0xc0>
 8008962:	2200      	movs	r2, #0
 8008964:	2300      	movs	r3, #0
 8008966:	4640      	mov	r0, r8
 8008968:	4649      	mov	r1, r9
 800896a:	f7f8 f8b7 	bl	8000adc <__aeabi_dcmplt>
 800896e:	b110      	cbz	r0, 8008976 <_printf_float+0x86>
 8008970:	232d      	movs	r3, #45	@ 0x2d
 8008972:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008976:	4a91      	ldr	r2, [pc, #580]	@ (8008bbc <_printf_float+0x2cc>)
 8008978:	4b91      	ldr	r3, [pc, #580]	@ (8008bc0 <_printf_float+0x2d0>)
 800897a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800897e:	bf8c      	ite	hi
 8008980:	4690      	movhi	r8, r2
 8008982:	4698      	movls	r8, r3
 8008984:	2303      	movs	r3, #3
 8008986:	6123      	str	r3, [r4, #16]
 8008988:	f02b 0304 	bic.w	r3, fp, #4
 800898c:	6023      	str	r3, [r4, #0]
 800898e:	f04f 0900 	mov.w	r9, #0
 8008992:	9700      	str	r7, [sp, #0]
 8008994:	4633      	mov	r3, r6
 8008996:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008998:	4621      	mov	r1, r4
 800899a:	4628      	mov	r0, r5
 800899c:	f000 f9d2 	bl	8008d44 <_printf_common>
 80089a0:	3001      	adds	r0, #1
 80089a2:	f040 808d 	bne.w	8008ac0 <_printf_float+0x1d0>
 80089a6:	f04f 30ff 	mov.w	r0, #4294967295
 80089aa:	b00d      	add	sp, #52	@ 0x34
 80089ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089b0:	4642      	mov	r2, r8
 80089b2:	464b      	mov	r3, r9
 80089b4:	4640      	mov	r0, r8
 80089b6:	4649      	mov	r1, r9
 80089b8:	f7f8 f8b8 	bl	8000b2c <__aeabi_dcmpun>
 80089bc:	b140      	cbz	r0, 80089d0 <_printf_float+0xe0>
 80089be:	464b      	mov	r3, r9
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	bfbc      	itt	lt
 80089c4:	232d      	movlt	r3, #45	@ 0x2d
 80089c6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80089ca:	4a7e      	ldr	r2, [pc, #504]	@ (8008bc4 <_printf_float+0x2d4>)
 80089cc:	4b7e      	ldr	r3, [pc, #504]	@ (8008bc8 <_printf_float+0x2d8>)
 80089ce:	e7d4      	b.n	800897a <_printf_float+0x8a>
 80089d0:	6863      	ldr	r3, [r4, #4]
 80089d2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80089d6:	9206      	str	r2, [sp, #24]
 80089d8:	1c5a      	adds	r2, r3, #1
 80089da:	d13b      	bne.n	8008a54 <_printf_float+0x164>
 80089dc:	2306      	movs	r3, #6
 80089de:	6063      	str	r3, [r4, #4]
 80089e0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80089e4:	2300      	movs	r3, #0
 80089e6:	6022      	str	r2, [r4, #0]
 80089e8:	9303      	str	r3, [sp, #12]
 80089ea:	ab0a      	add	r3, sp, #40	@ 0x28
 80089ec:	e9cd a301 	strd	sl, r3, [sp, #4]
 80089f0:	ab09      	add	r3, sp, #36	@ 0x24
 80089f2:	9300      	str	r3, [sp, #0]
 80089f4:	6861      	ldr	r1, [r4, #4]
 80089f6:	ec49 8b10 	vmov	d0, r8, r9
 80089fa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80089fe:	4628      	mov	r0, r5
 8008a00:	f7ff fed6 	bl	80087b0 <__cvt>
 8008a04:	9b06      	ldr	r3, [sp, #24]
 8008a06:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008a08:	2b47      	cmp	r3, #71	@ 0x47
 8008a0a:	4680      	mov	r8, r0
 8008a0c:	d129      	bne.n	8008a62 <_printf_float+0x172>
 8008a0e:	1cc8      	adds	r0, r1, #3
 8008a10:	db02      	blt.n	8008a18 <_printf_float+0x128>
 8008a12:	6863      	ldr	r3, [r4, #4]
 8008a14:	4299      	cmp	r1, r3
 8008a16:	dd41      	ble.n	8008a9c <_printf_float+0x1ac>
 8008a18:	f1aa 0a02 	sub.w	sl, sl, #2
 8008a1c:	fa5f fa8a 	uxtb.w	sl, sl
 8008a20:	3901      	subs	r1, #1
 8008a22:	4652      	mov	r2, sl
 8008a24:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008a28:	9109      	str	r1, [sp, #36]	@ 0x24
 8008a2a:	f7ff ff26 	bl	800887a <__exponent>
 8008a2e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008a30:	1813      	adds	r3, r2, r0
 8008a32:	2a01      	cmp	r2, #1
 8008a34:	4681      	mov	r9, r0
 8008a36:	6123      	str	r3, [r4, #16]
 8008a38:	dc02      	bgt.n	8008a40 <_printf_float+0x150>
 8008a3a:	6822      	ldr	r2, [r4, #0]
 8008a3c:	07d2      	lsls	r2, r2, #31
 8008a3e:	d501      	bpl.n	8008a44 <_printf_float+0x154>
 8008a40:	3301      	adds	r3, #1
 8008a42:	6123      	str	r3, [r4, #16]
 8008a44:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d0a2      	beq.n	8008992 <_printf_float+0xa2>
 8008a4c:	232d      	movs	r3, #45	@ 0x2d
 8008a4e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008a52:	e79e      	b.n	8008992 <_printf_float+0xa2>
 8008a54:	9a06      	ldr	r2, [sp, #24]
 8008a56:	2a47      	cmp	r2, #71	@ 0x47
 8008a58:	d1c2      	bne.n	80089e0 <_printf_float+0xf0>
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d1c0      	bne.n	80089e0 <_printf_float+0xf0>
 8008a5e:	2301      	movs	r3, #1
 8008a60:	e7bd      	b.n	80089de <_printf_float+0xee>
 8008a62:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008a66:	d9db      	bls.n	8008a20 <_printf_float+0x130>
 8008a68:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008a6c:	d118      	bne.n	8008aa0 <_printf_float+0x1b0>
 8008a6e:	2900      	cmp	r1, #0
 8008a70:	6863      	ldr	r3, [r4, #4]
 8008a72:	dd0b      	ble.n	8008a8c <_printf_float+0x19c>
 8008a74:	6121      	str	r1, [r4, #16]
 8008a76:	b913      	cbnz	r3, 8008a7e <_printf_float+0x18e>
 8008a78:	6822      	ldr	r2, [r4, #0]
 8008a7a:	07d0      	lsls	r0, r2, #31
 8008a7c:	d502      	bpl.n	8008a84 <_printf_float+0x194>
 8008a7e:	3301      	adds	r3, #1
 8008a80:	440b      	add	r3, r1
 8008a82:	6123      	str	r3, [r4, #16]
 8008a84:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008a86:	f04f 0900 	mov.w	r9, #0
 8008a8a:	e7db      	b.n	8008a44 <_printf_float+0x154>
 8008a8c:	b913      	cbnz	r3, 8008a94 <_printf_float+0x1a4>
 8008a8e:	6822      	ldr	r2, [r4, #0]
 8008a90:	07d2      	lsls	r2, r2, #31
 8008a92:	d501      	bpl.n	8008a98 <_printf_float+0x1a8>
 8008a94:	3302      	adds	r3, #2
 8008a96:	e7f4      	b.n	8008a82 <_printf_float+0x192>
 8008a98:	2301      	movs	r3, #1
 8008a9a:	e7f2      	b.n	8008a82 <_printf_float+0x192>
 8008a9c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008aa0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008aa2:	4299      	cmp	r1, r3
 8008aa4:	db05      	blt.n	8008ab2 <_printf_float+0x1c2>
 8008aa6:	6823      	ldr	r3, [r4, #0]
 8008aa8:	6121      	str	r1, [r4, #16]
 8008aaa:	07d8      	lsls	r0, r3, #31
 8008aac:	d5ea      	bpl.n	8008a84 <_printf_float+0x194>
 8008aae:	1c4b      	adds	r3, r1, #1
 8008ab0:	e7e7      	b.n	8008a82 <_printf_float+0x192>
 8008ab2:	2900      	cmp	r1, #0
 8008ab4:	bfd4      	ite	le
 8008ab6:	f1c1 0202 	rsble	r2, r1, #2
 8008aba:	2201      	movgt	r2, #1
 8008abc:	4413      	add	r3, r2
 8008abe:	e7e0      	b.n	8008a82 <_printf_float+0x192>
 8008ac0:	6823      	ldr	r3, [r4, #0]
 8008ac2:	055a      	lsls	r2, r3, #21
 8008ac4:	d407      	bmi.n	8008ad6 <_printf_float+0x1e6>
 8008ac6:	6923      	ldr	r3, [r4, #16]
 8008ac8:	4642      	mov	r2, r8
 8008aca:	4631      	mov	r1, r6
 8008acc:	4628      	mov	r0, r5
 8008ace:	47b8      	blx	r7
 8008ad0:	3001      	adds	r0, #1
 8008ad2:	d12b      	bne.n	8008b2c <_printf_float+0x23c>
 8008ad4:	e767      	b.n	80089a6 <_printf_float+0xb6>
 8008ad6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008ada:	f240 80dd 	bls.w	8008c98 <_printf_float+0x3a8>
 8008ade:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	2300      	movs	r3, #0
 8008ae6:	f7f7 ffef 	bl	8000ac8 <__aeabi_dcmpeq>
 8008aea:	2800      	cmp	r0, #0
 8008aec:	d033      	beq.n	8008b56 <_printf_float+0x266>
 8008aee:	4a37      	ldr	r2, [pc, #220]	@ (8008bcc <_printf_float+0x2dc>)
 8008af0:	2301      	movs	r3, #1
 8008af2:	4631      	mov	r1, r6
 8008af4:	4628      	mov	r0, r5
 8008af6:	47b8      	blx	r7
 8008af8:	3001      	adds	r0, #1
 8008afa:	f43f af54 	beq.w	80089a6 <_printf_float+0xb6>
 8008afe:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008b02:	4543      	cmp	r3, r8
 8008b04:	db02      	blt.n	8008b0c <_printf_float+0x21c>
 8008b06:	6823      	ldr	r3, [r4, #0]
 8008b08:	07d8      	lsls	r0, r3, #31
 8008b0a:	d50f      	bpl.n	8008b2c <_printf_float+0x23c>
 8008b0c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b10:	4631      	mov	r1, r6
 8008b12:	4628      	mov	r0, r5
 8008b14:	47b8      	blx	r7
 8008b16:	3001      	adds	r0, #1
 8008b18:	f43f af45 	beq.w	80089a6 <_printf_float+0xb6>
 8008b1c:	f04f 0900 	mov.w	r9, #0
 8008b20:	f108 38ff 	add.w	r8, r8, #4294967295
 8008b24:	f104 0a1a 	add.w	sl, r4, #26
 8008b28:	45c8      	cmp	r8, r9
 8008b2a:	dc09      	bgt.n	8008b40 <_printf_float+0x250>
 8008b2c:	6823      	ldr	r3, [r4, #0]
 8008b2e:	079b      	lsls	r3, r3, #30
 8008b30:	f100 8103 	bmi.w	8008d3a <_printf_float+0x44a>
 8008b34:	68e0      	ldr	r0, [r4, #12]
 8008b36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b38:	4298      	cmp	r0, r3
 8008b3a:	bfb8      	it	lt
 8008b3c:	4618      	movlt	r0, r3
 8008b3e:	e734      	b.n	80089aa <_printf_float+0xba>
 8008b40:	2301      	movs	r3, #1
 8008b42:	4652      	mov	r2, sl
 8008b44:	4631      	mov	r1, r6
 8008b46:	4628      	mov	r0, r5
 8008b48:	47b8      	blx	r7
 8008b4a:	3001      	adds	r0, #1
 8008b4c:	f43f af2b 	beq.w	80089a6 <_printf_float+0xb6>
 8008b50:	f109 0901 	add.w	r9, r9, #1
 8008b54:	e7e8      	b.n	8008b28 <_printf_float+0x238>
 8008b56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	dc39      	bgt.n	8008bd0 <_printf_float+0x2e0>
 8008b5c:	4a1b      	ldr	r2, [pc, #108]	@ (8008bcc <_printf_float+0x2dc>)
 8008b5e:	2301      	movs	r3, #1
 8008b60:	4631      	mov	r1, r6
 8008b62:	4628      	mov	r0, r5
 8008b64:	47b8      	blx	r7
 8008b66:	3001      	adds	r0, #1
 8008b68:	f43f af1d 	beq.w	80089a6 <_printf_float+0xb6>
 8008b6c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8008b70:	ea59 0303 	orrs.w	r3, r9, r3
 8008b74:	d102      	bne.n	8008b7c <_printf_float+0x28c>
 8008b76:	6823      	ldr	r3, [r4, #0]
 8008b78:	07d9      	lsls	r1, r3, #31
 8008b7a:	d5d7      	bpl.n	8008b2c <_printf_float+0x23c>
 8008b7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008b80:	4631      	mov	r1, r6
 8008b82:	4628      	mov	r0, r5
 8008b84:	47b8      	blx	r7
 8008b86:	3001      	adds	r0, #1
 8008b88:	f43f af0d 	beq.w	80089a6 <_printf_float+0xb6>
 8008b8c:	f04f 0a00 	mov.w	sl, #0
 8008b90:	f104 0b1a 	add.w	fp, r4, #26
 8008b94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b96:	425b      	negs	r3, r3
 8008b98:	4553      	cmp	r3, sl
 8008b9a:	dc01      	bgt.n	8008ba0 <_printf_float+0x2b0>
 8008b9c:	464b      	mov	r3, r9
 8008b9e:	e793      	b.n	8008ac8 <_printf_float+0x1d8>
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	465a      	mov	r2, fp
 8008ba4:	4631      	mov	r1, r6
 8008ba6:	4628      	mov	r0, r5
 8008ba8:	47b8      	blx	r7
 8008baa:	3001      	adds	r0, #1
 8008bac:	f43f aefb 	beq.w	80089a6 <_printf_float+0xb6>
 8008bb0:	f10a 0a01 	add.w	sl, sl, #1
 8008bb4:	e7ee      	b.n	8008b94 <_printf_float+0x2a4>
 8008bb6:	bf00      	nop
 8008bb8:	7fefffff 	.word	0x7fefffff
 8008bbc:	0800d1a0 	.word	0x0800d1a0
 8008bc0:	0800d19c 	.word	0x0800d19c
 8008bc4:	0800d1a8 	.word	0x0800d1a8
 8008bc8:	0800d1a4 	.word	0x0800d1a4
 8008bcc:	0800d1ac 	.word	0x0800d1ac
 8008bd0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008bd2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008bd6:	4553      	cmp	r3, sl
 8008bd8:	bfa8      	it	ge
 8008bda:	4653      	movge	r3, sl
 8008bdc:	2b00      	cmp	r3, #0
 8008bde:	4699      	mov	r9, r3
 8008be0:	dc36      	bgt.n	8008c50 <_printf_float+0x360>
 8008be2:	f04f 0b00 	mov.w	fp, #0
 8008be6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008bea:	f104 021a 	add.w	r2, r4, #26
 8008bee:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008bf0:	9306      	str	r3, [sp, #24]
 8008bf2:	eba3 0309 	sub.w	r3, r3, r9
 8008bf6:	455b      	cmp	r3, fp
 8008bf8:	dc31      	bgt.n	8008c5e <_printf_float+0x36e>
 8008bfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008bfc:	459a      	cmp	sl, r3
 8008bfe:	dc3a      	bgt.n	8008c76 <_printf_float+0x386>
 8008c00:	6823      	ldr	r3, [r4, #0]
 8008c02:	07da      	lsls	r2, r3, #31
 8008c04:	d437      	bmi.n	8008c76 <_printf_float+0x386>
 8008c06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c08:	ebaa 0903 	sub.w	r9, sl, r3
 8008c0c:	9b06      	ldr	r3, [sp, #24]
 8008c0e:	ebaa 0303 	sub.w	r3, sl, r3
 8008c12:	4599      	cmp	r9, r3
 8008c14:	bfa8      	it	ge
 8008c16:	4699      	movge	r9, r3
 8008c18:	f1b9 0f00 	cmp.w	r9, #0
 8008c1c:	dc33      	bgt.n	8008c86 <_printf_float+0x396>
 8008c1e:	f04f 0800 	mov.w	r8, #0
 8008c22:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008c26:	f104 0b1a 	add.w	fp, r4, #26
 8008c2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c2c:	ebaa 0303 	sub.w	r3, sl, r3
 8008c30:	eba3 0309 	sub.w	r3, r3, r9
 8008c34:	4543      	cmp	r3, r8
 8008c36:	f77f af79 	ble.w	8008b2c <_printf_float+0x23c>
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	465a      	mov	r2, fp
 8008c3e:	4631      	mov	r1, r6
 8008c40:	4628      	mov	r0, r5
 8008c42:	47b8      	blx	r7
 8008c44:	3001      	adds	r0, #1
 8008c46:	f43f aeae 	beq.w	80089a6 <_printf_float+0xb6>
 8008c4a:	f108 0801 	add.w	r8, r8, #1
 8008c4e:	e7ec      	b.n	8008c2a <_printf_float+0x33a>
 8008c50:	4642      	mov	r2, r8
 8008c52:	4631      	mov	r1, r6
 8008c54:	4628      	mov	r0, r5
 8008c56:	47b8      	blx	r7
 8008c58:	3001      	adds	r0, #1
 8008c5a:	d1c2      	bne.n	8008be2 <_printf_float+0x2f2>
 8008c5c:	e6a3      	b.n	80089a6 <_printf_float+0xb6>
 8008c5e:	2301      	movs	r3, #1
 8008c60:	4631      	mov	r1, r6
 8008c62:	4628      	mov	r0, r5
 8008c64:	9206      	str	r2, [sp, #24]
 8008c66:	47b8      	blx	r7
 8008c68:	3001      	adds	r0, #1
 8008c6a:	f43f ae9c 	beq.w	80089a6 <_printf_float+0xb6>
 8008c6e:	9a06      	ldr	r2, [sp, #24]
 8008c70:	f10b 0b01 	add.w	fp, fp, #1
 8008c74:	e7bb      	b.n	8008bee <_printf_float+0x2fe>
 8008c76:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008c7a:	4631      	mov	r1, r6
 8008c7c:	4628      	mov	r0, r5
 8008c7e:	47b8      	blx	r7
 8008c80:	3001      	adds	r0, #1
 8008c82:	d1c0      	bne.n	8008c06 <_printf_float+0x316>
 8008c84:	e68f      	b.n	80089a6 <_printf_float+0xb6>
 8008c86:	9a06      	ldr	r2, [sp, #24]
 8008c88:	464b      	mov	r3, r9
 8008c8a:	4442      	add	r2, r8
 8008c8c:	4631      	mov	r1, r6
 8008c8e:	4628      	mov	r0, r5
 8008c90:	47b8      	blx	r7
 8008c92:	3001      	adds	r0, #1
 8008c94:	d1c3      	bne.n	8008c1e <_printf_float+0x32e>
 8008c96:	e686      	b.n	80089a6 <_printf_float+0xb6>
 8008c98:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008c9c:	f1ba 0f01 	cmp.w	sl, #1
 8008ca0:	dc01      	bgt.n	8008ca6 <_printf_float+0x3b6>
 8008ca2:	07db      	lsls	r3, r3, #31
 8008ca4:	d536      	bpl.n	8008d14 <_printf_float+0x424>
 8008ca6:	2301      	movs	r3, #1
 8008ca8:	4642      	mov	r2, r8
 8008caa:	4631      	mov	r1, r6
 8008cac:	4628      	mov	r0, r5
 8008cae:	47b8      	blx	r7
 8008cb0:	3001      	adds	r0, #1
 8008cb2:	f43f ae78 	beq.w	80089a6 <_printf_float+0xb6>
 8008cb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008cba:	4631      	mov	r1, r6
 8008cbc:	4628      	mov	r0, r5
 8008cbe:	47b8      	blx	r7
 8008cc0:	3001      	adds	r0, #1
 8008cc2:	f43f ae70 	beq.w	80089a6 <_printf_float+0xb6>
 8008cc6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008cca:	2200      	movs	r2, #0
 8008ccc:	2300      	movs	r3, #0
 8008cce:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008cd2:	f7f7 fef9 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cd6:	b9c0      	cbnz	r0, 8008d0a <_printf_float+0x41a>
 8008cd8:	4653      	mov	r3, sl
 8008cda:	f108 0201 	add.w	r2, r8, #1
 8008cde:	4631      	mov	r1, r6
 8008ce0:	4628      	mov	r0, r5
 8008ce2:	47b8      	blx	r7
 8008ce4:	3001      	adds	r0, #1
 8008ce6:	d10c      	bne.n	8008d02 <_printf_float+0x412>
 8008ce8:	e65d      	b.n	80089a6 <_printf_float+0xb6>
 8008cea:	2301      	movs	r3, #1
 8008cec:	465a      	mov	r2, fp
 8008cee:	4631      	mov	r1, r6
 8008cf0:	4628      	mov	r0, r5
 8008cf2:	47b8      	blx	r7
 8008cf4:	3001      	adds	r0, #1
 8008cf6:	f43f ae56 	beq.w	80089a6 <_printf_float+0xb6>
 8008cfa:	f108 0801 	add.w	r8, r8, #1
 8008cfe:	45d0      	cmp	r8, sl
 8008d00:	dbf3      	blt.n	8008cea <_printf_float+0x3fa>
 8008d02:	464b      	mov	r3, r9
 8008d04:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008d08:	e6df      	b.n	8008aca <_printf_float+0x1da>
 8008d0a:	f04f 0800 	mov.w	r8, #0
 8008d0e:	f104 0b1a 	add.w	fp, r4, #26
 8008d12:	e7f4      	b.n	8008cfe <_printf_float+0x40e>
 8008d14:	2301      	movs	r3, #1
 8008d16:	4642      	mov	r2, r8
 8008d18:	e7e1      	b.n	8008cde <_printf_float+0x3ee>
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	464a      	mov	r2, r9
 8008d1e:	4631      	mov	r1, r6
 8008d20:	4628      	mov	r0, r5
 8008d22:	47b8      	blx	r7
 8008d24:	3001      	adds	r0, #1
 8008d26:	f43f ae3e 	beq.w	80089a6 <_printf_float+0xb6>
 8008d2a:	f108 0801 	add.w	r8, r8, #1
 8008d2e:	68e3      	ldr	r3, [r4, #12]
 8008d30:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008d32:	1a5b      	subs	r3, r3, r1
 8008d34:	4543      	cmp	r3, r8
 8008d36:	dcf0      	bgt.n	8008d1a <_printf_float+0x42a>
 8008d38:	e6fc      	b.n	8008b34 <_printf_float+0x244>
 8008d3a:	f04f 0800 	mov.w	r8, #0
 8008d3e:	f104 0919 	add.w	r9, r4, #25
 8008d42:	e7f4      	b.n	8008d2e <_printf_float+0x43e>

08008d44 <_printf_common>:
 8008d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d48:	4616      	mov	r6, r2
 8008d4a:	4698      	mov	r8, r3
 8008d4c:	688a      	ldr	r2, [r1, #8]
 8008d4e:	690b      	ldr	r3, [r1, #16]
 8008d50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008d54:	4293      	cmp	r3, r2
 8008d56:	bfb8      	it	lt
 8008d58:	4613      	movlt	r3, r2
 8008d5a:	6033      	str	r3, [r6, #0]
 8008d5c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008d60:	4607      	mov	r7, r0
 8008d62:	460c      	mov	r4, r1
 8008d64:	b10a      	cbz	r2, 8008d6a <_printf_common+0x26>
 8008d66:	3301      	adds	r3, #1
 8008d68:	6033      	str	r3, [r6, #0]
 8008d6a:	6823      	ldr	r3, [r4, #0]
 8008d6c:	0699      	lsls	r1, r3, #26
 8008d6e:	bf42      	ittt	mi
 8008d70:	6833      	ldrmi	r3, [r6, #0]
 8008d72:	3302      	addmi	r3, #2
 8008d74:	6033      	strmi	r3, [r6, #0]
 8008d76:	6825      	ldr	r5, [r4, #0]
 8008d78:	f015 0506 	ands.w	r5, r5, #6
 8008d7c:	d106      	bne.n	8008d8c <_printf_common+0x48>
 8008d7e:	f104 0a19 	add.w	sl, r4, #25
 8008d82:	68e3      	ldr	r3, [r4, #12]
 8008d84:	6832      	ldr	r2, [r6, #0]
 8008d86:	1a9b      	subs	r3, r3, r2
 8008d88:	42ab      	cmp	r3, r5
 8008d8a:	dc26      	bgt.n	8008dda <_printf_common+0x96>
 8008d8c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008d90:	6822      	ldr	r2, [r4, #0]
 8008d92:	3b00      	subs	r3, #0
 8008d94:	bf18      	it	ne
 8008d96:	2301      	movne	r3, #1
 8008d98:	0692      	lsls	r2, r2, #26
 8008d9a:	d42b      	bmi.n	8008df4 <_printf_common+0xb0>
 8008d9c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008da0:	4641      	mov	r1, r8
 8008da2:	4638      	mov	r0, r7
 8008da4:	47c8      	blx	r9
 8008da6:	3001      	adds	r0, #1
 8008da8:	d01e      	beq.n	8008de8 <_printf_common+0xa4>
 8008daa:	6823      	ldr	r3, [r4, #0]
 8008dac:	6922      	ldr	r2, [r4, #16]
 8008dae:	f003 0306 	and.w	r3, r3, #6
 8008db2:	2b04      	cmp	r3, #4
 8008db4:	bf02      	ittt	eq
 8008db6:	68e5      	ldreq	r5, [r4, #12]
 8008db8:	6833      	ldreq	r3, [r6, #0]
 8008dba:	1aed      	subeq	r5, r5, r3
 8008dbc:	68a3      	ldr	r3, [r4, #8]
 8008dbe:	bf0c      	ite	eq
 8008dc0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008dc4:	2500      	movne	r5, #0
 8008dc6:	4293      	cmp	r3, r2
 8008dc8:	bfc4      	itt	gt
 8008dca:	1a9b      	subgt	r3, r3, r2
 8008dcc:	18ed      	addgt	r5, r5, r3
 8008dce:	2600      	movs	r6, #0
 8008dd0:	341a      	adds	r4, #26
 8008dd2:	42b5      	cmp	r5, r6
 8008dd4:	d11a      	bne.n	8008e0c <_printf_common+0xc8>
 8008dd6:	2000      	movs	r0, #0
 8008dd8:	e008      	b.n	8008dec <_printf_common+0xa8>
 8008dda:	2301      	movs	r3, #1
 8008ddc:	4652      	mov	r2, sl
 8008dde:	4641      	mov	r1, r8
 8008de0:	4638      	mov	r0, r7
 8008de2:	47c8      	blx	r9
 8008de4:	3001      	adds	r0, #1
 8008de6:	d103      	bne.n	8008df0 <_printf_common+0xac>
 8008de8:	f04f 30ff 	mov.w	r0, #4294967295
 8008dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008df0:	3501      	adds	r5, #1
 8008df2:	e7c6      	b.n	8008d82 <_printf_common+0x3e>
 8008df4:	18e1      	adds	r1, r4, r3
 8008df6:	1c5a      	adds	r2, r3, #1
 8008df8:	2030      	movs	r0, #48	@ 0x30
 8008dfa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008dfe:	4422      	add	r2, r4
 8008e00:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008e04:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008e08:	3302      	adds	r3, #2
 8008e0a:	e7c7      	b.n	8008d9c <_printf_common+0x58>
 8008e0c:	2301      	movs	r3, #1
 8008e0e:	4622      	mov	r2, r4
 8008e10:	4641      	mov	r1, r8
 8008e12:	4638      	mov	r0, r7
 8008e14:	47c8      	blx	r9
 8008e16:	3001      	adds	r0, #1
 8008e18:	d0e6      	beq.n	8008de8 <_printf_common+0xa4>
 8008e1a:	3601      	adds	r6, #1
 8008e1c:	e7d9      	b.n	8008dd2 <_printf_common+0x8e>
	...

08008e20 <_printf_i>:
 8008e20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008e24:	7e0f      	ldrb	r7, [r1, #24]
 8008e26:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008e28:	2f78      	cmp	r7, #120	@ 0x78
 8008e2a:	4691      	mov	r9, r2
 8008e2c:	4680      	mov	r8, r0
 8008e2e:	460c      	mov	r4, r1
 8008e30:	469a      	mov	sl, r3
 8008e32:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008e36:	d807      	bhi.n	8008e48 <_printf_i+0x28>
 8008e38:	2f62      	cmp	r7, #98	@ 0x62
 8008e3a:	d80a      	bhi.n	8008e52 <_printf_i+0x32>
 8008e3c:	2f00      	cmp	r7, #0
 8008e3e:	f000 80d1 	beq.w	8008fe4 <_printf_i+0x1c4>
 8008e42:	2f58      	cmp	r7, #88	@ 0x58
 8008e44:	f000 80b8 	beq.w	8008fb8 <_printf_i+0x198>
 8008e48:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008e4c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008e50:	e03a      	b.n	8008ec8 <_printf_i+0xa8>
 8008e52:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008e56:	2b15      	cmp	r3, #21
 8008e58:	d8f6      	bhi.n	8008e48 <_printf_i+0x28>
 8008e5a:	a101      	add	r1, pc, #4	@ (adr r1, 8008e60 <_printf_i+0x40>)
 8008e5c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008e60:	08008eb9 	.word	0x08008eb9
 8008e64:	08008ecd 	.word	0x08008ecd
 8008e68:	08008e49 	.word	0x08008e49
 8008e6c:	08008e49 	.word	0x08008e49
 8008e70:	08008e49 	.word	0x08008e49
 8008e74:	08008e49 	.word	0x08008e49
 8008e78:	08008ecd 	.word	0x08008ecd
 8008e7c:	08008e49 	.word	0x08008e49
 8008e80:	08008e49 	.word	0x08008e49
 8008e84:	08008e49 	.word	0x08008e49
 8008e88:	08008e49 	.word	0x08008e49
 8008e8c:	08008fcb 	.word	0x08008fcb
 8008e90:	08008ef7 	.word	0x08008ef7
 8008e94:	08008f85 	.word	0x08008f85
 8008e98:	08008e49 	.word	0x08008e49
 8008e9c:	08008e49 	.word	0x08008e49
 8008ea0:	08008fed 	.word	0x08008fed
 8008ea4:	08008e49 	.word	0x08008e49
 8008ea8:	08008ef7 	.word	0x08008ef7
 8008eac:	08008e49 	.word	0x08008e49
 8008eb0:	08008e49 	.word	0x08008e49
 8008eb4:	08008f8d 	.word	0x08008f8d
 8008eb8:	6833      	ldr	r3, [r6, #0]
 8008eba:	1d1a      	adds	r2, r3, #4
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	6032      	str	r2, [r6, #0]
 8008ec0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ec4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008ec8:	2301      	movs	r3, #1
 8008eca:	e09c      	b.n	8009006 <_printf_i+0x1e6>
 8008ecc:	6833      	ldr	r3, [r6, #0]
 8008ece:	6820      	ldr	r0, [r4, #0]
 8008ed0:	1d19      	adds	r1, r3, #4
 8008ed2:	6031      	str	r1, [r6, #0]
 8008ed4:	0606      	lsls	r6, r0, #24
 8008ed6:	d501      	bpl.n	8008edc <_printf_i+0xbc>
 8008ed8:	681d      	ldr	r5, [r3, #0]
 8008eda:	e003      	b.n	8008ee4 <_printf_i+0xc4>
 8008edc:	0645      	lsls	r5, r0, #25
 8008ede:	d5fb      	bpl.n	8008ed8 <_printf_i+0xb8>
 8008ee0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008ee4:	2d00      	cmp	r5, #0
 8008ee6:	da03      	bge.n	8008ef0 <_printf_i+0xd0>
 8008ee8:	232d      	movs	r3, #45	@ 0x2d
 8008eea:	426d      	negs	r5, r5
 8008eec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008ef0:	4858      	ldr	r0, [pc, #352]	@ (8009054 <_printf_i+0x234>)
 8008ef2:	230a      	movs	r3, #10
 8008ef4:	e011      	b.n	8008f1a <_printf_i+0xfa>
 8008ef6:	6821      	ldr	r1, [r4, #0]
 8008ef8:	6833      	ldr	r3, [r6, #0]
 8008efa:	0608      	lsls	r0, r1, #24
 8008efc:	f853 5b04 	ldr.w	r5, [r3], #4
 8008f00:	d402      	bmi.n	8008f08 <_printf_i+0xe8>
 8008f02:	0649      	lsls	r1, r1, #25
 8008f04:	bf48      	it	mi
 8008f06:	b2ad      	uxthmi	r5, r5
 8008f08:	2f6f      	cmp	r7, #111	@ 0x6f
 8008f0a:	4852      	ldr	r0, [pc, #328]	@ (8009054 <_printf_i+0x234>)
 8008f0c:	6033      	str	r3, [r6, #0]
 8008f0e:	bf14      	ite	ne
 8008f10:	230a      	movne	r3, #10
 8008f12:	2308      	moveq	r3, #8
 8008f14:	2100      	movs	r1, #0
 8008f16:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008f1a:	6866      	ldr	r6, [r4, #4]
 8008f1c:	60a6      	str	r6, [r4, #8]
 8008f1e:	2e00      	cmp	r6, #0
 8008f20:	db05      	blt.n	8008f2e <_printf_i+0x10e>
 8008f22:	6821      	ldr	r1, [r4, #0]
 8008f24:	432e      	orrs	r6, r5
 8008f26:	f021 0104 	bic.w	r1, r1, #4
 8008f2a:	6021      	str	r1, [r4, #0]
 8008f2c:	d04b      	beq.n	8008fc6 <_printf_i+0x1a6>
 8008f2e:	4616      	mov	r6, r2
 8008f30:	fbb5 f1f3 	udiv	r1, r5, r3
 8008f34:	fb03 5711 	mls	r7, r3, r1, r5
 8008f38:	5dc7      	ldrb	r7, [r0, r7]
 8008f3a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008f3e:	462f      	mov	r7, r5
 8008f40:	42bb      	cmp	r3, r7
 8008f42:	460d      	mov	r5, r1
 8008f44:	d9f4      	bls.n	8008f30 <_printf_i+0x110>
 8008f46:	2b08      	cmp	r3, #8
 8008f48:	d10b      	bne.n	8008f62 <_printf_i+0x142>
 8008f4a:	6823      	ldr	r3, [r4, #0]
 8008f4c:	07df      	lsls	r7, r3, #31
 8008f4e:	d508      	bpl.n	8008f62 <_printf_i+0x142>
 8008f50:	6923      	ldr	r3, [r4, #16]
 8008f52:	6861      	ldr	r1, [r4, #4]
 8008f54:	4299      	cmp	r1, r3
 8008f56:	bfde      	ittt	le
 8008f58:	2330      	movle	r3, #48	@ 0x30
 8008f5a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008f5e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008f62:	1b92      	subs	r2, r2, r6
 8008f64:	6122      	str	r2, [r4, #16]
 8008f66:	f8cd a000 	str.w	sl, [sp]
 8008f6a:	464b      	mov	r3, r9
 8008f6c:	aa03      	add	r2, sp, #12
 8008f6e:	4621      	mov	r1, r4
 8008f70:	4640      	mov	r0, r8
 8008f72:	f7ff fee7 	bl	8008d44 <_printf_common>
 8008f76:	3001      	adds	r0, #1
 8008f78:	d14a      	bne.n	8009010 <_printf_i+0x1f0>
 8008f7a:	f04f 30ff 	mov.w	r0, #4294967295
 8008f7e:	b004      	add	sp, #16
 8008f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f84:	6823      	ldr	r3, [r4, #0]
 8008f86:	f043 0320 	orr.w	r3, r3, #32
 8008f8a:	6023      	str	r3, [r4, #0]
 8008f8c:	4832      	ldr	r0, [pc, #200]	@ (8009058 <_printf_i+0x238>)
 8008f8e:	2778      	movs	r7, #120	@ 0x78
 8008f90:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008f94:	6823      	ldr	r3, [r4, #0]
 8008f96:	6831      	ldr	r1, [r6, #0]
 8008f98:	061f      	lsls	r7, r3, #24
 8008f9a:	f851 5b04 	ldr.w	r5, [r1], #4
 8008f9e:	d402      	bmi.n	8008fa6 <_printf_i+0x186>
 8008fa0:	065f      	lsls	r7, r3, #25
 8008fa2:	bf48      	it	mi
 8008fa4:	b2ad      	uxthmi	r5, r5
 8008fa6:	6031      	str	r1, [r6, #0]
 8008fa8:	07d9      	lsls	r1, r3, #31
 8008faa:	bf44      	itt	mi
 8008fac:	f043 0320 	orrmi.w	r3, r3, #32
 8008fb0:	6023      	strmi	r3, [r4, #0]
 8008fb2:	b11d      	cbz	r5, 8008fbc <_printf_i+0x19c>
 8008fb4:	2310      	movs	r3, #16
 8008fb6:	e7ad      	b.n	8008f14 <_printf_i+0xf4>
 8008fb8:	4826      	ldr	r0, [pc, #152]	@ (8009054 <_printf_i+0x234>)
 8008fba:	e7e9      	b.n	8008f90 <_printf_i+0x170>
 8008fbc:	6823      	ldr	r3, [r4, #0]
 8008fbe:	f023 0320 	bic.w	r3, r3, #32
 8008fc2:	6023      	str	r3, [r4, #0]
 8008fc4:	e7f6      	b.n	8008fb4 <_printf_i+0x194>
 8008fc6:	4616      	mov	r6, r2
 8008fc8:	e7bd      	b.n	8008f46 <_printf_i+0x126>
 8008fca:	6833      	ldr	r3, [r6, #0]
 8008fcc:	6825      	ldr	r5, [r4, #0]
 8008fce:	6961      	ldr	r1, [r4, #20]
 8008fd0:	1d18      	adds	r0, r3, #4
 8008fd2:	6030      	str	r0, [r6, #0]
 8008fd4:	062e      	lsls	r6, r5, #24
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	d501      	bpl.n	8008fde <_printf_i+0x1be>
 8008fda:	6019      	str	r1, [r3, #0]
 8008fdc:	e002      	b.n	8008fe4 <_printf_i+0x1c4>
 8008fde:	0668      	lsls	r0, r5, #25
 8008fe0:	d5fb      	bpl.n	8008fda <_printf_i+0x1ba>
 8008fe2:	8019      	strh	r1, [r3, #0]
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	6123      	str	r3, [r4, #16]
 8008fe8:	4616      	mov	r6, r2
 8008fea:	e7bc      	b.n	8008f66 <_printf_i+0x146>
 8008fec:	6833      	ldr	r3, [r6, #0]
 8008fee:	1d1a      	adds	r2, r3, #4
 8008ff0:	6032      	str	r2, [r6, #0]
 8008ff2:	681e      	ldr	r6, [r3, #0]
 8008ff4:	6862      	ldr	r2, [r4, #4]
 8008ff6:	2100      	movs	r1, #0
 8008ff8:	4630      	mov	r0, r6
 8008ffa:	f7f7 f8e9 	bl	80001d0 <memchr>
 8008ffe:	b108      	cbz	r0, 8009004 <_printf_i+0x1e4>
 8009000:	1b80      	subs	r0, r0, r6
 8009002:	6060      	str	r0, [r4, #4]
 8009004:	6863      	ldr	r3, [r4, #4]
 8009006:	6123      	str	r3, [r4, #16]
 8009008:	2300      	movs	r3, #0
 800900a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800900e:	e7aa      	b.n	8008f66 <_printf_i+0x146>
 8009010:	6923      	ldr	r3, [r4, #16]
 8009012:	4632      	mov	r2, r6
 8009014:	4649      	mov	r1, r9
 8009016:	4640      	mov	r0, r8
 8009018:	47d0      	blx	sl
 800901a:	3001      	adds	r0, #1
 800901c:	d0ad      	beq.n	8008f7a <_printf_i+0x15a>
 800901e:	6823      	ldr	r3, [r4, #0]
 8009020:	079b      	lsls	r3, r3, #30
 8009022:	d413      	bmi.n	800904c <_printf_i+0x22c>
 8009024:	68e0      	ldr	r0, [r4, #12]
 8009026:	9b03      	ldr	r3, [sp, #12]
 8009028:	4298      	cmp	r0, r3
 800902a:	bfb8      	it	lt
 800902c:	4618      	movlt	r0, r3
 800902e:	e7a6      	b.n	8008f7e <_printf_i+0x15e>
 8009030:	2301      	movs	r3, #1
 8009032:	4632      	mov	r2, r6
 8009034:	4649      	mov	r1, r9
 8009036:	4640      	mov	r0, r8
 8009038:	47d0      	blx	sl
 800903a:	3001      	adds	r0, #1
 800903c:	d09d      	beq.n	8008f7a <_printf_i+0x15a>
 800903e:	3501      	adds	r5, #1
 8009040:	68e3      	ldr	r3, [r4, #12]
 8009042:	9903      	ldr	r1, [sp, #12]
 8009044:	1a5b      	subs	r3, r3, r1
 8009046:	42ab      	cmp	r3, r5
 8009048:	dcf2      	bgt.n	8009030 <_printf_i+0x210>
 800904a:	e7eb      	b.n	8009024 <_printf_i+0x204>
 800904c:	2500      	movs	r5, #0
 800904e:	f104 0619 	add.w	r6, r4, #25
 8009052:	e7f5      	b.n	8009040 <_printf_i+0x220>
 8009054:	0800d1ae 	.word	0x0800d1ae
 8009058:	0800d1bf 	.word	0x0800d1bf

0800905c <_scanf_float>:
 800905c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009060:	b087      	sub	sp, #28
 8009062:	4691      	mov	r9, r2
 8009064:	9303      	str	r3, [sp, #12]
 8009066:	688b      	ldr	r3, [r1, #8]
 8009068:	1e5a      	subs	r2, r3, #1
 800906a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800906e:	bf81      	itttt	hi
 8009070:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8009074:	eb03 0b05 	addhi.w	fp, r3, r5
 8009078:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800907c:	608b      	strhi	r3, [r1, #8]
 800907e:	680b      	ldr	r3, [r1, #0]
 8009080:	460a      	mov	r2, r1
 8009082:	f04f 0500 	mov.w	r5, #0
 8009086:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800908a:	f842 3b1c 	str.w	r3, [r2], #28
 800908e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8009092:	4680      	mov	r8, r0
 8009094:	460c      	mov	r4, r1
 8009096:	bf98      	it	ls
 8009098:	f04f 0b00 	movls.w	fp, #0
 800909c:	9201      	str	r2, [sp, #4]
 800909e:	4616      	mov	r6, r2
 80090a0:	46aa      	mov	sl, r5
 80090a2:	462f      	mov	r7, r5
 80090a4:	9502      	str	r5, [sp, #8]
 80090a6:	68a2      	ldr	r2, [r4, #8]
 80090a8:	b15a      	cbz	r2, 80090c2 <_scanf_float+0x66>
 80090aa:	f8d9 3000 	ldr.w	r3, [r9]
 80090ae:	781b      	ldrb	r3, [r3, #0]
 80090b0:	2b4e      	cmp	r3, #78	@ 0x4e
 80090b2:	d863      	bhi.n	800917c <_scanf_float+0x120>
 80090b4:	2b40      	cmp	r3, #64	@ 0x40
 80090b6:	d83b      	bhi.n	8009130 <_scanf_float+0xd4>
 80090b8:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80090bc:	b2c8      	uxtb	r0, r1
 80090be:	280e      	cmp	r0, #14
 80090c0:	d939      	bls.n	8009136 <_scanf_float+0xda>
 80090c2:	b11f      	cbz	r7, 80090cc <_scanf_float+0x70>
 80090c4:	6823      	ldr	r3, [r4, #0]
 80090c6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80090ca:	6023      	str	r3, [r4, #0]
 80090cc:	f10a 3aff 	add.w	sl, sl, #4294967295
 80090d0:	f1ba 0f01 	cmp.w	sl, #1
 80090d4:	f200 8114 	bhi.w	8009300 <_scanf_float+0x2a4>
 80090d8:	9b01      	ldr	r3, [sp, #4]
 80090da:	429e      	cmp	r6, r3
 80090dc:	f200 8105 	bhi.w	80092ea <_scanf_float+0x28e>
 80090e0:	2001      	movs	r0, #1
 80090e2:	b007      	add	sp, #28
 80090e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090e8:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80090ec:	2a0d      	cmp	r2, #13
 80090ee:	d8e8      	bhi.n	80090c2 <_scanf_float+0x66>
 80090f0:	a101      	add	r1, pc, #4	@ (adr r1, 80090f8 <_scanf_float+0x9c>)
 80090f2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80090f6:	bf00      	nop
 80090f8:	08009241 	.word	0x08009241
 80090fc:	080090c3 	.word	0x080090c3
 8009100:	080090c3 	.word	0x080090c3
 8009104:	080090c3 	.word	0x080090c3
 8009108:	0800929d 	.word	0x0800929d
 800910c:	08009277 	.word	0x08009277
 8009110:	080090c3 	.word	0x080090c3
 8009114:	080090c3 	.word	0x080090c3
 8009118:	0800924f 	.word	0x0800924f
 800911c:	080090c3 	.word	0x080090c3
 8009120:	080090c3 	.word	0x080090c3
 8009124:	080090c3 	.word	0x080090c3
 8009128:	080090c3 	.word	0x080090c3
 800912c:	0800920b 	.word	0x0800920b
 8009130:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8009134:	e7da      	b.n	80090ec <_scanf_float+0x90>
 8009136:	290e      	cmp	r1, #14
 8009138:	d8c3      	bhi.n	80090c2 <_scanf_float+0x66>
 800913a:	a001      	add	r0, pc, #4	@ (adr r0, 8009140 <_scanf_float+0xe4>)
 800913c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009140:	080091fb 	.word	0x080091fb
 8009144:	080090c3 	.word	0x080090c3
 8009148:	080091fb 	.word	0x080091fb
 800914c:	0800928b 	.word	0x0800928b
 8009150:	080090c3 	.word	0x080090c3
 8009154:	0800919d 	.word	0x0800919d
 8009158:	080091e1 	.word	0x080091e1
 800915c:	080091e1 	.word	0x080091e1
 8009160:	080091e1 	.word	0x080091e1
 8009164:	080091e1 	.word	0x080091e1
 8009168:	080091e1 	.word	0x080091e1
 800916c:	080091e1 	.word	0x080091e1
 8009170:	080091e1 	.word	0x080091e1
 8009174:	080091e1 	.word	0x080091e1
 8009178:	080091e1 	.word	0x080091e1
 800917c:	2b6e      	cmp	r3, #110	@ 0x6e
 800917e:	d809      	bhi.n	8009194 <_scanf_float+0x138>
 8009180:	2b60      	cmp	r3, #96	@ 0x60
 8009182:	d8b1      	bhi.n	80090e8 <_scanf_float+0x8c>
 8009184:	2b54      	cmp	r3, #84	@ 0x54
 8009186:	d07b      	beq.n	8009280 <_scanf_float+0x224>
 8009188:	2b59      	cmp	r3, #89	@ 0x59
 800918a:	d19a      	bne.n	80090c2 <_scanf_float+0x66>
 800918c:	2d07      	cmp	r5, #7
 800918e:	d198      	bne.n	80090c2 <_scanf_float+0x66>
 8009190:	2508      	movs	r5, #8
 8009192:	e02f      	b.n	80091f4 <_scanf_float+0x198>
 8009194:	2b74      	cmp	r3, #116	@ 0x74
 8009196:	d073      	beq.n	8009280 <_scanf_float+0x224>
 8009198:	2b79      	cmp	r3, #121	@ 0x79
 800919a:	e7f6      	b.n	800918a <_scanf_float+0x12e>
 800919c:	6821      	ldr	r1, [r4, #0]
 800919e:	05c8      	lsls	r0, r1, #23
 80091a0:	d51e      	bpl.n	80091e0 <_scanf_float+0x184>
 80091a2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80091a6:	6021      	str	r1, [r4, #0]
 80091a8:	3701      	adds	r7, #1
 80091aa:	f1bb 0f00 	cmp.w	fp, #0
 80091ae:	d003      	beq.n	80091b8 <_scanf_float+0x15c>
 80091b0:	3201      	adds	r2, #1
 80091b2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80091b6:	60a2      	str	r2, [r4, #8]
 80091b8:	68a3      	ldr	r3, [r4, #8]
 80091ba:	3b01      	subs	r3, #1
 80091bc:	60a3      	str	r3, [r4, #8]
 80091be:	6923      	ldr	r3, [r4, #16]
 80091c0:	3301      	adds	r3, #1
 80091c2:	6123      	str	r3, [r4, #16]
 80091c4:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80091c8:	3b01      	subs	r3, #1
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	f8c9 3004 	str.w	r3, [r9, #4]
 80091d0:	f340 8082 	ble.w	80092d8 <_scanf_float+0x27c>
 80091d4:	f8d9 3000 	ldr.w	r3, [r9]
 80091d8:	3301      	adds	r3, #1
 80091da:	f8c9 3000 	str.w	r3, [r9]
 80091de:	e762      	b.n	80090a6 <_scanf_float+0x4a>
 80091e0:	eb1a 0105 	adds.w	r1, sl, r5
 80091e4:	f47f af6d 	bne.w	80090c2 <_scanf_float+0x66>
 80091e8:	6822      	ldr	r2, [r4, #0]
 80091ea:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80091ee:	6022      	str	r2, [r4, #0]
 80091f0:	460d      	mov	r5, r1
 80091f2:	468a      	mov	sl, r1
 80091f4:	f806 3b01 	strb.w	r3, [r6], #1
 80091f8:	e7de      	b.n	80091b8 <_scanf_float+0x15c>
 80091fa:	6822      	ldr	r2, [r4, #0]
 80091fc:	0610      	lsls	r0, r2, #24
 80091fe:	f57f af60 	bpl.w	80090c2 <_scanf_float+0x66>
 8009202:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009206:	6022      	str	r2, [r4, #0]
 8009208:	e7f4      	b.n	80091f4 <_scanf_float+0x198>
 800920a:	f1ba 0f00 	cmp.w	sl, #0
 800920e:	d10c      	bne.n	800922a <_scanf_float+0x1ce>
 8009210:	b977      	cbnz	r7, 8009230 <_scanf_float+0x1d4>
 8009212:	6822      	ldr	r2, [r4, #0]
 8009214:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8009218:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800921c:	d108      	bne.n	8009230 <_scanf_float+0x1d4>
 800921e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009222:	6022      	str	r2, [r4, #0]
 8009224:	f04f 0a01 	mov.w	sl, #1
 8009228:	e7e4      	b.n	80091f4 <_scanf_float+0x198>
 800922a:	f1ba 0f02 	cmp.w	sl, #2
 800922e:	d050      	beq.n	80092d2 <_scanf_float+0x276>
 8009230:	2d01      	cmp	r5, #1
 8009232:	d002      	beq.n	800923a <_scanf_float+0x1de>
 8009234:	2d04      	cmp	r5, #4
 8009236:	f47f af44 	bne.w	80090c2 <_scanf_float+0x66>
 800923a:	3501      	adds	r5, #1
 800923c:	b2ed      	uxtb	r5, r5
 800923e:	e7d9      	b.n	80091f4 <_scanf_float+0x198>
 8009240:	f1ba 0f01 	cmp.w	sl, #1
 8009244:	f47f af3d 	bne.w	80090c2 <_scanf_float+0x66>
 8009248:	f04f 0a02 	mov.w	sl, #2
 800924c:	e7d2      	b.n	80091f4 <_scanf_float+0x198>
 800924e:	b975      	cbnz	r5, 800926e <_scanf_float+0x212>
 8009250:	2f00      	cmp	r7, #0
 8009252:	f47f af37 	bne.w	80090c4 <_scanf_float+0x68>
 8009256:	6822      	ldr	r2, [r4, #0]
 8009258:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800925c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8009260:	f040 8103 	bne.w	800946a <_scanf_float+0x40e>
 8009264:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8009268:	6022      	str	r2, [r4, #0]
 800926a:	2501      	movs	r5, #1
 800926c:	e7c2      	b.n	80091f4 <_scanf_float+0x198>
 800926e:	2d03      	cmp	r5, #3
 8009270:	d0e3      	beq.n	800923a <_scanf_float+0x1de>
 8009272:	2d05      	cmp	r5, #5
 8009274:	e7df      	b.n	8009236 <_scanf_float+0x1da>
 8009276:	2d02      	cmp	r5, #2
 8009278:	f47f af23 	bne.w	80090c2 <_scanf_float+0x66>
 800927c:	2503      	movs	r5, #3
 800927e:	e7b9      	b.n	80091f4 <_scanf_float+0x198>
 8009280:	2d06      	cmp	r5, #6
 8009282:	f47f af1e 	bne.w	80090c2 <_scanf_float+0x66>
 8009286:	2507      	movs	r5, #7
 8009288:	e7b4      	b.n	80091f4 <_scanf_float+0x198>
 800928a:	6822      	ldr	r2, [r4, #0]
 800928c:	0591      	lsls	r1, r2, #22
 800928e:	f57f af18 	bpl.w	80090c2 <_scanf_float+0x66>
 8009292:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8009296:	6022      	str	r2, [r4, #0]
 8009298:	9702      	str	r7, [sp, #8]
 800929a:	e7ab      	b.n	80091f4 <_scanf_float+0x198>
 800929c:	6822      	ldr	r2, [r4, #0]
 800929e:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80092a2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80092a6:	d005      	beq.n	80092b4 <_scanf_float+0x258>
 80092a8:	0550      	lsls	r0, r2, #21
 80092aa:	f57f af0a 	bpl.w	80090c2 <_scanf_float+0x66>
 80092ae:	2f00      	cmp	r7, #0
 80092b0:	f000 80db 	beq.w	800946a <_scanf_float+0x40e>
 80092b4:	0591      	lsls	r1, r2, #22
 80092b6:	bf58      	it	pl
 80092b8:	9902      	ldrpl	r1, [sp, #8]
 80092ba:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80092be:	bf58      	it	pl
 80092c0:	1a79      	subpl	r1, r7, r1
 80092c2:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80092c6:	bf58      	it	pl
 80092c8:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80092cc:	6022      	str	r2, [r4, #0]
 80092ce:	2700      	movs	r7, #0
 80092d0:	e790      	b.n	80091f4 <_scanf_float+0x198>
 80092d2:	f04f 0a03 	mov.w	sl, #3
 80092d6:	e78d      	b.n	80091f4 <_scanf_float+0x198>
 80092d8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80092dc:	4649      	mov	r1, r9
 80092de:	4640      	mov	r0, r8
 80092e0:	4798      	blx	r3
 80092e2:	2800      	cmp	r0, #0
 80092e4:	f43f aedf 	beq.w	80090a6 <_scanf_float+0x4a>
 80092e8:	e6eb      	b.n	80090c2 <_scanf_float+0x66>
 80092ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80092ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80092f2:	464a      	mov	r2, r9
 80092f4:	4640      	mov	r0, r8
 80092f6:	4798      	blx	r3
 80092f8:	6923      	ldr	r3, [r4, #16]
 80092fa:	3b01      	subs	r3, #1
 80092fc:	6123      	str	r3, [r4, #16]
 80092fe:	e6eb      	b.n	80090d8 <_scanf_float+0x7c>
 8009300:	1e6b      	subs	r3, r5, #1
 8009302:	2b06      	cmp	r3, #6
 8009304:	d824      	bhi.n	8009350 <_scanf_float+0x2f4>
 8009306:	2d02      	cmp	r5, #2
 8009308:	d836      	bhi.n	8009378 <_scanf_float+0x31c>
 800930a:	9b01      	ldr	r3, [sp, #4]
 800930c:	429e      	cmp	r6, r3
 800930e:	f67f aee7 	bls.w	80090e0 <_scanf_float+0x84>
 8009312:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009316:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800931a:	464a      	mov	r2, r9
 800931c:	4640      	mov	r0, r8
 800931e:	4798      	blx	r3
 8009320:	6923      	ldr	r3, [r4, #16]
 8009322:	3b01      	subs	r3, #1
 8009324:	6123      	str	r3, [r4, #16]
 8009326:	e7f0      	b.n	800930a <_scanf_float+0x2ae>
 8009328:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800932c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8009330:	464a      	mov	r2, r9
 8009332:	4640      	mov	r0, r8
 8009334:	4798      	blx	r3
 8009336:	6923      	ldr	r3, [r4, #16]
 8009338:	3b01      	subs	r3, #1
 800933a:	6123      	str	r3, [r4, #16]
 800933c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009340:	fa5f fa8a 	uxtb.w	sl, sl
 8009344:	f1ba 0f02 	cmp.w	sl, #2
 8009348:	d1ee      	bne.n	8009328 <_scanf_float+0x2cc>
 800934a:	3d03      	subs	r5, #3
 800934c:	b2ed      	uxtb	r5, r5
 800934e:	1b76      	subs	r6, r6, r5
 8009350:	6823      	ldr	r3, [r4, #0]
 8009352:	05da      	lsls	r2, r3, #23
 8009354:	d530      	bpl.n	80093b8 <_scanf_float+0x35c>
 8009356:	055b      	lsls	r3, r3, #21
 8009358:	d511      	bpl.n	800937e <_scanf_float+0x322>
 800935a:	9b01      	ldr	r3, [sp, #4]
 800935c:	429e      	cmp	r6, r3
 800935e:	f67f aebf 	bls.w	80090e0 <_scanf_float+0x84>
 8009362:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8009366:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800936a:	464a      	mov	r2, r9
 800936c:	4640      	mov	r0, r8
 800936e:	4798      	blx	r3
 8009370:	6923      	ldr	r3, [r4, #16]
 8009372:	3b01      	subs	r3, #1
 8009374:	6123      	str	r3, [r4, #16]
 8009376:	e7f0      	b.n	800935a <_scanf_float+0x2fe>
 8009378:	46aa      	mov	sl, r5
 800937a:	46b3      	mov	fp, r6
 800937c:	e7de      	b.n	800933c <_scanf_float+0x2e0>
 800937e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8009382:	6923      	ldr	r3, [r4, #16]
 8009384:	2965      	cmp	r1, #101	@ 0x65
 8009386:	f103 33ff 	add.w	r3, r3, #4294967295
 800938a:	f106 35ff 	add.w	r5, r6, #4294967295
 800938e:	6123      	str	r3, [r4, #16]
 8009390:	d00c      	beq.n	80093ac <_scanf_float+0x350>
 8009392:	2945      	cmp	r1, #69	@ 0x45
 8009394:	d00a      	beq.n	80093ac <_scanf_float+0x350>
 8009396:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800939a:	464a      	mov	r2, r9
 800939c:	4640      	mov	r0, r8
 800939e:	4798      	blx	r3
 80093a0:	6923      	ldr	r3, [r4, #16]
 80093a2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80093a6:	3b01      	subs	r3, #1
 80093a8:	1eb5      	subs	r5, r6, #2
 80093aa:	6123      	str	r3, [r4, #16]
 80093ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80093b0:	464a      	mov	r2, r9
 80093b2:	4640      	mov	r0, r8
 80093b4:	4798      	blx	r3
 80093b6:	462e      	mov	r6, r5
 80093b8:	6822      	ldr	r2, [r4, #0]
 80093ba:	f012 0210 	ands.w	r2, r2, #16
 80093be:	d001      	beq.n	80093c4 <_scanf_float+0x368>
 80093c0:	2000      	movs	r0, #0
 80093c2:	e68e      	b.n	80090e2 <_scanf_float+0x86>
 80093c4:	7032      	strb	r2, [r6, #0]
 80093c6:	6823      	ldr	r3, [r4, #0]
 80093c8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80093cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80093d0:	d125      	bne.n	800941e <_scanf_float+0x3c2>
 80093d2:	9b02      	ldr	r3, [sp, #8]
 80093d4:	429f      	cmp	r7, r3
 80093d6:	d00a      	beq.n	80093ee <_scanf_float+0x392>
 80093d8:	1bda      	subs	r2, r3, r7
 80093da:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80093de:	429e      	cmp	r6, r3
 80093e0:	bf28      	it	cs
 80093e2:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80093e6:	4922      	ldr	r1, [pc, #136]	@ (8009470 <_scanf_float+0x414>)
 80093e8:	4630      	mov	r0, r6
 80093ea:	f000 f9ad 	bl	8009748 <siprintf>
 80093ee:	9901      	ldr	r1, [sp, #4]
 80093f0:	2200      	movs	r2, #0
 80093f2:	4640      	mov	r0, r8
 80093f4:	f002 fd2c 	bl	800be50 <_strtod_r>
 80093f8:	9b03      	ldr	r3, [sp, #12]
 80093fa:	6821      	ldr	r1, [r4, #0]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f011 0f02 	tst.w	r1, #2
 8009402:	ec57 6b10 	vmov	r6, r7, d0
 8009406:	f103 0204 	add.w	r2, r3, #4
 800940a:	d015      	beq.n	8009438 <_scanf_float+0x3dc>
 800940c:	9903      	ldr	r1, [sp, #12]
 800940e:	600a      	str	r2, [r1, #0]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	e9c3 6700 	strd	r6, r7, [r3]
 8009416:	68e3      	ldr	r3, [r4, #12]
 8009418:	3301      	adds	r3, #1
 800941a:	60e3      	str	r3, [r4, #12]
 800941c:	e7d0      	b.n	80093c0 <_scanf_float+0x364>
 800941e:	9b04      	ldr	r3, [sp, #16]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d0e4      	beq.n	80093ee <_scanf_float+0x392>
 8009424:	9905      	ldr	r1, [sp, #20]
 8009426:	230a      	movs	r3, #10
 8009428:	3101      	adds	r1, #1
 800942a:	4640      	mov	r0, r8
 800942c:	f002 fd90 	bl	800bf50 <_strtol_r>
 8009430:	9b04      	ldr	r3, [sp, #16]
 8009432:	9e05      	ldr	r6, [sp, #20]
 8009434:	1ac2      	subs	r2, r0, r3
 8009436:	e7d0      	b.n	80093da <_scanf_float+0x37e>
 8009438:	f011 0f04 	tst.w	r1, #4
 800943c:	9903      	ldr	r1, [sp, #12]
 800943e:	600a      	str	r2, [r1, #0]
 8009440:	d1e6      	bne.n	8009410 <_scanf_float+0x3b4>
 8009442:	681d      	ldr	r5, [r3, #0]
 8009444:	4632      	mov	r2, r6
 8009446:	463b      	mov	r3, r7
 8009448:	4630      	mov	r0, r6
 800944a:	4639      	mov	r1, r7
 800944c:	f7f7 fb6e 	bl	8000b2c <__aeabi_dcmpun>
 8009450:	b128      	cbz	r0, 800945e <_scanf_float+0x402>
 8009452:	4808      	ldr	r0, [pc, #32]	@ (8009474 <_scanf_float+0x418>)
 8009454:	f000 faf2 	bl	8009a3c <nanf>
 8009458:	ed85 0a00 	vstr	s0, [r5]
 800945c:	e7db      	b.n	8009416 <_scanf_float+0x3ba>
 800945e:	4630      	mov	r0, r6
 8009460:	4639      	mov	r1, r7
 8009462:	f7f7 fbc1 	bl	8000be8 <__aeabi_d2f>
 8009466:	6028      	str	r0, [r5, #0]
 8009468:	e7d5      	b.n	8009416 <_scanf_float+0x3ba>
 800946a:	2700      	movs	r7, #0
 800946c:	e62e      	b.n	80090cc <_scanf_float+0x70>
 800946e:	bf00      	nop
 8009470:	0800d1d0 	.word	0x0800d1d0
 8009474:	0800d311 	.word	0x0800d311

08009478 <std>:
 8009478:	2300      	movs	r3, #0
 800947a:	b510      	push	{r4, lr}
 800947c:	4604      	mov	r4, r0
 800947e:	e9c0 3300 	strd	r3, r3, [r0]
 8009482:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009486:	6083      	str	r3, [r0, #8]
 8009488:	8181      	strh	r1, [r0, #12]
 800948a:	6643      	str	r3, [r0, #100]	@ 0x64
 800948c:	81c2      	strh	r2, [r0, #14]
 800948e:	6183      	str	r3, [r0, #24]
 8009490:	4619      	mov	r1, r3
 8009492:	2208      	movs	r2, #8
 8009494:	305c      	adds	r0, #92	@ 0x5c
 8009496:	f000 fa51 	bl	800993c <memset>
 800949a:	4b0d      	ldr	r3, [pc, #52]	@ (80094d0 <std+0x58>)
 800949c:	6263      	str	r3, [r4, #36]	@ 0x24
 800949e:	4b0d      	ldr	r3, [pc, #52]	@ (80094d4 <std+0x5c>)
 80094a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80094a2:	4b0d      	ldr	r3, [pc, #52]	@ (80094d8 <std+0x60>)
 80094a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80094a6:	4b0d      	ldr	r3, [pc, #52]	@ (80094dc <std+0x64>)
 80094a8:	6323      	str	r3, [r4, #48]	@ 0x30
 80094aa:	4b0d      	ldr	r3, [pc, #52]	@ (80094e0 <std+0x68>)
 80094ac:	6224      	str	r4, [r4, #32]
 80094ae:	429c      	cmp	r4, r3
 80094b0:	d006      	beq.n	80094c0 <std+0x48>
 80094b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80094b6:	4294      	cmp	r4, r2
 80094b8:	d002      	beq.n	80094c0 <std+0x48>
 80094ba:	33d0      	adds	r3, #208	@ 0xd0
 80094bc:	429c      	cmp	r4, r3
 80094be:	d105      	bne.n	80094cc <std+0x54>
 80094c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80094c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80094c8:	f000 bab4 	b.w	8009a34 <__retarget_lock_init_recursive>
 80094cc:	bd10      	pop	{r4, pc}
 80094ce:	bf00      	nop
 80094d0:	0800978d 	.word	0x0800978d
 80094d4:	080097af 	.word	0x080097af
 80094d8:	080097e7 	.word	0x080097e7
 80094dc:	0800980b 	.word	0x0800980b
 80094e0:	200008fc 	.word	0x200008fc

080094e4 <stdio_exit_handler>:
 80094e4:	4a02      	ldr	r2, [pc, #8]	@ (80094f0 <stdio_exit_handler+0xc>)
 80094e6:	4903      	ldr	r1, [pc, #12]	@ (80094f4 <stdio_exit_handler+0x10>)
 80094e8:	4803      	ldr	r0, [pc, #12]	@ (80094f8 <stdio_exit_handler+0x14>)
 80094ea:	f000 b869 	b.w	80095c0 <_fwalk_sglue>
 80094ee:	bf00      	nop
 80094f0:	2000000c 	.word	0x2000000c
 80094f4:	0800c591 	.word	0x0800c591
 80094f8:	2000001c 	.word	0x2000001c

080094fc <cleanup_stdio>:
 80094fc:	6841      	ldr	r1, [r0, #4]
 80094fe:	4b0c      	ldr	r3, [pc, #48]	@ (8009530 <cleanup_stdio+0x34>)
 8009500:	4299      	cmp	r1, r3
 8009502:	b510      	push	{r4, lr}
 8009504:	4604      	mov	r4, r0
 8009506:	d001      	beq.n	800950c <cleanup_stdio+0x10>
 8009508:	f003 f842 	bl	800c590 <_fflush_r>
 800950c:	68a1      	ldr	r1, [r4, #8]
 800950e:	4b09      	ldr	r3, [pc, #36]	@ (8009534 <cleanup_stdio+0x38>)
 8009510:	4299      	cmp	r1, r3
 8009512:	d002      	beq.n	800951a <cleanup_stdio+0x1e>
 8009514:	4620      	mov	r0, r4
 8009516:	f003 f83b 	bl	800c590 <_fflush_r>
 800951a:	68e1      	ldr	r1, [r4, #12]
 800951c:	4b06      	ldr	r3, [pc, #24]	@ (8009538 <cleanup_stdio+0x3c>)
 800951e:	4299      	cmp	r1, r3
 8009520:	d004      	beq.n	800952c <cleanup_stdio+0x30>
 8009522:	4620      	mov	r0, r4
 8009524:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009528:	f003 b832 	b.w	800c590 <_fflush_r>
 800952c:	bd10      	pop	{r4, pc}
 800952e:	bf00      	nop
 8009530:	200008fc 	.word	0x200008fc
 8009534:	20000964 	.word	0x20000964
 8009538:	200009cc 	.word	0x200009cc

0800953c <global_stdio_init.part.0>:
 800953c:	b510      	push	{r4, lr}
 800953e:	4b0b      	ldr	r3, [pc, #44]	@ (800956c <global_stdio_init.part.0+0x30>)
 8009540:	4c0b      	ldr	r4, [pc, #44]	@ (8009570 <global_stdio_init.part.0+0x34>)
 8009542:	4a0c      	ldr	r2, [pc, #48]	@ (8009574 <global_stdio_init.part.0+0x38>)
 8009544:	601a      	str	r2, [r3, #0]
 8009546:	4620      	mov	r0, r4
 8009548:	2200      	movs	r2, #0
 800954a:	2104      	movs	r1, #4
 800954c:	f7ff ff94 	bl	8009478 <std>
 8009550:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009554:	2201      	movs	r2, #1
 8009556:	2109      	movs	r1, #9
 8009558:	f7ff ff8e 	bl	8009478 <std>
 800955c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009560:	2202      	movs	r2, #2
 8009562:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009566:	2112      	movs	r1, #18
 8009568:	f7ff bf86 	b.w	8009478 <std>
 800956c:	20000a34 	.word	0x20000a34
 8009570:	200008fc 	.word	0x200008fc
 8009574:	080094e5 	.word	0x080094e5

08009578 <__sfp_lock_acquire>:
 8009578:	4801      	ldr	r0, [pc, #4]	@ (8009580 <__sfp_lock_acquire+0x8>)
 800957a:	f000 ba5c 	b.w	8009a36 <__retarget_lock_acquire_recursive>
 800957e:	bf00      	nop
 8009580:	20000a3d 	.word	0x20000a3d

08009584 <__sfp_lock_release>:
 8009584:	4801      	ldr	r0, [pc, #4]	@ (800958c <__sfp_lock_release+0x8>)
 8009586:	f000 ba57 	b.w	8009a38 <__retarget_lock_release_recursive>
 800958a:	bf00      	nop
 800958c:	20000a3d 	.word	0x20000a3d

08009590 <__sinit>:
 8009590:	b510      	push	{r4, lr}
 8009592:	4604      	mov	r4, r0
 8009594:	f7ff fff0 	bl	8009578 <__sfp_lock_acquire>
 8009598:	6a23      	ldr	r3, [r4, #32]
 800959a:	b11b      	cbz	r3, 80095a4 <__sinit+0x14>
 800959c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80095a0:	f7ff bff0 	b.w	8009584 <__sfp_lock_release>
 80095a4:	4b04      	ldr	r3, [pc, #16]	@ (80095b8 <__sinit+0x28>)
 80095a6:	6223      	str	r3, [r4, #32]
 80095a8:	4b04      	ldr	r3, [pc, #16]	@ (80095bc <__sinit+0x2c>)
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d1f5      	bne.n	800959c <__sinit+0xc>
 80095b0:	f7ff ffc4 	bl	800953c <global_stdio_init.part.0>
 80095b4:	e7f2      	b.n	800959c <__sinit+0xc>
 80095b6:	bf00      	nop
 80095b8:	080094fd 	.word	0x080094fd
 80095bc:	20000a34 	.word	0x20000a34

080095c0 <_fwalk_sglue>:
 80095c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095c4:	4607      	mov	r7, r0
 80095c6:	4688      	mov	r8, r1
 80095c8:	4614      	mov	r4, r2
 80095ca:	2600      	movs	r6, #0
 80095cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80095d0:	f1b9 0901 	subs.w	r9, r9, #1
 80095d4:	d505      	bpl.n	80095e2 <_fwalk_sglue+0x22>
 80095d6:	6824      	ldr	r4, [r4, #0]
 80095d8:	2c00      	cmp	r4, #0
 80095da:	d1f7      	bne.n	80095cc <_fwalk_sglue+0xc>
 80095dc:	4630      	mov	r0, r6
 80095de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095e2:	89ab      	ldrh	r3, [r5, #12]
 80095e4:	2b01      	cmp	r3, #1
 80095e6:	d907      	bls.n	80095f8 <_fwalk_sglue+0x38>
 80095e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80095ec:	3301      	adds	r3, #1
 80095ee:	d003      	beq.n	80095f8 <_fwalk_sglue+0x38>
 80095f0:	4629      	mov	r1, r5
 80095f2:	4638      	mov	r0, r7
 80095f4:	47c0      	blx	r8
 80095f6:	4306      	orrs	r6, r0
 80095f8:	3568      	adds	r5, #104	@ 0x68
 80095fa:	e7e9      	b.n	80095d0 <_fwalk_sglue+0x10>

080095fc <iprintf>:
 80095fc:	b40f      	push	{r0, r1, r2, r3}
 80095fe:	b507      	push	{r0, r1, r2, lr}
 8009600:	4906      	ldr	r1, [pc, #24]	@ (800961c <iprintf+0x20>)
 8009602:	ab04      	add	r3, sp, #16
 8009604:	6808      	ldr	r0, [r1, #0]
 8009606:	f853 2b04 	ldr.w	r2, [r3], #4
 800960a:	6881      	ldr	r1, [r0, #8]
 800960c:	9301      	str	r3, [sp, #4]
 800960e:	f002 fe23 	bl	800c258 <_vfiprintf_r>
 8009612:	b003      	add	sp, #12
 8009614:	f85d eb04 	ldr.w	lr, [sp], #4
 8009618:	b004      	add	sp, #16
 800961a:	4770      	bx	lr
 800961c:	20000018 	.word	0x20000018

08009620 <_puts_r>:
 8009620:	6a03      	ldr	r3, [r0, #32]
 8009622:	b570      	push	{r4, r5, r6, lr}
 8009624:	6884      	ldr	r4, [r0, #8]
 8009626:	4605      	mov	r5, r0
 8009628:	460e      	mov	r6, r1
 800962a:	b90b      	cbnz	r3, 8009630 <_puts_r+0x10>
 800962c:	f7ff ffb0 	bl	8009590 <__sinit>
 8009630:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009632:	07db      	lsls	r3, r3, #31
 8009634:	d405      	bmi.n	8009642 <_puts_r+0x22>
 8009636:	89a3      	ldrh	r3, [r4, #12]
 8009638:	0598      	lsls	r0, r3, #22
 800963a:	d402      	bmi.n	8009642 <_puts_r+0x22>
 800963c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800963e:	f000 f9fa 	bl	8009a36 <__retarget_lock_acquire_recursive>
 8009642:	89a3      	ldrh	r3, [r4, #12]
 8009644:	0719      	lsls	r1, r3, #28
 8009646:	d502      	bpl.n	800964e <_puts_r+0x2e>
 8009648:	6923      	ldr	r3, [r4, #16]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d135      	bne.n	80096ba <_puts_r+0x9a>
 800964e:	4621      	mov	r1, r4
 8009650:	4628      	mov	r0, r5
 8009652:	f000 f91d 	bl	8009890 <__swsetup_r>
 8009656:	b380      	cbz	r0, 80096ba <_puts_r+0x9a>
 8009658:	f04f 35ff 	mov.w	r5, #4294967295
 800965c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800965e:	07da      	lsls	r2, r3, #31
 8009660:	d405      	bmi.n	800966e <_puts_r+0x4e>
 8009662:	89a3      	ldrh	r3, [r4, #12]
 8009664:	059b      	lsls	r3, r3, #22
 8009666:	d402      	bmi.n	800966e <_puts_r+0x4e>
 8009668:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800966a:	f000 f9e5 	bl	8009a38 <__retarget_lock_release_recursive>
 800966e:	4628      	mov	r0, r5
 8009670:	bd70      	pop	{r4, r5, r6, pc}
 8009672:	2b00      	cmp	r3, #0
 8009674:	da04      	bge.n	8009680 <_puts_r+0x60>
 8009676:	69a2      	ldr	r2, [r4, #24]
 8009678:	429a      	cmp	r2, r3
 800967a:	dc17      	bgt.n	80096ac <_puts_r+0x8c>
 800967c:	290a      	cmp	r1, #10
 800967e:	d015      	beq.n	80096ac <_puts_r+0x8c>
 8009680:	6823      	ldr	r3, [r4, #0]
 8009682:	1c5a      	adds	r2, r3, #1
 8009684:	6022      	str	r2, [r4, #0]
 8009686:	7019      	strb	r1, [r3, #0]
 8009688:	68a3      	ldr	r3, [r4, #8]
 800968a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800968e:	3b01      	subs	r3, #1
 8009690:	60a3      	str	r3, [r4, #8]
 8009692:	2900      	cmp	r1, #0
 8009694:	d1ed      	bne.n	8009672 <_puts_r+0x52>
 8009696:	2b00      	cmp	r3, #0
 8009698:	da11      	bge.n	80096be <_puts_r+0x9e>
 800969a:	4622      	mov	r2, r4
 800969c:	210a      	movs	r1, #10
 800969e:	4628      	mov	r0, r5
 80096a0:	f000 f8b7 	bl	8009812 <__swbuf_r>
 80096a4:	3001      	adds	r0, #1
 80096a6:	d0d7      	beq.n	8009658 <_puts_r+0x38>
 80096a8:	250a      	movs	r5, #10
 80096aa:	e7d7      	b.n	800965c <_puts_r+0x3c>
 80096ac:	4622      	mov	r2, r4
 80096ae:	4628      	mov	r0, r5
 80096b0:	f000 f8af 	bl	8009812 <__swbuf_r>
 80096b4:	3001      	adds	r0, #1
 80096b6:	d1e7      	bne.n	8009688 <_puts_r+0x68>
 80096b8:	e7ce      	b.n	8009658 <_puts_r+0x38>
 80096ba:	3e01      	subs	r6, #1
 80096bc:	e7e4      	b.n	8009688 <_puts_r+0x68>
 80096be:	6823      	ldr	r3, [r4, #0]
 80096c0:	1c5a      	adds	r2, r3, #1
 80096c2:	6022      	str	r2, [r4, #0]
 80096c4:	220a      	movs	r2, #10
 80096c6:	701a      	strb	r2, [r3, #0]
 80096c8:	e7ee      	b.n	80096a8 <_puts_r+0x88>
	...

080096cc <puts>:
 80096cc:	4b02      	ldr	r3, [pc, #8]	@ (80096d8 <puts+0xc>)
 80096ce:	4601      	mov	r1, r0
 80096d0:	6818      	ldr	r0, [r3, #0]
 80096d2:	f7ff bfa5 	b.w	8009620 <_puts_r>
 80096d6:	bf00      	nop
 80096d8:	20000018 	.word	0x20000018

080096dc <sniprintf>:
 80096dc:	b40c      	push	{r2, r3}
 80096de:	b530      	push	{r4, r5, lr}
 80096e0:	4b18      	ldr	r3, [pc, #96]	@ (8009744 <sniprintf+0x68>)
 80096e2:	1e0c      	subs	r4, r1, #0
 80096e4:	681d      	ldr	r5, [r3, #0]
 80096e6:	b09d      	sub	sp, #116	@ 0x74
 80096e8:	da08      	bge.n	80096fc <sniprintf+0x20>
 80096ea:	238b      	movs	r3, #139	@ 0x8b
 80096ec:	602b      	str	r3, [r5, #0]
 80096ee:	f04f 30ff 	mov.w	r0, #4294967295
 80096f2:	b01d      	add	sp, #116	@ 0x74
 80096f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80096f8:	b002      	add	sp, #8
 80096fa:	4770      	bx	lr
 80096fc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009700:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009704:	f04f 0300 	mov.w	r3, #0
 8009708:	931b      	str	r3, [sp, #108]	@ 0x6c
 800970a:	bf14      	ite	ne
 800970c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009710:	4623      	moveq	r3, r4
 8009712:	9304      	str	r3, [sp, #16]
 8009714:	9307      	str	r3, [sp, #28]
 8009716:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800971a:	9002      	str	r0, [sp, #8]
 800971c:	9006      	str	r0, [sp, #24]
 800971e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009722:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009724:	ab21      	add	r3, sp, #132	@ 0x84
 8009726:	a902      	add	r1, sp, #8
 8009728:	4628      	mov	r0, r5
 800972a:	9301      	str	r3, [sp, #4]
 800972c:	f002 fc6e 	bl	800c00c <_svfiprintf_r>
 8009730:	1c43      	adds	r3, r0, #1
 8009732:	bfbc      	itt	lt
 8009734:	238b      	movlt	r3, #139	@ 0x8b
 8009736:	602b      	strlt	r3, [r5, #0]
 8009738:	2c00      	cmp	r4, #0
 800973a:	d0da      	beq.n	80096f2 <sniprintf+0x16>
 800973c:	9b02      	ldr	r3, [sp, #8]
 800973e:	2200      	movs	r2, #0
 8009740:	701a      	strb	r2, [r3, #0]
 8009742:	e7d6      	b.n	80096f2 <sniprintf+0x16>
 8009744:	20000018 	.word	0x20000018

08009748 <siprintf>:
 8009748:	b40e      	push	{r1, r2, r3}
 800974a:	b510      	push	{r4, lr}
 800974c:	b09d      	sub	sp, #116	@ 0x74
 800974e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009750:	9002      	str	r0, [sp, #8]
 8009752:	9006      	str	r0, [sp, #24]
 8009754:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009758:	480a      	ldr	r0, [pc, #40]	@ (8009784 <siprintf+0x3c>)
 800975a:	9107      	str	r1, [sp, #28]
 800975c:	9104      	str	r1, [sp, #16]
 800975e:	490a      	ldr	r1, [pc, #40]	@ (8009788 <siprintf+0x40>)
 8009760:	f853 2b04 	ldr.w	r2, [r3], #4
 8009764:	9105      	str	r1, [sp, #20]
 8009766:	2400      	movs	r4, #0
 8009768:	a902      	add	r1, sp, #8
 800976a:	6800      	ldr	r0, [r0, #0]
 800976c:	9301      	str	r3, [sp, #4]
 800976e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009770:	f002 fc4c 	bl	800c00c <_svfiprintf_r>
 8009774:	9b02      	ldr	r3, [sp, #8]
 8009776:	701c      	strb	r4, [r3, #0]
 8009778:	b01d      	add	sp, #116	@ 0x74
 800977a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800977e:	b003      	add	sp, #12
 8009780:	4770      	bx	lr
 8009782:	bf00      	nop
 8009784:	20000018 	.word	0x20000018
 8009788:	ffff0208 	.word	0xffff0208

0800978c <__sread>:
 800978c:	b510      	push	{r4, lr}
 800978e:	460c      	mov	r4, r1
 8009790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009794:	f000 f900 	bl	8009998 <_read_r>
 8009798:	2800      	cmp	r0, #0
 800979a:	bfab      	itete	ge
 800979c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800979e:	89a3      	ldrhlt	r3, [r4, #12]
 80097a0:	181b      	addge	r3, r3, r0
 80097a2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80097a6:	bfac      	ite	ge
 80097a8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80097aa:	81a3      	strhlt	r3, [r4, #12]
 80097ac:	bd10      	pop	{r4, pc}

080097ae <__swrite>:
 80097ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80097b2:	461f      	mov	r7, r3
 80097b4:	898b      	ldrh	r3, [r1, #12]
 80097b6:	05db      	lsls	r3, r3, #23
 80097b8:	4605      	mov	r5, r0
 80097ba:	460c      	mov	r4, r1
 80097bc:	4616      	mov	r6, r2
 80097be:	d505      	bpl.n	80097cc <__swrite+0x1e>
 80097c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097c4:	2302      	movs	r3, #2
 80097c6:	2200      	movs	r2, #0
 80097c8:	f000 f8d4 	bl	8009974 <_lseek_r>
 80097cc:	89a3      	ldrh	r3, [r4, #12]
 80097ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80097d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80097d6:	81a3      	strh	r3, [r4, #12]
 80097d8:	4632      	mov	r2, r6
 80097da:	463b      	mov	r3, r7
 80097dc:	4628      	mov	r0, r5
 80097de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80097e2:	f000 b8eb 	b.w	80099bc <_write_r>

080097e6 <__sseek>:
 80097e6:	b510      	push	{r4, lr}
 80097e8:	460c      	mov	r4, r1
 80097ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097ee:	f000 f8c1 	bl	8009974 <_lseek_r>
 80097f2:	1c43      	adds	r3, r0, #1
 80097f4:	89a3      	ldrh	r3, [r4, #12]
 80097f6:	bf15      	itete	ne
 80097f8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80097fa:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80097fe:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8009802:	81a3      	strheq	r3, [r4, #12]
 8009804:	bf18      	it	ne
 8009806:	81a3      	strhne	r3, [r4, #12]
 8009808:	bd10      	pop	{r4, pc}

0800980a <__sclose>:
 800980a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800980e:	f000 b8a1 	b.w	8009954 <_close_r>

08009812 <__swbuf_r>:
 8009812:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009814:	460e      	mov	r6, r1
 8009816:	4614      	mov	r4, r2
 8009818:	4605      	mov	r5, r0
 800981a:	b118      	cbz	r0, 8009824 <__swbuf_r+0x12>
 800981c:	6a03      	ldr	r3, [r0, #32]
 800981e:	b90b      	cbnz	r3, 8009824 <__swbuf_r+0x12>
 8009820:	f7ff feb6 	bl	8009590 <__sinit>
 8009824:	69a3      	ldr	r3, [r4, #24]
 8009826:	60a3      	str	r3, [r4, #8]
 8009828:	89a3      	ldrh	r3, [r4, #12]
 800982a:	071a      	lsls	r2, r3, #28
 800982c:	d501      	bpl.n	8009832 <__swbuf_r+0x20>
 800982e:	6923      	ldr	r3, [r4, #16]
 8009830:	b943      	cbnz	r3, 8009844 <__swbuf_r+0x32>
 8009832:	4621      	mov	r1, r4
 8009834:	4628      	mov	r0, r5
 8009836:	f000 f82b 	bl	8009890 <__swsetup_r>
 800983a:	b118      	cbz	r0, 8009844 <__swbuf_r+0x32>
 800983c:	f04f 37ff 	mov.w	r7, #4294967295
 8009840:	4638      	mov	r0, r7
 8009842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009844:	6823      	ldr	r3, [r4, #0]
 8009846:	6922      	ldr	r2, [r4, #16]
 8009848:	1a98      	subs	r0, r3, r2
 800984a:	6963      	ldr	r3, [r4, #20]
 800984c:	b2f6      	uxtb	r6, r6
 800984e:	4283      	cmp	r3, r0
 8009850:	4637      	mov	r7, r6
 8009852:	dc05      	bgt.n	8009860 <__swbuf_r+0x4e>
 8009854:	4621      	mov	r1, r4
 8009856:	4628      	mov	r0, r5
 8009858:	f002 fe9a 	bl	800c590 <_fflush_r>
 800985c:	2800      	cmp	r0, #0
 800985e:	d1ed      	bne.n	800983c <__swbuf_r+0x2a>
 8009860:	68a3      	ldr	r3, [r4, #8]
 8009862:	3b01      	subs	r3, #1
 8009864:	60a3      	str	r3, [r4, #8]
 8009866:	6823      	ldr	r3, [r4, #0]
 8009868:	1c5a      	adds	r2, r3, #1
 800986a:	6022      	str	r2, [r4, #0]
 800986c:	701e      	strb	r6, [r3, #0]
 800986e:	6962      	ldr	r2, [r4, #20]
 8009870:	1c43      	adds	r3, r0, #1
 8009872:	429a      	cmp	r2, r3
 8009874:	d004      	beq.n	8009880 <__swbuf_r+0x6e>
 8009876:	89a3      	ldrh	r3, [r4, #12]
 8009878:	07db      	lsls	r3, r3, #31
 800987a:	d5e1      	bpl.n	8009840 <__swbuf_r+0x2e>
 800987c:	2e0a      	cmp	r6, #10
 800987e:	d1df      	bne.n	8009840 <__swbuf_r+0x2e>
 8009880:	4621      	mov	r1, r4
 8009882:	4628      	mov	r0, r5
 8009884:	f002 fe84 	bl	800c590 <_fflush_r>
 8009888:	2800      	cmp	r0, #0
 800988a:	d0d9      	beq.n	8009840 <__swbuf_r+0x2e>
 800988c:	e7d6      	b.n	800983c <__swbuf_r+0x2a>
	...

08009890 <__swsetup_r>:
 8009890:	b538      	push	{r3, r4, r5, lr}
 8009892:	4b29      	ldr	r3, [pc, #164]	@ (8009938 <__swsetup_r+0xa8>)
 8009894:	4605      	mov	r5, r0
 8009896:	6818      	ldr	r0, [r3, #0]
 8009898:	460c      	mov	r4, r1
 800989a:	b118      	cbz	r0, 80098a4 <__swsetup_r+0x14>
 800989c:	6a03      	ldr	r3, [r0, #32]
 800989e:	b90b      	cbnz	r3, 80098a4 <__swsetup_r+0x14>
 80098a0:	f7ff fe76 	bl	8009590 <__sinit>
 80098a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098a8:	0719      	lsls	r1, r3, #28
 80098aa:	d422      	bmi.n	80098f2 <__swsetup_r+0x62>
 80098ac:	06da      	lsls	r2, r3, #27
 80098ae:	d407      	bmi.n	80098c0 <__swsetup_r+0x30>
 80098b0:	2209      	movs	r2, #9
 80098b2:	602a      	str	r2, [r5, #0]
 80098b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80098b8:	81a3      	strh	r3, [r4, #12]
 80098ba:	f04f 30ff 	mov.w	r0, #4294967295
 80098be:	e033      	b.n	8009928 <__swsetup_r+0x98>
 80098c0:	0758      	lsls	r0, r3, #29
 80098c2:	d512      	bpl.n	80098ea <__swsetup_r+0x5a>
 80098c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80098c6:	b141      	cbz	r1, 80098da <__swsetup_r+0x4a>
 80098c8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80098cc:	4299      	cmp	r1, r3
 80098ce:	d002      	beq.n	80098d6 <__swsetup_r+0x46>
 80098d0:	4628      	mov	r0, r5
 80098d2:	f000 ff11 	bl	800a6f8 <_free_r>
 80098d6:	2300      	movs	r3, #0
 80098d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80098da:	89a3      	ldrh	r3, [r4, #12]
 80098dc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80098e0:	81a3      	strh	r3, [r4, #12]
 80098e2:	2300      	movs	r3, #0
 80098e4:	6063      	str	r3, [r4, #4]
 80098e6:	6923      	ldr	r3, [r4, #16]
 80098e8:	6023      	str	r3, [r4, #0]
 80098ea:	89a3      	ldrh	r3, [r4, #12]
 80098ec:	f043 0308 	orr.w	r3, r3, #8
 80098f0:	81a3      	strh	r3, [r4, #12]
 80098f2:	6923      	ldr	r3, [r4, #16]
 80098f4:	b94b      	cbnz	r3, 800990a <__swsetup_r+0x7a>
 80098f6:	89a3      	ldrh	r3, [r4, #12]
 80098f8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80098fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009900:	d003      	beq.n	800990a <__swsetup_r+0x7a>
 8009902:	4621      	mov	r1, r4
 8009904:	4628      	mov	r0, r5
 8009906:	f002 fe91 	bl	800c62c <__smakebuf_r>
 800990a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800990e:	f013 0201 	ands.w	r2, r3, #1
 8009912:	d00a      	beq.n	800992a <__swsetup_r+0x9a>
 8009914:	2200      	movs	r2, #0
 8009916:	60a2      	str	r2, [r4, #8]
 8009918:	6962      	ldr	r2, [r4, #20]
 800991a:	4252      	negs	r2, r2
 800991c:	61a2      	str	r2, [r4, #24]
 800991e:	6922      	ldr	r2, [r4, #16]
 8009920:	b942      	cbnz	r2, 8009934 <__swsetup_r+0xa4>
 8009922:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009926:	d1c5      	bne.n	80098b4 <__swsetup_r+0x24>
 8009928:	bd38      	pop	{r3, r4, r5, pc}
 800992a:	0799      	lsls	r1, r3, #30
 800992c:	bf58      	it	pl
 800992e:	6962      	ldrpl	r2, [r4, #20]
 8009930:	60a2      	str	r2, [r4, #8]
 8009932:	e7f4      	b.n	800991e <__swsetup_r+0x8e>
 8009934:	2000      	movs	r0, #0
 8009936:	e7f7      	b.n	8009928 <__swsetup_r+0x98>
 8009938:	20000018 	.word	0x20000018

0800993c <memset>:
 800993c:	4402      	add	r2, r0
 800993e:	4603      	mov	r3, r0
 8009940:	4293      	cmp	r3, r2
 8009942:	d100      	bne.n	8009946 <memset+0xa>
 8009944:	4770      	bx	lr
 8009946:	f803 1b01 	strb.w	r1, [r3], #1
 800994a:	e7f9      	b.n	8009940 <memset+0x4>

0800994c <_localeconv_r>:
 800994c:	4800      	ldr	r0, [pc, #0]	@ (8009950 <_localeconv_r+0x4>)
 800994e:	4770      	bx	lr
 8009950:	20000158 	.word	0x20000158

08009954 <_close_r>:
 8009954:	b538      	push	{r3, r4, r5, lr}
 8009956:	4d06      	ldr	r5, [pc, #24]	@ (8009970 <_close_r+0x1c>)
 8009958:	2300      	movs	r3, #0
 800995a:	4604      	mov	r4, r0
 800995c:	4608      	mov	r0, r1
 800995e:	602b      	str	r3, [r5, #0]
 8009960:	f7f7 ff24 	bl	80017ac <_close>
 8009964:	1c43      	adds	r3, r0, #1
 8009966:	d102      	bne.n	800996e <_close_r+0x1a>
 8009968:	682b      	ldr	r3, [r5, #0]
 800996a:	b103      	cbz	r3, 800996e <_close_r+0x1a>
 800996c:	6023      	str	r3, [r4, #0]
 800996e:	bd38      	pop	{r3, r4, r5, pc}
 8009970:	20000a38 	.word	0x20000a38

08009974 <_lseek_r>:
 8009974:	b538      	push	{r3, r4, r5, lr}
 8009976:	4d07      	ldr	r5, [pc, #28]	@ (8009994 <_lseek_r+0x20>)
 8009978:	4604      	mov	r4, r0
 800997a:	4608      	mov	r0, r1
 800997c:	4611      	mov	r1, r2
 800997e:	2200      	movs	r2, #0
 8009980:	602a      	str	r2, [r5, #0]
 8009982:	461a      	mov	r2, r3
 8009984:	f7f7 ff39 	bl	80017fa <_lseek>
 8009988:	1c43      	adds	r3, r0, #1
 800998a:	d102      	bne.n	8009992 <_lseek_r+0x1e>
 800998c:	682b      	ldr	r3, [r5, #0]
 800998e:	b103      	cbz	r3, 8009992 <_lseek_r+0x1e>
 8009990:	6023      	str	r3, [r4, #0]
 8009992:	bd38      	pop	{r3, r4, r5, pc}
 8009994:	20000a38 	.word	0x20000a38

08009998 <_read_r>:
 8009998:	b538      	push	{r3, r4, r5, lr}
 800999a:	4d07      	ldr	r5, [pc, #28]	@ (80099b8 <_read_r+0x20>)
 800999c:	4604      	mov	r4, r0
 800999e:	4608      	mov	r0, r1
 80099a0:	4611      	mov	r1, r2
 80099a2:	2200      	movs	r2, #0
 80099a4:	602a      	str	r2, [r5, #0]
 80099a6:	461a      	mov	r2, r3
 80099a8:	f7f7 fec7 	bl	800173a <_read>
 80099ac:	1c43      	adds	r3, r0, #1
 80099ae:	d102      	bne.n	80099b6 <_read_r+0x1e>
 80099b0:	682b      	ldr	r3, [r5, #0]
 80099b2:	b103      	cbz	r3, 80099b6 <_read_r+0x1e>
 80099b4:	6023      	str	r3, [r4, #0]
 80099b6:	bd38      	pop	{r3, r4, r5, pc}
 80099b8:	20000a38 	.word	0x20000a38

080099bc <_write_r>:
 80099bc:	b538      	push	{r3, r4, r5, lr}
 80099be:	4d07      	ldr	r5, [pc, #28]	@ (80099dc <_write_r+0x20>)
 80099c0:	4604      	mov	r4, r0
 80099c2:	4608      	mov	r0, r1
 80099c4:	4611      	mov	r1, r2
 80099c6:	2200      	movs	r2, #0
 80099c8:	602a      	str	r2, [r5, #0]
 80099ca:	461a      	mov	r2, r3
 80099cc:	f7f7 fed2 	bl	8001774 <_write>
 80099d0:	1c43      	adds	r3, r0, #1
 80099d2:	d102      	bne.n	80099da <_write_r+0x1e>
 80099d4:	682b      	ldr	r3, [r5, #0]
 80099d6:	b103      	cbz	r3, 80099da <_write_r+0x1e>
 80099d8:	6023      	str	r3, [r4, #0]
 80099da:	bd38      	pop	{r3, r4, r5, pc}
 80099dc:	20000a38 	.word	0x20000a38

080099e0 <__errno>:
 80099e0:	4b01      	ldr	r3, [pc, #4]	@ (80099e8 <__errno+0x8>)
 80099e2:	6818      	ldr	r0, [r3, #0]
 80099e4:	4770      	bx	lr
 80099e6:	bf00      	nop
 80099e8:	20000018 	.word	0x20000018

080099ec <__libc_init_array>:
 80099ec:	b570      	push	{r4, r5, r6, lr}
 80099ee:	4d0d      	ldr	r5, [pc, #52]	@ (8009a24 <__libc_init_array+0x38>)
 80099f0:	4c0d      	ldr	r4, [pc, #52]	@ (8009a28 <__libc_init_array+0x3c>)
 80099f2:	1b64      	subs	r4, r4, r5
 80099f4:	10a4      	asrs	r4, r4, #2
 80099f6:	2600      	movs	r6, #0
 80099f8:	42a6      	cmp	r6, r4
 80099fa:	d109      	bne.n	8009a10 <__libc_init_array+0x24>
 80099fc:	4d0b      	ldr	r5, [pc, #44]	@ (8009a2c <__libc_init_array+0x40>)
 80099fe:	4c0c      	ldr	r4, [pc, #48]	@ (8009a30 <__libc_init_array+0x44>)
 8009a00:	f003 fae4 	bl	800cfcc <_init>
 8009a04:	1b64      	subs	r4, r4, r5
 8009a06:	10a4      	asrs	r4, r4, #2
 8009a08:	2600      	movs	r6, #0
 8009a0a:	42a6      	cmp	r6, r4
 8009a0c:	d105      	bne.n	8009a1a <__libc_init_array+0x2e>
 8009a0e:	bd70      	pop	{r4, r5, r6, pc}
 8009a10:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a14:	4798      	blx	r3
 8009a16:	3601      	adds	r6, #1
 8009a18:	e7ee      	b.n	80099f8 <__libc_init_array+0xc>
 8009a1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009a1e:	4798      	blx	r3
 8009a20:	3601      	adds	r6, #1
 8009a22:	e7f2      	b.n	8009a0a <__libc_init_array+0x1e>
 8009a24:	0800d5cc 	.word	0x0800d5cc
 8009a28:	0800d5cc 	.word	0x0800d5cc
 8009a2c:	0800d5cc 	.word	0x0800d5cc
 8009a30:	0800d5d0 	.word	0x0800d5d0

08009a34 <__retarget_lock_init_recursive>:
 8009a34:	4770      	bx	lr

08009a36 <__retarget_lock_acquire_recursive>:
 8009a36:	4770      	bx	lr

08009a38 <__retarget_lock_release_recursive>:
 8009a38:	4770      	bx	lr
	...

08009a3c <nanf>:
 8009a3c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8009a44 <nanf+0x8>
 8009a40:	4770      	bx	lr
 8009a42:	bf00      	nop
 8009a44:	7fc00000 	.word	0x7fc00000

08009a48 <quorem>:
 8009a48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a4c:	6903      	ldr	r3, [r0, #16]
 8009a4e:	690c      	ldr	r4, [r1, #16]
 8009a50:	42a3      	cmp	r3, r4
 8009a52:	4607      	mov	r7, r0
 8009a54:	db7e      	blt.n	8009b54 <quorem+0x10c>
 8009a56:	3c01      	subs	r4, #1
 8009a58:	f101 0814 	add.w	r8, r1, #20
 8009a5c:	00a3      	lsls	r3, r4, #2
 8009a5e:	f100 0514 	add.w	r5, r0, #20
 8009a62:	9300      	str	r3, [sp, #0]
 8009a64:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009a68:	9301      	str	r3, [sp, #4]
 8009a6a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009a6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009a72:	3301      	adds	r3, #1
 8009a74:	429a      	cmp	r2, r3
 8009a76:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009a7a:	fbb2 f6f3 	udiv	r6, r2, r3
 8009a7e:	d32e      	bcc.n	8009ade <quorem+0x96>
 8009a80:	f04f 0a00 	mov.w	sl, #0
 8009a84:	46c4      	mov	ip, r8
 8009a86:	46ae      	mov	lr, r5
 8009a88:	46d3      	mov	fp, sl
 8009a8a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8009a8e:	b298      	uxth	r0, r3
 8009a90:	fb06 a000 	mla	r0, r6, r0, sl
 8009a94:	0c02      	lsrs	r2, r0, #16
 8009a96:	0c1b      	lsrs	r3, r3, #16
 8009a98:	fb06 2303 	mla	r3, r6, r3, r2
 8009a9c:	f8de 2000 	ldr.w	r2, [lr]
 8009aa0:	b280      	uxth	r0, r0
 8009aa2:	b292      	uxth	r2, r2
 8009aa4:	1a12      	subs	r2, r2, r0
 8009aa6:	445a      	add	r2, fp
 8009aa8:	f8de 0000 	ldr.w	r0, [lr]
 8009aac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ab0:	b29b      	uxth	r3, r3
 8009ab2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8009ab6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009aba:	b292      	uxth	r2, r2
 8009abc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009ac0:	45e1      	cmp	r9, ip
 8009ac2:	f84e 2b04 	str.w	r2, [lr], #4
 8009ac6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009aca:	d2de      	bcs.n	8009a8a <quorem+0x42>
 8009acc:	9b00      	ldr	r3, [sp, #0]
 8009ace:	58eb      	ldr	r3, [r5, r3]
 8009ad0:	b92b      	cbnz	r3, 8009ade <quorem+0x96>
 8009ad2:	9b01      	ldr	r3, [sp, #4]
 8009ad4:	3b04      	subs	r3, #4
 8009ad6:	429d      	cmp	r5, r3
 8009ad8:	461a      	mov	r2, r3
 8009ada:	d32f      	bcc.n	8009b3c <quorem+0xf4>
 8009adc:	613c      	str	r4, [r7, #16]
 8009ade:	4638      	mov	r0, r7
 8009ae0:	f001 f9c6 	bl	800ae70 <__mcmp>
 8009ae4:	2800      	cmp	r0, #0
 8009ae6:	db25      	blt.n	8009b34 <quorem+0xec>
 8009ae8:	4629      	mov	r1, r5
 8009aea:	2000      	movs	r0, #0
 8009aec:	f858 2b04 	ldr.w	r2, [r8], #4
 8009af0:	f8d1 c000 	ldr.w	ip, [r1]
 8009af4:	fa1f fe82 	uxth.w	lr, r2
 8009af8:	fa1f f38c 	uxth.w	r3, ip
 8009afc:	eba3 030e 	sub.w	r3, r3, lr
 8009b00:	4403      	add	r3, r0
 8009b02:	0c12      	lsrs	r2, r2, #16
 8009b04:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8009b08:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009b0c:	b29b      	uxth	r3, r3
 8009b0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009b12:	45c1      	cmp	r9, r8
 8009b14:	f841 3b04 	str.w	r3, [r1], #4
 8009b18:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009b1c:	d2e6      	bcs.n	8009aec <quorem+0xa4>
 8009b1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009b22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009b26:	b922      	cbnz	r2, 8009b32 <quorem+0xea>
 8009b28:	3b04      	subs	r3, #4
 8009b2a:	429d      	cmp	r5, r3
 8009b2c:	461a      	mov	r2, r3
 8009b2e:	d30b      	bcc.n	8009b48 <quorem+0x100>
 8009b30:	613c      	str	r4, [r7, #16]
 8009b32:	3601      	adds	r6, #1
 8009b34:	4630      	mov	r0, r6
 8009b36:	b003      	add	sp, #12
 8009b38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b3c:	6812      	ldr	r2, [r2, #0]
 8009b3e:	3b04      	subs	r3, #4
 8009b40:	2a00      	cmp	r2, #0
 8009b42:	d1cb      	bne.n	8009adc <quorem+0x94>
 8009b44:	3c01      	subs	r4, #1
 8009b46:	e7c6      	b.n	8009ad6 <quorem+0x8e>
 8009b48:	6812      	ldr	r2, [r2, #0]
 8009b4a:	3b04      	subs	r3, #4
 8009b4c:	2a00      	cmp	r2, #0
 8009b4e:	d1ef      	bne.n	8009b30 <quorem+0xe8>
 8009b50:	3c01      	subs	r4, #1
 8009b52:	e7ea      	b.n	8009b2a <quorem+0xe2>
 8009b54:	2000      	movs	r0, #0
 8009b56:	e7ee      	b.n	8009b36 <quorem+0xee>

08009b58 <_dtoa_r>:
 8009b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b5c:	69c7      	ldr	r7, [r0, #28]
 8009b5e:	b097      	sub	sp, #92	@ 0x5c
 8009b60:	ed8d 0b04 	vstr	d0, [sp, #16]
 8009b64:	ec55 4b10 	vmov	r4, r5, d0
 8009b68:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8009b6a:	9107      	str	r1, [sp, #28]
 8009b6c:	4681      	mov	r9, r0
 8009b6e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009b70:	9311      	str	r3, [sp, #68]	@ 0x44
 8009b72:	b97f      	cbnz	r7, 8009b94 <_dtoa_r+0x3c>
 8009b74:	2010      	movs	r0, #16
 8009b76:	f000 fe09 	bl	800a78c <malloc>
 8009b7a:	4602      	mov	r2, r0
 8009b7c:	f8c9 001c 	str.w	r0, [r9, #28]
 8009b80:	b920      	cbnz	r0, 8009b8c <_dtoa_r+0x34>
 8009b82:	4ba9      	ldr	r3, [pc, #676]	@ (8009e28 <_dtoa_r+0x2d0>)
 8009b84:	21ef      	movs	r1, #239	@ 0xef
 8009b86:	48a9      	ldr	r0, [pc, #676]	@ (8009e2c <_dtoa_r+0x2d4>)
 8009b88:	f002 fe02 	bl	800c790 <__assert_func>
 8009b8c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8009b90:	6007      	str	r7, [r0, #0]
 8009b92:	60c7      	str	r7, [r0, #12]
 8009b94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009b98:	6819      	ldr	r1, [r3, #0]
 8009b9a:	b159      	cbz	r1, 8009bb4 <_dtoa_r+0x5c>
 8009b9c:	685a      	ldr	r2, [r3, #4]
 8009b9e:	604a      	str	r2, [r1, #4]
 8009ba0:	2301      	movs	r3, #1
 8009ba2:	4093      	lsls	r3, r2
 8009ba4:	608b      	str	r3, [r1, #8]
 8009ba6:	4648      	mov	r0, r9
 8009ba8:	f000 fee6 	bl	800a978 <_Bfree>
 8009bac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	601a      	str	r2, [r3, #0]
 8009bb4:	1e2b      	subs	r3, r5, #0
 8009bb6:	bfb9      	ittee	lt
 8009bb8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009bbc:	9305      	strlt	r3, [sp, #20]
 8009bbe:	2300      	movge	r3, #0
 8009bc0:	6033      	strge	r3, [r6, #0]
 8009bc2:	9f05      	ldr	r7, [sp, #20]
 8009bc4:	4b9a      	ldr	r3, [pc, #616]	@ (8009e30 <_dtoa_r+0x2d8>)
 8009bc6:	bfbc      	itt	lt
 8009bc8:	2201      	movlt	r2, #1
 8009bca:	6032      	strlt	r2, [r6, #0]
 8009bcc:	43bb      	bics	r3, r7
 8009bce:	d112      	bne.n	8009bf6 <_dtoa_r+0x9e>
 8009bd0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009bd2:	f242 730f 	movw	r3, #9999	@ 0x270f
 8009bd6:	6013      	str	r3, [r2, #0]
 8009bd8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009bdc:	4323      	orrs	r3, r4
 8009bde:	f000 855a 	beq.w	800a696 <_dtoa_r+0xb3e>
 8009be2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009be4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8009e44 <_dtoa_r+0x2ec>
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	f000 855c 	beq.w	800a6a6 <_dtoa_r+0xb4e>
 8009bee:	f10a 0303 	add.w	r3, sl, #3
 8009bf2:	f000 bd56 	b.w	800a6a2 <_dtoa_r+0xb4a>
 8009bf6:	ed9d 7b04 	vldr	d7, [sp, #16]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	ec51 0b17 	vmov	r0, r1, d7
 8009c00:	2300      	movs	r3, #0
 8009c02:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8009c06:	f7f6 ff5f 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c0a:	4680      	mov	r8, r0
 8009c0c:	b158      	cbz	r0, 8009c26 <_dtoa_r+0xce>
 8009c0e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009c10:	2301      	movs	r3, #1
 8009c12:	6013      	str	r3, [r2, #0]
 8009c14:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009c16:	b113      	cbz	r3, 8009c1e <_dtoa_r+0xc6>
 8009c18:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009c1a:	4b86      	ldr	r3, [pc, #536]	@ (8009e34 <_dtoa_r+0x2dc>)
 8009c1c:	6013      	str	r3, [r2, #0]
 8009c1e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009e48 <_dtoa_r+0x2f0>
 8009c22:	f000 bd40 	b.w	800a6a6 <_dtoa_r+0xb4e>
 8009c26:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8009c2a:	aa14      	add	r2, sp, #80	@ 0x50
 8009c2c:	a915      	add	r1, sp, #84	@ 0x54
 8009c2e:	4648      	mov	r0, r9
 8009c30:	f001 fa3e 	bl	800b0b0 <__d2b>
 8009c34:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009c38:	9002      	str	r0, [sp, #8]
 8009c3a:	2e00      	cmp	r6, #0
 8009c3c:	d078      	beq.n	8009d30 <_dtoa_r+0x1d8>
 8009c3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c40:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8009c44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009c48:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009c4c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009c50:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8009c54:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8009c58:	4619      	mov	r1, r3
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	4b76      	ldr	r3, [pc, #472]	@ (8009e38 <_dtoa_r+0x2e0>)
 8009c5e:	f7f6 fb13 	bl	8000288 <__aeabi_dsub>
 8009c62:	a36b      	add	r3, pc, #428	@ (adr r3, 8009e10 <_dtoa_r+0x2b8>)
 8009c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c68:	f7f6 fcc6 	bl	80005f8 <__aeabi_dmul>
 8009c6c:	a36a      	add	r3, pc, #424	@ (adr r3, 8009e18 <_dtoa_r+0x2c0>)
 8009c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c72:	f7f6 fb0b 	bl	800028c <__adddf3>
 8009c76:	4604      	mov	r4, r0
 8009c78:	4630      	mov	r0, r6
 8009c7a:	460d      	mov	r5, r1
 8009c7c:	f7f6 fc52 	bl	8000524 <__aeabi_i2d>
 8009c80:	a367      	add	r3, pc, #412	@ (adr r3, 8009e20 <_dtoa_r+0x2c8>)
 8009c82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c86:	f7f6 fcb7 	bl	80005f8 <__aeabi_dmul>
 8009c8a:	4602      	mov	r2, r0
 8009c8c:	460b      	mov	r3, r1
 8009c8e:	4620      	mov	r0, r4
 8009c90:	4629      	mov	r1, r5
 8009c92:	f7f6 fafb 	bl	800028c <__adddf3>
 8009c96:	4604      	mov	r4, r0
 8009c98:	460d      	mov	r5, r1
 8009c9a:	f7f6 ff5d 	bl	8000b58 <__aeabi_d2iz>
 8009c9e:	2200      	movs	r2, #0
 8009ca0:	4607      	mov	r7, r0
 8009ca2:	2300      	movs	r3, #0
 8009ca4:	4620      	mov	r0, r4
 8009ca6:	4629      	mov	r1, r5
 8009ca8:	f7f6 ff18 	bl	8000adc <__aeabi_dcmplt>
 8009cac:	b140      	cbz	r0, 8009cc0 <_dtoa_r+0x168>
 8009cae:	4638      	mov	r0, r7
 8009cb0:	f7f6 fc38 	bl	8000524 <__aeabi_i2d>
 8009cb4:	4622      	mov	r2, r4
 8009cb6:	462b      	mov	r3, r5
 8009cb8:	f7f6 ff06 	bl	8000ac8 <__aeabi_dcmpeq>
 8009cbc:	b900      	cbnz	r0, 8009cc0 <_dtoa_r+0x168>
 8009cbe:	3f01      	subs	r7, #1
 8009cc0:	2f16      	cmp	r7, #22
 8009cc2:	d852      	bhi.n	8009d6a <_dtoa_r+0x212>
 8009cc4:	4b5d      	ldr	r3, [pc, #372]	@ (8009e3c <_dtoa_r+0x2e4>)
 8009cc6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009cd2:	f7f6 ff03 	bl	8000adc <__aeabi_dcmplt>
 8009cd6:	2800      	cmp	r0, #0
 8009cd8:	d049      	beq.n	8009d6e <_dtoa_r+0x216>
 8009cda:	3f01      	subs	r7, #1
 8009cdc:	2300      	movs	r3, #0
 8009cde:	9310      	str	r3, [sp, #64]	@ 0x40
 8009ce0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009ce2:	1b9b      	subs	r3, r3, r6
 8009ce4:	1e5a      	subs	r2, r3, #1
 8009ce6:	bf45      	ittet	mi
 8009ce8:	f1c3 0301 	rsbmi	r3, r3, #1
 8009cec:	9300      	strmi	r3, [sp, #0]
 8009cee:	2300      	movpl	r3, #0
 8009cf0:	2300      	movmi	r3, #0
 8009cf2:	9206      	str	r2, [sp, #24]
 8009cf4:	bf54      	ite	pl
 8009cf6:	9300      	strpl	r3, [sp, #0]
 8009cf8:	9306      	strmi	r3, [sp, #24]
 8009cfa:	2f00      	cmp	r7, #0
 8009cfc:	db39      	blt.n	8009d72 <_dtoa_r+0x21a>
 8009cfe:	9b06      	ldr	r3, [sp, #24]
 8009d00:	970d      	str	r7, [sp, #52]	@ 0x34
 8009d02:	443b      	add	r3, r7
 8009d04:	9306      	str	r3, [sp, #24]
 8009d06:	2300      	movs	r3, #0
 8009d08:	9308      	str	r3, [sp, #32]
 8009d0a:	9b07      	ldr	r3, [sp, #28]
 8009d0c:	2b09      	cmp	r3, #9
 8009d0e:	d863      	bhi.n	8009dd8 <_dtoa_r+0x280>
 8009d10:	2b05      	cmp	r3, #5
 8009d12:	bfc4      	itt	gt
 8009d14:	3b04      	subgt	r3, #4
 8009d16:	9307      	strgt	r3, [sp, #28]
 8009d18:	9b07      	ldr	r3, [sp, #28]
 8009d1a:	f1a3 0302 	sub.w	r3, r3, #2
 8009d1e:	bfcc      	ite	gt
 8009d20:	2400      	movgt	r4, #0
 8009d22:	2401      	movle	r4, #1
 8009d24:	2b03      	cmp	r3, #3
 8009d26:	d863      	bhi.n	8009df0 <_dtoa_r+0x298>
 8009d28:	e8df f003 	tbb	[pc, r3]
 8009d2c:	2b375452 	.word	0x2b375452
 8009d30:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8009d34:	441e      	add	r6, r3
 8009d36:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009d3a:	2b20      	cmp	r3, #32
 8009d3c:	bfc1      	itttt	gt
 8009d3e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009d42:	409f      	lslgt	r7, r3
 8009d44:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009d48:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009d4c:	bfd6      	itet	le
 8009d4e:	f1c3 0320 	rsble	r3, r3, #32
 8009d52:	ea47 0003 	orrgt.w	r0, r7, r3
 8009d56:	fa04 f003 	lslle.w	r0, r4, r3
 8009d5a:	f7f6 fbd3 	bl	8000504 <__aeabi_ui2d>
 8009d5e:	2201      	movs	r2, #1
 8009d60:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8009d64:	3e01      	subs	r6, #1
 8009d66:	9212      	str	r2, [sp, #72]	@ 0x48
 8009d68:	e776      	b.n	8009c58 <_dtoa_r+0x100>
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	e7b7      	b.n	8009cde <_dtoa_r+0x186>
 8009d6e:	9010      	str	r0, [sp, #64]	@ 0x40
 8009d70:	e7b6      	b.n	8009ce0 <_dtoa_r+0x188>
 8009d72:	9b00      	ldr	r3, [sp, #0]
 8009d74:	1bdb      	subs	r3, r3, r7
 8009d76:	9300      	str	r3, [sp, #0]
 8009d78:	427b      	negs	r3, r7
 8009d7a:	9308      	str	r3, [sp, #32]
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	930d      	str	r3, [sp, #52]	@ 0x34
 8009d80:	e7c3      	b.n	8009d0a <_dtoa_r+0x1b2>
 8009d82:	2301      	movs	r3, #1
 8009d84:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009d88:	eb07 0b03 	add.w	fp, r7, r3
 8009d8c:	f10b 0301 	add.w	r3, fp, #1
 8009d90:	2b01      	cmp	r3, #1
 8009d92:	9303      	str	r3, [sp, #12]
 8009d94:	bfb8      	it	lt
 8009d96:	2301      	movlt	r3, #1
 8009d98:	e006      	b.n	8009da8 <_dtoa_r+0x250>
 8009d9a:	2301      	movs	r3, #1
 8009d9c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	dd28      	ble.n	8009df6 <_dtoa_r+0x29e>
 8009da4:	469b      	mov	fp, r3
 8009da6:	9303      	str	r3, [sp, #12]
 8009da8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009dac:	2100      	movs	r1, #0
 8009dae:	2204      	movs	r2, #4
 8009db0:	f102 0514 	add.w	r5, r2, #20
 8009db4:	429d      	cmp	r5, r3
 8009db6:	d926      	bls.n	8009e06 <_dtoa_r+0x2ae>
 8009db8:	6041      	str	r1, [r0, #4]
 8009dba:	4648      	mov	r0, r9
 8009dbc:	f000 fd9c 	bl	800a8f8 <_Balloc>
 8009dc0:	4682      	mov	sl, r0
 8009dc2:	2800      	cmp	r0, #0
 8009dc4:	d142      	bne.n	8009e4c <_dtoa_r+0x2f4>
 8009dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8009e40 <_dtoa_r+0x2e8>)
 8009dc8:	4602      	mov	r2, r0
 8009dca:	f240 11af 	movw	r1, #431	@ 0x1af
 8009dce:	e6da      	b.n	8009b86 <_dtoa_r+0x2e>
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	e7e3      	b.n	8009d9c <_dtoa_r+0x244>
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	e7d5      	b.n	8009d84 <_dtoa_r+0x22c>
 8009dd8:	2401      	movs	r4, #1
 8009dda:	2300      	movs	r3, #0
 8009ddc:	9307      	str	r3, [sp, #28]
 8009dde:	9409      	str	r4, [sp, #36]	@ 0x24
 8009de0:	f04f 3bff 	mov.w	fp, #4294967295
 8009de4:	2200      	movs	r2, #0
 8009de6:	f8cd b00c 	str.w	fp, [sp, #12]
 8009dea:	2312      	movs	r3, #18
 8009dec:	920c      	str	r2, [sp, #48]	@ 0x30
 8009dee:	e7db      	b.n	8009da8 <_dtoa_r+0x250>
 8009df0:	2301      	movs	r3, #1
 8009df2:	9309      	str	r3, [sp, #36]	@ 0x24
 8009df4:	e7f4      	b.n	8009de0 <_dtoa_r+0x288>
 8009df6:	f04f 0b01 	mov.w	fp, #1
 8009dfa:	f8cd b00c 	str.w	fp, [sp, #12]
 8009dfe:	465b      	mov	r3, fp
 8009e00:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8009e04:	e7d0      	b.n	8009da8 <_dtoa_r+0x250>
 8009e06:	3101      	adds	r1, #1
 8009e08:	0052      	lsls	r2, r2, #1
 8009e0a:	e7d1      	b.n	8009db0 <_dtoa_r+0x258>
 8009e0c:	f3af 8000 	nop.w
 8009e10:	636f4361 	.word	0x636f4361
 8009e14:	3fd287a7 	.word	0x3fd287a7
 8009e18:	8b60c8b3 	.word	0x8b60c8b3
 8009e1c:	3fc68a28 	.word	0x3fc68a28
 8009e20:	509f79fb 	.word	0x509f79fb
 8009e24:	3fd34413 	.word	0x3fd34413
 8009e28:	0800d1e2 	.word	0x0800d1e2
 8009e2c:	0800d1f9 	.word	0x0800d1f9
 8009e30:	7ff00000 	.word	0x7ff00000
 8009e34:	0800d1ad 	.word	0x0800d1ad
 8009e38:	3ff80000 	.word	0x3ff80000
 8009e3c:	0800d3a8 	.word	0x0800d3a8
 8009e40:	0800d251 	.word	0x0800d251
 8009e44:	0800d1de 	.word	0x0800d1de
 8009e48:	0800d1ac 	.word	0x0800d1ac
 8009e4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009e50:	6018      	str	r0, [r3, #0]
 8009e52:	9b03      	ldr	r3, [sp, #12]
 8009e54:	2b0e      	cmp	r3, #14
 8009e56:	f200 80a1 	bhi.w	8009f9c <_dtoa_r+0x444>
 8009e5a:	2c00      	cmp	r4, #0
 8009e5c:	f000 809e 	beq.w	8009f9c <_dtoa_r+0x444>
 8009e60:	2f00      	cmp	r7, #0
 8009e62:	dd33      	ble.n	8009ecc <_dtoa_r+0x374>
 8009e64:	4b9c      	ldr	r3, [pc, #624]	@ (800a0d8 <_dtoa_r+0x580>)
 8009e66:	f007 020f 	and.w	r2, r7, #15
 8009e6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009e6e:	ed93 7b00 	vldr	d7, [r3]
 8009e72:	05f8      	lsls	r0, r7, #23
 8009e74:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009e78:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009e7c:	d516      	bpl.n	8009eac <_dtoa_r+0x354>
 8009e7e:	4b97      	ldr	r3, [pc, #604]	@ (800a0dc <_dtoa_r+0x584>)
 8009e80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009e84:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009e88:	f7f6 fce0 	bl	800084c <__aeabi_ddiv>
 8009e8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009e90:	f004 040f 	and.w	r4, r4, #15
 8009e94:	2603      	movs	r6, #3
 8009e96:	4d91      	ldr	r5, [pc, #580]	@ (800a0dc <_dtoa_r+0x584>)
 8009e98:	b954      	cbnz	r4, 8009eb0 <_dtoa_r+0x358>
 8009e9a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009e9e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009ea2:	f7f6 fcd3 	bl	800084c <__aeabi_ddiv>
 8009ea6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009eaa:	e028      	b.n	8009efe <_dtoa_r+0x3a6>
 8009eac:	2602      	movs	r6, #2
 8009eae:	e7f2      	b.n	8009e96 <_dtoa_r+0x33e>
 8009eb0:	07e1      	lsls	r1, r4, #31
 8009eb2:	d508      	bpl.n	8009ec6 <_dtoa_r+0x36e>
 8009eb4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009eb8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009ebc:	f7f6 fb9c 	bl	80005f8 <__aeabi_dmul>
 8009ec0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009ec4:	3601      	adds	r6, #1
 8009ec6:	1064      	asrs	r4, r4, #1
 8009ec8:	3508      	adds	r5, #8
 8009eca:	e7e5      	b.n	8009e98 <_dtoa_r+0x340>
 8009ecc:	f000 80af 	beq.w	800a02e <_dtoa_r+0x4d6>
 8009ed0:	427c      	negs	r4, r7
 8009ed2:	4b81      	ldr	r3, [pc, #516]	@ (800a0d8 <_dtoa_r+0x580>)
 8009ed4:	4d81      	ldr	r5, [pc, #516]	@ (800a0dc <_dtoa_r+0x584>)
 8009ed6:	f004 020f 	and.w	r2, r4, #15
 8009eda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009ede:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009ee6:	f7f6 fb87 	bl	80005f8 <__aeabi_dmul>
 8009eea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009eee:	1124      	asrs	r4, r4, #4
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	2602      	movs	r6, #2
 8009ef4:	2c00      	cmp	r4, #0
 8009ef6:	f040 808f 	bne.w	800a018 <_dtoa_r+0x4c0>
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d1d3      	bne.n	8009ea6 <_dtoa_r+0x34e>
 8009efe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009f00:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	f000 8094 	beq.w	800a032 <_dtoa_r+0x4da>
 8009f0a:	4b75      	ldr	r3, [pc, #468]	@ (800a0e0 <_dtoa_r+0x588>)
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	4620      	mov	r0, r4
 8009f10:	4629      	mov	r1, r5
 8009f12:	f7f6 fde3 	bl	8000adc <__aeabi_dcmplt>
 8009f16:	2800      	cmp	r0, #0
 8009f18:	f000 808b 	beq.w	800a032 <_dtoa_r+0x4da>
 8009f1c:	9b03      	ldr	r3, [sp, #12]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	f000 8087 	beq.w	800a032 <_dtoa_r+0x4da>
 8009f24:	f1bb 0f00 	cmp.w	fp, #0
 8009f28:	dd34      	ble.n	8009f94 <_dtoa_r+0x43c>
 8009f2a:	4620      	mov	r0, r4
 8009f2c:	4b6d      	ldr	r3, [pc, #436]	@ (800a0e4 <_dtoa_r+0x58c>)
 8009f2e:	2200      	movs	r2, #0
 8009f30:	4629      	mov	r1, r5
 8009f32:	f7f6 fb61 	bl	80005f8 <__aeabi_dmul>
 8009f36:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009f3a:	f107 38ff 	add.w	r8, r7, #4294967295
 8009f3e:	3601      	adds	r6, #1
 8009f40:	465c      	mov	r4, fp
 8009f42:	4630      	mov	r0, r6
 8009f44:	f7f6 faee 	bl	8000524 <__aeabi_i2d>
 8009f48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f4c:	f7f6 fb54 	bl	80005f8 <__aeabi_dmul>
 8009f50:	4b65      	ldr	r3, [pc, #404]	@ (800a0e8 <_dtoa_r+0x590>)
 8009f52:	2200      	movs	r2, #0
 8009f54:	f7f6 f99a 	bl	800028c <__adddf3>
 8009f58:	4605      	mov	r5, r0
 8009f5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009f5e:	2c00      	cmp	r4, #0
 8009f60:	d16a      	bne.n	800a038 <_dtoa_r+0x4e0>
 8009f62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009f66:	4b61      	ldr	r3, [pc, #388]	@ (800a0ec <_dtoa_r+0x594>)
 8009f68:	2200      	movs	r2, #0
 8009f6a:	f7f6 f98d 	bl	8000288 <__aeabi_dsub>
 8009f6e:	4602      	mov	r2, r0
 8009f70:	460b      	mov	r3, r1
 8009f72:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009f76:	462a      	mov	r2, r5
 8009f78:	4633      	mov	r3, r6
 8009f7a:	f7f6 fdcd 	bl	8000b18 <__aeabi_dcmpgt>
 8009f7e:	2800      	cmp	r0, #0
 8009f80:	f040 8298 	bne.w	800a4b4 <_dtoa_r+0x95c>
 8009f84:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009f88:	462a      	mov	r2, r5
 8009f8a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009f8e:	f7f6 fda5 	bl	8000adc <__aeabi_dcmplt>
 8009f92:	bb38      	cbnz	r0, 8009fe4 <_dtoa_r+0x48c>
 8009f94:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009f98:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009f9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	f2c0 8157 	blt.w	800a252 <_dtoa_r+0x6fa>
 8009fa4:	2f0e      	cmp	r7, #14
 8009fa6:	f300 8154 	bgt.w	800a252 <_dtoa_r+0x6fa>
 8009faa:	4b4b      	ldr	r3, [pc, #300]	@ (800a0d8 <_dtoa_r+0x580>)
 8009fac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009fb0:	ed93 7b00 	vldr	d7, [r3]
 8009fb4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	ed8d 7b00 	vstr	d7, [sp]
 8009fbc:	f280 80e5 	bge.w	800a18a <_dtoa_r+0x632>
 8009fc0:	9b03      	ldr	r3, [sp, #12]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	f300 80e1 	bgt.w	800a18a <_dtoa_r+0x632>
 8009fc8:	d10c      	bne.n	8009fe4 <_dtoa_r+0x48c>
 8009fca:	4b48      	ldr	r3, [pc, #288]	@ (800a0ec <_dtoa_r+0x594>)
 8009fcc:	2200      	movs	r2, #0
 8009fce:	ec51 0b17 	vmov	r0, r1, d7
 8009fd2:	f7f6 fb11 	bl	80005f8 <__aeabi_dmul>
 8009fd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009fda:	f7f6 fd93 	bl	8000b04 <__aeabi_dcmpge>
 8009fde:	2800      	cmp	r0, #0
 8009fe0:	f000 8266 	beq.w	800a4b0 <_dtoa_r+0x958>
 8009fe4:	2400      	movs	r4, #0
 8009fe6:	4625      	mov	r5, r4
 8009fe8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009fea:	4656      	mov	r6, sl
 8009fec:	ea6f 0803 	mvn.w	r8, r3
 8009ff0:	2700      	movs	r7, #0
 8009ff2:	4621      	mov	r1, r4
 8009ff4:	4648      	mov	r0, r9
 8009ff6:	f000 fcbf 	bl	800a978 <_Bfree>
 8009ffa:	2d00      	cmp	r5, #0
 8009ffc:	f000 80bd 	beq.w	800a17a <_dtoa_r+0x622>
 800a000:	b12f      	cbz	r7, 800a00e <_dtoa_r+0x4b6>
 800a002:	42af      	cmp	r7, r5
 800a004:	d003      	beq.n	800a00e <_dtoa_r+0x4b6>
 800a006:	4639      	mov	r1, r7
 800a008:	4648      	mov	r0, r9
 800a00a:	f000 fcb5 	bl	800a978 <_Bfree>
 800a00e:	4629      	mov	r1, r5
 800a010:	4648      	mov	r0, r9
 800a012:	f000 fcb1 	bl	800a978 <_Bfree>
 800a016:	e0b0      	b.n	800a17a <_dtoa_r+0x622>
 800a018:	07e2      	lsls	r2, r4, #31
 800a01a:	d505      	bpl.n	800a028 <_dtoa_r+0x4d0>
 800a01c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a020:	f7f6 faea 	bl	80005f8 <__aeabi_dmul>
 800a024:	3601      	adds	r6, #1
 800a026:	2301      	movs	r3, #1
 800a028:	1064      	asrs	r4, r4, #1
 800a02a:	3508      	adds	r5, #8
 800a02c:	e762      	b.n	8009ef4 <_dtoa_r+0x39c>
 800a02e:	2602      	movs	r6, #2
 800a030:	e765      	b.n	8009efe <_dtoa_r+0x3a6>
 800a032:	9c03      	ldr	r4, [sp, #12]
 800a034:	46b8      	mov	r8, r7
 800a036:	e784      	b.n	8009f42 <_dtoa_r+0x3ea>
 800a038:	4b27      	ldr	r3, [pc, #156]	@ (800a0d8 <_dtoa_r+0x580>)
 800a03a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a03c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a040:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a044:	4454      	add	r4, sl
 800a046:	2900      	cmp	r1, #0
 800a048:	d054      	beq.n	800a0f4 <_dtoa_r+0x59c>
 800a04a:	4929      	ldr	r1, [pc, #164]	@ (800a0f0 <_dtoa_r+0x598>)
 800a04c:	2000      	movs	r0, #0
 800a04e:	f7f6 fbfd 	bl	800084c <__aeabi_ddiv>
 800a052:	4633      	mov	r3, r6
 800a054:	462a      	mov	r2, r5
 800a056:	f7f6 f917 	bl	8000288 <__aeabi_dsub>
 800a05a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a05e:	4656      	mov	r6, sl
 800a060:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a064:	f7f6 fd78 	bl	8000b58 <__aeabi_d2iz>
 800a068:	4605      	mov	r5, r0
 800a06a:	f7f6 fa5b 	bl	8000524 <__aeabi_i2d>
 800a06e:	4602      	mov	r2, r0
 800a070:	460b      	mov	r3, r1
 800a072:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a076:	f7f6 f907 	bl	8000288 <__aeabi_dsub>
 800a07a:	3530      	adds	r5, #48	@ 0x30
 800a07c:	4602      	mov	r2, r0
 800a07e:	460b      	mov	r3, r1
 800a080:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a084:	f806 5b01 	strb.w	r5, [r6], #1
 800a088:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a08c:	f7f6 fd26 	bl	8000adc <__aeabi_dcmplt>
 800a090:	2800      	cmp	r0, #0
 800a092:	d172      	bne.n	800a17a <_dtoa_r+0x622>
 800a094:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a098:	4911      	ldr	r1, [pc, #68]	@ (800a0e0 <_dtoa_r+0x588>)
 800a09a:	2000      	movs	r0, #0
 800a09c:	f7f6 f8f4 	bl	8000288 <__aeabi_dsub>
 800a0a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a0a4:	f7f6 fd1a 	bl	8000adc <__aeabi_dcmplt>
 800a0a8:	2800      	cmp	r0, #0
 800a0aa:	f040 80b4 	bne.w	800a216 <_dtoa_r+0x6be>
 800a0ae:	42a6      	cmp	r6, r4
 800a0b0:	f43f af70 	beq.w	8009f94 <_dtoa_r+0x43c>
 800a0b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a0b8:	4b0a      	ldr	r3, [pc, #40]	@ (800a0e4 <_dtoa_r+0x58c>)
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	f7f6 fa9c 	bl	80005f8 <__aeabi_dmul>
 800a0c0:	4b08      	ldr	r3, [pc, #32]	@ (800a0e4 <_dtoa_r+0x58c>)
 800a0c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a0cc:	f7f6 fa94 	bl	80005f8 <__aeabi_dmul>
 800a0d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a0d4:	e7c4      	b.n	800a060 <_dtoa_r+0x508>
 800a0d6:	bf00      	nop
 800a0d8:	0800d3a8 	.word	0x0800d3a8
 800a0dc:	0800d380 	.word	0x0800d380
 800a0e0:	3ff00000 	.word	0x3ff00000
 800a0e4:	40240000 	.word	0x40240000
 800a0e8:	401c0000 	.word	0x401c0000
 800a0ec:	40140000 	.word	0x40140000
 800a0f0:	3fe00000 	.word	0x3fe00000
 800a0f4:	4631      	mov	r1, r6
 800a0f6:	4628      	mov	r0, r5
 800a0f8:	f7f6 fa7e 	bl	80005f8 <__aeabi_dmul>
 800a0fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800a100:	9413      	str	r4, [sp, #76]	@ 0x4c
 800a102:	4656      	mov	r6, sl
 800a104:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a108:	f7f6 fd26 	bl	8000b58 <__aeabi_d2iz>
 800a10c:	4605      	mov	r5, r0
 800a10e:	f7f6 fa09 	bl	8000524 <__aeabi_i2d>
 800a112:	4602      	mov	r2, r0
 800a114:	460b      	mov	r3, r1
 800a116:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a11a:	f7f6 f8b5 	bl	8000288 <__aeabi_dsub>
 800a11e:	3530      	adds	r5, #48	@ 0x30
 800a120:	f806 5b01 	strb.w	r5, [r6], #1
 800a124:	4602      	mov	r2, r0
 800a126:	460b      	mov	r3, r1
 800a128:	42a6      	cmp	r6, r4
 800a12a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a12e:	f04f 0200 	mov.w	r2, #0
 800a132:	d124      	bne.n	800a17e <_dtoa_r+0x626>
 800a134:	4baf      	ldr	r3, [pc, #700]	@ (800a3f4 <_dtoa_r+0x89c>)
 800a136:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800a13a:	f7f6 f8a7 	bl	800028c <__adddf3>
 800a13e:	4602      	mov	r2, r0
 800a140:	460b      	mov	r3, r1
 800a142:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a146:	f7f6 fce7 	bl	8000b18 <__aeabi_dcmpgt>
 800a14a:	2800      	cmp	r0, #0
 800a14c:	d163      	bne.n	800a216 <_dtoa_r+0x6be>
 800a14e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800a152:	49a8      	ldr	r1, [pc, #672]	@ (800a3f4 <_dtoa_r+0x89c>)
 800a154:	2000      	movs	r0, #0
 800a156:	f7f6 f897 	bl	8000288 <__aeabi_dsub>
 800a15a:	4602      	mov	r2, r0
 800a15c:	460b      	mov	r3, r1
 800a15e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a162:	f7f6 fcbb 	bl	8000adc <__aeabi_dcmplt>
 800a166:	2800      	cmp	r0, #0
 800a168:	f43f af14 	beq.w	8009f94 <_dtoa_r+0x43c>
 800a16c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800a16e:	1e73      	subs	r3, r6, #1
 800a170:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a172:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800a176:	2b30      	cmp	r3, #48	@ 0x30
 800a178:	d0f8      	beq.n	800a16c <_dtoa_r+0x614>
 800a17a:	4647      	mov	r7, r8
 800a17c:	e03b      	b.n	800a1f6 <_dtoa_r+0x69e>
 800a17e:	4b9e      	ldr	r3, [pc, #632]	@ (800a3f8 <_dtoa_r+0x8a0>)
 800a180:	f7f6 fa3a 	bl	80005f8 <__aeabi_dmul>
 800a184:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a188:	e7bc      	b.n	800a104 <_dtoa_r+0x5ac>
 800a18a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800a18e:	4656      	mov	r6, sl
 800a190:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a194:	4620      	mov	r0, r4
 800a196:	4629      	mov	r1, r5
 800a198:	f7f6 fb58 	bl	800084c <__aeabi_ddiv>
 800a19c:	f7f6 fcdc 	bl	8000b58 <__aeabi_d2iz>
 800a1a0:	4680      	mov	r8, r0
 800a1a2:	f7f6 f9bf 	bl	8000524 <__aeabi_i2d>
 800a1a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1aa:	f7f6 fa25 	bl	80005f8 <__aeabi_dmul>
 800a1ae:	4602      	mov	r2, r0
 800a1b0:	460b      	mov	r3, r1
 800a1b2:	4620      	mov	r0, r4
 800a1b4:	4629      	mov	r1, r5
 800a1b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800a1ba:	f7f6 f865 	bl	8000288 <__aeabi_dsub>
 800a1be:	f806 4b01 	strb.w	r4, [r6], #1
 800a1c2:	9d03      	ldr	r5, [sp, #12]
 800a1c4:	eba6 040a 	sub.w	r4, r6, sl
 800a1c8:	42a5      	cmp	r5, r4
 800a1ca:	4602      	mov	r2, r0
 800a1cc:	460b      	mov	r3, r1
 800a1ce:	d133      	bne.n	800a238 <_dtoa_r+0x6e0>
 800a1d0:	f7f6 f85c 	bl	800028c <__adddf3>
 800a1d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1d8:	4604      	mov	r4, r0
 800a1da:	460d      	mov	r5, r1
 800a1dc:	f7f6 fc9c 	bl	8000b18 <__aeabi_dcmpgt>
 800a1e0:	b9c0      	cbnz	r0, 800a214 <_dtoa_r+0x6bc>
 800a1e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a1e6:	4620      	mov	r0, r4
 800a1e8:	4629      	mov	r1, r5
 800a1ea:	f7f6 fc6d 	bl	8000ac8 <__aeabi_dcmpeq>
 800a1ee:	b110      	cbz	r0, 800a1f6 <_dtoa_r+0x69e>
 800a1f0:	f018 0f01 	tst.w	r8, #1
 800a1f4:	d10e      	bne.n	800a214 <_dtoa_r+0x6bc>
 800a1f6:	9902      	ldr	r1, [sp, #8]
 800a1f8:	4648      	mov	r0, r9
 800a1fa:	f000 fbbd 	bl	800a978 <_Bfree>
 800a1fe:	2300      	movs	r3, #0
 800a200:	7033      	strb	r3, [r6, #0]
 800a202:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a204:	3701      	adds	r7, #1
 800a206:	601f      	str	r7, [r3, #0]
 800a208:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	f000 824b 	beq.w	800a6a6 <_dtoa_r+0xb4e>
 800a210:	601e      	str	r6, [r3, #0]
 800a212:	e248      	b.n	800a6a6 <_dtoa_r+0xb4e>
 800a214:	46b8      	mov	r8, r7
 800a216:	4633      	mov	r3, r6
 800a218:	461e      	mov	r6, r3
 800a21a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a21e:	2a39      	cmp	r2, #57	@ 0x39
 800a220:	d106      	bne.n	800a230 <_dtoa_r+0x6d8>
 800a222:	459a      	cmp	sl, r3
 800a224:	d1f8      	bne.n	800a218 <_dtoa_r+0x6c0>
 800a226:	2230      	movs	r2, #48	@ 0x30
 800a228:	f108 0801 	add.w	r8, r8, #1
 800a22c:	f88a 2000 	strb.w	r2, [sl]
 800a230:	781a      	ldrb	r2, [r3, #0]
 800a232:	3201      	adds	r2, #1
 800a234:	701a      	strb	r2, [r3, #0]
 800a236:	e7a0      	b.n	800a17a <_dtoa_r+0x622>
 800a238:	4b6f      	ldr	r3, [pc, #444]	@ (800a3f8 <_dtoa_r+0x8a0>)
 800a23a:	2200      	movs	r2, #0
 800a23c:	f7f6 f9dc 	bl	80005f8 <__aeabi_dmul>
 800a240:	2200      	movs	r2, #0
 800a242:	2300      	movs	r3, #0
 800a244:	4604      	mov	r4, r0
 800a246:	460d      	mov	r5, r1
 800a248:	f7f6 fc3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800a24c:	2800      	cmp	r0, #0
 800a24e:	d09f      	beq.n	800a190 <_dtoa_r+0x638>
 800a250:	e7d1      	b.n	800a1f6 <_dtoa_r+0x69e>
 800a252:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a254:	2a00      	cmp	r2, #0
 800a256:	f000 80ea 	beq.w	800a42e <_dtoa_r+0x8d6>
 800a25a:	9a07      	ldr	r2, [sp, #28]
 800a25c:	2a01      	cmp	r2, #1
 800a25e:	f300 80cd 	bgt.w	800a3fc <_dtoa_r+0x8a4>
 800a262:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a264:	2a00      	cmp	r2, #0
 800a266:	f000 80c1 	beq.w	800a3ec <_dtoa_r+0x894>
 800a26a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800a26e:	9c08      	ldr	r4, [sp, #32]
 800a270:	9e00      	ldr	r6, [sp, #0]
 800a272:	9a00      	ldr	r2, [sp, #0]
 800a274:	441a      	add	r2, r3
 800a276:	9200      	str	r2, [sp, #0]
 800a278:	9a06      	ldr	r2, [sp, #24]
 800a27a:	2101      	movs	r1, #1
 800a27c:	441a      	add	r2, r3
 800a27e:	4648      	mov	r0, r9
 800a280:	9206      	str	r2, [sp, #24]
 800a282:	f000 fc77 	bl	800ab74 <__i2b>
 800a286:	4605      	mov	r5, r0
 800a288:	b166      	cbz	r6, 800a2a4 <_dtoa_r+0x74c>
 800a28a:	9b06      	ldr	r3, [sp, #24]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	dd09      	ble.n	800a2a4 <_dtoa_r+0x74c>
 800a290:	42b3      	cmp	r3, r6
 800a292:	9a00      	ldr	r2, [sp, #0]
 800a294:	bfa8      	it	ge
 800a296:	4633      	movge	r3, r6
 800a298:	1ad2      	subs	r2, r2, r3
 800a29a:	9200      	str	r2, [sp, #0]
 800a29c:	9a06      	ldr	r2, [sp, #24]
 800a29e:	1af6      	subs	r6, r6, r3
 800a2a0:	1ad3      	subs	r3, r2, r3
 800a2a2:	9306      	str	r3, [sp, #24]
 800a2a4:	9b08      	ldr	r3, [sp, #32]
 800a2a6:	b30b      	cbz	r3, 800a2ec <_dtoa_r+0x794>
 800a2a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	f000 80c6 	beq.w	800a43c <_dtoa_r+0x8e4>
 800a2b0:	2c00      	cmp	r4, #0
 800a2b2:	f000 80c0 	beq.w	800a436 <_dtoa_r+0x8de>
 800a2b6:	4629      	mov	r1, r5
 800a2b8:	4622      	mov	r2, r4
 800a2ba:	4648      	mov	r0, r9
 800a2bc:	f000 fd12 	bl	800ace4 <__pow5mult>
 800a2c0:	9a02      	ldr	r2, [sp, #8]
 800a2c2:	4601      	mov	r1, r0
 800a2c4:	4605      	mov	r5, r0
 800a2c6:	4648      	mov	r0, r9
 800a2c8:	f000 fc6a 	bl	800aba0 <__multiply>
 800a2cc:	9902      	ldr	r1, [sp, #8]
 800a2ce:	4680      	mov	r8, r0
 800a2d0:	4648      	mov	r0, r9
 800a2d2:	f000 fb51 	bl	800a978 <_Bfree>
 800a2d6:	9b08      	ldr	r3, [sp, #32]
 800a2d8:	1b1b      	subs	r3, r3, r4
 800a2da:	9308      	str	r3, [sp, #32]
 800a2dc:	f000 80b1 	beq.w	800a442 <_dtoa_r+0x8ea>
 800a2e0:	9a08      	ldr	r2, [sp, #32]
 800a2e2:	4641      	mov	r1, r8
 800a2e4:	4648      	mov	r0, r9
 800a2e6:	f000 fcfd 	bl	800ace4 <__pow5mult>
 800a2ea:	9002      	str	r0, [sp, #8]
 800a2ec:	2101      	movs	r1, #1
 800a2ee:	4648      	mov	r0, r9
 800a2f0:	f000 fc40 	bl	800ab74 <__i2b>
 800a2f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a2f6:	4604      	mov	r4, r0
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	f000 81d8 	beq.w	800a6ae <_dtoa_r+0xb56>
 800a2fe:	461a      	mov	r2, r3
 800a300:	4601      	mov	r1, r0
 800a302:	4648      	mov	r0, r9
 800a304:	f000 fcee 	bl	800ace4 <__pow5mult>
 800a308:	9b07      	ldr	r3, [sp, #28]
 800a30a:	2b01      	cmp	r3, #1
 800a30c:	4604      	mov	r4, r0
 800a30e:	f300 809f 	bgt.w	800a450 <_dtoa_r+0x8f8>
 800a312:	9b04      	ldr	r3, [sp, #16]
 800a314:	2b00      	cmp	r3, #0
 800a316:	f040 8097 	bne.w	800a448 <_dtoa_r+0x8f0>
 800a31a:	9b05      	ldr	r3, [sp, #20]
 800a31c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a320:	2b00      	cmp	r3, #0
 800a322:	f040 8093 	bne.w	800a44c <_dtoa_r+0x8f4>
 800a326:	9b05      	ldr	r3, [sp, #20]
 800a328:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a32c:	0d1b      	lsrs	r3, r3, #20
 800a32e:	051b      	lsls	r3, r3, #20
 800a330:	b133      	cbz	r3, 800a340 <_dtoa_r+0x7e8>
 800a332:	9b00      	ldr	r3, [sp, #0]
 800a334:	3301      	adds	r3, #1
 800a336:	9300      	str	r3, [sp, #0]
 800a338:	9b06      	ldr	r3, [sp, #24]
 800a33a:	3301      	adds	r3, #1
 800a33c:	9306      	str	r3, [sp, #24]
 800a33e:	2301      	movs	r3, #1
 800a340:	9308      	str	r3, [sp, #32]
 800a342:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a344:	2b00      	cmp	r3, #0
 800a346:	f000 81b8 	beq.w	800a6ba <_dtoa_r+0xb62>
 800a34a:	6923      	ldr	r3, [r4, #16]
 800a34c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a350:	6918      	ldr	r0, [r3, #16]
 800a352:	f000 fbc3 	bl	800aadc <__hi0bits>
 800a356:	f1c0 0020 	rsb	r0, r0, #32
 800a35a:	9b06      	ldr	r3, [sp, #24]
 800a35c:	4418      	add	r0, r3
 800a35e:	f010 001f 	ands.w	r0, r0, #31
 800a362:	f000 8082 	beq.w	800a46a <_dtoa_r+0x912>
 800a366:	f1c0 0320 	rsb	r3, r0, #32
 800a36a:	2b04      	cmp	r3, #4
 800a36c:	dd73      	ble.n	800a456 <_dtoa_r+0x8fe>
 800a36e:	9b00      	ldr	r3, [sp, #0]
 800a370:	f1c0 001c 	rsb	r0, r0, #28
 800a374:	4403      	add	r3, r0
 800a376:	9300      	str	r3, [sp, #0]
 800a378:	9b06      	ldr	r3, [sp, #24]
 800a37a:	4403      	add	r3, r0
 800a37c:	4406      	add	r6, r0
 800a37e:	9306      	str	r3, [sp, #24]
 800a380:	9b00      	ldr	r3, [sp, #0]
 800a382:	2b00      	cmp	r3, #0
 800a384:	dd05      	ble.n	800a392 <_dtoa_r+0x83a>
 800a386:	9902      	ldr	r1, [sp, #8]
 800a388:	461a      	mov	r2, r3
 800a38a:	4648      	mov	r0, r9
 800a38c:	f000 fd04 	bl	800ad98 <__lshift>
 800a390:	9002      	str	r0, [sp, #8]
 800a392:	9b06      	ldr	r3, [sp, #24]
 800a394:	2b00      	cmp	r3, #0
 800a396:	dd05      	ble.n	800a3a4 <_dtoa_r+0x84c>
 800a398:	4621      	mov	r1, r4
 800a39a:	461a      	mov	r2, r3
 800a39c:	4648      	mov	r0, r9
 800a39e:	f000 fcfb 	bl	800ad98 <__lshift>
 800a3a2:	4604      	mov	r4, r0
 800a3a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d061      	beq.n	800a46e <_dtoa_r+0x916>
 800a3aa:	9802      	ldr	r0, [sp, #8]
 800a3ac:	4621      	mov	r1, r4
 800a3ae:	f000 fd5f 	bl	800ae70 <__mcmp>
 800a3b2:	2800      	cmp	r0, #0
 800a3b4:	da5b      	bge.n	800a46e <_dtoa_r+0x916>
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	9902      	ldr	r1, [sp, #8]
 800a3ba:	220a      	movs	r2, #10
 800a3bc:	4648      	mov	r0, r9
 800a3be:	f000 fafd 	bl	800a9bc <__multadd>
 800a3c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3c4:	9002      	str	r0, [sp, #8]
 800a3c6:	f107 38ff 	add.w	r8, r7, #4294967295
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	f000 8177 	beq.w	800a6be <_dtoa_r+0xb66>
 800a3d0:	4629      	mov	r1, r5
 800a3d2:	2300      	movs	r3, #0
 800a3d4:	220a      	movs	r2, #10
 800a3d6:	4648      	mov	r0, r9
 800a3d8:	f000 faf0 	bl	800a9bc <__multadd>
 800a3dc:	f1bb 0f00 	cmp.w	fp, #0
 800a3e0:	4605      	mov	r5, r0
 800a3e2:	dc6f      	bgt.n	800a4c4 <_dtoa_r+0x96c>
 800a3e4:	9b07      	ldr	r3, [sp, #28]
 800a3e6:	2b02      	cmp	r3, #2
 800a3e8:	dc49      	bgt.n	800a47e <_dtoa_r+0x926>
 800a3ea:	e06b      	b.n	800a4c4 <_dtoa_r+0x96c>
 800a3ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a3ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800a3f2:	e73c      	b.n	800a26e <_dtoa_r+0x716>
 800a3f4:	3fe00000 	.word	0x3fe00000
 800a3f8:	40240000 	.word	0x40240000
 800a3fc:	9b03      	ldr	r3, [sp, #12]
 800a3fe:	1e5c      	subs	r4, r3, #1
 800a400:	9b08      	ldr	r3, [sp, #32]
 800a402:	42a3      	cmp	r3, r4
 800a404:	db09      	blt.n	800a41a <_dtoa_r+0x8c2>
 800a406:	1b1c      	subs	r4, r3, r4
 800a408:	9b03      	ldr	r3, [sp, #12]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	f6bf af30 	bge.w	800a270 <_dtoa_r+0x718>
 800a410:	9b00      	ldr	r3, [sp, #0]
 800a412:	9a03      	ldr	r2, [sp, #12]
 800a414:	1a9e      	subs	r6, r3, r2
 800a416:	2300      	movs	r3, #0
 800a418:	e72b      	b.n	800a272 <_dtoa_r+0x71a>
 800a41a:	9b08      	ldr	r3, [sp, #32]
 800a41c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a41e:	9408      	str	r4, [sp, #32]
 800a420:	1ae3      	subs	r3, r4, r3
 800a422:	441a      	add	r2, r3
 800a424:	9e00      	ldr	r6, [sp, #0]
 800a426:	9b03      	ldr	r3, [sp, #12]
 800a428:	920d      	str	r2, [sp, #52]	@ 0x34
 800a42a:	2400      	movs	r4, #0
 800a42c:	e721      	b.n	800a272 <_dtoa_r+0x71a>
 800a42e:	9c08      	ldr	r4, [sp, #32]
 800a430:	9e00      	ldr	r6, [sp, #0]
 800a432:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800a434:	e728      	b.n	800a288 <_dtoa_r+0x730>
 800a436:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800a43a:	e751      	b.n	800a2e0 <_dtoa_r+0x788>
 800a43c:	9a08      	ldr	r2, [sp, #32]
 800a43e:	9902      	ldr	r1, [sp, #8]
 800a440:	e750      	b.n	800a2e4 <_dtoa_r+0x78c>
 800a442:	f8cd 8008 	str.w	r8, [sp, #8]
 800a446:	e751      	b.n	800a2ec <_dtoa_r+0x794>
 800a448:	2300      	movs	r3, #0
 800a44a:	e779      	b.n	800a340 <_dtoa_r+0x7e8>
 800a44c:	9b04      	ldr	r3, [sp, #16]
 800a44e:	e777      	b.n	800a340 <_dtoa_r+0x7e8>
 800a450:	2300      	movs	r3, #0
 800a452:	9308      	str	r3, [sp, #32]
 800a454:	e779      	b.n	800a34a <_dtoa_r+0x7f2>
 800a456:	d093      	beq.n	800a380 <_dtoa_r+0x828>
 800a458:	9a00      	ldr	r2, [sp, #0]
 800a45a:	331c      	adds	r3, #28
 800a45c:	441a      	add	r2, r3
 800a45e:	9200      	str	r2, [sp, #0]
 800a460:	9a06      	ldr	r2, [sp, #24]
 800a462:	441a      	add	r2, r3
 800a464:	441e      	add	r6, r3
 800a466:	9206      	str	r2, [sp, #24]
 800a468:	e78a      	b.n	800a380 <_dtoa_r+0x828>
 800a46a:	4603      	mov	r3, r0
 800a46c:	e7f4      	b.n	800a458 <_dtoa_r+0x900>
 800a46e:	9b03      	ldr	r3, [sp, #12]
 800a470:	2b00      	cmp	r3, #0
 800a472:	46b8      	mov	r8, r7
 800a474:	dc20      	bgt.n	800a4b8 <_dtoa_r+0x960>
 800a476:	469b      	mov	fp, r3
 800a478:	9b07      	ldr	r3, [sp, #28]
 800a47a:	2b02      	cmp	r3, #2
 800a47c:	dd1e      	ble.n	800a4bc <_dtoa_r+0x964>
 800a47e:	f1bb 0f00 	cmp.w	fp, #0
 800a482:	f47f adb1 	bne.w	8009fe8 <_dtoa_r+0x490>
 800a486:	4621      	mov	r1, r4
 800a488:	465b      	mov	r3, fp
 800a48a:	2205      	movs	r2, #5
 800a48c:	4648      	mov	r0, r9
 800a48e:	f000 fa95 	bl	800a9bc <__multadd>
 800a492:	4601      	mov	r1, r0
 800a494:	4604      	mov	r4, r0
 800a496:	9802      	ldr	r0, [sp, #8]
 800a498:	f000 fcea 	bl	800ae70 <__mcmp>
 800a49c:	2800      	cmp	r0, #0
 800a49e:	f77f ada3 	ble.w	8009fe8 <_dtoa_r+0x490>
 800a4a2:	4656      	mov	r6, sl
 800a4a4:	2331      	movs	r3, #49	@ 0x31
 800a4a6:	f806 3b01 	strb.w	r3, [r6], #1
 800a4aa:	f108 0801 	add.w	r8, r8, #1
 800a4ae:	e59f      	b.n	8009ff0 <_dtoa_r+0x498>
 800a4b0:	9c03      	ldr	r4, [sp, #12]
 800a4b2:	46b8      	mov	r8, r7
 800a4b4:	4625      	mov	r5, r4
 800a4b6:	e7f4      	b.n	800a4a2 <_dtoa_r+0x94a>
 800a4b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a4bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	f000 8101 	beq.w	800a6c6 <_dtoa_r+0xb6e>
 800a4c4:	2e00      	cmp	r6, #0
 800a4c6:	dd05      	ble.n	800a4d4 <_dtoa_r+0x97c>
 800a4c8:	4629      	mov	r1, r5
 800a4ca:	4632      	mov	r2, r6
 800a4cc:	4648      	mov	r0, r9
 800a4ce:	f000 fc63 	bl	800ad98 <__lshift>
 800a4d2:	4605      	mov	r5, r0
 800a4d4:	9b08      	ldr	r3, [sp, #32]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d05c      	beq.n	800a594 <_dtoa_r+0xa3c>
 800a4da:	6869      	ldr	r1, [r5, #4]
 800a4dc:	4648      	mov	r0, r9
 800a4de:	f000 fa0b 	bl	800a8f8 <_Balloc>
 800a4e2:	4606      	mov	r6, r0
 800a4e4:	b928      	cbnz	r0, 800a4f2 <_dtoa_r+0x99a>
 800a4e6:	4b82      	ldr	r3, [pc, #520]	@ (800a6f0 <_dtoa_r+0xb98>)
 800a4e8:	4602      	mov	r2, r0
 800a4ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800a4ee:	f7ff bb4a 	b.w	8009b86 <_dtoa_r+0x2e>
 800a4f2:	692a      	ldr	r2, [r5, #16]
 800a4f4:	3202      	adds	r2, #2
 800a4f6:	0092      	lsls	r2, r2, #2
 800a4f8:	f105 010c 	add.w	r1, r5, #12
 800a4fc:	300c      	adds	r0, #12
 800a4fe:	f002 f92f 	bl	800c760 <memcpy>
 800a502:	2201      	movs	r2, #1
 800a504:	4631      	mov	r1, r6
 800a506:	4648      	mov	r0, r9
 800a508:	f000 fc46 	bl	800ad98 <__lshift>
 800a50c:	f10a 0301 	add.w	r3, sl, #1
 800a510:	9300      	str	r3, [sp, #0]
 800a512:	eb0a 030b 	add.w	r3, sl, fp
 800a516:	9308      	str	r3, [sp, #32]
 800a518:	9b04      	ldr	r3, [sp, #16]
 800a51a:	f003 0301 	and.w	r3, r3, #1
 800a51e:	462f      	mov	r7, r5
 800a520:	9306      	str	r3, [sp, #24]
 800a522:	4605      	mov	r5, r0
 800a524:	9b00      	ldr	r3, [sp, #0]
 800a526:	9802      	ldr	r0, [sp, #8]
 800a528:	4621      	mov	r1, r4
 800a52a:	f103 3bff 	add.w	fp, r3, #4294967295
 800a52e:	f7ff fa8b 	bl	8009a48 <quorem>
 800a532:	4603      	mov	r3, r0
 800a534:	3330      	adds	r3, #48	@ 0x30
 800a536:	9003      	str	r0, [sp, #12]
 800a538:	4639      	mov	r1, r7
 800a53a:	9802      	ldr	r0, [sp, #8]
 800a53c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a53e:	f000 fc97 	bl	800ae70 <__mcmp>
 800a542:	462a      	mov	r2, r5
 800a544:	9004      	str	r0, [sp, #16]
 800a546:	4621      	mov	r1, r4
 800a548:	4648      	mov	r0, r9
 800a54a:	f000 fcad 	bl	800aea8 <__mdiff>
 800a54e:	68c2      	ldr	r2, [r0, #12]
 800a550:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a552:	4606      	mov	r6, r0
 800a554:	bb02      	cbnz	r2, 800a598 <_dtoa_r+0xa40>
 800a556:	4601      	mov	r1, r0
 800a558:	9802      	ldr	r0, [sp, #8]
 800a55a:	f000 fc89 	bl	800ae70 <__mcmp>
 800a55e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a560:	4602      	mov	r2, r0
 800a562:	4631      	mov	r1, r6
 800a564:	4648      	mov	r0, r9
 800a566:	920c      	str	r2, [sp, #48]	@ 0x30
 800a568:	9309      	str	r3, [sp, #36]	@ 0x24
 800a56a:	f000 fa05 	bl	800a978 <_Bfree>
 800a56e:	9b07      	ldr	r3, [sp, #28]
 800a570:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a572:	9e00      	ldr	r6, [sp, #0]
 800a574:	ea42 0103 	orr.w	r1, r2, r3
 800a578:	9b06      	ldr	r3, [sp, #24]
 800a57a:	4319      	orrs	r1, r3
 800a57c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a57e:	d10d      	bne.n	800a59c <_dtoa_r+0xa44>
 800a580:	2b39      	cmp	r3, #57	@ 0x39
 800a582:	d027      	beq.n	800a5d4 <_dtoa_r+0xa7c>
 800a584:	9a04      	ldr	r2, [sp, #16]
 800a586:	2a00      	cmp	r2, #0
 800a588:	dd01      	ble.n	800a58e <_dtoa_r+0xa36>
 800a58a:	9b03      	ldr	r3, [sp, #12]
 800a58c:	3331      	adds	r3, #49	@ 0x31
 800a58e:	f88b 3000 	strb.w	r3, [fp]
 800a592:	e52e      	b.n	8009ff2 <_dtoa_r+0x49a>
 800a594:	4628      	mov	r0, r5
 800a596:	e7b9      	b.n	800a50c <_dtoa_r+0x9b4>
 800a598:	2201      	movs	r2, #1
 800a59a:	e7e2      	b.n	800a562 <_dtoa_r+0xa0a>
 800a59c:	9904      	ldr	r1, [sp, #16]
 800a59e:	2900      	cmp	r1, #0
 800a5a0:	db04      	blt.n	800a5ac <_dtoa_r+0xa54>
 800a5a2:	9807      	ldr	r0, [sp, #28]
 800a5a4:	4301      	orrs	r1, r0
 800a5a6:	9806      	ldr	r0, [sp, #24]
 800a5a8:	4301      	orrs	r1, r0
 800a5aa:	d120      	bne.n	800a5ee <_dtoa_r+0xa96>
 800a5ac:	2a00      	cmp	r2, #0
 800a5ae:	ddee      	ble.n	800a58e <_dtoa_r+0xa36>
 800a5b0:	9902      	ldr	r1, [sp, #8]
 800a5b2:	9300      	str	r3, [sp, #0]
 800a5b4:	2201      	movs	r2, #1
 800a5b6:	4648      	mov	r0, r9
 800a5b8:	f000 fbee 	bl	800ad98 <__lshift>
 800a5bc:	4621      	mov	r1, r4
 800a5be:	9002      	str	r0, [sp, #8]
 800a5c0:	f000 fc56 	bl	800ae70 <__mcmp>
 800a5c4:	2800      	cmp	r0, #0
 800a5c6:	9b00      	ldr	r3, [sp, #0]
 800a5c8:	dc02      	bgt.n	800a5d0 <_dtoa_r+0xa78>
 800a5ca:	d1e0      	bne.n	800a58e <_dtoa_r+0xa36>
 800a5cc:	07da      	lsls	r2, r3, #31
 800a5ce:	d5de      	bpl.n	800a58e <_dtoa_r+0xa36>
 800a5d0:	2b39      	cmp	r3, #57	@ 0x39
 800a5d2:	d1da      	bne.n	800a58a <_dtoa_r+0xa32>
 800a5d4:	2339      	movs	r3, #57	@ 0x39
 800a5d6:	f88b 3000 	strb.w	r3, [fp]
 800a5da:	4633      	mov	r3, r6
 800a5dc:	461e      	mov	r6, r3
 800a5de:	3b01      	subs	r3, #1
 800a5e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800a5e4:	2a39      	cmp	r2, #57	@ 0x39
 800a5e6:	d04e      	beq.n	800a686 <_dtoa_r+0xb2e>
 800a5e8:	3201      	adds	r2, #1
 800a5ea:	701a      	strb	r2, [r3, #0]
 800a5ec:	e501      	b.n	8009ff2 <_dtoa_r+0x49a>
 800a5ee:	2a00      	cmp	r2, #0
 800a5f0:	dd03      	ble.n	800a5fa <_dtoa_r+0xaa2>
 800a5f2:	2b39      	cmp	r3, #57	@ 0x39
 800a5f4:	d0ee      	beq.n	800a5d4 <_dtoa_r+0xa7c>
 800a5f6:	3301      	adds	r3, #1
 800a5f8:	e7c9      	b.n	800a58e <_dtoa_r+0xa36>
 800a5fa:	9a00      	ldr	r2, [sp, #0]
 800a5fc:	9908      	ldr	r1, [sp, #32]
 800a5fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800a602:	428a      	cmp	r2, r1
 800a604:	d028      	beq.n	800a658 <_dtoa_r+0xb00>
 800a606:	9902      	ldr	r1, [sp, #8]
 800a608:	2300      	movs	r3, #0
 800a60a:	220a      	movs	r2, #10
 800a60c:	4648      	mov	r0, r9
 800a60e:	f000 f9d5 	bl	800a9bc <__multadd>
 800a612:	42af      	cmp	r7, r5
 800a614:	9002      	str	r0, [sp, #8]
 800a616:	f04f 0300 	mov.w	r3, #0
 800a61a:	f04f 020a 	mov.w	r2, #10
 800a61e:	4639      	mov	r1, r7
 800a620:	4648      	mov	r0, r9
 800a622:	d107      	bne.n	800a634 <_dtoa_r+0xadc>
 800a624:	f000 f9ca 	bl	800a9bc <__multadd>
 800a628:	4607      	mov	r7, r0
 800a62a:	4605      	mov	r5, r0
 800a62c:	9b00      	ldr	r3, [sp, #0]
 800a62e:	3301      	adds	r3, #1
 800a630:	9300      	str	r3, [sp, #0]
 800a632:	e777      	b.n	800a524 <_dtoa_r+0x9cc>
 800a634:	f000 f9c2 	bl	800a9bc <__multadd>
 800a638:	4629      	mov	r1, r5
 800a63a:	4607      	mov	r7, r0
 800a63c:	2300      	movs	r3, #0
 800a63e:	220a      	movs	r2, #10
 800a640:	4648      	mov	r0, r9
 800a642:	f000 f9bb 	bl	800a9bc <__multadd>
 800a646:	4605      	mov	r5, r0
 800a648:	e7f0      	b.n	800a62c <_dtoa_r+0xad4>
 800a64a:	f1bb 0f00 	cmp.w	fp, #0
 800a64e:	bfcc      	ite	gt
 800a650:	465e      	movgt	r6, fp
 800a652:	2601      	movle	r6, #1
 800a654:	4456      	add	r6, sl
 800a656:	2700      	movs	r7, #0
 800a658:	9902      	ldr	r1, [sp, #8]
 800a65a:	9300      	str	r3, [sp, #0]
 800a65c:	2201      	movs	r2, #1
 800a65e:	4648      	mov	r0, r9
 800a660:	f000 fb9a 	bl	800ad98 <__lshift>
 800a664:	4621      	mov	r1, r4
 800a666:	9002      	str	r0, [sp, #8]
 800a668:	f000 fc02 	bl	800ae70 <__mcmp>
 800a66c:	2800      	cmp	r0, #0
 800a66e:	dcb4      	bgt.n	800a5da <_dtoa_r+0xa82>
 800a670:	d102      	bne.n	800a678 <_dtoa_r+0xb20>
 800a672:	9b00      	ldr	r3, [sp, #0]
 800a674:	07db      	lsls	r3, r3, #31
 800a676:	d4b0      	bmi.n	800a5da <_dtoa_r+0xa82>
 800a678:	4633      	mov	r3, r6
 800a67a:	461e      	mov	r6, r3
 800a67c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a680:	2a30      	cmp	r2, #48	@ 0x30
 800a682:	d0fa      	beq.n	800a67a <_dtoa_r+0xb22>
 800a684:	e4b5      	b.n	8009ff2 <_dtoa_r+0x49a>
 800a686:	459a      	cmp	sl, r3
 800a688:	d1a8      	bne.n	800a5dc <_dtoa_r+0xa84>
 800a68a:	2331      	movs	r3, #49	@ 0x31
 800a68c:	f108 0801 	add.w	r8, r8, #1
 800a690:	f88a 3000 	strb.w	r3, [sl]
 800a694:	e4ad      	b.n	8009ff2 <_dtoa_r+0x49a>
 800a696:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a698:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800a6f4 <_dtoa_r+0xb9c>
 800a69c:	b11b      	cbz	r3, 800a6a6 <_dtoa_r+0xb4e>
 800a69e:	f10a 0308 	add.w	r3, sl, #8
 800a6a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a6a4:	6013      	str	r3, [r2, #0]
 800a6a6:	4650      	mov	r0, sl
 800a6a8:	b017      	add	sp, #92	@ 0x5c
 800a6aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6ae:	9b07      	ldr	r3, [sp, #28]
 800a6b0:	2b01      	cmp	r3, #1
 800a6b2:	f77f ae2e 	ble.w	800a312 <_dtoa_r+0x7ba>
 800a6b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a6b8:	9308      	str	r3, [sp, #32]
 800a6ba:	2001      	movs	r0, #1
 800a6bc:	e64d      	b.n	800a35a <_dtoa_r+0x802>
 800a6be:	f1bb 0f00 	cmp.w	fp, #0
 800a6c2:	f77f aed9 	ble.w	800a478 <_dtoa_r+0x920>
 800a6c6:	4656      	mov	r6, sl
 800a6c8:	9802      	ldr	r0, [sp, #8]
 800a6ca:	4621      	mov	r1, r4
 800a6cc:	f7ff f9bc 	bl	8009a48 <quorem>
 800a6d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800a6d4:	f806 3b01 	strb.w	r3, [r6], #1
 800a6d8:	eba6 020a 	sub.w	r2, r6, sl
 800a6dc:	4593      	cmp	fp, r2
 800a6de:	ddb4      	ble.n	800a64a <_dtoa_r+0xaf2>
 800a6e0:	9902      	ldr	r1, [sp, #8]
 800a6e2:	2300      	movs	r3, #0
 800a6e4:	220a      	movs	r2, #10
 800a6e6:	4648      	mov	r0, r9
 800a6e8:	f000 f968 	bl	800a9bc <__multadd>
 800a6ec:	9002      	str	r0, [sp, #8]
 800a6ee:	e7eb      	b.n	800a6c8 <_dtoa_r+0xb70>
 800a6f0:	0800d251 	.word	0x0800d251
 800a6f4:	0800d1d5 	.word	0x0800d1d5

0800a6f8 <_free_r>:
 800a6f8:	b538      	push	{r3, r4, r5, lr}
 800a6fa:	4605      	mov	r5, r0
 800a6fc:	2900      	cmp	r1, #0
 800a6fe:	d041      	beq.n	800a784 <_free_r+0x8c>
 800a700:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a704:	1f0c      	subs	r4, r1, #4
 800a706:	2b00      	cmp	r3, #0
 800a708:	bfb8      	it	lt
 800a70a:	18e4      	addlt	r4, r4, r3
 800a70c:	f000 f8e8 	bl	800a8e0 <__malloc_lock>
 800a710:	4a1d      	ldr	r2, [pc, #116]	@ (800a788 <_free_r+0x90>)
 800a712:	6813      	ldr	r3, [r2, #0]
 800a714:	b933      	cbnz	r3, 800a724 <_free_r+0x2c>
 800a716:	6063      	str	r3, [r4, #4]
 800a718:	6014      	str	r4, [r2, #0]
 800a71a:	4628      	mov	r0, r5
 800a71c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a720:	f000 b8e4 	b.w	800a8ec <__malloc_unlock>
 800a724:	42a3      	cmp	r3, r4
 800a726:	d908      	bls.n	800a73a <_free_r+0x42>
 800a728:	6820      	ldr	r0, [r4, #0]
 800a72a:	1821      	adds	r1, r4, r0
 800a72c:	428b      	cmp	r3, r1
 800a72e:	bf01      	itttt	eq
 800a730:	6819      	ldreq	r1, [r3, #0]
 800a732:	685b      	ldreq	r3, [r3, #4]
 800a734:	1809      	addeq	r1, r1, r0
 800a736:	6021      	streq	r1, [r4, #0]
 800a738:	e7ed      	b.n	800a716 <_free_r+0x1e>
 800a73a:	461a      	mov	r2, r3
 800a73c:	685b      	ldr	r3, [r3, #4]
 800a73e:	b10b      	cbz	r3, 800a744 <_free_r+0x4c>
 800a740:	42a3      	cmp	r3, r4
 800a742:	d9fa      	bls.n	800a73a <_free_r+0x42>
 800a744:	6811      	ldr	r1, [r2, #0]
 800a746:	1850      	adds	r0, r2, r1
 800a748:	42a0      	cmp	r0, r4
 800a74a:	d10b      	bne.n	800a764 <_free_r+0x6c>
 800a74c:	6820      	ldr	r0, [r4, #0]
 800a74e:	4401      	add	r1, r0
 800a750:	1850      	adds	r0, r2, r1
 800a752:	4283      	cmp	r3, r0
 800a754:	6011      	str	r1, [r2, #0]
 800a756:	d1e0      	bne.n	800a71a <_free_r+0x22>
 800a758:	6818      	ldr	r0, [r3, #0]
 800a75a:	685b      	ldr	r3, [r3, #4]
 800a75c:	6053      	str	r3, [r2, #4]
 800a75e:	4408      	add	r0, r1
 800a760:	6010      	str	r0, [r2, #0]
 800a762:	e7da      	b.n	800a71a <_free_r+0x22>
 800a764:	d902      	bls.n	800a76c <_free_r+0x74>
 800a766:	230c      	movs	r3, #12
 800a768:	602b      	str	r3, [r5, #0]
 800a76a:	e7d6      	b.n	800a71a <_free_r+0x22>
 800a76c:	6820      	ldr	r0, [r4, #0]
 800a76e:	1821      	adds	r1, r4, r0
 800a770:	428b      	cmp	r3, r1
 800a772:	bf04      	itt	eq
 800a774:	6819      	ldreq	r1, [r3, #0]
 800a776:	685b      	ldreq	r3, [r3, #4]
 800a778:	6063      	str	r3, [r4, #4]
 800a77a:	bf04      	itt	eq
 800a77c:	1809      	addeq	r1, r1, r0
 800a77e:	6021      	streq	r1, [r4, #0]
 800a780:	6054      	str	r4, [r2, #4]
 800a782:	e7ca      	b.n	800a71a <_free_r+0x22>
 800a784:	bd38      	pop	{r3, r4, r5, pc}
 800a786:	bf00      	nop
 800a788:	20000a44 	.word	0x20000a44

0800a78c <malloc>:
 800a78c:	4b02      	ldr	r3, [pc, #8]	@ (800a798 <malloc+0xc>)
 800a78e:	4601      	mov	r1, r0
 800a790:	6818      	ldr	r0, [r3, #0]
 800a792:	f000 b825 	b.w	800a7e0 <_malloc_r>
 800a796:	bf00      	nop
 800a798:	20000018 	.word	0x20000018

0800a79c <sbrk_aligned>:
 800a79c:	b570      	push	{r4, r5, r6, lr}
 800a79e:	4e0f      	ldr	r6, [pc, #60]	@ (800a7dc <sbrk_aligned+0x40>)
 800a7a0:	460c      	mov	r4, r1
 800a7a2:	6831      	ldr	r1, [r6, #0]
 800a7a4:	4605      	mov	r5, r0
 800a7a6:	b911      	cbnz	r1, 800a7ae <sbrk_aligned+0x12>
 800a7a8:	f001 ffca 	bl	800c740 <_sbrk_r>
 800a7ac:	6030      	str	r0, [r6, #0]
 800a7ae:	4621      	mov	r1, r4
 800a7b0:	4628      	mov	r0, r5
 800a7b2:	f001 ffc5 	bl	800c740 <_sbrk_r>
 800a7b6:	1c43      	adds	r3, r0, #1
 800a7b8:	d103      	bne.n	800a7c2 <sbrk_aligned+0x26>
 800a7ba:	f04f 34ff 	mov.w	r4, #4294967295
 800a7be:	4620      	mov	r0, r4
 800a7c0:	bd70      	pop	{r4, r5, r6, pc}
 800a7c2:	1cc4      	adds	r4, r0, #3
 800a7c4:	f024 0403 	bic.w	r4, r4, #3
 800a7c8:	42a0      	cmp	r0, r4
 800a7ca:	d0f8      	beq.n	800a7be <sbrk_aligned+0x22>
 800a7cc:	1a21      	subs	r1, r4, r0
 800a7ce:	4628      	mov	r0, r5
 800a7d0:	f001 ffb6 	bl	800c740 <_sbrk_r>
 800a7d4:	3001      	adds	r0, #1
 800a7d6:	d1f2      	bne.n	800a7be <sbrk_aligned+0x22>
 800a7d8:	e7ef      	b.n	800a7ba <sbrk_aligned+0x1e>
 800a7da:	bf00      	nop
 800a7dc:	20000a40 	.word	0x20000a40

0800a7e0 <_malloc_r>:
 800a7e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7e4:	1ccd      	adds	r5, r1, #3
 800a7e6:	f025 0503 	bic.w	r5, r5, #3
 800a7ea:	3508      	adds	r5, #8
 800a7ec:	2d0c      	cmp	r5, #12
 800a7ee:	bf38      	it	cc
 800a7f0:	250c      	movcc	r5, #12
 800a7f2:	2d00      	cmp	r5, #0
 800a7f4:	4606      	mov	r6, r0
 800a7f6:	db01      	blt.n	800a7fc <_malloc_r+0x1c>
 800a7f8:	42a9      	cmp	r1, r5
 800a7fa:	d904      	bls.n	800a806 <_malloc_r+0x26>
 800a7fc:	230c      	movs	r3, #12
 800a7fe:	6033      	str	r3, [r6, #0]
 800a800:	2000      	movs	r0, #0
 800a802:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a806:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a8dc <_malloc_r+0xfc>
 800a80a:	f000 f869 	bl	800a8e0 <__malloc_lock>
 800a80e:	f8d8 3000 	ldr.w	r3, [r8]
 800a812:	461c      	mov	r4, r3
 800a814:	bb44      	cbnz	r4, 800a868 <_malloc_r+0x88>
 800a816:	4629      	mov	r1, r5
 800a818:	4630      	mov	r0, r6
 800a81a:	f7ff ffbf 	bl	800a79c <sbrk_aligned>
 800a81e:	1c43      	adds	r3, r0, #1
 800a820:	4604      	mov	r4, r0
 800a822:	d158      	bne.n	800a8d6 <_malloc_r+0xf6>
 800a824:	f8d8 4000 	ldr.w	r4, [r8]
 800a828:	4627      	mov	r7, r4
 800a82a:	2f00      	cmp	r7, #0
 800a82c:	d143      	bne.n	800a8b6 <_malloc_r+0xd6>
 800a82e:	2c00      	cmp	r4, #0
 800a830:	d04b      	beq.n	800a8ca <_malloc_r+0xea>
 800a832:	6823      	ldr	r3, [r4, #0]
 800a834:	4639      	mov	r1, r7
 800a836:	4630      	mov	r0, r6
 800a838:	eb04 0903 	add.w	r9, r4, r3
 800a83c:	f001 ff80 	bl	800c740 <_sbrk_r>
 800a840:	4581      	cmp	r9, r0
 800a842:	d142      	bne.n	800a8ca <_malloc_r+0xea>
 800a844:	6821      	ldr	r1, [r4, #0]
 800a846:	1a6d      	subs	r5, r5, r1
 800a848:	4629      	mov	r1, r5
 800a84a:	4630      	mov	r0, r6
 800a84c:	f7ff ffa6 	bl	800a79c <sbrk_aligned>
 800a850:	3001      	adds	r0, #1
 800a852:	d03a      	beq.n	800a8ca <_malloc_r+0xea>
 800a854:	6823      	ldr	r3, [r4, #0]
 800a856:	442b      	add	r3, r5
 800a858:	6023      	str	r3, [r4, #0]
 800a85a:	f8d8 3000 	ldr.w	r3, [r8]
 800a85e:	685a      	ldr	r2, [r3, #4]
 800a860:	bb62      	cbnz	r2, 800a8bc <_malloc_r+0xdc>
 800a862:	f8c8 7000 	str.w	r7, [r8]
 800a866:	e00f      	b.n	800a888 <_malloc_r+0xa8>
 800a868:	6822      	ldr	r2, [r4, #0]
 800a86a:	1b52      	subs	r2, r2, r5
 800a86c:	d420      	bmi.n	800a8b0 <_malloc_r+0xd0>
 800a86e:	2a0b      	cmp	r2, #11
 800a870:	d917      	bls.n	800a8a2 <_malloc_r+0xc2>
 800a872:	1961      	adds	r1, r4, r5
 800a874:	42a3      	cmp	r3, r4
 800a876:	6025      	str	r5, [r4, #0]
 800a878:	bf18      	it	ne
 800a87a:	6059      	strne	r1, [r3, #4]
 800a87c:	6863      	ldr	r3, [r4, #4]
 800a87e:	bf08      	it	eq
 800a880:	f8c8 1000 	streq.w	r1, [r8]
 800a884:	5162      	str	r2, [r4, r5]
 800a886:	604b      	str	r3, [r1, #4]
 800a888:	4630      	mov	r0, r6
 800a88a:	f000 f82f 	bl	800a8ec <__malloc_unlock>
 800a88e:	f104 000b 	add.w	r0, r4, #11
 800a892:	1d23      	adds	r3, r4, #4
 800a894:	f020 0007 	bic.w	r0, r0, #7
 800a898:	1ac2      	subs	r2, r0, r3
 800a89a:	bf1c      	itt	ne
 800a89c:	1a1b      	subne	r3, r3, r0
 800a89e:	50a3      	strne	r3, [r4, r2]
 800a8a0:	e7af      	b.n	800a802 <_malloc_r+0x22>
 800a8a2:	6862      	ldr	r2, [r4, #4]
 800a8a4:	42a3      	cmp	r3, r4
 800a8a6:	bf0c      	ite	eq
 800a8a8:	f8c8 2000 	streq.w	r2, [r8]
 800a8ac:	605a      	strne	r2, [r3, #4]
 800a8ae:	e7eb      	b.n	800a888 <_malloc_r+0xa8>
 800a8b0:	4623      	mov	r3, r4
 800a8b2:	6864      	ldr	r4, [r4, #4]
 800a8b4:	e7ae      	b.n	800a814 <_malloc_r+0x34>
 800a8b6:	463c      	mov	r4, r7
 800a8b8:	687f      	ldr	r7, [r7, #4]
 800a8ba:	e7b6      	b.n	800a82a <_malloc_r+0x4a>
 800a8bc:	461a      	mov	r2, r3
 800a8be:	685b      	ldr	r3, [r3, #4]
 800a8c0:	42a3      	cmp	r3, r4
 800a8c2:	d1fb      	bne.n	800a8bc <_malloc_r+0xdc>
 800a8c4:	2300      	movs	r3, #0
 800a8c6:	6053      	str	r3, [r2, #4]
 800a8c8:	e7de      	b.n	800a888 <_malloc_r+0xa8>
 800a8ca:	230c      	movs	r3, #12
 800a8cc:	6033      	str	r3, [r6, #0]
 800a8ce:	4630      	mov	r0, r6
 800a8d0:	f000 f80c 	bl	800a8ec <__malloc_unlock>
 800a8d4:	e794      	b.n	800a800 <_malloc_r+0x20>
 800a8d6:	6005      	str	r5, [r0, #0]
 800a8d8:	e7d6      	b.n	800a888 <_malloc_r+0xa8>
 800a8da:	bf00      	nop
 800a8dc:	20000a44 	.word	0x20000a44

0800a8e0 <__malloc_lock>:
 800a8e0:	4801      	ldr	r0, [pc, #4]	@ (800a8e8 <__malloc_lock+0x8>)
 800a8e2:	f7ff b8a8 	b.w	8009a36 <__retarget_lock_acquire_recursive>
 800a8e6:	bf00      	nop
 800a8e8:	20000a3c 	.word	0x20000a3c

0800a8ec <__malloc_unlock>:
 800a8ec:	4801      	ldr	r0, [pc, #4]	@ (800a8f4 <__malloc_unlock+0x8>)
 800a8ee:	f7ff b8a3 	b.w	8009a38 <__retarget_lock_release_recursive>
 800a8f2:	bf00      	nop
 800a8f4:	20000a3c 	.word	0x20000a3c

0800a8f8 <_Balloc>:
 800a8f8:	b570      	push	{r4, r5, r6, lr}
 800a8fa:	69c6      	ldr	r6, [r0, #28]
 800a8fc:	4604      	mov	r4, r0
 800a8fe:	460d      	mov	r5, r1
 800a900:	b976      	cbnz	r6, 800a920 <_Balloc+0x28>
 800a902:	2010      	movs	r0, #16
 800a904:	f7ff ff42 	bl	800a78c <malloc>
 800a908:	4602      	mov	r2, r0
 800a90a:	61e0      	str	r0, [r4, #28]
 800a90c:	b920      	cbnz	r0, 800a918 <_Balloc+0x20>
 800a90e:	4b18      	ldr	r3, [pc, #96]	@ (800a970 <_Balloc+0x78>)
 800a910:	4818      	ldr	r0, [pc, #96]	@ (800a974 <_Balloc+0x7c>)
 800a912:	216b      	movs	r1, #107	@ 0x6b
 800a914:	f001 ff3c 	bl	800c790 <__assert_func>
 800a918:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a91c:	6006      	str	r6, [r0, #0]
 800a91e:	60c6      	str	r6, [r0, #12]
 800a920:	69e6      	ldr	r6, [r4, #28]
 800a922:	68f3      	ldr	r3, [r6, #12]
 800a924:	b183      	cbz	r3, 800a948 <_Balloc+0x50>
 800a926:	69e3      	ldr	r3, [r4, #28]
 800a928:	68db      	ldr	r3, [r3, #12]
 800a92a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a92e:	b9b8      	cbnz	r0, 800a960 <_Balloc+0x68>
 800a930:	2101      	movs	r1, #1
 800a932:	fa01 f605 	lsl.w	r6, r1, r5
 800a936:	1d72      	adds	r2, r6, #5
 800a938:	0092      	lsls	r2, r2, #2
 800a93a:	4620      	mov	r0, r4
 800a93c:	f001 ff46 	bl	800c7cc <_calloc_r>
 800a940:	b160      	cbz	r0, 800a95c <_Balloc+0x64>
 800a942:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a946:	e00e      	b.n	800a966 <_Balloc+0x6e>
 800a948:	2221      	movs	r2, #33	@ 0x21
 800a94a:	2104      	movs	r1, #4
 800a94c:	4620      	mov	r0, r4
 800a94e:	f001 ff3d 	bl	800c7cc <_calloc_r>
 800a952:	69e3      	ldr	r3, [r4, #28]
 800a954:	60f0      	str	r0, [r6, #12]
 800a956:	68db      	ldr	r3, [r3, #12]
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d1e4      	bne.n	800a926 <_Balloc+0x2e>
 800a95c:	2000      	movs	r0, #0
 800a95e:	bd70      	pop	{r4, r5, r6, pc}
 800a960:	6802      	ldr	r2, [r0, #0]
 800a962:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a966:	2300      	movs	r3, #0
 800a968:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a96c:	e7f7      	b.n	800a95e <_Balloc+0x66>
 800a96e:	bf00      	nop
 800a970:	0800d1e2 	.word	0x0800d1e2
 800a974:	0800d262 	.word	0x0800d262

0800a978 <_Bfree>:
 800a978:	b570      	push	{r4, r5, r6, lr}
 800a97a:	69c6      	ldr	r6, [r0, #28]
 800a97c:	4605      	mov	r5, r0
 800a97e:	460c      	mov	r4, r1
 800a980:	b976      	cbnz	r6, 800a9a0 <_Bfree+0x28>
 800a982:	2010      	movs	r0, #16
 800a984:	f7ff ff02 	bl	800a78c <malloc>
 800a988:	4602      	mov	r2, r0
 800a98a:	61e8      	str	r0, [r5, #28]
 800a98c:	b920      	cbnz	r0, 800a998 <_Bfree+0x20>
 800a98e:	4b09      	ldr	r3, [pc, #36]	@ (800a9b4 <_Bfree+0x3c>)
 800a990:	4809      	ldr	r0, [pc, #36]	@ (800a9b8 <_Bfree+0x40>)
 800a992:	218f      	movs	r1, #143	@ 0x8f
 800a994:	f001 fefc 	bl	800c790 <__assert_func>
 800a998:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a99c:	6006      	str	r6, [r0, #0]
 800a99e:	60c6      	str	r6, [r0, #12]
 800a9a0:	b13c      	cbz	r4, 800a9b2 <_Bfree+0x3a>
 800a9a2:	69eb      	ldr	r3, [r5, #28]
 800a9a4:	6862      	ldr	r2, [r4, #4]
 800a9a6:	68db      	ldr	r3, [r3, #12]
 800a9a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a9ac:	6021      	str	r1, [r4, #0]
 800a9ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a9b2:	bd70      	pop	{r4, r5, r6, pc}
 800a9b4:	0800d1e2 	.word	0x0800d1e2
 800a9b8:	0800d262 	.word	0x0800d262

0800a9bc <__multadd>:
 800a9bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9c0:	690d      	ldr	r5, [r1, #16]
 800a9c2:	4607      	mov	r7, r0
 800a9c4:	460c      	mov	r4, r1
 800a9c6:	461e      	mov	r6, r3
 800a9c8:	f101 0c14 	add.w	ip, r1, #20
 800a9cc:	2000      	movs	r0, #0
 800a9ce:	f8dc 3000 	ldr.w	r3, [ip]
 800a9d2:	b299      	uxth	r1, r3
 800a9d4:	fb02 6101 	mla	r1, r2, r1, r6
 800a9d8:	0c1e      	lsrs	r6, r3, #16
 800a9da:	0c0b      	lsrs	r3, r1, #16
 800a9dc:	fb02 3306 	mla	r3, r2, r6, r3
 800a9e0:	b289      	uxth	r1, r1
 800a9e2:	3001      	adds	r0, #1
 800a9e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a9e8:	4285      	cmp	r5, r0
 800a9ea:	f84c 1b04 	str.w	r1, [ip], #4
 800a9ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a9f2:	dcec      	bgt.n	800a9ce <__multadd+0x12>
 800a9f4:	b30e      	cbz	r6, 800aa3a <__multadd+0x7e>
 800a9f6:	68a3      	ldr	r3, [r4, #8]
 800a9f8:	42ab      	cmp	r3, r5
 800a9fa:	dc19      	bgt.n	800aa30 <__multadd+0x74>
 800a9fc:	6861      	ldr	r1, [r4, #4]
 800a9fe:	4638      	mov	r0, r7
 800aa00:	3101      	adds	r1, #1
 800aa02:	f7ff ff79 	bl	800a8f8 <_Balloc>
 800aa06:	4680      	mov	r8, r0
 800aa08:	b928      	cbnz	r0, 800aa16 <__multadd+0x5a>
 800aa0a:	4602      	mov	r2, r0
 800aa0c:	4b0c      	ldr	r3, [pc, #48]	@ (800aa40 <__multadd+0x84>)
 800aa0e:	480d      	ldr	r0, [pc, #52]	@ (800aa44 <__multadd+0x88>)
 800aa10:	21ba      	movs	r1, #186	@ 0xba
 800aa12:	f001 febd 	bl	800c790 <__assert_func>
 800aa16:	6922      	ldr	r2, [r4, #16]
 800aa18:	3202      	adds	r2, #2
 800aa1a:	f104 010c 	add.w	r1, r4, #12
 800aa1e:	0092      	lsls	r2, r2, #2
 800aa20:	300c      	adds	r0, #12
 800aa22:	f001 fe9d 	bl	800c760 <memcpy>
 800aa26:	4621      	mov	r1, r4
 800aa28:	4638      	mov	r0, r7
 800aa2a:	f7ff ffa5 	bl	800a978 <_Bfree>
 800aa2e:	4644      	mov	r4, r8
 800aa30:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800aa34:	3501      	adds	r5, #1
 800aa36:	615e      	str	r6, [r3, #20]
 800aa38:	6125      	str	r5, [r4, #16]
 800aa3a:	4620      	mov	r0, r4
 800aa3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa40:	0800d251 	.word	0x0800d251
 800aa44:	0800d262 	.word	0x0800d262

0800aa48 <__s2b>:
 800aa48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aa4c:	460c      	mov	r4, r1
 800aa4e:	4615      	mov	r5, r2
 800aa50:	461f      	mov	r7, r3
 800aa52:	2209      	movs	r2, #9
 800aa54:	3308      	adds	r3, #8
 800aa56:	4606      	mov	r6, r0
 800aa58:	fb93 f3f2 	sdiv	r3, r3, r2
 800aa5c:	2100      	movs	r1, #0
 800aa5e:	2201      	movs	r2, #1
 800aa60:	429a      	cmp	r2, r3
 800aa62:	db09      	blt.n	800aa78 <__s2b+0x30>
 800aa64:	4630      	mov	r0, r6
 800aa66:	f7ff ff47 	bl	800a8f8 <_Balloc>
 800aa6a:	b940      	cbnz	r0, 800aa7e <__s2b+0x36>
 800aa6c:	4602      	mov	r2, r0
 800aa6e:	4b19      	ldr	r3, [pc, #100]	@ (800aad4 <__s2b+0x8c>)
 800aa70:	4819      	ldr	r0, [pc, #100]	@ (800aad8 <__s2b+0x90>)
 800aa72:	21d3      	movs	r1, #211	@ 0xd3
 800aa74:	f001 fe8c 	bl	800c790 <__assert_func>
 800aa78:	0052      	lsls	r2, r2, #1
 800aa7a:	3101      	adds	r1, #1
 800aa7c:	e7f0      	b.n	800aa60 <__s2b+0x18>
 800aa7e:	9b08      	ldr	r3, [sp, #32]
 800aa80:	6143      	str	r3, [r0, #20]
 800aa82:	2d09      	cmp	r5, #9
 800aa84:	f04f 0301 	mov.w	r3, #1
 800aa88:	6103      	str	r3, [r0, #16]
 800aa8a:	dd16      	ble.n	800aaba <__s2b+0x72>
 800aa8c:	f104 0909 	add.w	r9, r4, #9
 800aa90:	46c8      	mov	r8, r9
 800aa92:	442c      	add	r4, r5
 800aa94:	f818 3b01 	ldrb.w	r3, [r8], #1
 800aa98:	4601      	mov	r1, r0
 800aa9a:	3b30      	subs	r3, #48	@ 0x30
 800aa9c:	220a      	movs	r2, #10
 800aa9e:	4630      	mov	r0, r6
 800aaa0:	f7ff ff8c 	bl	800a9bc <__multadd>
 800aaa4:	45a0      	cmp	r8, r4
 800aaa6:	d1f5      	bne.n	800aa94 <__s2b+0x4c>
 800aaa8:	f1a5 0408 	sub.w	r4, r5, #8
 800aaac:	444c      	add	r4, r9
 800aaae:	1b2d      	subs	r5, r5, r4
 800aab0:	1963      	adds	r3, r4, r5
 800aab2:	42bb      	cmp	r3, r7
 800aab4:	db04      	blt.n	800aac0 <__s2b+0x78>
 800aab6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aaba:	340a      	adds	r4, #10
 800aabc:	2509      	movs	r5, #9
 800aabe:	e7f6      	b.n	800aaae <__s2b+0x66>
 800aac0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800aac4:	4601      	mov	r1, r0
 800aac6:	3b30      	subs	r3, #48	@ 0x30
 800aac8:	220a      	movs	r2, #10
 800aaca:	4630      	mov	r0, r6
 800aacc:	f7ff ff76 	bl	800a9bc <__multadd>
 800aad0:	e7ee      	b.n	800aab0 <__s2b+0x68>
 800aad2:	bf00      	nop
 800aad4:	0800d251 	.word	0x0800d251
 800aad8:	0800d262 	.word	0x0800d262

0800aadc <__hi0bits>:
 800aadc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800aae0:	4603      	mov	r3, r0
 800aae2:	bf36      	itet	cc
 800aae4:	0403      	lslcc	r3, r0, #16
 800aae6:	2000      	movcs	r0, #0
 800aae8:	2010      	movcc	r0, #16
 800aaea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800aaee:	bf3c      	itt	cc
 800aaf0:	021b      	lslcc	r3, r3, #8
 800aaf2:	3008      	addcc	r0, #8
 800aaf4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800aaf8:	bf3c      	itt	cc
 800aafa:	011b      	lslcc	r3, r3, #4
 800aafc:	3004      	addcc	r0, #4
 800aafe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab02:	bf3c      	itt	cc
 800ab04:	009b      	lslcc	r3, r3, #2
 800ab06:	3002      	addcc	r0, #2
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	db05      	blt.n	800ab18 <__hi0bits+0x3c>
 800ab0c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ab10:	f100 0001 	add.w	r0, r0, #1
 800ab14:	bf08      	it	eq
 800ab16:	2020      	moveq	r0, #32
 800ab18:	4770      	bx	lr

0800ab1a <__lo0bits>:
 800ab1a:	6803      	ldr	r3, [r0, #0]
 800ab1c:	4602      	mov	r2, r0
 800ab1e:	f013 0007 	ands.w	r0, r3, #7
 800ab22:	d00b      	beq.n	800ab3c <__lo0bits+0x22>
 800ab24:	07d9      	lsls	r1, r3, #31
 800ab26:	d421      	bmi.n	800ab6c <__lo0bits+0x52>
 800ab28:	0798      	lsls	r0, r3, #30
 800ab2a:	bf49      	itett	mi
 800ab2c:	085b      	lsrmi	r3, r3, #1
 800ab2e:	089b      	lsrpl	r3, r3, #2
 800ab30:	2001      	movmi	r0, #1
 800ab32:	6013      	strmi	r3, [r2, #0]
 800ab34:	bf5c      	itt	pl
 800ab36:	6013      	strpl	r3, [r2, #0]
 800ab38:	2002      	movpl	r0, #2
 800ab3a:	4770      	bx	lr
 800ab3c:	b299      	uxth	r1, r3
 800ab3e:	b909      	cbnz	r1, 800ab44 <__lo0bits+0x2a>
 800ab40:	0c1b      	lsrs	r3, r3, #16
 800ab42:	2010      	movs	r0, #16
 800ab44:	b2d9      	uxtb	r1, r3
 800ab46:	b909      	cbnz	r1, 800ab4c <__lo0bits+0x32>
 800ab48:	3008      	adds	r0, #8
 800ab4a:	0a1b      	lsrs	r3, r3, #8
 800ab4c:	0719      	lsls	r1, r3, #28
 800ab4e:	bf04      	itt	eq
 800ab50:	091b      	lsreq	r3, r3, #4
 800ab52:	3004      	addeq	r0, #4
 800ab54:	0799      	lsls	r1, r3, #30
 800ab56:	bf04      	itt	eq
 800ab58:	089b      	lsreq	r3, r3, #2
 800ab5a:	3002      	addeq	r0, #2
 800ab5c:	07d9      	lsls	r1, r3, #31
 800ab5e:	d403      	bmi.n	800ab68 <__lo0bits+0x4e>
 800ab60:	085b      	lsrs	r3, r3, #1
 800ab62:	f100 0001 	add.w	r0, r0, #1
 800ab66:	d003      	beq.n	800ab70 <__lo0bits+0x56>
 800ab68:	6013      	str	r3, [r2, #0]
 800ab6a:	4770      	bx	lr
 800ab6c:	2000      	movs	r0, #0
 800ab6e:	4770      	bx	lr
 800ab70:	2020      	movs	r0, #32
 800ab72:	4770      	bx	lr

0800ab74 <__i2b>:
 800ab74:	b510      	push	{r4, lr}
 800ab76:	460c      	mov	r4, r1
 800ab78:	2101      	movs	r1, #1
 800ab7a:	f7ff febd 	bl	800a8f8 <_Balloc>
 800ab7e:	4602      	mov	r2, r0
 800ab80:	b928      	cbnz	r0, 800ab8e <__i2b+0x1a>
 800ab82:	4b05      	ldr	r3, [pc, #20]	@ (800ab98 <__i2b+0x24>)
 800ab84:	4805      	ldr	r0, [pc, #20]	@ (800ab9c <__i2b+0x28>)
 800ab86:	f240 1145 	movw	r1, #325	@ 0x145
 800ab8a:	f001 fe01 	bl	800c790 <__assert_func>
 800ab8e:	2301      	movs	r3, #1
 800ab90:	6144      	str	r4, [r0, #20]
 800ab92:	6103      	str	r3, [r0, #16]
 800ab94:	bd10      	pop	{r4, pc}
 800ab96:	bf00      	nop
 800ab98:	0800d251 	.word	0x0800d251
 800ab9c:	0800d262 	.word	0x0800d262

0800aba0 <__multiply>:
 800aba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aba4:	4617      	mov	r7, r2
 800aba6:	690a      	ldr	r2, [r1, #16]
 800aba8:	693b      	ldr	r3, [r7, #16]
 800abaa:	429a      	cmp	r2, r3
 800abac:	bfa8      	it	ge
 800abae:	463b      	movge	r3, r7
 800abb0:	4689      	mov	r9, r1
 800abb2:	bfa4      	itt	ge
 800abb4:	460f      	movge	r7, r1
 800abb6:	4699      	movge	r9, r3
 800abb8:	693d      	ldr	r5, [r7, #16]
 800abba:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800abbe:	68bb      	ldr	r3, [r7, #8]
 800abc0:	6879      	ldr	r1, [r7, #4]
 800abc2:	eb05 060a 	add.w	r6, r5, sl
 800abc6:	42b3      	cmp	r3, r6
 800abc8:	b085      	sub	sp, #20
 800abca:	bfb8      	it	lt
 800abcc:	3101      	addlt	r1, #1
 800abce:	f7ff fe93 	bl	800a8f8 <_Balloc>
 800abd2:	b930      	cbnz	r0, 800abe2 <__multiply+0x42>
 800abd4:	4602      	mov	r2, r0
 800abd6:	4b41      	ldr	r3, [pc, #260]	@ (800acdc <__multiply+0x13c>)
 800abd8:	4841      	ldr	r0, [pc, #260]	@ (800ace0 <__multiply+0x140>)
 800abda:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800abde:	f001 fdd7 	bl	800c790 <__assert_func>
 800abe2:	f100 0414 	add.w	r4, r0, #20
 800abe6:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800abea:	4623      	mov	r3, r4
 800abec:	2200      	movs	r2, #0
 800abee:	4573      	cmp	r3, lr
 800abf0:	d320      	bcc.n	800ac34 <__multiply+0x94>
 800abf2:	f107 0814 	add.w	r8, r7, #20
 800abf6:	f109 0114 	add.w	r1, r9, #20
 800abfa:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800abfe:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ac02:	9302      	str	r3, [sp, #8]
 800ac04:	1beb      	subs	r3, r5, r7
 800ac06:	3b15      	subs	r3, #21
 800ac08:	f023 0303 	bic.w	r3, r3, #3
 800ac0c:	3304      	adds	r3, #4
 800ac0e:	3715      	adds	r7, #21
 800ac10:	42bd      	cmp	r5, r7
 800ac12:	bf38      	it	cc
 800ac14:	2304      	movcc	r3, #4
 800ac16:	9301      	str	r3, [sp, #4]
 800ac18:	9b02      	ldr	r3, [sp, #8]
 800ac1a:	9103      	str	r1, [sp, #12]
 800ac1c:	428b      	cmp	r3, r1
 800ac1e:	d80c      	bhi.n	800ac3a <__multiply+0x9a>
 800ac20:	2e00      	cmp	r6, #0
 800ac22:	dd03      	ble.n	800ac2c <__multiply+0x8c>
 800ac24:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d055      	beq.n	800acd8 <__multiply+0x138>
 800ac2c:	6106      	str	r6, [r0, #16]
 800ac2e:	b005      	add	sp, #20
 800ac30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac34:	f843 2b04 	str.w	r2, [r3], #4
 800ac38:	e7d9      	b.n	800abee <__multiply+0x4e>
 800ac3a:	f8b1 a000 	ldrh.w	sl, [r1]
 800ac3e:	f1ba 0f00 	cmp.w	sl, #0
 800ac42:	d01f      	beq.n	800ac84 <__multiply+0xe4>
 800ac44:	46c4      	mov	ip, r8
 800ac46:	46a1      	mov	r9, r4
 800ac48:	2700      	movs	r7, #0
 800ac4a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ac4e:	f8d9 3000 	ldr.w	r3, [r9]
 800ac52:	fa1f fb82 	uxth.w	fp, r2
 800ac56:	b29b      	uxth	r3, r3
 800ac58:	fb0a 330b 	mla	r3, sl, fp, r3
 800ac5c:	443b      	add	r3, r7
 800ac5e:	f8d9 7000 	ldr.w	r7, [r9]
 800ac62:	0c12      	lsrs	r2, r2, #16
 800ac64:	0c3f      	lsrs	r7, r7, #16
 800ac66:	fb0a 7202 	mla	r2, sl, r2, r7
 800ac6a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800ac6e:	b29b      	uxth	r3, r3
 800ac70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ac74:	4565      	cmp	r5, ip
 800ac76:	f849 3b04 	str.w	r3, [r9], #4
 800ac7a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ac7e:	d8e4      	bhi.n	800ac4a <__multiply+0xaa>
 800ac80:	9b01      	ldr	r3, [sp, #4]
 800ac82:	50e7      	str	r7, [r4, r3]
 800ac84:	9b03      	ldr	r3, [sp, #12]
 800ac86:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800ac8a:	3104      	adds	r1, #4
 800ac8c:	f1b9 0f00 	cmp.w	r9, #0
 800ac90:	d020      	beq.n	800acd4 <__multiply+0x134>
 800ac92:	6823      	ldr	r3, [r4, #0]
 800ac94:	4647      	mov	r7, r8
 800ac96:	46a4      	mov	ip, r4
 800ac98:	f04f 0a00 	mov.w	sl, #0
 800ac9c:	f8b7 b000 	ldrh.w	fp, [r7]
 800aca0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800aca4:	fb09 220b 	mla	r2, r9, fp, r2
 800aca8:	4452      	add	r2, sl
 800acaa:	b29b      	uxth	r3, r3
 800acac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800acb0:	f84c 3b04 	str.w	r3, [ip], #4
 800acb4:	f857 3b04 	ldr.w	r3, [r7], #4
 800acb8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800acbc:	f8bc 3000 	ldrh.w	r3, [ip]
 800acc0:	fb09 330a 	mla	r3, r9, sl, r3
 800acc4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800acc8:	42bd      	cmp	r5, r7
 800acca:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800acce:	d8e5      	bhi.n	800ac9c <__multiply+0xfc>
 800acd0:	9a01      	ldr	r2, [sp, #4]
 800acd2:	50a3      	str	r3, [r4, r2]
 800acd4:	3404      	adds	r4, #4
 800acd6:	e79f      	b.n	800ac18 <__multiply+0x78>
 800acd8:	3e01      	subs	r6, #1
 800acda:	e7a1      	b.n	800ac20 <__multiply+0x80>
 800acdc:	0800d251 	.word	0x0800d251
 800ace0:	0800d262 	.word	0x0800d262

0800ace4 <__pow5mult>:
 800ace4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ace8:	4615      	mov	r5, r2
 800acea:	f012 0203 	ands.w	r2, r2, #3
 800acee:	4607      	mov	r7, r0
 800acf0:	460e      	mov	r6, r1
 800acf2:	d007      	beq.n	800ad04 <__pow5mult+0x20>
 800acf4:	4c25      	ldr	r4, [pc, #148]	@ (800ad8c <__pow5mult+0xa8>)
 800acf6:	3a01      	subs	r2, #1
 800acf8:	2300      	movs	r3, #0
 800acfa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800acfe:	f7ff fe5d 	bl	800a9bc <__multadd>
 800ad02:	4606      	mov	r6, r0
 800ad04:	10ad      	asrs	r5, r5, #2
 800ad06:	d03d      	beq.n	800ad84 <__pow5mult+0xa0>
 800ad08:	69fc      	ldr	r4, [r7, #28]
 800ad0a:	b97c      	cbnz	r4, 800ad2c <__pow5mult+0x48>
 800ad0c:	2010      	movs	r0, #16
 800ad0e:	f7ff fd3d 	bl	800a78c <malloc>
 800ad12:	4602      	mov	r2, r0
 800ad14:	61f8      	str	r0, [r7, #28]
 800ad16:	b928      	cbnz	r0, 800ad24 <__pow5mult+0x40>
 800ad18:	4b1d      	ldr	r3, [pc, #116]	@ (800ad90 <__pow5mult+0xac>)
 800ad1a:	481e      	ldr	r0, [pc, #120]	@ (800ad94 <__pow5mult+0xb0>)
 800ad1c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800ad20:	f001 fd36 	bl	800c790 <__assert_func>
 800ad24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ad28:	6004      	str	r4, [r0, #0]
 800ad2a:	60c4      	str	r4, [r0, #12]
 800ad2c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800ad30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ad34:	b94c      	cbnz	r4, 800ad4a <__pow5mult+0x66>
 800ad36:	f240 2171 	movw	r1, #625	@ 0x271
 800ad3a:	4638      	mov	r0, r7
 800ad3c:	f7ff ff1a 	bl	800ab74 <__i2b>
 800ad40:	2300      	movs	r3, #0
 800ad42:	f8c8 0008 	str.w	r0, [r8, #8]
 800ad46:	4604      	mov	r4, r0
 800ad48:	6003      	str	r3, [r0, #0]
 800ad4a:	f04f 0900 	mov.w	r9, #0
 800ad4e:	07eb      	lsls	r3, r5, #31
 800ad50:	d50a      	bpl.n	800ad68 <__pow5mult+0x84>
 800ad52:	4631      	mov	r1, r6
 800ad54:	4622      	mov	r2, r4
 800ad56:	4638      	mov	r0, r7
 800ad58:	f7ff ff22 	bl	800aba0 <__multiply>
 800ad5c:	4631      	mov	r1, r6
 800ad5e:	4680      	mov	r8, r0
 800ad60:	4638      	mov	r0, r7
 800ad62:	f7ff fe09 	bl	800a978 <_Bfree>
 800ad66:	4646      	mov	r6, r8
 800ad68:	106d      	asrs	r5, r5, #1
 800ad6a:	d00b      	beq.n	800ad84 <__pow5mult+0xa0>
 800ad6c:	6820      	ldr	r0, [r4, #0]
 800ad6e:	b938      	cbnz	r0, 800ad80 <__pow5mult+0x9c>
 800ad70:	4622      	mov	r2, r4
 800ad72:	4621      	mov	r1, r4
 800ad74:	4638      	mov	r0, r7
 800ad76:	f7ff ff13 	bl	800aba0 <__multiply>
 800ad7a:	6020      	str	r0, [r4, #0]
 800ad7c:	f8c0 9000 	str.w	r9, [r0]
 800ad80:	4604      	mov	r4, r0
 800ad82:	e7e4      	b.n	800ad4e <__pow5mult+0x6a>
 800ad84:	4630      	mov	r0, r6
 800ad86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad8a:	bf00      	nop
 800ad8c:	0800d374 	.word	0x0800d374
 800ad90:	0800d1e2 	.word	0x0800d1e2
 800ad94:	0800d262 	.word	0x0800d262

0800ad98 <__lshift>:
 800ad98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad9c:	460c      	mov	r4, r1
 800ad9e:	6849      	ldr	r1, [r1, #4]
 800ada0:	6923      	ldr	r3, [r4, #16]
 800ada2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ada6:	68a3      	ldr	r3, [r4, #8]
 800ada8:	4607      	mov	r7, r0
 800adaa:	4691      	mov	r9, r2
 800adac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800adb0:	f108 0601 	add.w	r6, r8, #1
 800adb4:	42b3      	cmp	r3, r6
 800adb6:	db0b      	blt.n	800add0 <__lshift+0x38>
 800adb8:	4638      	mov	r0, r7
 800adba:	f7ff fd9d 	bl	800a8f8 <_Balloc>
 800adbe:	4605      	mov	r5, r0
 800adc0:	b948      	cbnz	r0, 800add6 <__lshift+0x3e>
 800adc2:	4602      	mov	r2, r0
 800adc4:	4b28      	ldr	r3, [pc, #160]	@ (800ae68 <__lshift+0xd0>)
 800adc6:	4829      	ldr	r0, [pc, #164]	@ (800ae6c <__lshift+0xd4>)
 800adc8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800adcc:	f001 fce0 	bl	800c790 <__assert_func>
 800add0:	3101      	adds	r1, #1
 800add2:	005b      	lsls	r3, r3, #1
 800add4:	e7ee      	b.n	800adb4 <__lshift+0x1c>
 800add6:	2300      	movs	r3, #0
 800add8:	f100 0114 	add.w	r1, r0, #20
 800addc:	f100 0210 	add.w	r2, r0, #16
 800ade0:	4618      	mov	r0, r3
 800ade2:	4553      	cmp	r3, sl
 800ade4:	db33      	blt.n	800ae4e <__lshift+0xb6>
 800ade6:	6920      	ldr	r0, [r4, #16]
 800ade8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800adec:	f104 0314 	add.w	r3, r4, #20
 800adf0:	f019 091f 	ands.w	r9, r9, #31
 800adf4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800adf8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800adfc:	d02b      	beq.n	800ae56 <__lshift+0xbe>
 800adfe:	f1c9 0e20 	rsb	lr, r9, #32
 800ae02:	468a      	mov	sl, r1
 800ae04:	2200      	movs	r2, #0
 800ae06:	6818      	ldr	r0, [r3, #0]
 800ae08:	fa00 f009 	lsl.w	r0, r0, r9
 800ae0c:	4310      	orrs	r0, r2
 800ae0e:	f84a 0b04 	str.w	r0, [sl], #4
 800ae12:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae16:	459c      	cmp	ip, r3
 800ae18:	fa22 f20e 	lsr.w	r2, r2, lr
 800ae1c:	d8f3      	bhi.n	800ae06 <__lshift+0x6e>
 800ae1e:	ebac 0304 	sub.w	r3, ip, r4
 800ae22:	3b15      	subs	r3, #21
 800ae24:	f023 0303 	bic.w	r3, r3, #3
 800ae28:	3304      	adds	r3, #4
 800ae2a:	f104 0015 	add.w	r0, r4, #21
 800ae2e:	4560      	cmp	r0, ip
 800ae30:	bf88      	it	hi
 800ae32:	2304      	movhi	r3, #4
 800ae34:	50ca      	str	r2, [r1, r3]
 800ae36:	b10a      	cbz	r2, 800ae3c <__lshift+0xa4>
 800ae38:	f108 0602 	add.w	r6, r8, #2
 800ae3c:	3e01      	subs	r6, #1
 800ae3e:	4638      	mov	r0, r7
 800ae40:	612e      	str	r6, [r5, #16]
 800ae42:	4621      	mov	r1, r4
 800ae44:	f7ff fd98 	bl	800a978 <_Bfree>
 800ae48:	4628      	mov	r0, r5
 800ae4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae4e:	f842 0f04 	str.w	r0, [r2, #4]!
 800ae52:	3301      	adds	r3, #1
 800ae54:	e7c5      	b.n	800ade2 <__lshift+0x4a>
 800ae56:	3904      	subs	r1, #4
 800ae58:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae5c:	f841 2f04 	str.w	r2, [r1, #4]!
 800ae60:	459c      	cmp	ip, r3
 800ae62:	d8f9      	bhi.n	800ae58 <__lshift+0xc0>
 800ae64:	e7ea      	b.n	800ae3c <__lshift+0xa4>
 800ae66:	bf00      	nop
 800ae68:	0800d251 	.word	0x0800d251
 800ae6c:	0800d262 	.word	0x0800d262

0800ae70 <__mcmp>:
 800ae70:	690a      	ldr	r2, [r1, #16]
 800ae72:	4603      	mov	r3, r0
 800ae74:	6900      	ldr	r0, [r0, #16]
 800ae76:	1a80      	subs	r0, r0, r2
 800ae78:	b530      	push	{r4, r5, lr}
 800ae7a:	d10e      	bne.n	800ae9a <__mcmp+0x2a>
 800ae7c:	3314      	adds	r3, #20
 800ae7e:	3114      	adds	r1, #20
 800ae80:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ae84:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ae88:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ae8c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ae90:	4295      	cmp	r5, r2
 800ae92:	d003      	beq.n	800ae9c <__mcmp+0x2c>
 800ae94:	d205      	bcs.n	800aea2 <__mcmp+0x32>
 800ae96:	f04f 30ff 	mov.w	r0, #4294967295
 800ae9a:	bd30      	pop	{r4, r5, pc}
 800ae9c:	42a3      	cmp	r3, r4
 800ae9e:	d3f3      	bcc.n	800ae88 <__mcmp+0x18>
 800aea0:	e7fb      	b.n	800ae9a <__mcmp+0x2a>
 800aea2:	2001      	movs	r0, #1
 800aea4:	e7f9      	b.n	800ae9a <__mcmp+0x2a>
	...

0800aea8 <__mdiff>:
 800aea8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeac:	4689      	mov	r9, r1
 800aeae:	4606      	mov	r6, r0
 800aeb0:	4611      	mov	r1, r2
 800aeb2:	4648      	mov	r0, r9
 800aeb4:	4614      	mov	r4, r2
 800aeb6:	f7ff ffdb 	bl	800ae70 <__mcmp>
 800aeba:	1e05      	subs	r5, r0, #0
 800aebc:	d112      	bne.n	800aee4 <__mdiff+0x3c>
 800aebe:	4629      	mov	r1, r5
 800aec0:	4630      	mov	r0, r6
 800aec2:	f7ff fd19 	bl	800a8f8 <_Balloc>
 800aec6:	4602      	mov	r2, r0
 800aec8:	b928      	cbnz	r0, 800aed6 <__mdiff+0x2e>
 800aeca:	4b3f      	ldr	r3, [pc, #252]	@ (800afc8 <__mdiff+0x120>)
 800aecc:	f240 2137 	movw	r1, #567	@ 0x237
 800aed0:	483e      	ldr	r0, [pc, #248]	@ (800afcc <__mdiff+0x124>)
 800aed2:	f001 fc5d 	bl	800c790 <__assert_func>
 800aed6:	2301      	movs	r3, #1
 800aed8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800aedc:	4610      	mov	r0, r2
 800aede:	b003      	add	sp, #12
 800aee0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aee4:	bfbc      	itt	lt
 800aee6:	464b      	movlt	r3, r9
 800aee8:	46a1      	movlt	r9, r4
 800aeea:	4630      	mov	r0, r6
 800aeec:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800aef0:	bfba      	itte	lt
 800aef2:	461c      	movlt	r4, r3
 800aef4:	2501      	movlt	r5, #1
 800aef6:	2500      	movge	r5, #0
 800aef8:	f7ff fcfe 	bl	800a8f8 <_Balloc>
 800aefc:	4602      	mov	r2, r0
 800aefe:	b918      	cbnz	r0, 800af08 <__mdiff+0x60>
 800af00:	4b31      	ldr	r3, [pc, #196]	@ (800afc8 <__mdiff+0x120>)
 800af02:	f240 2145 	movw	r1, #581	@ 0x245
 800af06:	e7e3      	b.n	800aed0 <__mdiff+0x28>
 800af08:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800af0c:	6926      	ldr	r6, [r4, #16]
 800af0e:	60c5      	str	r5, [r0, #12]
 800af10:	f109 0310 	add.w	r3, r9, #16
 800af14:	f109 0514 	add.w	r5, r9, #20
 800af18:	f104 0e14 	add.w	lr, r4, #20
 800af1c:	f100 0b14 	add.w	fp, r0, #20
 800af20:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800af24:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800af28:	9301      	str	r3, [sp, #4]
 800af2a:	46d9      	mov	r9, fp
 800af2c:	f04f 0c00 	mov.w	ip, #0
 800af30:	9b01      	ldr	r3, [sp, #4]
 800af32:	f85e 0b04 	ldr.w	r0, [lr], #4
 800af36:	f853 af04 	ldr.w	sl, [r3, #4]!
 800af3a:	9301      	str	r3, [sp, #4]
 800af3c:	fa1f f38a 	uxth.w	r3, sl
 800af40:	4619      	mov	r1, r3
 800af42:	b283      	uxth	r3, r0
 800af44:	1acb      	subs	r3, r1, r3
 800af46:	0c00      	lsrs	r0, r0, #16
 800af48:	4463      	add	r3, ip
 800af4a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800af4e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800af52:	b29b      	uxth	r3, r3
 800af54:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800af58:	4576      	cmp	r6, lr
 800af5a:	f849 3b04 	str.w	r3, [r9], #4
 800af5e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800af62:	d8e5      	bhi.n	800af30 <__mdiff+0x88>
 800af64:	1b33      	subs	r3, r6, r4
 800af66:	3b15      	subs	r3, #21
 800af68:	f023 0303 	bic.w	r3, r3, #3
 800af6c:	3415      	adds	r4, #21
 800af6e:	3304      	adds	r3, #4
 800af70:	42a6      	cmp	r6, r4
 800af72:	bf38      	it	cc
 800af74:	2304      	movcc	r3, #4
 800af76:	441d      	add	r5, r3
 800af78:	445b      	add	r3, fp
 800af7a:	461e      	mov	r6, r3
 800af7c:	462c      	mov	r4, r5
 800af7e:	4544      	cmp	r4, r8
 800af80:	d30e      	bcc.n	800afa0 <__mdiff+0xf8>
 800af82:	f108 0103 	add.w	r1, r8, #3
 800af86:	1b49      	subs	r1, r1, r5
 800af88:	f021 0103 	bic.w	r1, r1, #3
 800af8c:	3d03      	subs	r5, #3
 800af8e:	45a8      	cmp	r8, r5
 800af90:	bf38      	it	cc
 800af92:	2100      	movcc	r1, #0
 800af94:	440b      	add	r3, r1
 800af96:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800af9a:	b191      	cbz	r1, 800afc2 <__mdiff+0x11a>
 800af9c:	6117      	str	r7, [r2, #16]
 800af9e:	e79d      	b.n	800aedc <__mdiff+0x34>
 800afa0:	f854 1b04 	ldr.w	r1, [r4], #4
 800afa4:	46e6      	mov	lr, ip
 800afa6:	0c08      	lsrs	r0, r1, #16
 800afa8:	fa1c fc81 	uxtah	ip, ip, r1
 800afac:	4471      	add	r1, lr
 800afae:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800afb2:	b289      	uxth	r1, r1
 800afb4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800afb8:	f846 1b04 	str.w	r1, [r6], #4
 800afbc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800afc0:	e7dd      	b.n	800af7e <__mdiff+0xd6>
 800afc2:	3f01      	subs	r7, #1
 800afc4:	e7e7      	b.n	800af96 <__mdiff+0xee>
 800afc6:	bf00      	nop
 800afc8:	0800d251 	.word	0x0800d251
 800afcc:	0800d262 	.word	0x0800d262

0800afd0 <__ulp>:
 800afd0:	b082      	sub	sp, #8
 800afd2:	ed8d 0b00 	vstr	d0, [sp]
 800afd6:	9a01      	ldr	r2, [sp, #4]
 800afd8:	4b0f      	ldr	r3, [pc, #60]	@ (800b018 <__ulp+0x48>)
 800afda:	4013      	ands	r3, r2
 800afdc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	dc08      	bgt.n	800aff6 <__ulp+0x26>
 800afe4:	425b      	negs	r3, r3
 800afe6:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800afea:	ea4f 5223 	mov.w	r2, r3, asr #20
 800afee:	da04      	bge.n	800affa <__ulp+0x2a>
 800aff0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800aff4:	4113      	asrs	r3, r2
 800aff6:	2200      	movs	r2, #0
 800aff8:	e008      	b.n	800b00c <__ulp+0x3c>
 800affa:	f1a2 0314 	sub.w	r3, r2, #20
 800affe:	2b1e      	cmp	r3, #30
 800b000:	bfda      	itte	le
 800b002:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800b006:	40da      	lsrle	r2, r3
 800b008:	2201      	movgt	r2, #1
 800b00a:	2300      	movs	r3, #0
 800b00c:	4619      	mov	r1, r3
 800b00e:	4610      	mov	r0, r2
 800b010:	ec41 0b10 	vmov	d0, r0, r1
 800b014:	b002      	add	sp, #8
 800b016:	4770      	bx	lr
 800b018:	7ff00000 	.word	0x7ff00000

0800b01c <__b2d>:
 800b01c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b020:	6906      	ldr	r6, [r0, #16]
 800b022:	f100 0814 	add.w	r8, r0, #20
 800b026:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800b02a:	1f37      	subs	r7, r6, #4
 800b02c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b030:	4610      	mov	r0, r2
 800b032:	f7ff fd53 	bl	800aadc <__hi0bits>
 800b036:	f1c0 0320 	rsb	r3, r0, #32
 800b03a:	280a      	cmp	r0, #10
 800b03c:	600b      	str	r3, [r1, #0]
 800b03e:	491b      	ldr	r1, [pc, #108]	@ (800b0ac <__b2d+0x90>)
 800b040:	dc15      	bgt.n	800b06e <__b2d+0x52>
 800b042:	f1c0 0c0b 	rsb	ip, r0, #11
 800b046:	fa22 f30c 	lsr.w	r3, r2, ip
 800b04a:	45b8      	cmp	r8, r7
 800b04c:	ea43 0501 	orr.w	r5, r3, r1
 800b050:	bf34      	ite	cc
 800b052:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b056:	2300      	movcs	r3, #0
 800b058:	3015      	adds	r0, #21
 800b05a:	fa02 f000 	lsl.w	r0, r2, r0
 800b05e:	fa23 f30c 	lsr.w	r3, r3, ip
 800b062:	4303      	orrs	r3, r0
 800b064:	461c      	mov	r4, r3
 800b066:	ec45 4b10 	vmov	d0, r4, r5
 800b06a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b06e:	45b8      	cmp	r8, r7
 800b070:	bf3a      	itte	cc
 800b072:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800b076:	f1a6 0708 	subcc.w	r7, r6, #8
 800b07a:	2300      	movcs	r3, #0
 800b07c:	380b      	subs	r0, #11
 800b07e:	d012      	beq.n	800b0a6 <__b2d+0x8a>
 800b080:	f1c0 0120 	rsb	r1, r0, #32
 800b084:	fa23 f401 	lsr.w	r4, r3, r1
 800b088:	4082      	lsls	r2, r0
 800b08a:	4322      	orrs	r2, r4
 800b08c:	4547      	cmp	r7, r8
 800b08e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800b092:	bf8c      	ite	hi
 800b094:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800b098:	2200      	movls	r2, #0
 800b09a:	4083      	lsls	r3, r0
 800b09c:	40ca      	lsrs	r2, r1
 800b09e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800b0a2:	4313      	orrs	r3, r2
 800b0a4:	e7de      	b.n	800b064 <__b2d+0x48>
 800b0a6:	ea42 0501 	orr.w	r5, r2, r1
 800b0aa:	e7db      	b.n	800b064 <__b2d+0x48>
 800b0ac:	3ff00000 	.word	0x3ff00000

0800b0b0 <__d2b>:
 800b0b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b0b4:	460f      	mov	r7, r1
 800b0b6:	2101      	movs	r1, #1
 800b0b8:	ec59 8b10 	vmov	r8, r9, d0
 800b0bc:	4616      	mov	r6, r2
 800b0be:	f7ff fc1b 	bl	800a8f8 <_Balloc>
 800b0c2:	4604      	mov	r4, r0
 800b0c4:	b930      	cbnz	r0, 800b0d4 <__d2b+0x24>
 800b0c6:	4602      	mov	r2, r0
 800b0c8:	4b23      	ldr	r3, [pc, #140]	@ (800b158 <__d2b+0xa8>)
 800b0ca:	4824      	ldr	r0, [pc, #144]	@ (800b15c <__d2b+0xac>)
 800b0cc:	f240 310f 	movw	r1, #783	@ 0x30f
 800b0d0:	f001 fb5e 	bl	800c790 <__assert_func>
 800b0d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b0d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b0dc:	b10d      	cbz	r5, 800b0e2 <__d2b+0x32>
 800b0de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b0e2:	9301      	str	r3, [sp, #4]
 800b0e4:	f1b8 0300 	subs.w	r3, r8, #0
 800b0e8:	d023      	beq.n	800b132 <__d2b+0x82>
 800b0ea:	4668      	mov	r0, sp
 800b0ec:	9300      	str	r3, [sp, #0]
 800b0ee:	f7ff fd14 	bl	800ab1a <__lo0bits>
 800b0f2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b0f6:	b1d0      	cbz	r0, 800b12e <__d2b+0x7e>
 800b0f8:	f1c0 0320 	rsb	r3, r0, #32
 800b0fc:	fa02 f303 	lsl.w	r3, r2, r3
 800b100:	430b      	orrs	r3, r1
 800b102:	40c2      	lsrs	r2, r0
 800b104:	6163      	str	r3, [r4, #20]
 800b106:	9201      	str	r2, [sp, #4]
 800b108:	9b01      	ldr	r3, [sp, #4]
 800b10a:	61a3      	str	r3, [r4, #24]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	bf0c      	ite	eq
 800b110:	2201      	moveq	r2, #1
 800b112:	2202      	movne	r2, #2
 800b114:	6122      	str	r2, [r4, #16]
 800b116:	b1a5      	cbz	r5, 800b142 <__d2b+0x92>
 800b118:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800b11c:	4405      	add	r5, r0
 800b11e:	603d      	str	r5, [r7, #0]
 800b120:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800b124:	6030      	str	r0, [r6, #0]
 800b126:	4620      	mov	r0, r4
 800b128:	b003      	add	sp, #12
 800b12a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b12e:	6161      	str	r1, [r4, #20]
 800b130:	e7ea      	b.n	800b108 <__d2b+0x58>
 800b132:	a801      	add	r0, sp, #4
 800b134:	f7ff fcf1 	bl	800ab1a <__lo0bits>
 800b138:	9b01      	ldr	r3, [sp, #4]
 800b13a:	6163      	str	r3, [r4, #20]
 800b13c:	3020      	adds	r0, #32
 800b13e:	2201      	movs	r2, #1
 800b140:	e7e8      	b.n	800b114 <__d2b+0x64>
 800b142:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b146:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800b14a:	6038      	str	r0, [r7, #0]
 800b14c:	6918      	ldr	r0, [r3, #16]
 800b14e:	f7ff fcc5 	bl	800aadc <__hi0bits>
 800b152:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b156:	e7e5      	b.n	800b124 <__d2b+0x74>
 800b158:	0800d251 	.word	0x0800d251
 800b15c:	0800d262 	.word	0x0800d262

0800b160 <__ratio>:
 800b160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b164:	b085      	sub	sp, #20
 800b166:	e9cd 1000 	strd	r1, r0, [sp]
 800b16a:	a902      	add	r1, sp, #8
 800b16c:	f7ff ff56 	bl	800b01c <__b2d>
 800b170:	9800      	ldr	r0, [sp, #0]
 800b172:	a903      	add	r1, sp, #12
 800b174:	ec55 4b10 	vmov	r4, r5, d0
 800b178:	f7ff ff50 	bl	800b01c <__b2d>
 800b17c:	9b01      	ldr	r3, [sp, #4]
 800b17e:	6919      	ldr	r1, [r3, #16]
 800b180:	9b00      	ldr	r3, [sp, #0]
 800b182:	691b      	ldr	r3, [r3, #16]
 800b184:	1ac9      	subs	r1, r1, r3
 800b186:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800b18a:	1a9b      	subs	r3, r3, r2
 800b18c:	ec5b ab10 	vmov	sl, fp, d0
 800b190:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800b194:	2b00      	cmp	r3, #0
 800b196:	bfce      	itee	gt
 800b198:	462a      	movgt	r2, r5
 800b19a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b19e:	465a      	movle	r2, fp
 800b1a0:	462f      	mov	r7, r5
 800b1a2:	46d9      	mov	r9, fp
 800b1a4:	bfcc      	ite	gt
 800b1a6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b1aa:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800b1ae:	464b      	mov	r3, r9
 800b1b0:	4652      	mov	r2, sl
 800b1b2:	4620      	mov	r0, r4
 800b1b4:	4639      	mov	r1, r7
 800b1b6:	f7f5 fb49 	bl	800084c <__aeabi_ddiv>
 800b1ba:	ec41 0b10 	vmov	d0, r0, r1
 800b1be:	b005      	add	sp, #20
 800b1c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b1c4 <__copybits>:
 800b1c4:	3901      	subs	r1, #1
 800b1c6:	b570      	push	{r4, r5, r6, lr}
 800b1c8:	1149      	asrs	r1, r1, #5
 800b1ca:	6914      	ldr	r4, [r2, #16]
 800b1cc:	3101      	adds	r1, #1
 800b1ce:	f102 0314 	add.w	r3, r2, #20
 800b1d2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b1d6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800b1da:	1f05      	subs	r5, r0, #4
 800b1dc:	42a3      	cmp	r3, r4
 800b1de:	d30c      	bcc.n	800b1fa <__copybits+0x36>
 800b1e0:	1aa3      	subs	r3, r4, r2
 800b1e2:	3b11      	subs	r3, #17
 800b1e4:	f023 0303 	bic.w	r3, r3, #3
 800b1e8:	3211      	adds	r2, #17
 800b1ea:	42a2      	cmp	r2, r4
 800b1ec:	bf88      	it	hi
 800b1ee:	2300      	movhi	r3, #0
 800b1f0:	4418      	add	r0, r3
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	4288      	cmp	r0, r1
 800b1f6:	d305      	bcc.n	800b204 <__copybits+0x40>
 800b1f8:	bd70      	pop	{r4, r5, r6, pc}
 800b1fa:	f853 6b04 	ldr.w	r6, [r3], #4
 800b1fe:	f845 6f04 	str.w	r6, [r5, #4]!
 800b202:	e7eb      	b.n	800b1dc <__copybits+0x18>
 800b204:	f840 3b04 	str.w	r3, [r0], #4
 800b208:	e7f4      	b.n	800b1f4 <__copybits+0x30>

0800b20a <__any_on>:
 800b20a:	f100 0214 	add.w	r2, r0, #20
 800b20e:	6900      	ldr	r0, [r0, #16]
 800b210:	114b      	asrs	r3, r1, #5
 800b212:	4298      	cmp	r0, r3
 800b214:	b510      	push	{r4, lr}
 800b216:	db11      	blt.n	800b23c <__any_on+0x32>
 800b218:	dd0a      	ble.n	800b230 <__any_on+0x26>
 800b21a:	f011 011f 	ands.w	r1, r1, #31
 800b21e:	d007      	beq.n	800b230 <__any_on+0x26>
 800b220:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800b224:	fa24 f001 	lsr.w	r0, r4, r1
 800b228:	fa00 f101 	lsl.w	r1, r0, r1
 800b22c:	428c      	cmp	r4, r1
 800b22e:	d10b      	bne.n	800b248 <__any_on+0x3e>
 800b230:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b234:	4293      	cmp	r3, r2
 800b236:	d803      	bhi.n	800b240 <__any_on+0x36>
 800b238:	2000      	movs	r0, #0
 800b23a:	bd10      	pop	{r4, pc}
 800b23c:	4603      	mov	r3, r0
 800b23e:	e7f7      	b.n	800b230 <__any_on+0x26>
 800b240:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800b244:	2900      	cmp	r1, #0
 800b246:	d0f5      	beq.n	800b234 <__any_on+0x2a>
 800b248:	2001      	movs	r0, #1
 800b24a:	e7f6      	b.n	800b23a <__any_on+0x30>

0800b24c <sulp>:
 800b24c:	b570      	push	{r4, r5, r6, lr}
 800b24e:	4604      	mov	r4, r0
 800b250:	460d      	mov	r5, r1
 800b252:	ec45 4b10 	vmov	d0, r4, r5
 800b256:	4616      	mov	r6, r2
 800b258:	f7ff feba 	bl	800afd0 <__ulp>
 800b25c:	ec51 0b10 	vmov	r0, r1, d0
 800b260:	b17e      	cbz	r6, 800b282 <sulp+0x36>
 800b262:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800b266:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	dd09      	ble.n	800b282 <sulp+0x36>
 800b26e:	051b      	lsls	r3, r3, #20
 800b270:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800b274:	2400      	movs	r4, #0
 800b276:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800b27a:	4622      	mov	r2, r4
 800b27c:	462b      	mov	r3, r5
 800b27e:	f7f5 f9bb 	bl	80005f8 <__aeabi_dmul>
 800b282:	ec41 0b10 	vmov	d0, r0, r1
 800b286:	bd70      	pop	{r4, r5, r6, pc}

0800b288 <_strtod_l>:
 800b288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b28c:	b09f      	sub	sp, #124	@ 0x7c
 800b28e:	460c      	mov	r4, r1
 800b290:	9217      	str	r2, [sp, #92]	@ 0x5c
 800b292:	2200      	movs	r2, #0
 800b294:	921a      	str	r2, [sp, #104]	@ 0x68
 800b296:	9005      	str	r0, [sp, #20]
 800b298:	f04f 0a00 	mov.w	sl, #0
 800b29c:	f04f 0b00 	mov.w	fp, #0
 800b2a0:	460a      	mov	r2, r1
 800b2a2:	9219      	str	r2, [sp, #100]	@ 0x64
 800b2a4:	7811      	ldrb	r1, [r2, #0]
 800b2a6:	292b      	cmp	r1, #43	@ 0x2b
 800b2a8:	d04a      	beq.n	800b340 <_strtod_l+0xb8>
 800b2aa:	d838      	bhi.n	800b31e <_strtod_l+0x96>
 800b2ac:	290d      	cmp	r1, #13
 800b2ae:	d832      	bhi.n	800b316 <_strtod_l+0x8e>
 800b2b0:	2908      	cmp	r1, #8
 800b2b2:	d832      	bhi.n	800b31a <_strtod_l+0x92>
 800b2b4:	2900      	cmp	r1, #0
 800b2b6:	d03b      	beq.n	800b330 <_strtod_l+0xa8>
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	920e      	str	r2, [sp, #56]	@ 0x38
 800b2bc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800b2be:	782a      	ldrb	r2, [r5, #0]
 800b2c0:	2a30      	cmp	r2, #48	@ 0x30
 800b2c2:	f040 80b2 	bne.w	800b42a <_strtod_l+0x1a2>
 800b2c6:	786a      	ldrb	r2, [r5, #1]
 800b2c8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b2cc:	2a58      	cmp	r2, #88	@ 0x58
 800b2ce:	d16e      	bne.n	800b3ae <_strtod_l+0x126>
 800b2d0:	9302      	str	r3, [sp, #8]
 800b2d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b2d4:	9301      	str	r3, [sp, #4]
 800b2d6:	ab1a      	add	r3, sp, #104	@ 0x68
 800b2d8:	9300      	str	r3, [sp, #0]
 800b2da:	4a8f      	ldr	r2, [pc, #572]	@ (800b518 <_strtod_l+0x290>)
 800b2dc:	9805      	ldr	r0, [sp, #20]
 800b2de:	ab1b      	add	r3, sp, #108	@ 0x6c
 800b2e0:	a919      	add	r1, sp, #100	@ 0x64
 800b2e2:	f001 faef 	bl	800c8c4 <__gethex>
 800b2e6:	f010 060f 	ands.w	r6, r0, #15
 800b2ea:	4604      	mov	r4, r0
 800b2ec:	d005      	beq.n	800b2fa <_strtod_l+0x72>
 800b2ee:	2e06      	cmp	r6, #6
 800b2f0:	d128      	bne.n	800b344 <_strtod_l+0xbc>
 800b2f2:	3501      	adds	r5, #1
 800b2f4:	2300      	movs	r3, #0
 800b2f6:	9519      	str	r5, [sp, #100]	@ 0x64
 800b2f8:	930e      	str	r3, [sp, #56]	@ 0x38
 800b2fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	f040 858e 	bne.w	800be1e <_strtod_l+0xb96>
 800b302:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b304:	b1cb      	cbz	r3, 800b33a <_strtod_l+0xb2>
 800b306:	4652      	mov	r2, sl
 800b308:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800b30c:	ec43 2b10 	vmov	d0, r2, r3
 800b310:	b01f      	add	sp, #124	@ 0x7c
 800b312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b316:	2920      	cmp	r1, #32
 800b318:	d1ce      	bne.n	800b2b8 <_strtod_l+0x30>
 800b31a:	3201      	adds	r2, #1
 800b31c:	e7c1      	b.n	800b2a2 <_strtod_l+0x1a>
 800b31e:	292d      	cmp	r1, #45	@ 0x2d
 800b320:	d1ca      	bne.n	800b2b8 <_strtod_l+0x30>
 800b322:	2101      	movs	r1, #1
 800b324:	910e      	str	r1, [sp, #56]	@ 0x38
 800b326:	1c51      	adds	r1, r2, #1
 800b328:	9119      	str	r1, [sp, #100]	@ 0x64
 800b32a:	7852      	ldrb	r2, [r2, #1]
 800b32c:	2a00      	cmp	r2, #0
 800b32e:	d1c5      	bne.n	800b2bc <_strtod_l+0x34>
 800b330:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800b332:	9419      	str	r4, [sp, #100]	@ 0x64
 800b334:	2b00      	cmp	r3, #0
 800b336:	f040 8570 	bne.w	800be1a <_strtod_l+0xb92>
 800b33a:	4652      	mov	r2, sl
 800b33c:	465b      	mov	r3, fp
 800b33e:	e7e5      	b.n	800b30c <_strtod_l+0x84>
 800b340:	2100      	movs	r1, #0
 800b342:	e7ef      	b.n	800b324 <_strtod_l+0x9c>
 800b344:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b346:	b13a      	cbz	r2, 800b358 <_strtod_l+0xd0>
 800b348:	2135      	movs	r1, #53	@ 0x35
 800b34a:	a81c      	add	r0, sp, #112	@ 0x70
 800b34c:	f7ff ff3a 	bl	800b1c4 <__copybits>
 800b350:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b352:	9805      	ldr	r0, [sp, #20]
 800b354:	f7ff fb10 	bl	800a978 <_Bfree>
 800b358:	3e01      	subs	r6, #1
 800b35a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800b35c:	2e04      	cmp	r6, #4
 800b35e:	d806      	bhi.n	800b36e <_strtod_l+0xe6>
 800b360:	e8df f006 	tbb	[pc, r6]
 800b364:	201d0314 	.word	0x201d0314
 800b368:	14          	.byte	0x14
 800b369:	00          	.byte	0x00
 800b36a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800b36e:	05e1      	lsls	r1, r4, #23
 800b370:	bf48      	it	mi
 800b372:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800b376:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b37a:	0d1b      	lsrs	r3, r3, #20
 800b37c:	051b      	lsls	r3, r3, #20
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d1bb      	bne.n	800b2fa <_strtod_l+0x72>
 800b382:	f7fe fb2d 	bl	80099e0 <__errno>
 800b386:	2322      	movs	r3, #34	@ 0x22
 800b388:	6003      	str	r3, [r0, #0]
 800b38a:	e7b6      	b.n	800b2fa <_strtod_l+0x72>
 800b38c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800b390:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800b394:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800b398:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b39c:	e7e7      	b.n	800b36e <_strtod_l+0xe6>
 800b39e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800b520 <_strtod_l+0x298>
 800b3a2:	e7e4      	b.n	800b36e <_strtod_l+0xe6>
 800b3a4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800b3a8:	f04f 3aff 	mov.w	sl, #4294967295
 800b3ac:	e7df      	b.n	800b36e <_strtod_l+0xe6>
 800b3ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b3b0:	1c5a      	adds	r2, r3, #1
 800b3b2:	9219      	str	r2, [sp, #100]	@ 0x64
 800b3b4:	785b      	ldrb	r3, [r3, #1]
 800b3b6:	2b30      	cmp	r3, #48	@ 0x30
 800b3b8:	d0f9      	beq.n	800b3ae <_strtod_l+0x126>
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d09d      	beq.n	800b2fa <_strtod_l+0x72>
 800b3be:	2301      	movs	r3, #1
 800b3c0:	2700      	movs	r7, #0
 800b3c2:	9308      	str	r3, [sp, #32]
 800b3c4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b3c6:	930c      	str	r3, [sp, #48]	@ 0x30
 800b3c8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800b3ca:	46b9      	mov	r9, r7
 800b3cc:	220a      	movs	r2, #10
 800b3ce:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800b3d0:	7805      	ldrb	r5, [r0, #0]
 800b3d2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800b3d6:	b2d9      	uxtb	r1, r3
 800b3d8:	2909      	cmp	r1, #9
 800b3da:	d928      	bls.n	800b42e <_strtod_l+0x1a6>
 800b3dc:	494f      	ldr	r1, [pc, #316]	@ (800b51c <_strtod_l+0x294>)
 800b3de:	2201      	movs	r2, #1
 800b3e0:	f001 f97a 	bl	800c6d8 <strncmp>
 800b3e4:	2800      	cmp	r0, #0
 800b3e6:	d032      	beq.n	800b44e <_strtod_l+0x1c6>
 800b3e8:	2000      	movs	r0, #0
 800b3ea:	462a      	mov	r2, r5
 800b3ec:	900a      	str	r0, [sp, #40]	@ 0x28
 800b3ee:	464d      	mov	r5, r9
 800b3f0:	4603      	mov	r3, r0
 800b3f2:	2a65      	cmp	r2, #101	@ 0x65
 800b3f4:	d001      	beq.n	800b3fa <_strtod_l+0x172>
 800b3f6:	2a45      	cmp	r2, #69	@ 0x45
 800b3f8:	d114      	bne.n	800b424 <_strtod_l+0x19c>
 800b3fa:	b91d      	cbnz	r5, 800b404 <_strtod_l+0x17c>
 800b3fc:	9a08      	ldr	r2, [sp, #32]
 800b3fe:	4302      	orrs	r2, r0
 800b400:	d096      	beq.n	800b330 <_strtod_l+0xa8>
 800b402:	2500      	movs	r5, #0
 800b404:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800b406:	1c62      	adds	r2, r4, #1
 800b408:	9219      	str	r2, [sp, #100]	@ 0x64
 800b40a:	7862      	ldrb	r2, [r4, #1]
 800b40c:	2a2b      	cmp	r2, #43	@ 0x2b
 800b40e:	d07a      	beq.n	800b506 <_strtod_l+0x27e>
 800b410:	2a2d      	cmp	r2, #45	@ 0x2d
 800b412:	d07e      	beq.n	800b512 <_strtod_l+0x28a>
 800b414:	f04f 0c00 	mov.w	ip, #0
 800b418:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800b41c:	2909      	cmp	r1, #9
 800b41e:	f240 8085 	bls.w	800b52c <_strtod_l+0x2a4>
 800b422:	9419      	str	r4, [sp, #100]	@ 0x64
 800b424:	f04f 0800 	mov.w	r8, #0
 800b428:	e0a5      	b.n	800b576 <_strtod_l+0x2ee>
 800b42a:	2300      	movs	r3, #0
 800b42c:	e7c8      	b.n	800b3c0 <_strtod_l+0x138>
 800b42e:	f1b9 0f08 	cmp.w	r9, #8
 800b432:	bfd8      	it	le
 800b434:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800b436:	f100 0001 	add.w	r0, r0, #1
 800b43a:	bfda      	itte	le
 800b43c:	fb02 3301 	mlale	r3, r2, r1, r3
 800b440:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800b442:	fb02 3707 	mlagt	r7, r2, r7, r3
 800b446:	f109 0901 	add.w	r9, r9, #1
 800b44a:	9019      	str	r0, [sp, #100]	@ 0x64
 800b44c:	e7bf      	b.n	800b3ce <_strtod_l+0x146>
 800b44e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b450:	1c5a      	adds	r2, r3, #1
 800b452:	9219      	str	r2, [sp, #100]	@ 0x64
 800b454:	785a      	ldrb	r2, [r3, #1]
 800b456:	f1b9 0f00 	cmp.w	r9, #0
 800b45a:	d03b      	beq.n	800b4d4 <_strtod_l+0x24c>
 800b45c:	900a      	str	r0, [sp, #40]	@ 0x28
 800b45e:	464d      	mov	r5, r9
 800b460:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800b464:	2b09      	cmp	r3, #9
 800b466:	d912      	bls.n	800b48e <_strtod_l+0x206>
 800b468:	2301      	movs	r3, #1
 800b46a:	e7c2      	b.n	800b3f2 <_strtod_l+0x16a>
 800b46c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b46e:	1c5a      	adds	r2, r3, #1
 800b470:	9219      	str	r2, [sp, #100]	@ 0x64
 800b472:	785a      	ldrb	r2, [r3, #1]
 800b474:	3001      	adds	r0, #1
 800b476:	2a30      	cmp	r2, #48	@ 0x30
 800b478:	d0f8      	beq.n	800b46c <_strtod_l+0x1e4>
 800b47a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800b47e:	2b08      	cmp	r3, #8
 800b480:	f200 84d2 	bhi.w	800be28 <_strtod_l+0xba0>
 800b484:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b486:	900a      	str	r0, [sp, #40]	@ 0x28
 800b488:	2000      	movs	r0, #0
 800b48a:	930c      	str	r3, [sp, #48]	@ 0x30
 800b48c:	4605      	mov	r5, r0
 800b48e:	3a30      	subs	r2, #48	@ 0x30
 800b490:	f100 0301 	add.w	r3, r0, #1
 800b494:	d018      	beq.n	800b4c8 <_strtod_l+0x240>
 800b496:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b498:	4419      	add	r1, r3
 800b49a:	910a      	str	r1, [sp, #40]	@ 0x28
 800b49c:	462e      	mov	r6, r5
 800b49e:	f04f 0e0a 	mov.w	lr, #10
 800b4a2:	1c71      	adds	r1, r6, #1
 800b4a4:	eba1 0c05 	sub.w	ip, r1, r5
 800b4a8:	4563      	cmp	r3, ip
 800b4aa:	dc15      	bgt.n	800b4d8 <_strtod_l+0x250>
 800b4ac:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800b4b0:	182b      	adds	r3, r5, r0
 800b4b2:	2b08      	cmp	r3, #8
 800b4b4:	f105 0501 	add.w	r5, r5, #1
 800b4b8:	4405      	add	r5, r0
 800b4ba:	dc1a      	bgt.n	800b4f2 <_strtod_l+0x26a>
 800b4bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b4be:	230a      	movs	r3, #10
 800b4c0:	fb03 2301 	mla	r3, r3, r1, r2
 800b4c4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b4c6:	2300      	movs	r3, #0
 800b4c8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b4ca:	1c51      	adds	r1, r2, #1
 800b4cc:	9119      	str	r1, [sp, #100]	@ 0x64
 800b4ce:	7852      	ldrb	r2, [r2, #1]
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	e7c5      	b.n	800b460 <_strtod_l+0x1d8>
 800b4d4:	4648      	mov	r0, r9
 800b4d6:	e7ce      	b.n	800b476 <_strtod_l+0x1ee>
 800b4d8:	2e08      	cmp	r6, #8
 800b4da:	dc05      	bgt.n	800b4e8 <_strtod_l+0x260>
 800b4dc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800b4de:	fb0e f606 	mul.w	r6, lr, r6
 800b4e2:	960b      	str	r6, [sp, #44]	@ 0x2c
 800b4e4:	460e      	mov	r6, r1
 800b4e6:	e7dc      	b.n	800b4a2 <_strtod_l+0x21a>
 800b4e8:	2910      	cmp	r1, #16
 800b4ea:	bfd8      	it	le
 800b4ec:	fb0e f707 	mulle.w	r7, lr, r7
 800b4f0:	e7f8      	b.n	800b4e4 <_strtod_l+0x25c>
 800b4f2:	2b0f      	cmp	r3, #15
 800b4f4:	bfdc      	itt	le
 800b4f6:	230a      	movle	r3, #10
 800b4f8:	fb03 2707 	mlale	r7, r3, r7, r2
 800b4fc:	e7e3      	b.n	800b4c6 <_strtod_l+0x23e>
 800b4fe:	2300      	movs	r3, #0
 800b500:	930a      	str	r3, [sp, #40]	@ 0x28
 800b502:	2301      	movs	r3, #1
 800b504:	e77a      	b.n	800b3fc <_strtod_l+0x174>
 800b506:	f04f 0c00 	mov.w	ip, #0
 800b50a:	1ca2      	adds	r2, r4, #2
 800b50c:	9219      	str	r2, [sp, #100]	@ 0x64
 800b50e:	78a2      	ldrb	r2, [r4, #2]
 800b510:	e782      	b.n	800b418 <_strtod_l+0x190>
 800b512:	f04f 0c01 	mov.w	ip, #1
 800b516:	e7f8      	b.n	800b50a <_strtod_l+0x282>
 800b518:	0800d484 	.word	0x0800d484
 800b51c:	0800d2bb 	.word	0x0800d2bb
 800b520:	7ff00000 	.word	0x7ff00000
 800b524:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b526:	1c51      	adds	r1, r2, #1
 800b528:	9119      	str	r1, [sp, #100]	@ 0x64
 800b52a:	7852      	ldrb	r2, [r2, #1]
 800b52c:	2a30      	cmp	r2, #48	@ 0x30
 800b52e:	d0f9      	beq.n	800b524 <_strtod_l+0x29c>
 800b530:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800b534:	2908      	cmp	r1, #8
 800b536:	f63f af75 	bhi.w	800b424 <_strtod_l+0x19c>
 800b53a:	3a30      	subs	r2, #48	@ 0x30
 800b53c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b53e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b540:	920f      	str	r2, [sp, #60]	@ 0x3c
 800b542:	f04f 080a 	mov.w	r8, #10
 800b546:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800b548:	1c56      	adds	r6, r2, #1
 800b54a:	9619      	str	r6, [sp, #100]	@ 0x64
 800b54c:	7852      	ldrb	r2, [r2, #1]
 800b54e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800b552:	f1be 0f09 	cmp.w	lr, #9
 800b556:	d939      	bls.n	800b5cc <_strtod_l+0x344>
 800b558:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b55a:	1a76      	subs	r6, r6, r1
 800b55c:	2e08      	cmp	r6, #8
 800b55e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800b562:	dc03      	bgt.n	800b56c <_strtod_l+0x2e4>
 800b564:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b566:	4588      	cmp	r8, r1
 800b568:	bfa8      	it	ge
 800b56a:	4688      	movge	r8, r1
 800b56c:	f1bc 0f00 	cmp.w	ip, #0
 800b570:	d001      	beq.n	800b576 <_strtod_l+0x2ee>
 800b572:	f1c8 0800 	rsb	r8, r8, #0
 800b576:	2d00      	cmp	r5, #0
 800b578:	d14e      	bne.n	800b618 <_strtod_l+0x390>
 800b57a:	9908      	ldr	r1, [sp, #32]
 800b57c:	4308      	orrs	r0, r1
 800b57e:	f47f aebc 	bne.w	800b2fa <_strtod_l+0x72>
 800b582:	2b00      	cmp	r3, #0
 800b584:	f47f aed4 	bne.w	800b330 <_strtod_l+0xa8>
 800b588:	2a69      	cmp	r2, #105	@ 0x69
 800b58a:	d028      	beq.n	800b5de <_strtod_l+0x356>
 800b58c:	dc25      	bgt.n	800b5da <_strtod_l+0x352>
 800b58e:	2a49      	cmp	r2, #73	@ 0x49
 800b590:	d025      	beq.n	800b5de <_strtod_l+0x356>
 800b592:	2a4e      	cmp	r2, #78	@ 0x4e
 800b594:	f47f aecc 	bne.w	800b330 <_strtod_l+0xa8>
 800b598:	499a      	ldr	r1, [pc, #616]	@ (800b804 <_strtod_l+0x57c>)
 800b59a:	a819      	add	r0, sp, #100	@ 0x64
 800b59c:	f001 fbb4 	bl	800cd08 <__match>
 800b5a0:	2800      	cmp	r0, #0
 800b5a2:	f43f aec5 	beq.w	800b330 <_strtod_l+0xa8>
 800b5a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b5a8:	781b      	ldrb	r3, [r3, #0]
 800b5aa:	2b28      	cmp	r3, #40	@ 0x28
 800b5ac:	d12e      	bne.n	800b60c <_strtod_l+0x384>
 800b5ae:	4996      	ldr	r1, [pc, #600]	@ (800b808 <_strtod_l+0x580>)
 800b5b0:	aa1c      	add	r2, sp, #112	@ 0x70
 800b5b2:	a819      	add	r0, sp, #100	@ 0x64
 800b5b4:	f001 fbbc 	bl	800cd30 <__hexnan>
 800b5b8:	2805      	cmp	r0, #5
 800b5ba:	d127      	bne.n	800b60c <_strtod_l+0x384>
 800b5bc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800b5be:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800b5c2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800b5c6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800b5ca:	e696      	b.n	800b2fa <_strtod_l+0x72>
 800b5cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b5ce:	fb08 2101 	mla	r1, r8, r1, r2
 800b5d2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800b5d6:	9209      	str	r2, [sp, #36]	@ 0x24
 800b5d8:	e7b5      	b.n	800b546 <_strtod_l+0x2be>
 800b5da:	2a6e      	cmp	r2, #110	@ 0x6e
 800b5dc:	e7da      	b.n	800b594 <_strtod_l+0x30c>
 800b5de:	498b      	ldr	r1, [pc, #556]	@ (800b80c <_strtod_l+0x584>)
 800b5e0:	a819      	add	r0, sp, #100	@ 0x64
 800b5e2:	f001 fb91 	bl	800cd08 <__match>
 800b5e6:	2800      	cmp	r0, #0
 800b5e8:	f43f aea2 	beq.w	800b330 <_strtod_l+0xa8>
 800b5ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b5ee:	4988      	ldr	r1, [pc, #544]	@ (800b810 <_strtod_l+0x588>)
 800b5f0:	3b01      	subs	r3, #1
 800b5f2:	a819      	add	r0, sp, #100	@ 0x64
 800b5f4:	9319      	str	r3, [sp, #100]	@ 0x64
 800b5f6:	f001 fb87 	bl	800cd08 <__match>
 800b5fa:	b910      	cbnz	r0, 800b602 <_strtod_l+0x37a>
 800b5fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b5fe:	3301      	adds	r3, #1
 800b600:	9319      	str	r3, [sp, #100]	@ 0x64
 800b602:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800b820 <_strtod_l+0x598>
 800b606:	f04f 0a00 	mov.w	sl, #0
 800b60a:	e676      	b.n	800b2fa <_strtod_l+0x72>
 800b60c:	4881      	ldr	r0, [pc, #516]	@ (800b814 <_strtod_l+0x58c>)
 800b60e:	f001 f8b7 	bl	800c780 <nan>
 800b612:	ec5b ab10 	vmov	sl, fp, d0
 800b616:	e670      	b.n	800b2fa <_strtod_l+0x72>
 800b618:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b61a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b61c:	eba8 0303 	sub.w	r3, r8, r3
 800b620:	f1b9 0f00 	cmp.w	r9, #0
 800b624:	bf08      	it	eq
 800b626:	46a9      	moveq	r9, r5
 800b628:	2d10      	cmp	r5, #16
 800b62a:	9309      	str	r3, [sp, #36]	@ 0x24
 800b62c:	462c      	mov	r4, r5
 800b62e:	bfa8      	it	ge
 800b630:	2410      	movge	r4, #16
 800b632:	f7f4 ff67 	bl	8000504 <__aeabi_ui2d>
 800b636:	2d09      	cmp	r5, #9
 800b638:	4682      	mov	sl, r0
 800b63a:	468b      	mov	fp, r1
 800b63c:	dc13      	bgt.n	800b666 <_strtod_l+0x3de>
 800b63e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b640:	2b00      	cmp	r3, #0
 800b642:	f43f ae5a 	beq.w	800b2fa <_strtod_l+0x72>
 800b646:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b648:	dd78      	ble.n	800b73c <_strtod_l+0x4b4>
 800b64a:	2b16      	cmp	r3, #22
 800b64c:	dc5f      	bgt.n	800b70e <_strtod_l+0x486>
 800b64e:	4972      	ldr	r1, [pc, #456]	@ (800b818 <_strtod_l+0x590>)
 800b650:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b654:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b658:	4652      	mov	r2, sl
 800b65a:	465b      	mov	r3, fp
 800b65c:	f7f4 ffcc 	bl	80005f8 <__aeabi_dmul>
 800b660:	4682      	mov	sl, r0
 800b662:	468b      	mov	fp, r1
 800b664:	e649      	b.n	800b2fa <_strtod_l+0x72>
 800b666:	4b6c      	ldr	r3, [pc, #432]	@ (800b818 <_strtod_l+0x590>)
 800b668:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b66c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b670:	f7f4 ffc2 	bl	80005f8 <__aeabi_dmul>
 800b674:	4682      	mov	sl, r0
 800b676:	4638      	mov	r0, r7
 800b678:	468b      	mov	fp, r1
 800b67a:	f7f4 ff43 	bl	8000504 <__aeabi_ui2d>
 800b67e:	4602      	mov	r2, r0
 800b680:	460b      	mov	r3, r1
 800b682:	4650      	mov	r0, sl
 800b684:	4659      	mov	r1, fp
 800b686:	f7f4 fe01 	bl	800028c <__adddf3>
 800b68a:	2d0f      	cmp	r5, #15
 800b68c:	4682      	mov	sl, r0
 800b68e:	468b      	mov	fp, r1
 800b690:	ddd5      	ble.n	800b63e <_strtod_l+0x3b6>
 800b692:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b694:	1b2c      	subs	r4, r5, r4
 800b696:	441c      	add	r4, r3
 800b698:	2c00      	cmp	r4, #0
 800b69a:	f340 8093 	ble.w	800b7c4 <_strtod_l+0x53c>
 800b69e:	f014 030f 	ands.w	r3, r4, #15
 800b6a2:	d00a      	beq.n	800b6ba <_strtod_l+0x432>
 800b6a4:	495c      	ldr	r1, [pc, #368]	@ (800b818 <_strtod_l+0x590>)
 800b6a6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b6aa:	4652      	mov	r2, sl
 800b6ac:	465b      	mov	r3, fp
 800b6ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b6b2:	f7f4 ffa1 	bl	80005f8 <__aeabi_dmul>
 800b6b6:	4682      	mov	sl, r0
 800b6b8:	468b      	mov	fp, r1
 800b6ba:	f034 040f 	bics.w	r4, r4, #15
 800b6be:	d073      	beq.n	800b7a8 <_strtod_l+0x520>
 800b6c0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b6c4:	dd49      	ble.n	800b75a <_strtod_l+0x4d2>
 800b6c6:	2400      	movs	r4, #0
 800b6c8:	46a0      	mov	r8, r4
 800b6ca:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b6cc:	46a1      	mov	r9, r4
 800b6ce:	9a05      	ldr	r2, [sp, #20]
 800b6d0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800b820 <_strtod_l+0x598>
 800b6d4:	2322      	movs	r3, #34	@ 0x22
 800b6d6:	6013      	str	r3, [r2, #0]
 800b6d8:	f04f 0a00 	mov.w	sl, #0
 800b6dc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	f43f ae0b 	beq.w	800b2fa <_strtod_l+0x72>
 800b6e4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b6e6:	9805      	ldr	r0, [sp, #20]
 800b6e8:	f7ff f946 	bl	800a978 <_Bfree>
 800b6ec:	9805      	ldr	r0, [sp, #20]
 800b6ee:	4649      	mov	r1, r9
 800b6f0:	f7ff f942 	bl	800a978 <_Bfree>
 800b6f4:	9805      	ldr	r0, [sp, #20]
 800b6f6:	4641      	mov	r1, r8
 800b6f8:	f7ff f93e 	bl	800a978 <_Bfree>
 800b6fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b6fe:	9805      	ldr	r0, [sp, #20]
 800b700:	f7ff f93a 	bl	800a978 <_Bfree>
 800b704:	9805      	ldr	r0, [sp, #20]
 800b706:	4621      	mov	r1, r4
 800b708:	f7ff f936 	bl	800a978 <_Bfree>
 800b70c:	e5f5      	b.n	800b2fa <_strtod_l+0x72>
 800b70e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b710:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b714:	4293      	cmp	r3, r2
 800b716:	dbbc      	blt.n	800b692 <_strtod_l+0x40a>
 800b718:	4c3f      	ldr	r4, [pc, #252]	@ (800b818 <_strtod_l+0x590>)
 800b71a:	f1c5 050f 	rsb	r5, r5, #15
 800b71e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b722:	4652      	mov	r2, sl
 800b724:	465b      	mov	r3, fp
 800b726:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b72a:	f7f4 ff65 	bl	80005f8 <__aeabi_dmul>
 800b72e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b730:	1b5d      	subs	r5, r3, r5
 800b732:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b736:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b73a:	e78f      	b.n	800b65c <_strtod_l+0x3d4>
 800b73c:	3316      	adds	r3, #22
 800b73e:	dba8      	blt.n	800b692 <_strtod_l+0x40a>
 800b740:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b742:	eba3 0808 	sub.w	r8, r3, r8
 800b746:	4b34      	ldr	r3, [pc, #208]	@ (800b818 <_strtod_l+0x590>)
 800b748:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b74c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b750:	4650      	mov	r0, sl
 800b752:	4659      	mov	r1, fp
 800b754:	f7f5 f87a 	bl	800084c <__aeabi_ddiv>
 800b758:	e782      	b.n	800b660 <_strtod_l+0x3d8>
 800b75a:	2300      	movs	r3, #0
 800b75c:	4f2f      	ldr	r7, [pc, #188]	@ (800b81c <_strtod_l+0x594>)
 800b75e:	1124      	asrs	r4, r4, #4
 800b760:	4650      	mov	r0, sl
 800b762:	4659      	mov	r1, fp
 800b764:	461e      	mov	r6, r3
 800b766:	2c01      	cmp	r4, #1
 800b768:	dc21      	bgt.n	800b7ae <_strtod_l+0x526>
 800b76a:	b10b      	cbz	r3, 800b770 <_strtod_l+0x4e8>
 800b76c:	4682      	mov	sl, r0
 800b76e:	468b      	mov	fp, r1
 800b770:	492a      	ldr	r1, [pc, #168]	@ (800b81c <_strtod_l+0x594>)
 800b772:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b776:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b77a:	4652      	mov	r2, sl
 800b77c:	465b      	mov	r3, fp
 800b77e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b782:	f7f4 ff39 	bl	80005f8 <__aeabi_dmul>
 800b786:	4b26      	ldr	r3, [pc, #152]	@ (800b820 <_strtod_l+0x598>)
 800b788:	460a      	mov	r2, r1
 800b78a:	400b      	ands	r3, r1
 800b78c:	4925      	ldr	r1, [pc, #148]	@ (800b824 <_strtod_l+0x59c>)
 800b78e:	428b      	cmp	r3, r1
 800b790:	4682      	mov	sl, r0
 800b792:	d898      	bhi.n	800b6c6 <_strtod_l+0x43e>
 800b794:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b798:	428b      	cmp	r3, r1
 800b79a:	bf86      	itte	hi
 800b79c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800b828 <_strtod_l+0x5a0>
 800b7a0:	f04f 3aff 	movhi.w	sl, #4294967295
 800b7a4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	9308      	str	r3, [sp, #32]
 800b7ac:	e076      	b.n	800b89c <_strtod_l+0x614>
 800b7ae:	07e2      	lsls	r2, r4, #31
 800b7b0:	d504      	bpl.n	800b7bc <_strtod_l+0x534>
 800b7b2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b7b6:	f7f4 ff1f 	bl	80005f8 <__aeabi_dmul>
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	3601      	adds	r6, #1
 800b7be:	1064      	asrs	r4, r4, #1
 800b7c0:	3708      	adds	r7, #8
 800b7c2:	e7d0      	b.n	800b766 <_strtod_l+0x4de>
 800b7c4:	d0f0      	beq.n	800b7a8 <_strtod_l+0x520>
 800b7c6:	4264      	negs	r4, r4
 800b7c8:	f014 020f 	ands.w	r2, r4, #15
 800b7cc:	d00a      	beq.n	800b7e4 <_strtod_l+0x55c>
 800b7ce:	4b12      	ldr	r3, [pc, #72]	@ (800b818 <_strtod_l+0x590>)
 800b7d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b7d4:	4650      	mov	r0, sl
 800b7d6:	4659      	mov	r1, fp
 800b7d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7dc:	f7f5 f836 	bl	800084c <__aeabi_ddiv>
 800b7e0:	4682      	mov	sl, r0
 800b7e2:	468b      	mov	fp, r1
 800b7e4:	1124      	asrs	r4, r4, #4
 800b7e6:	d0df      	beq.n	800b7a8 <_strtod_l+0x520>
 800b7e8:	2c1f      	cmp	r4, #31
 800b7ea:	dd1f      	ble.n	800b82c <_strtod_l+0x5a4>
 800b7ec:	2400      	movs	r4, #0
 800b7ee:	46a0      	mov	r8, r4
 800b7f0:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b7f2:	46a1      	mov	r9, r4
 800b7f4:	9a05      	ldr	r2, [sp, #20]
 800b7f6:	2322      	movs	r3, #34	@ 0x22
 800b7f8:	f04f 0a00 	mov.w	sl, #0
 800b7fc:	f04f 0b00 	mov.w	fp, #0
 800b800:	6013      	str	r3, [r2, #0]
 800b802:	e76b      	b.n	800b6dc <_strtod_l+0x454>
 800b804:	0800d1a9 	.word	0x0800d1a9
 800b808:	0800d470 	.word	0x0800d470
 800b80c:	0800d1a1 	.word	0x0800d1a1
 800b810:	0800d1d8 	.word	0x0800d1d8
 800b814:	0800d311 	.word	0x0800d311
 800b818:	0800d3a8 	.word	0x0800d3a8
 800b81c:	0800d380 	.word	0x0800d380
 800b820:	7ff00000 	.word	0x7ff00000
 800b824:	7ca00000 	.word	0x7ca00000
 800b828:	7fefffff 	.word	0x7fefffff
 800b82c:	f014 0310 	ands.w	r3, r4, #16
 800b830:	bf18      	it	ne
 800b832:	236a      	movne	r3, #106	@ 0x6a
 800b834:	4ea9      	ldr	r6, [pc, #676]	@ (800badc <_strtod_l+0x854>)
 800b836:	9308      	str	r3, [sp, #32]
 800b838:	4650      	mov	r0, sl
 800b83a:	4659      	mov	r1, fp
 800b83c:	2300      	movs	r3, #0
 800b83e:	07e7      	lsls	r7, r4, #31
 800b840:	d504      	bpl.n	800b84c <_strtod_l+0x5c4>
 800b842:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b846:	f7f4 fed7 	bl	80005f8 <__aeabi_dmul>
 800b84a:	2301      	movs	r3, #1
 800b84c:	1064      	asrs	r4, r4, #1
 800b84e:	f106 0608 	add.w	r6, r6, #8
 800b852:	d1f4      	bne.n	800b83e <_strtod_l+0x5b6>
 800b854:	b10b      	cbz	r3, 800b85a <_strtod_l+0x5d2>
 800b856:	4682      	mov	sl, r0
 800b858:	468b      	mov	fp, r1
 800b85a:	9b08      	ldr	r3, [sp, #32]
 800b85c:	b1b3      	cbz	r3, 800b88c <_strtod_l+0x604>
 800b85e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b862:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b866:	2b00      	cmp	r3, #0
 800b868:	4659      	mov	r1, fp
 800b86a:	dd0f      	ble.n	800b88c <_strtod_l+0x604>
 800b86c:	2b1f      	cmp	r3, #31
 800b86e:	dd56      	ble.n	800b91e <_strtod_l+0x696>
 800b870:	2b34      	cmp	r3, #52	@ 0x34
 800b872:	bfde      	ittt	le
 800b874:	f04f 33ff 	movle.w	r3, #4294967295
 800b878:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b87c:	4093      	lslle	r3, r2
 800b87e:	f04f 0a00 	mov.w	sl, #0
 800b882:	bfcc      	ite	gt
 800b884:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b888:	ea03 0b01 	andle.w	fp, r3, r1
 800b88c:	2200      	movs	r2, #0
 800b88e:	2300      	movs	r3, #0
 800b890:	4650      	mov	r0, sl
 800b892:	4659      	mov	r1, fp
 800b894:	f7f5 f918 	bl	8000ac8 <__aeabi_dcmpeq>
 800b898:	2800      	cmp	r0, #0
 800b89a:	d1a7      	bne.n	800b7ec <_strtod_l+0x564>
 800b89c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b89e:	9300      	str	r3, [sp, #0]
 800b8a0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b8a2:	9805      	ldr	r0, [sp, #20]
 800b8a4:	462b      	mov	r3, r5
 800b8a6:	464a      	mov	r2, r9
 800b8a8:	f7ff f8ce 	bl	800aa48 <__s2b>
 800b8ac:	900b      	str	r0, [sp, #44]	@ 0x2c
 800b8ae:	2800      	cmp	r0, #0
 800b8b0:	f43f af09 	beq.w	800b6c6 <_strtod_l+0x43e>
 800b8b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b8b6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b8b8:	2a00      	cmp	r2, #0
 800b8ba:	eba3 0308 	sub.w	r3, r3, r8
 800b8be:	bfa8      	it	ge
 800b8c0:	2300      	movge	r3, #0
 800b8c2:	9312      	str	r3, [sp, #72]	@ 0x48
 800b8c4:	2400      	movs	r4, #0
 800b8c6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b8ca:	9316      	str	r3, [sp, #88]	@ 0x58
 800b8cc:	46a0      	mov	r8, r4
 800b8ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b8d0:	9805      	ldr	r0, [sp, #20]
 800b8d2:	6859      	ldr	r1, [r3, #4]
 800b8d4:	f7ff f810 	bl	800a8f8 <_Balloc>
 800b8d8:	4681      	mov	r9, r0
 800b8da:	2800      	cmp	r0, #0
 800b8dc:	f43f aef7 	beq.w	800b6ce <_strtod_l+0x446>
 800b8e0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b8e2:	691a      	ldr	r2, [r3, #16]
 800b8e4:	3202      	adds	r2, #2
 800b8e6:	f103 010c 	add.w	r1, r3, #12
 800b8ea:	0092      	lsls	r2, r2, #2
 800b8ec:	300c      	adds	r0, #12
 800b8ee:	f000 ff37 	bl	800c760 <memcpy>
 800b8f2:	ec4b ab10 	vmov	d0, sl, fp
 800b8f6:	9805      	ldr	r0, [sp, #20]
 800b8f8:	aa1c      	add	r2, sp, #112	@ 0x70
 800b8fa:	a91b      	add	r1, sp, #108	@ 0x6c
 800b8fc:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b900:	f7ff fbd6 	bl	800b0b0 <__d2b>
 800b904:	901a      	str	r0, [sp, #104]	@ 0x68
 800b906:	2800      	cmp	r0, #0
 800b908:	f43f aee1 	beq.w	800b6ce <_strtod_l+0x446>
 800b90c:	9805      	ldr	r0, [sp, #20]
 800b90e:	2101      	movs	r1, #1
 800b910:	f7ff f930 	bl	800ab74 <__i2b>
 800b914:	4680      	mov	r8, r0
 800b916:	b948      	cbnz	r0, 800b92c <_strtod_l+0x6a4>
 800b918:	f04f 0800 	mov.w	r8, #0
 800b91c:	e6d7      	b.n	800b6ce <_strtod_l+0x446>
 800b91e:	f04f 32ff 	mov.w	r2, #4294967295
 800b922:	fa02 f303 	lsl.w	r3, r2, r3
 800b926:	ea03 0a0a 	and.w	sl, r3, sl
 800b92a:	e7af      	b.n	800b88c <_strtod_l+0x604>
 800b92c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b92e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b930:	2d00      	cmp	r5, #0
 800b932:	bfab      	itete	ge
 800b934:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b936:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b938:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b93a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b93c:	bfac      	ite	ge
 800b93e:	18ef      	addge	r7, r5, r3
 800b940:	1b5e      	sublt	r6, r3, r5
 800b942:	9b08      	ldr	r3, [sp, #32]
 800b944:	1aed      	subs	r5, r5, r3
 800b946:	4415      	add	r5, r2
 800b948:	4b65      	ldr	r3, [pc, #404]	@ (800bae0 <_strtod_l+0x858>)
 800b94a:	3d01      	subs	r5, #1
 800b94c:	429d      	cmp	r5, r3
 800b94e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b952:	da50      	bge.n	800b9f6 <_strtod_l+0x76e>
 800b954:	1b5b      	subs	r3, r3, r5
 800b956:	2b1f      	cmp	r3, #31
 800b958:	eba2 0203 	sub.w	r2, r2, r3
 800b95c:	f04f 0101 	mov.w	r1, #1
 800b960:	dc3d      	bgt.n	800b9de <_strtod_l+0x756>
 800b962:	fa01 f303 	lsl.w	r3, r1, r3
 800b966:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b968:	2300      	movs	r3, #0
 800b96a:	9310      	str	r3, [sp, #64]	@ 0x40
 800b96c:	18bd      	adds	r5, r7, r2
 800b96e:	9b08      	ldr	r3, [sp, #32]
 800b970:	42af      	cmp	r7, r5
 800b972:	4416      	add	r6, r2
 800b974:	441e      	add	r6, r3
 800b976:	463b      	mov	r3, r7
 800b978:	bfa8      	it	ge
 800b97a:	462b      	movge	r3, r5
 800b97c:	42b3      	cmp	r3, r6
 800b97e:	bfa8      	it	ge
 800b980:	4633      	movge	r3, r6
 800b982:	2b00      	cmp	r3, #0
 800b984:	bfc2      	ittt	gt
 800b986:	1aed      	subgt	r5, r5, r3
 800b988:	1af6      	subgt	r6, r6, r3
 800b98a:	1aff      	subgt	r7, r7, r3
 800b98c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b98e:	2b00      	cmp	r3, #0
 800b990:	dd16      	ble.n	800b9c0 <_strtod_l+0x738>
 800b992:	4641      	mov	r1, r8
 800b994:	9805      	ldr	r0, [sp, #20]
 800b996:	461a      	mov	r2, r3
 800b998:	f7ff f9a4 	bl	800ace4 <__pow5mult>
 800b99c:	4680      	mov	r8, r0
 800b99e:	2800      	cmp	r0, #0
 800b9a0:	d0ba      	beq.n	800b918 <_strtod_l+0x690>
 800b9a2:	4601      	mov	r1, r0
 800b9a4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b9a6:	9805      	ldr	r0, [sp, #20]
 800b9a8:	f7ff f8fa 	bl	800aba0 <__multiply>
 800b9ac:	900a      	str	r0, [sp, #40]	@ 0x28
 800b9ae:	2800      	cmp	r0, #0
 800b9b0:	f43f ae8d 	beq.w	800b6ce <_strtod_l+0x446>
 800b9b4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b9b6:	9805      	ldr	r0, [sp, #20]
 800b9b8:	f7fe ffde 	bl	800a978 <_Bfree>
 800b9bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b9be:	931a      	str	r3, [sp, #104]	@ 0x68
 800b9c0:	2d00      	cmp	r5, #0
 800b9c2:	dc1d      	bgt.n	800ba00 <_strtod_l+0x778>
 800b9c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	dd23      	ble.n	800ba12 <_strtod_l+0x78a>
 800b9ca:	4649      	mov	r1, r9
 800b9cc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b9ce:	9805      	ldr	r0, [sp, #20]
 800b9d0:	f7ff f988 	bl	800ace4 <__pow5mult>
 800b9d4:	4681      	mov	r9, r0
 800b9d6:	b9e0      	cbnz	r0, 800ba12 <_strtod_l+0x78a>
 800b9d8:	f04f 0900 	mov.w	r9, #0
 800b9dc:	e677      	b.n	800b6ce <_strtod_l+0x446>
 800b9de:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b9e2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b9e6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b9ea:	35e2      	adds	r5, #226	@ 0xe2
 800b9ec:	fa01 f305 	lsl.w	r3, r1, r5
 800b9f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800b9f2:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b9f4:	e7ba      	b.n	800b96c <_strtod_l+0x6e4>
 800b9f6:	2300      	movs	r3, #0
 800b9f8:	9310      	str	r3, [sp, #64]	@ 0x40
 800b9fa:	2301      	movs	r3, #1
 800b9fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b9fe:	e7b5      	b.n	800b96c <_strtod_l+0x6e4>
 800ba00:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ba02:	9805      	ldr	r0, [sp, #20]
 800ba04:	462a      	mov	r2, r5
 800ba06:	f7ff f9c7 	bl	800ad98 <__lshift>
 800ba0a:	901a      	str	r0, [sp, #104]	@ 0x68
 800ba0c:	2800      	cmp	r0, #0
 800ba0e:	d1d9      	bne.n	800b9c4 <_strtod_l+0x73c>
 800ba10:	e65d      	b.n	800b6ce <_strtod_l+0x446>
 800ba12:	2e00      	cmp	r6, #0
 800ba14:	dd07      	ble.n	800ba26 <_strtod_l+0x79e>
 800ba16:	4649      	mov	r1, r9
 800ba18:	9805      	ldr	r0, [sp, #20]
 800ba1a:	4632      	mov	r2, r6
 800ba1c:	f7ff f9bc 	bl	800ad98 <__lshift>
 800ba20:	4681      	mov	r9, r0
 800ba22:	2800      	cmp	r0, #0
 800ba24:	d0d8      	beq.n	800b9d8 <_strtod_l+0x750>
 800ba26:	2f00      	cmp	r7, #0
 800ba28:	dd08      	ble.n	800ba3c <_strtod_l+0x7b4>
 800ba2a:	4641      	mov	r1, r8
 800ba2c:	9805      	ldr	r0, [sp, #20]
 800ba2e:	463a      	mov	r2, r7
 800ba30:	f7ff f9b2 	bl	800ad98 <__lshift>
 800ba34:	4680      	mov	r8, r0
 800ba36:	2800      	cmp	r0, #0
 800ba38:	f43f ae49 	beq.w	800b6ce <_strtod_l+0x446>
 800ba3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ba3e:	9805      	ldr	r0, [sp, #20]
 800ba40:	464a      	mov	r2, r9
 800ba42:	f7ff fa31 	bl	800aea8 <__mdiff>
 800ba46:	4604      	mov	r4, r0
 800ba48:	2800      	cmp	r0, #0
 800ba4a:	f43f ae40 	beq.w	800b6ce <_strtod_l+0x446>
 800ba4e:	68c3      	ldr	r3, [r0, #12]
 800ba50:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ba52:	2300      	movs	r3, #0
 800ba54:	60c3      	str	r3, [r0, #12]
 800ba56:	4641      	mov	r1, r8
 800ba58:	f7ff fa0a 	bl	800ae70 <__mcmp>
 800ba5c:	2800      	cmp	r0, #0
 800ba5e:	da45      	bge.n	800baec <_strtod_l+0x864>
 800ba60:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ba62:	ea53 030a 	orrs.w	r3, r3, sl
 800ba66:	d16b      	bne.n	800bb40 <_strtod_l+0x8b8>
 800ba68:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d167      	bne.n	800bb40 <_strtod_l+0x8b8>
 800ba70:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ba74:	0d1b      	lsrs	r3, r3, #20
 800ba76:	051b      	lsls	r3, r3, #20
 800ba78:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800ba7c:	d960      	bls.n	800bb40 <_strtod_l+0x8b8>
 800ba7e:	6963      	ldr	r3, [r4, #20]
 800ba80:	b913      	cbnz	r3, 800ba88 <_strtod_l+0x800>
 800ba82:	6923      	ldr	r3, [r4, #16]
 800ba84:	2b01      	cmp	r3, #1
 800ba86:	dd5b      	ble.n	800bb40 <_strtod_l+0x8b8>
 800ba88:	4621      	mov	r1, r4
 800ba8a:	2201      	movs	r2, #1
 800ba8c:	9805      	ldr	r0, [sp, #20]
 800ba8e:	f7ff f983 	bl	800ad98 <__lshift>
 800ba92:	4641      	mov	r1, r8
 800ba94:	4604      	mov	r4, r0
 800ba96:	f7ff f9eb 	bl	800ae70 <__mcmp>
 800ba9a:	2800      	cmp	r0, #0
 800ba9c:	dd50      	ble.n	800bb40 <_strtod_l+0x8b8>
 800ba9e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800baa2:	9a08      	ldr	r2, [sp, #32]
 800baa4:	0d1b      	lsrs	r3, r3, #20
 800baa6:	051b      	lsls	r3, r3, #20
 800baa8:	2a00      	cmp	r2, #0
 800baaa:	d06a      	beq.n	800bb82 <_strtod_l+0x8fa>
 800baac:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800bab0:	d867      	bhi.n	800bb82 <_strtod_l+0x8fa>
 800bab2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800bab6:	f67f ae9d 	bls.w	800b7f4 <_strtod_l+0x56c>
 800baba:	4b0a      	ldr	r3, [pc, #40]	@ (800bae4 <_strtod_l+0x85c>)
 800babc:	4650      	mov	r0, sl
 800babe:	4659      	mov	r1, fp
 800bac0:	2200      	movs	r2, #0
 800bac2:	f7f4 fd99 	bl	80005f8 <__aeabi_dmul>
 800bac6:	4b08      	ldr	r3, [pc, #32]	@ (800bae8 <_strtod_l+0x860>)
 800bac8:	400b      	ands	r3, r1
 800baca:	4682      	mov	sl, r0
 800bacc:	468b      	mov	fp, r1
 800bace:	2b00      	cmp	r3, #0
 800bad0:	f47f ae08 	bne.w	800b6e4 <_strtod_l+0x45c>
 800bad4:	9a05      	ldr	r2, [sp, #20]
 800bad6:	2322      	movs	r3, #34	@ 0x22
 800bad8:	6013      	str	r3, [r2, #0]
 800bada:	e603      	b.n	800b6e4 <_strtod_l+0x45c>
 800badc:	0800d498 	.word	0x0800d498
 800bae0:	fffffc02 	.word	0xfffffc02
 800bae4:	39500000 	.word	0x39500000
 800bae8:	7ff00000 	.word	0x7ff00000
 800baec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800baf0:	d165      	bne.n	800bbbe <_strtod_l+0x936>
 800baf2:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800baf4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800baf8:	b35a      	cbz	r2, 800bb52 <_strtod_l+0x8ca>
 800bafa:	4a9f      	ldr	r2, [pc, #636]	@ (800bd78 <_strtod_l+0xaf0>)
 800bafc:	4293      	cmp	r3, r2
 800bafe:	d12b      	bne.n	800bb58 <_strtod_l+0x8d0>
 800bb00:	9b08      	ldr	r3, [sp, #32]
 800bb02:	4651      	mov	r1, sl
 800bb04:	b303      	cbz	r3, 800bb48 <_strtod_l+0x8c0>
 800bb06:	4b9d      	ldr	r3, [pc, #628]	@ (800bd7c <_strtod_l+0xaf4>)
 800bb08:	465a      	mov	r2, fp
 800bb0a:	4013      	ands	r3, r2
 800bb0c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800bb10:	f04f 32ff 	mov.w	r2, #4294967295
 800bb14:	d81b      	bhi.n	800bb4e <_strtod_l+0x8c6>
 800bb16:	0d1b      	lsrs	r3, r3, #20
 800bb18:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800bb1c:	fa02 f303 	lsl.w	r3, r2, r3
 800bb20:	4299      	cmp	r1, r3
 800bb22:	d119      	bne.n	800bb58 <_strtod_l+0x8d0>
 800bb24:	4b96      	ldr	r3, [pc, #600]	@ (800bd80 <_strtod_l+0xaf8>)
 800bb26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bb28:	429a      	cmp	r2, r3
 800bb2a:	d102      	bne.n	800bb32 <_strtod_l+0x8aa>
 800bb2c:	3101      	adds	r1, #1
 800bb2e:	f43f adce 	beq.w	800b6ce <_strtod_l+0x446>
 800bb32:	4b92      	ldr	r3, [pc, #584]	@ (800bd7c <_strtod_l+0xaf4>)
 800bb34:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bb36:	401a      	ands	r2, r3
 800bb38:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800bb3c:	f04f 0a00 	mov.w	sl, #0
 800bb40:	9b08      	ldr	r3, [sp, #32]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d1b9      	bne.n	800baba <_strtod_l+0x832>
 800bb46:	e5cd      	b.n	800b6e4 <_strtod_l+0x45c>
 800bb48:	f04f 33ff 	mov.w	r3, #4294967295
 800bb4c:	e7e8      	b.n	800bb20 <_strtod_l+0x898>
 800bb4e:	4613      	mov	r3, r2
 800bb50:	e7e6      	b.n	800bb20 <_strtod_l+0x898>
 800bb52:	ea53 030a 	orrs.w	r3, r3, sl
 800bb56:	d0a2      	beq.n	800ba9e <_strtod_l+0x816>
 800bb58:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bb5a:	b1db      	cbz	r3, 800bb94 <_strtod_l+0x90c>
 800bb5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bb5e:	4213      	tst	r3, r2
 800bb60:	d0ee      	beq.n	800bb40 <_strtod_l+0x8b8>
 800bb62:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bb64:	9a08      	ldr	r2, [sp, #32]
 800bb66:	4650      	mov	r0, sl
 800bb68:	4659      	mov	r1, fp
 800bb6a:	b1bb      	cbz	r3, 800bb9c <_strtod_l+0x914>
 800bb6c:	f7ff fb6e 	bl	800b24c <sulp>
 800bb70:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bb74:	ec53 2b10 	vmov	r2, r3, d0
 800bb78:	f7f4 fb88 	bl	800028c <__adddf3>
 800bb7c:	4682      	mov	sl, r0
 800bb7e:	468b      	mov	fp, r1
 800bb80:	e7de      	b.n	800bb40 <_strtod_l+0x8b8>
 800bb82:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800bb86:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800bb8a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800bb8e:	f04f 3aff 	mov.w	sl, #4294967295
 800bb92:	e7d5      	b.n	800bb40 <_strtod_l+0x8b8>
 800bb94:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bb96:	ea13 0f0a 	tst.w	r3, sl
 800bb9a:	e7e1      	b.n	800bb60 <_strtod_l+0x8d8>
 800bb9c:	f7ff fb56 	bl	800b24c <sulp>
 800bba0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bba4:	ec53 2b10 	vmov	r2, r3, d0
 800bba8:	f7f4 fb6e 	bl	8000288 <__aeabi_dsub>
 800bbac:	2200      	movs	r2, #0
 800bbae:	2300      	movs	r3, #0
 800bbb0:	4682      	mov	sl, r0
 800bbb2:	468b      	mov	fp, r1
 800bbb4:	f7f4 ff88 	bl	8000ac8 <__aeabi_dcmpeq>
 800bbb8:	2800      	cmp	r0, #0
 800bbba:	d0c1      	beq.n	800bb40 <_strtod_l+0x8b8>
 800bbbc:	e61a      	b.n	800b7f4 <_strtod_l+0x56c>
 800bbbe:	4641      	mov	r1, r8
 800bbc0:	4620      	mov	r0, r4
 800bbc2:	f7ff facd 	bl	800b160 <__ratio>
 800bbc6:	ec57 6b10 	vmov	r6, r7, d0
 800bbca:	2200      	movs	r2, #0
 800bbcc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800bbd0:	4630      	mov	r0, r6
 800bbd2:	4639      	mov	r1, r7
 800bbd4:	f7f4 ff8c 	bl	8000af0 <__aeabi_dcmple>
 800bbd8:	2800      	cmp	r0, #0
 800bbda:	d06f      	beq.n	800bcbc <_strtod_l+0xa34>
 800bbdc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d17a      	bne.n	800bcd8 <_strtod_l+0xa50>
 800bbe2:	f1ba 0f00 	cmp.w	sl, #0
 800bbe6:	d158      	bne.n	800bc9a <_strtod_l+0xa12>
 800bbe8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bbea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d15a      	bne.n	800bca8 <_strtod_l+0xa20>
 800bbf2:	4b64      	ldr	r3, [pc, #400]	@ (800bd84 <_strtod_l+0xafc>)
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	4630      	mov	r0, r6
 800bbf8:	4639      	mov	r1, r7
 800bbfa:	f7f4 ff6f 	bl	8000adc <__aeabi_dcmplt>
 800bbfe:	2800      	cmp	r0, #0
 800bc00:	d159      	bne.n	800bcb6 <_strtod_l+0xa2e>
 800bc02:	4630      	mov	r0, r6
 800bc04:	4639      	mov	r1, r7
 800bc06:	4b60      	ldr	r3, [pc, #384]	@ (800bd88 <_strtod_l+0xb00>)
 800bc08:	2200      	movs	r2, #0
 800bc0a:	f7f4 fcf5 	bl	80005f8 <__aeabi_dmul>
 800bc0e:	4606      	mov	r6, r0
 800bc10:	460f      	mov	r7, r1
 800bc12:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800bc16:	9606      	str	r6, [sp, #24]
 800bc18:	9307      	str	r3, [sp, #28]
 800bc1a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bc1e:	4d57      	ldr	r5, [pc, #348]	@ (800bd7c <_strtod_l+0xaf4>)
 800bc20:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bc24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc26:	401d      	ands	r5, r3
 800bc28:	4b58      	ldr	r3, [pc, #352]	@ (800bd8c <_strtod_l+0xb04>)
 800bc2a:	429d      	cmp	r5, r3
 800bc2c:	f040 80b2 	bne.w	800bd94 <_strtod_l+0xb0c>
 800bc30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bc32:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800bc36:	ec4b ab10 	vmov	d0, sl, fp
 800bc3a:	f7ff f9c9 	bl	800afd0 <__ulp>
 800bc3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bc42:	ec51 0b10 	vmov	r0, r1, d0
 800bc46:	f7f4 fcd7 	bl	80005f8 <__aeabi_dmul>
 800bc4a:	4652      	mov	r2, sl
 800bc4c:	465b      	mov	r3, fp
 800bc4e:	f7f4 fb1d 	bl	800028c <__adddf3>
 800bc52:	460b      	mov	r3, r1
 800bc54:	4949      	ldr	r1, [pc, #292]	@ (800bd7c <_strtod_l+0xaf4>)
 800bc56:	4a4e      	ldr	r2, [pc, #312]	@ (800bd90 <_strtod_l+0xb08>)
 800bc58:	4019      	ands	r1, r3
 800bc5a:	4291      	cmp	r1, r2
 800bc5c:	4682      	mov	sl, r0
 800bc5e:	d942      	bls.n	800bce6 <_strtod_l+0xa5e>
 800bc60:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800bc62:	4b47      	ldr	r3, [pc, #284]	@ (800bd80 <_strtod_l+0xaf8>)
 800bc64:	429a      	cmp	r2, r3
 800bc66:	d103      	bne.n	800bc70 <_strtod_l+0x9e8>
 800bc68:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bc6a:	3301      	adds	r3, #1
 800bc6c:	f43f ad2f 	beq.w	800b6ce <_strtod_l+0x446>
 800bc70:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800bd80 <_strtod_l+0xaf8>
 800bc74:	f04f 3aff 	mov.w	sl, #4294967295
 800bc78:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800bc7a:	9805      	ldr	r0, [sp, #20]
 800bc7c:	f7fe fe7c 	bl	800a978 <_Bfree>
 800bc80:	9805      	ldr	r0, [sp, #20]
 800bc82:	4649      	mov	r1, r9
 800bc84:	f7fe fe78 	bl	800a978 <_Bfree>
 800bc88:	9805      	ldr	r0, [sp, #20]
 800bc8a:	4641      	mov	r1, r8
 800bc8c:	f7fe fe74 	bl	800a978 <_Bfree>
 800bc90:	9805      	ldr	r0, [sp, #20]
 800bc92:	4621      	mov	r1, r4
 800bc94:	f7fe fe70 	bl	800a978 <_Bfree>
 800bc98:	e619      	b.n	800b8ce <_strtod_l+0x646>
 800bc9a:	f1ba 0f01 	cmp.w	sl, #1
 800bc9e:	d103      	bne.n	800bca8 <_strtod_l+0xa20>
 800bca0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	f43f ada6 	beq.w	800b7f4 <_strtod_l+0x56c>
 800bca8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800bd58 <_strtod_l+0xad0>
 800bcac:	4f35      	ldr	r7, [pc, #212]	@ (800bd84 <_strtod_l+0xafc>)
 800bcae:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bcb2:	2600      	movs	r6, #0
 800bcb4:	e7b1      	b.n	800bc1a <_strtod_l+0x992>
 800bcb6:	4f34      	ldr	r7, [pc, #208]	@ (800bd88 <_strtod_l+0xb00>)
 800bcb8:	2600      	movs	r6, #0
 800bcba:	e7aa      	b.n	800bc12 <_strtod_l+0x98a>
 800bcbc:	4b32      	ldr	r3, [pc, #200]	@ (800bd88 <_strtod_l+0xb00>)
 800bcbe:	4630      	mov	r0, r6
 800bcc0:	4639      	mov	r1, r7
 800bcc2:	2200      	movs	r2, #0
 800bcc4:	f7f4 fc98 	bl	80005f8 <__aeabi_dmul>
 800bcc8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bcca:	4606      	mov	r6, r0
 800bccc:	460f      	mov	r7, r1
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d09f      	beq.n	800bc12 <_strtod_l+0x98a>
 800bcd2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800bcd6:	e7a0      	b.n	800bc1a <_strtod_l+0x992>
 800bcd8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800bd60 <_strtod_l+0xad8>
 800bcdc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800bce0:	ec57 6b17 	vmov	r6, r7, d7
 800bce4:	e799      	b.n	800bc1a <_strtod_l+0x992>
 800bce6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800bcea:	9b08      	ldr	r3, [sp, #32]
 800bcec:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d1c1      	bne.n	800bc78 <_strtod_l+0x9f0>
 800bcf4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800bcf8:	0d1b      	lsrs	r3, r3, #20
 800bcfa:	051b      	lsls	r3, r3, #20
 800bcfc:	429d      	cmp	r5, r3
 800bcfe:	d1bb      	bne.n	800bc78 <_strtod_l+0x9f0>
 800bd00:	4630      	mov	r0, r6
 800bd02:	4639      	mov	r1, r7
 800bd04:	f7f4 ffc0 	bl	8000c88 <__aeabi_d2lz>
 800bd08:	f7f4 fc48 	bl	800059c <__aeabi_l2d>
 800bd0c:	4602      	mov	r2, r0
 800bd0e:	460b      	mov	r3, r1
 800bd10:	4630      	mov	r0, r6
 800bd12:	4639      	mov	r1, r7
 800bd14:	f7f4 fab8 	bl	8000288 <__aeabi_dsub>
 800bd18:	460b      	mov	r3, r1
 800bd1a:	4602      	mov	r2, r0
 800bd1c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800bd20:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800bd24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bd26:	ea46 060a 	orr.w	r6, r6, sl
 800bd2a:	431e      	orrs	r6, r3
 800bd2c:	d06f      	beq.n	800be0e <_strtod_l+0xb86>
 800bd2e:	a30e      	add	r3, pc, #56	@ (adr r3, 800bd68 <_strtod_l+0xae0>)
 800bd30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd34:	f7f4 fed2 	bl	8000adc <__aeabi_dcmplt>
 800bd38:	2800      	cmp	r0, #0
 800bd3a:	f47f acd3 	bne.w	800b6e4 <_strtod_l+0x45c>
 800bd3e:	a30c      	add	r3, pc, #48	@ (adr r3, 800bd70 <_strtod_l+0xae8>)
 800bd40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bd48:	f7f4 fee6 	bl	8000b18 <__aeabi_dcmpgt>
 800bd4c:	2800      	cmp	r0, #0
 800bd4e:	d093      	beq.n	800bc78 <_strtod_l+0x9f0>
 800bd50:	e4c8      	b.n	800b6e4 <_strtod_l+0x45c>
 800bd52:	bf00      	nop
 800bd54:	f3af 8000 	nop.w
 800bd58:	00000000 	.word	0x00000000
 800bd5c:	bff00000 	.word	0xbff00000
 800bd60:	00000000 	.word	0x00000000
 800bd64:	3ff00000 	.word	0x3ff00000
 800bd68:	94a03595 	.word	0x94a03595
 800bd6c:	3fdfffff 	.word	0x3fdfffff
 800bd70:	35afe535 	.word	0x35afe535
 800bd74:	3fe00000 	.word	0x3fe00000
 800bd78:	000fffff 	.word	0x000fffff
 800bd7c:	7ff00000 	.word	0x7ff00000
 800bd80:	7fefffff 	.word	0x7fefffff
 800bd84:	3ff00000 	.word	0x3ff00000
 800bd88:	3fe00000 	.word	0x3fe00000
 800bd8c:	7fe00000 	.word	0x7fe00000
 800bd90:	7c9fffff 	.word	0x7c9fffff
 800bd94:	9b08      	ldr	r3, [sp, #32]
 800bd96:	b323      	cbz	r3, 800bde2 <_strtod_l+0xb5a>
 800bd98:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800bd9c:	d821      	bhi.n	800bde2 <_strtod_l+0xb5a>
 800bd9e:	a328      	add	r3, pc, #160	@ (adr r3, 800be40 <_strtod_l+0xbb8>)
 800bda0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bda4:	4630      	mov	r0, r6
 800bda6:	4639      	mov	r1, r7
 800bda8:	f7f4 fea2 	bl	8000af0 <__aeabi_dcmple>
 800bdac:	b1a0      	cbz	r0, 800bdd8 <_strtod_l+0xb50>
 800bdae:	4639      	mov	r1, r7
 800bdb0:	4630      	mov	r0, r6
 800bdb2:	f7f4 fef9 	bl	8000ba8 <__aeabi_d2uiz>
 800bdb6:	2801      	cmp	r0, #1
 800bdb8:	bf38      	it	cc
 800bdba:	2001      	movcc	r0, #1
 800bdbc:	f7f4 fba2 	bl	8000504 <__aeabi_ui2d>
 800bdc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdc2:	4606      	mov	r6, r0
 800bdc4:	460f      	mov	r7, r1
 800bdc6:	b9fb      	cbnz	r3, 800be08 <_strtod_l+0xb80>
 800bdc8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bdcc:	9014      	str	r0, [sp, #80]	@ 0x50
 800bdce:	9315      	str	r3, [sp, #84]	@ 0x54
 800bdd0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800bdd4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800bdd8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bdda:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800bdde:	1b5b      	subs	r3, r3, r5
 800bde0:	9311      	str	r3, [sp, #68]	@ 0x44
 800bde2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800bde6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800bdea:	f7ff f8f1 	bl	800afd0 <__ulp>
 800bdee:	4650      	mov	r0, sl
 800bdf0:	ec53 2b10 	vmov	r2, r3, d0
 800bdf4:	4659      	mov	r1, fp
 800bdf6:	f7f4 fbff 	bl	80005f8 <__aeabi_dmul>
 800bdfa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800bdfe:	f7f4 fa45 	bl	800028c <__adddf3>
 800be02:	4682      	mov	sl, r0
 800be04:	468b      	mov	fp, r1
 800be06:	e770      	b.n	800bcea <_strtod_l+0xa62>
 800be08:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800be0c:	e7e0      	b.n	800bdd0 <_strtod_l+0xb48>
 800be0e:	a30e      	add	r3, pc, #56	@ (adr r3, 800be48 <_strtod_l+0xbc0>)
 800be10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be14:	f7f4 fe62 	bl	8000adc <__aeabi_dcmplt>
 800be18:	e798      	b.n	800bd4c <_strtod_l+0xac4>
 800be1a:	2300      	movs	r3, #0
 800be1c:	930e      	str	r3, [sp, #56]	@ 0x38
 800be1e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800be20:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800be22:	6013      	str	r3, [r2, #0]
 800be24:	f7ff ba6d 	b.w	800b302 <_strtod_l+0x7a>
 800be28:	2a65      	cmp	r2, #101	@ 0x65
 800be2a:	f43f ab68 	beq.w	800b4fe <_strtod_l+0x276>
 800be2e:	2a45      	cmp	r2, #69	@ 0x45
 800be30:	f43f ab65 	beq.w	800b4fe <_strtod_l+0x276>
 800be34:	2301      	movs	r3, #1
 800be36:	f7ff bba0 	b.w	800b57a <_strtod_l+0x2f2>
 800be3a:	bf00      	nop
 800be3c:	f3af 8000 	nop.w
 800be40:	ffc00000 	.word	0xffc00000
 800be44:	41dfffff 	.word	0x41dfffff
 800be48:	94a03595 	.word	0x94a03595
 800be4c:	3fcfffff 	.word	0x3fcfffff

0800be50 <_strtod_r>:
 800be50:	4b01      	ldr	r3, [pc, #4]	@ (800be58 <_strtod_r+0x8>)
 800be52:	f7ff ba19 	b.w	800b288 <_strtod_l>
 800be56:	bf00      	nop
 800be58:	20000068 	.word	0x20000068

0800be5c <_strtol_l.isra.0>:
 800be5c:	2b24      	cmp	r3, #36	@ 0x24
 800be5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800be62:	4686      	mov	lr, r0
 800be64:	4690      	mov	r8, r2
 800be66:	d801      	bhi.n	800be6c <_strtol_l.isra.0+0x10>
 800be68:	2b01      	cmp	r3, #1
 800be6a:	d106      	bne.n	800be7a <_strtol_l.isra.0+0x1e>
 800be6c:	f7fd fdb8 	bl	80099e0 <__errno>
 800be70:	2316      	movs	r3, #22
 800be72:	6003      	str	r3, [r0, #0]
 800be74:	2000      	movs	r0, #0
 800be76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be7a:	4834      	ldr	r0, [pc, #208]	@ (800bf4c <_strtol_l.isra.0+0xf0>)
 800be7c:	460d      	mov	r5, r1
 800be7e:	462a      	mov	r2, r5
 800be80:	f815 4b01 	ldrb.w	r4, [r5], #1
 800be84:	5d06      	ldrb	r6, [r0, r4]
 800be86:	f016 0608 	ands.w	r6, r6, #8
 800be8a:	d1f8      	bne.n	800be7e <_strtol_l.isra.0+0x22>
 800be8c:	2c2d      	cmp	r4, #45	@ 0x2d
 800be8e:	d110      	bne.n	800beb2 <_strtol_l.isra.0+0x56>
 800be90:	782c      	ldrb	r4, [r5, #0]
 800be92:	2601      	movs	r6, #1
 800be94:	1c95      	adds	r5, r2, #2
 800be96:	f033 0210 	bics.w	r2, r3, #16
 800be9a:	d115      	bne.n	800bec8 <_strtol_l.isra.0+0x6c>
 800be9c:	2c30      	cmp	r4, #48	@ 0x30
 800be9e:	d10d      	bne.n	800bebc <_strtol_l.isra.0+0x60>
 800bea0:	782a      	ldrb	r2, [r5, #0]
 800bea2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800bea6:	2a58      	cmp	r2, #88	@ 0x58
 800bea8:	d108      	bne.n	800bebc <_strtol_l.isra.0+0x60>
 800beaa:	786c      	ldrb	r4, [r5, #1]
 800beac:	3502      	adds	r5, #2
 800beae:	2310      	movs	r3, #16
 800beb0:	e00a      	b.n	800bec8 <_strtol_l.isra.0+0x6c>
 800beb2:	2c2b      	cmp	r4, #43	@ 0x2b
 800beb4:	bf04      	itt	eq
 800beb6:	782c      	ldrbeq	r4, [r5, #0]
 800beb8:	1c95      	addeq	r5, r2, #2
 800beba:	e7ec      	b.n	800be96 <_strtol_l.isra.0+0x3a>
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d1f6      	bne.n	800beae <_strtol_l.isra.0+0x52>
 800bec0:	2c30      	cmp	r4, #48	@ 0x30
 800bec2:	bf14      	ite	ne
 800bec4:	230a      	movne	r3, #10
 800bec6:	2308      	moveq	r3, #8
 800bec8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800becc:	f10c 3cff 	add.w	ip, ip, #4294967295
 800bed0:	2200      	movs	r2, #0
 800bed2:	fbbc f9f3 	udiv	r9, ip, r3
 800bed6:	4610      	mov	r0, r2
 800bed8:	fb03 ca19 	mls	sl, r3, r9, ip
 800bedc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800bee0:	2f09      	cmp	r7, #9
 800bee2:	d80f      	bhi.n	800bf04 <_strtol_l.isra.0+0xa8>
 800bee4:	463c      	mov	r4, r7
 800bee6:	42a3      	cmp	r3, r4
 800bee8:	dd1b      	ble.n	800bf22 <_strtol_l.isra.0+0xc6>
 800beea:	1c57      	adds	r7, r2, #1
 800beec:	d007      	beq.n	800befe <_strtol_l.isra.0+0xa2>
 800beee:	4581      	cmp	r9, r0
 800bef0:	d314      	bcc.n	800bf1c <_strtol_l.isra.0+0xc0>
 800bef2:	d101      	bne.n	800bef8 <_strtol_l.isra.0+0x9c>
 800bef4:	45a2      	cmp	sl, r4
 800bef6:	db11      	blt.n	800bf1c <_strtol_l.isra.0+0xc0>
 800bef8:	fb00 4003 	mla	r0, r0, r3, r4
 800befc:	2201      	movs	r2, #1
 800befe:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bf02:	e7eb      	b.n	800bedc <_strtol_l.isra.0+0x80>
 800bf04:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800bf08:	2f19      	cmp	r7, #25
 800bf0a:	d801      	bhi.n	800bf10 <_strtol_l.isra.0+0xb4>
 800bf0c:	3c37      	subs	r4, #55	@ 0x37
 800bf0e:	e7ea      	b.n	800bee6 <_strtol_l.isra.0+0x8a>
 800bf10:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800bf14:	2f19      	cmp	r7, #25
 800bf16:	d804      	bhi.n	800bf22 <_strtol_l.isra.0+0xc6>
 800bf18:	3c57      	subs	r4, #87	@ 0x57
 800bf1a:	e7e4      	b.n	800bee6 <_strtol_l.isra.0+0x8a>
 800bf1c:	f04f 32ff 	mov.w	r2, #4294967295
 800bf20:	e7ed      	b.n	800befe <_strtol_l.isra.0+0xa2>
 800bf22:	1c53      	adds	r3, r2, #1
 800bf24:	d108      	bne.n	800bf38 <_strtol_l.isra.0+0xdc>
 800bf26:	2322      	movs	r3, #34	@ 0x22
 800bf28:	f8ce 3000 	str.w	r3, [lr]
 800bf2c:	4660      	mov	r0, ip
 800bf2e:	f1b8 0f00 	cmp.w	r8, #0
 800bf32:	d0a0      	beq.n	800be76 <_strtol_l.isra.0+0x1a>
 800bf34:	1e69      	subs	r1, r5, #1
 800bf36:	e006      	b.n	800bf46 <_strtol_l.isra.0+0xea>
 800bf38:	b106      	cbz	r6, 800bf3c <_strtol_l.isra.0+0xe0>
 800bf3a:	4240      	negs	r0, r0
 800bf3c:	f1b8 0f00 	cmp.w	r8, #0
 800bf40:	d099      	beq.n	800be76 <_strtol_l.isra.0+0x1a>
 800bf42:	2a00      	cmp	r2, #0
 800bf44:	d1f6      	bne.n	800bf34 <_strtol_l.isra.0+0xd8>
 800bf46:	f8c8 1000 	str.w	r1, [r8]
 800bf4a:	e794      	b.n	800be76 <_strtol_l.isra.0+0x1a>
 800bf4c:	0800d4c1 	.word	0x0800d4c1

0800bf50 <_strtol_r>:
 800bf50:	f7ff bf84 	b.w	800be5c <_strtol_l.isra.0>

0800bf54 <__ssputs_r>:
 800bf54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf58:	688e      	ldr	r6, [r1, #8]
 800bf5a:	461f      	mov	r7, r3
 800bf5c:	42be      	cmp	r6, r7
 800bf5e:	680b      	ldr	r3, [r1, #0]
 800bf60:	4682      	mov	sl, r0
 800bf62:	460c      	mov	r4, r1
 800bf64:	4690      	mov	r8, r2
 800bf66:	d82d      	bhi.n	800bfc4 <__ssputs_r+0x70>
 800bf68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bf6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bf70:	d026      	beq.n	800bfc0 <__ssputs_r+0x6c>
 800bf72:	6965      	ldr	r5, [r4, #20]
 800bf74:	6909      	ldr	r1, [r1, #16]
 800bf76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bf7a:	eba3 0901 	sub.w	r9, r3, r1
 800bf7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bf82:	1c7b      	adds	r3, r7, #1
 800bf84:	444b      	add	r3, r9
 800bf86:	106d      	asrs	r5, r5, #1
 800bf88:	429d      	cmp	r5, r3
 800bf8a:	bf38      	it	cc
 800bf8c:	461d      	movcc	r5, r3
 800bf8e:	0553      	lsls	r3, r2, #21
 800bf90:	d527      	bpl.n	800bfe2 <__ssputs_r+0x8e>
 800bf92:	4629      	mov	r1, r5
 800bf94:	f7fe fc24 	bl	800a7e0 <_malloc_r>
 800bf98:	4606      	mov	r6, r0
 800bf9a:	b360      	cbz	r0, 800bff6 <__ssputs_r+0xa2>
 800bf9c:	6921      	ldr	r1, [r4, #16]
 800bf9e:	464a      	mov	r2, r9
 800bfa0:	f000 fbde 	bl	800c760 <memcpy>
 800bfa4:	89a3      	ldrh	r3, [r4, #12]
 800bfa6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bfaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfae:	81a3      	strh	r3, [r4, #12]
 800bfb0:	6126      	str	r6, [r4, #16]
 800bfb2:	6165      	str	r5, [r4, #20]
 800bfb4:	444e      	add	r6, r9
 800bfb6:	eba5 0509 	sub.w	r5, r5, r9
 800bfba:	6026      	str	r6, [r4, #0]
 800bfbc:	60a5      	str	r5, [r4, #8]
 800bfbe:	463e      	mov	r6, r7
 800bfc0:	42be      	cmp	r6, r7
 800bfc2:	d900      	bls.n	800bfc6 <__ssputs_r+0x72>
 800bfc4:	463e      	mov	r6, r7
 800bfc6:	6820      	ldr	r0, [r4, #0]
 800bfc8:	4632      	mov	r2, r6
 800bfca:	4641      	mov	r1, r8
 800bfcc:	f000 fb6a 	bl	800c6a4 <memmove>
 800bfd0:	68a3      	ldr	r3, [r4, #8]
 800bfd2:	1b9b      	subs	r3, r3, r6
 800bfd4:	60a3      	str	r3, [r4, #8]
 800bfd6:	6823      	ldr	r3, [r4, #0]
 800bfd8:	4433      	add	r3, r6
 800bfda:	6023      	str	r3, [r4, #0]
 800bfdc:	2000      	movs	r0, #0
 800bfde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfe2:	462a      	mov	r2, r5
 800bfe4:	f000 ff51 	bl	800ce8a <_realloc_r>
 800bfe8:	4606      	mov	r6, r0
 800bfea:	2800      	cmp	r0, #0
 800bfec:	d1e0      	bne.n	800bfb0 <__ssputs_r+0x5c>
 800bfee:	6921      	ldr	r1, [r4, #16]
 800bff0:	4650      	mov	r0, sl
 800bff2:	f7fe fb81 	bl	800a6f8 <_free_r>
 800bff6:	230c      	movs	r3, #12
 800bff8:	f8ca 3000 	str.w	r3, [sl]
 800bffc:	89a3      	ldrh	r3, [r4, #12]
 800bffe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c002:	81a3      	strh	r3, [r4, #12]
 800c004:	f04f 30ff 	mov.w	r0, #4294967295
 800c008:	e7e9      	b.n	800bfde <__ssputs_r+0x8a>
	...

0800c00c <_svfiprintf_r>:
 800c00c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c010:	4698      	mov	r8, r3
 800c012:	898b      	ldrh	r3, [r1, #12]
 800c014:	061b      	lsls	r3, r3, #24
 800c016:	b09d      	sub	sp, #116	@ 0x74
 800c018:	4607      	mov	r7, r0
 800c01a:	460d      	mov	r5, r1
 800c01c:	4614      	mov	r4, r2
 800c01e:	d510      	bpl.n	800c042 <_svfiprintf_r+0x36>
 800c020:	690b      	ldr	r3, [r1, #16]
 800c022:	b973      	cbnz	r3, 800c042 <_svfiprintf_r+0x36>
 800c024:	2140      	movs	r1, #64	@ 0x40
 800c026:	f7fe fbdb 	bl	800a7e0 <_malloc_r>
 800c02a:	6028      	str	r0, [r5, #0]
 800c02c:	6128      	str	r0, [r5, #16]
 800c02e:	b930      	cbnz	r0, 800c03e <_svfiprintf_r+0x32>
 800c030:	230c      	movs	r3, #12
 800c032:	603b      	str	r3, [r7, #0]
 800c034:	f04f 30ff 	mov.w	r0, #4294967295
 800c038:	b01d      	add	sp, #116	@ 0x74
 800c03a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c03e:	2340      	movs	r3, #64	@ 0x40
 800c040:	616b      	str	r3, [r5, #20]
 800c042:	2300      	movs	r3, #0
 800c044:	9309      	str	r3, [sp, #36]	@ 0x24
 800c046:	2320      	movs	r3, #32
 800c048:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c04c:	f8cd 800c 	str.w	r8, [sp, #12]
 800c050:	2330      	movs	r3, #48	@ 0x30
 800c052:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c1f0 <_svfiprintf_r+0x1e4>
 800c056:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c05a:	f04f 0901 	mov.w	r9, #1
 800c05e:	4623      	mov	r3, r4
 800c060:	469a      	mov	sl, r3
 800c062:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c066:	b10a      	cbz	r2, 800c06c <_svfiprintf_r+0x60>
 800c068:	2a25      	cmp	r2, #37	@ 0x25
 800c06a:	d1f9      	bne.n	800c060 <_svfiprintf_r+0x54>
 800c06c:	ebba 0b04 	subs.w	fp, sl, r4
 800c070:	d00b      	beq.n	800c08a <_svfiprintf_r+0x7e>
 800c072:	465b      	mov	r3, fp
 800c074:	4622      	mov	r2, r4
 800c076:	4629      	mov	r1, r5
 800c078:	4638      	mov	r0, r7
 800c07a:	f7ff ff6b 	bl	800bf54 <__ssputs_r>
 800c07e:	3001      	adds	r0, #1
 800c080:	f000 80a7 	beq.w	800c1d2 <_svfiprintf_r+0x1c6>
 800c084:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c086:	445a      	add	r2, fp
 800c088:	9209      	str	r2, [sp, #36]	@ 0x24
 800c08a:	f89a 3000 	ldrb.w	r3, [sl]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	f000 809f 	beq.w	800c1d2 <_svfiprintf_r+0x1c6>
 800c094:	2300      	movs	r3, #0
 800c096:	f04f 32ff 	mov.w	r2, #4294967295
 800c09a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c09e:	f10a 0a01 	add.w	sl, sl, #1
 800c0a2:	9304      	str	r3, [sp, #16]
 800c0a4:	9307      	str	r3, [sp, #28]
 800c0a6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c0aa:	931a      	str	r3, [sp, #104]	@ 0x68
 800c0ac:	4654      	mov	r4, sl
 800c0ae:	2205      	movs	r2, #5
 800c0b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c0b4:	484e      	ldr	r0, [pc, #312]	@ (800c1f0 <_svfiprintf_r+0x1e4>)
 800c0b6:	f7f4 f88b 	bl	80001d0 <memchr>
 800c0ba:	9a04      	ldr	r2, [sp, #16]
 800c0bc:	b9d8      	cbnz	r0, 800c0f6 <_svfiprintf_r+0xea>
 800c0be:	06d0      	lsls	r0, r2, #27
 800c0c0:	bf44      	itt	mi
 800c0c2:	2320      	movmi	r3, #32
 800c0c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c0c8:	0711      	lsls	r1, r2, #28
 800c0ca:	bf44      	itt	mi
 800c0cc:	232b      	movmi	r3, #43	@ 0x2b
 800c0ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c0d2:	f89a 3000 	ldrb.w	r3, [sl]
 800c0d6:	2b2a      	cmp	r3, #42	@ 0x2a
 800c0d8:	d015      	beq.n	800c106 <_svfiprintf_r+0xfa>
 800c0da:	9a07      	ldr	r2, [sp, #28]
 800c0dc:	4654      	mov	r4, sl
 800c0de:	2000      	movs	r0, #0
 800c0e0:	f04f 0c0a 	mov.w	ip, #10
 800c0e4:	4621      	mov	r1, r4
 800c0e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c0ea:	3b30      	subs	r3, #48	@ 0x30
 800c0ec:	2b09      	cmp	r3, #9
 800c0ee:	d94b      	bls.n	800c188 <_svfiprintf_r+0x17c>
 800c0f0:	b1b0      	cbz	r0, 800c120 <_svfiprintf_r+0x114>
 800c0f2:	9207      	str	r2, [sp, #28]
 800c0f4:	e014      	b.n	800c120 <_svfiprintf_r+0x114>
 800c0f6:	eba0 0308 	sub.w	r3, r0, r8
 800c0fa:	fa09 f303 	lsl.w	r3, r9, r3
 800c0fe:	4313      	orrs	r3, r2
 800c100:	9304      	str	r3, [sp, #16]
 800c102:	46a2      	mov	sl, r4
 800c104:	e7d2      	b.n	800c0ac <_svfiprintf_r+0xa0>
 800c106:	9b03      	ldr	r3, [sp, #12]
 800c108:	1d19      	adds	r1, r3, #4
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	9103      	str	r1, [sp, #12]
 800c10e:	2b00      	cmp	r3, #0
 800c110:	bfbb      	ittet	lt
 800c112:	425b      	neglt	r3, r3
 800c114:	f042 0202 	orrlt.w	r2, r2, #2
 800c118:	9307      	strge	r3, [sp, #28]
 800c11a:	9307      	strlt	r3, [sp, #28]
 800c11c:	bfb8      	it	lt
 800c11e:	9204      	strlt	r2, [sp, #16]
 800c120:	7823      	ldrb	r3, [r4, #0]
 800c122:	2b2e      	cmp	r3, #46	@ 0x2e
 800c124:	d10a      	bne.n	800c13c <_svfiprintf_r+0x130>
 800c126:	7863      	ldrb	r3, [r4, #1]
 800c128:	2b2a      	cmp	r3, #42	@ 0x2a
 800c12a:	d132      	bne.n	800c192 <_svfiprintf_r+0x186>
 800c12c:	9b03      	ldr	r3, [sp, #12]
 800c12e:	1d1a      	adds	r2, r3, #4
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	9203      	str	r2, [sp, #12]
 800c134:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c138:	3402      	adds	r4, #2
 800c13a:	9305      	str	r3, [sp, #20]
 800c13c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c200 <_svfiprintf_r+0x1f4>
 800c140:	7821      	ldrb	r1, [r4, #0]
 800c142:	2203      	movs	r2, #3
 800c144:	4650      	mov	r0, sl
 800c146:	f7f4 f843 	bl	80001d0 <memchr>
 800c14a:	b138      	cbz	r0, 800c15c <_svfiprintf_r+0x150>
 800c14c:	9b04      	ldr	r3, [sp, #16]
 800c14e:	eba0 000a 	sub.w	r0, r0, sl
 800c152:	2240      	movs	r2, #64	@ 0x40
 800c154:	4082      	lsls	r2, r0
 800c156:	4313      	orrs	r3, r2
 800c158:	3401      	adds	r4, #1
 800c15a:	9304      	str	r3, [sp, #16]
 800c15c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c160:	4824      	ldr	r0, [pc, #144]	@ (800c1f4 <_svfiprintf_r+0x1e8>)
 800c162:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c166:	2206      	movs	r2, #6
 800c168:	f7f4 f832 	bl	80001d0 <memchr>
 800c16c:	2800      	cmp	r0, #0
 800c16e:	d036      	beq.n	800c1de <_svfiprintf_r+0x1d2>
 800c170:	4b21      	ldr	r3, [pc, #132]	@ (800c1f8 <_svfiprintf_r+0x1ec>)
 800c172:	bb1b      	cbnz	r3, 800c1bc <_svfiprintf_r+0x1b0>
 800c174:	9b03      	ldr	r3, [sp, #12]
 800c176:	3307      	adds	r3, #7
 800c178:	f023 0307 	bic.w	r3, r3, #7
 800c17c:	3308      	adds	r3, #8
 800c17e:	9303      	str	r3, [sp, #12]
 800c180:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c182:	4433      	add	r3, r6
 800c184:	9309      	str	r3, [sp, #36]	@ 0x24
 800c186:	e76a      	b.n	800c05e <_svfiprintf_r+0x52>
 800c188:	fb0c 3202 	mla	r2, ip, r2, r3
 800c18c:	460c      	mov	r4, r1
 800c18e:	2001      	movs	r0, #1
 800c190:	e7a8      	b.n	800c0e4 <_svfiprintf_r+0xd8>
 800c192:	2300      	movs	r3, #0
 800c194:	3401      	adds	r4, #1
 800c196:	9305      	str	r3, [sp, #20]
 800c198:	4619      	mov	r1, r3
 800c19a:	f04f 0c0a 	mov.w	ip, #10
 800c19e:	4620      	mov	r0, r4
 800c1a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c1a4:	3a30      	subs	r2, #48	@ 0x30
 800c1a6:	2a09      	cmp	r2, #9
 800c1a8:	d903      	bls.n	800c1b2 <_svfiprintf_r+0x1a6>
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d0c6      	beq.n	800c13c <_svfiprintf_r+0x130>
 800c1ae:	9105      	str	r1, [sp, #20]
 800c1b0:	e7c4      	b.n	800c13c <_svfiprintf_r+0x130>
 800c1b2:	fb0c 2101 	mla	r1, ip, r1, r2
 800c1b6:	4604      	mov	r4, r0
 800c1b8:	2301      	movs	r3, #1
 800c1ba:	e7f0      	b.n	800c19e <_svfiprintf_r+0x192>
 800c1bc:	ab03      	add	r3, sp, #12
 800c1be:	9300      	str	r3, [sp, #0]
 800c1c0:	462a      	mov	r2, r5
 800c1c2:	4b0e      	ldr	r3, [pc, #56]	@ (800c1fc <_svfiprintf_r+0x1f0>)
 800c1c4:	a904      	add	r1, sp, #16
 800c1c6:	4638      	mov	r0, r7
 800c1c8:	f7fc fb92 	bl	80088f0 <_printf_float>
 800c1cc:	1c42      	adds	r2, r0, #1
 800c1ce:	4606      	mov	r6, r0
 800c1d0:	d1d6      	bne.n	800c180 <_svfiprintf_r+0x174>
 800c1d2:	89ab      	ldrh	r3, [r5, #12]
 800c1d4:	065b      	lsls	r3, r3, #25
 800c1d6:	f53f af2d 	bmi.w	800c034 <_svfiprintf_r+0x28>
 800c1da:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c1dc:	e72c      	b.n	800c038 <_svfiprintf_r+0x2c>
 800c1de:	ab03      	add	r3, sp, #12
 800c1e0:	9300      	str	r3, [sp, #0]
 800c1e2:	462a      	mov	r2, r5
 800c1e4:	4b05      	ldr	r3, [pc, #20]	@ (800c1fc <_svfiprintf_r+0x1f0>)
 800c1e6:	a904      	add	r1, sp, #16
 800c1e8:	4638      	mov	r0, r7
 800c1ea:	f7fc fe19 	bl	8008e20 <_printf_i>
 800c1ee:	e7ed      	b.n	800c1cc <_svfiprintf_r+0x1c0>
 800c1f0:	0800d2bd 	.word	0x0800d2bd
 800c1f4:	0800d2c7 	.word	0x0800d2c7
 800c1f8:	080088f1 	.word	0x080088f1
 800c1fc:	0800bf55 	.word	0x0800bf55
 800c200:	0800d2c3 	.word	0x0800d2c3

0800c204 <__sfputc_r>:
 800c204:	6893      	ldr	r3, [r2, #8]
 800c206:	3b01      	subs	r3, #1
 800c208:	2b00      	cmp	r3, #0
 800c20a:	b410      	push	{r4}
 800c20c:	6093      	str	r3, [r2, #8]
 800c20e:	da08      	bge.n	800c222 <__sfputc_r+0x1e>
 800c210:	6994      	ldr	r4, [r2, #24]
 800c212:	42a3      	cmp	r3, r4
 800c214:	db01      	blt.n	800c21a <__sfputc_r+0x16>
 800c216:	290a      	cmp	r1, #10
 800c218:	d103      	bne.n	800c222 <__sfputc_r+0x1e>
 800c21a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c21e:	f7fd baf8 	b.w	8009812 <__swbuf_r>
 800c222:	6813      	ldr	r3, [r2, #0]
 800c224:	1c58      	adds	r0, r3, #1
 800c226:	6010      	str	r0, [r2, #0]
 800c228:	7019      	strb	r1, [r3, #0]
 800c22a:	4608      	mov	r0, r1
 800c22c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c230:	4770      	bx	lr

0800c232 <__sfputs_r>:
 800c232:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c234:	4606      	mov	r6, r0
 800c236:	460f      	mov	r7, r1
 800c238:	4614      	mov	r4, r2
 800c23a:	18d5      	adds	r5, r2, r3
 800c23c:	42ac      	cmp	r4, r5
 800c23e:	d101      	bne.n	800c244 <__sfputs_r+0x12>
 800c240:	2000      	movs	r0, #0
 800c242:	e007      	b.n	800c254 <__sfputs_r+0x22>
 800c244:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c248:	463a      	mov	r2, r7
 800c24a:	4630      	mov	r0, r6
 800c24c:	f7ff ffda 	bl	800c204 <__sfputc_r>
 800c250:	1c43      	adds	r3, r0, #1
 800c252:	d1f3      	bne.n	800c23c <__sfputs_r+0xa>
 800c254:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c258 <_vfiprintf_r>:
 800c258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c25c:	460d      	mov	r5, r1
 800c25e:	b09d      	sub	sp, #116	@ 0x74
 800c260:	4614      	mov	r4, r2
 800c262:	4698      	mov	r8, r3
 800c264:	4606      	mov	r6, r0
 800c266:	b118      	cbz	r0, 800c270 <_vfiprintf_r+0x18>
 800c268:	6a03      	ldr	r3, [r0, #32]
 800c26a:	b90b      	cbnz	r3, 800c270 <_vfiprintf_r+0x18>
 800c26c:	f7fd f990 	bl	8009590 <__sinit>
 800c270:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c272:	07d9      	lsls	r1, r3, #31
 800c274:	d405      	bmi.n	800c282 <_vfiprintf_r+0x2a>
 800c276:	89ab      	ldrh	r3, [r5, #12]
 800c278:	059a      	lsls	r2, r3, #22
 800c27a:	d402      	bmi.n	800c282 <_vfiprintf_r+0x2a>
 800c27c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c27e:	f7fd fbda 	bl	8009a36 <__retarget_lock_acquire_recursive>
 800c282:	89ab      	ldrh	r3, [r5, #12]
 800c284:	071b      	lsls	r3, r3, #28
 800c286:	d501      	bpl.n	800c28c <_vfiprintf_r+0x34>
 800c288:	692b      	ldr	r3, [r5, #16]
 800c28a:	b99b      	cbnz	r3, 800c2b4 <_vfiprintf_r+0x5c>
 800c28c:	4629      	mov	r1, r5
 800c28e:	4630      	mov	r0, r6
 800c290:	f7fd fafe 	bl	8009890 <__swsetup_r>
 800c294:	b170      	cbz	r0, 800c2b4 <_vfiprintf_r+0x5c>
 800c296:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c298:	07dc      	lsls	r4, r3, #31
 800c29a:	d504      	bpl.n	800c2a6 <_vfiprintf_r+0x4e>
 800c29c:	f04f 30ff 	mov.w	r0, #4294967295
 800c2a0:	b01d      	add	sp, #116	@ 0x74
 800c2a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2a6:	89ab      	ldrh	r3, [r5, #12]
 800c2a8:	0598      	lsls	r0, r3, #22
 800c2aa:	d4f7      	bmi.n	800c29c <_vfiprintf_r+0x44>
 800c2ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c2ae:	f7fd fbc3 	bl	8009a38 <__retarget_lock_release_recursive>
 800c2b2:	e7f3      	b.n	800c29c <_vfiprintf_r+0x44>
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2b8:	2320      	movs	r3, #32
 800c2ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c2be:	f8cd 800c 	str.w	r8, [sp, #12]
 800c2c2:	2330      	movs	r3, #48	@ 0x30
 800c2c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c474 <_vfiprintf_r+0x21c>
 800c2c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c2cc:	f04f 0901 	mov.w	r9, #1
 800c2d0:	4623      	mov	r3, r4
 800c2d2:	469a      	mov	sl, r3
 800c2d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c2d8:	b10a      	cbz	r2, 800c2de <_vfiprintf_r+0x86>
 800c2da:	2a25      	cmp	r2, #37	@ 0x25
 800c2dc:	d1f9      	bne.n	800c2d2 <_vfiprintf_r+0x7a>
 800c2de:	ebba 0b04 	subs.w	fp, sl, r4
 800c2e2:	d00b      	beq.n	800c2fc <_vfiprintf_r+0xa4>
 800c2e4:	465b      	mov	r3, fp
 800c2e6:	4622      	mov	r2, r4
 800c2e8:	4629      	mov	r1, r5
 800c2ea:	4630      	mov	r0, r6
 800c2ec:	f7ff ffa1 	bl	800c232 <__sfputs_r>
 800c2f0:	3001      	adds	r0, #1
 800c2f2:	f000 80a7 	beq.w	800c444 <_vfiprintf_r+0x1ec>
 800c2f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c2f8:	445a      	add	r2, fp
 800c2fa:	9209      	str	r2, [sp, #36]	@ 0x24
 800c2fc:	f89a 3000 	ldrb.w	r3, [sl]
 800c300:	2b00      	cmp	r3, #0
 800c302:	f000 809f 	beq.w	800c444 <_vfiprintf_r+0x1ec>
 800c306:	2300      	movs	r3, #0
 800c308:	f04f 32ff 	mov.w	r2, #4294967295
 800c30c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c310:	f10a 0a01 	add.w	sl, sl, #1
 800c314:	9304      	str	r3, [sp, #16]
 800c316:	9307      	str	r3, [sp, #28]
 800c318:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c31c:	931a      	str	r3, [sp, #104]	@ 0x68
 800c31e:	4654      	mov	r4, sl
 800c320:	2205      	movs	r2, #5
 800c322:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c326:	4853      	ldr	r0, [pc, #332]	@ (800c474 <_vfiprintf_r+0x21c>)
 800c328:	f7f3 ff52 	bl	80001d0 <memchr>
 800c32c:	9a04      	ldr	r2, [sp, #16]
 800c32e:	b9d8      	cbnz	r0, 800c368 <_vfiprintf_r+0x110>
 800c330:	06d1      	lsls	r1, r2, #27
 800c332:	bf44      	itt	mi
 800c334:	2320      	movmi	r3, #32
 800c336:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c33a:	0713      	lsls	r3, r2, #28
 800c33c:	bf44      	itt	mi
 800c33e:	232b      	movmi	r3, #43	@ 0x2b
 800c340:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c344:	f89a 3000 	ldrb.w	r3, [sl]
 800c348:	2b2a      	cmp	r3, #42	@ 0x2a
 800c34a:	d015      	beq.n	800c378 <_vfiprintf_r+0x120>
 800c34c:	9a07      	ldr	r2, [sp, #28]
 800c34e:	4654      	mov	r4, sl
 800c350:	2000      	movs	r0, #0
 800c352:	f04f 0c0a 	mov.w	ip, #10
 800c356:	4621      	mov	r1, r4
 800c358:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c35c:	3b30      	subs	r3, #48	@ 0x30
 800c35e:	2b09      	cmp	r3, #9
 800c360:	d94b      	bls.n	800c3fa <_vfiprintf_r+0x1a2>
 800c362:	b1b0      	cbz	r0, 800c392 <_vfiprintf_r+0x13a>
 800c364:	9207      	str	r2, [sp, #28]
 800c366:	e014      	b.n	800c392 <_vfiprintf_r+0x13a>
 800c368:	eba0 0308 	sub.w	r3, r0, r8
 800c36c:	fa09 f303 	lsl.w	r3, r9, r3
 800c370:	4313      	orrs	r3, r2
 800c372:	9304      	str	r3, [sp, #16]
 800c374:	46a2      	mov	sl, r4
 800c376:	e7d2      	b.n	800c31e <_vfiprintf_r+0xc6>
 800c378:	9b03      	ldr	r3, [sp, #12]
 800c37a:	1d19      	adds	r1, r3, #4
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	9103      	str	r1, [sp, #12]
 800c380:	2b00      	cmp	r3, #0
 800c382:	bfbb      	ittet	lt
 800c384:	425b      	neglt	r3, r3
 800c386:	f042 0202 	orrlt.w	r2, r2, #2
 800c38a:	9307      	strge	r3, [sp, #28]
 800c38c:	9307      	strlt	r3, [sp, #28]
 800c38e:	bfb8      	it	lt
 800c390:	9204      	strlt	r2, [sp, #16]
 800c392:	7823      	ldrb	r3, [r4, #0]
 800c394:	2b2e      	cmp	r3, #46	@ 0x2e
 800c396:	d10a      	bne.n	800c3ae <_vfiprintf_r+0x156>
 800c398:	7863      	ldrb	r3, [r4, #1]
 800c39a:	2b2a      	cmp	r3, #42	@ 0x2a
 800c39c:	d132      	bne.n	800c404 <_vfiprintf_r+0x1ac>
 800c39e:	9b03      	ldr	r3, [sp, #12]
 800c3a0:	1d1a      	adds	r2, r3, #4
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	9203      	str	r2, [sp, #12]
 800c3a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c3aa:	3402      	adds	r4, #2
 800c3ac:	9305      	str	r3, [sp, #20]
 800c3ae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c484 <_vfiprintf_r+0x22c>
 800c3b2:	7821      	ldrb	r1, [r4, #0]
 800c3b4:	2203      	movs	r2, #3
 800c3b6:	4650      	mov	r0, sl
 800c3b8:	f7f3 ff0a 	bl	80001d0 <memchr>
 800c3bc:	b138      	cbz	r0, 800c3ce <_vfiprintf_r+0x176>
 800c3be:	9b04      	ldr	r3, [sp, #16]
 800c3c0:	eba0 000a 	sub.w	r0, r0, sl
 800c3c4:	2240      	movs	r2, #64	@ 0x40
 800c3c6:	4082      	lsls	r2, r0
 800c3c8:	4313      	orrs	r3, r2
 800c3ca:	3401      	adds	r4, #1
 800c3cc:	9304      	str	r3, [sp, #16]
 800c3ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c3d2:	4829      	ldr	r0, [pc, #164]	@ (800c478 <_vfiprintf_r+0x220>)
 800c3d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c3d8:	2206      	movs	r2, #6
 800c3da:	f7f3 fef9 	bl	80001d0 <memchr>
 800c3de:	2800      	cmp	r0, #0
 800c3e0:	d03f      	beq.n	800c462 <_vfiprintf_r+0x20a>
 800c3e2:	4b26      	ldr	r3, [pc, #152]	@ (800c47c <_vfiprintf_r+0x224>)
 800c3e4:	bb1b      	cbnz	r3, 800c42e <_vfiprintf_r+0x1d6>
 800c3e6:	9b03      	ldr	r3, [sp, #12]
 800c3e8:	3307      	adds	r3, #7
 800c3ea:	f023 0307 	bic.w	r3, r3, #7
 800c3ee:	3308      	adds	r3, #8
 800c3f0:	9303      	str	r3, [sp, #12]
 800c3f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c3f4:	443b      	add	r3, r7
 800c3f6:	9309      	str	r3, [sp, #36]	@ 0x24
 800c3f8:	e76a      	b.n	800c2d0 <_vfiprintf_r+0x78>
 800c3fa:	fb0c 3202 	mla	r2, ip, r2, r3
 800c3fe:	460c      	mov	r4, r1
 800c400:	2001      	movs	r0, #1
 800c402:	e7a8      	b.n	800c356 <_vfiprintf_r+0xfe>
 800c404:	2300      	movs	r3, #0
 800c406:	3401      	adds	r4, #1
 800c408:	9305      	str	r3, [sp, #20]
 800c40a:	4619      	mov	r1, r3
 800c40c:	f04f 0c0a 	mov.w	ip, #10
 800c410:	4620      	mov	r0, r4
 800c412:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c416:	3a30      	subs	r2, #48	@ 0x30
 800c418:	2a09      	cmp	r2, #9
 800c41a:	d903      	bls.n	800c424 <_vfiprintf_r+0x1cc>
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d0c6      	beq.n	800c3ae <_vfiprintf_r+0x156>
 800c420:	9105      	str	r1, [sp, #20]
 800c422:	e7c4      	b.n	800c3ae <_vfiprintf_r+0x156>
 800c424:	fb0c 2101 	mla	r1, ip, r1, r2
 800c428:	4604      	mov	r4, r0
 800c42a:	2301      	movs	r3, #1
 800c42c:	e7f0      	b.n	800c410 <_vfiprintf_r+0x1b8>
 800c42e:	ab03      	add	r3, sp, #12
 800c430:	9300      	str	r3, [sp, #0]
 800c432:	462a      	mov	r2, r5
 800c434:	4b12      	ldr	r3, [pc, #72]	@ (800c480 <_vfiprintf_r+0x228>)
 800c436:	a904      	add	r1, sp, #16
 800c438:	4630      	mov	r0, r6
 800c43a:	f7fc fa59 	bl	80088f0 <_printf_float>
 800c43e:	4607      	mov	r7, r0
 800c440:	1c78      	adds	r0, r7, #1
 800c442:	d1d6      	bne.n	800c3f2 <_vfiprintf_r+0x19a>
 800c444:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c446:	07d9      	lsls	r1, r3, #31
 800c448:	d405      	bmi.n	800c456 <_vfiprintf_r+0x1fe>
 800c44a:	89ab      	ldrh	r3, [r5, #12]
 800c44c:	059a      	lsls	r2, r3, #22
 800c44e:	d402      	bmi.n	800c456 <_vfiprintf_r+0x1fe>
 800c450:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c452:	f7fd faf1 	bl	8009a38 <__retarget_lock_release_recursive>
 800c456:	89ab      	ldrh	r3, [r5, #12]
 800c458:	065b      	lsls	r3, r3, #25
 800c45a:	f53f af1f 	bmi.w	800c29c <_vfiprintf_r+0x44>
 800c45e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c460:	e71e      	b.n	800c2a0 <_vfiprintf_r+0x48>
 800c462:	ab03      	add	r3, sp, #12
 800c464:	9300      	str	r3, [sp, #0]
 800c466:	462a      	mov	r2, r5
 800c468:	4b05      	ldr	r3, [pc, #20]	@ (800c480 <_vfiprintf_r+0x228>)
 800c46a:	a904      	add	r1, sp, #16
 800c46c:	4630      	mov	r0, r6
 800c46e:	f7fc fcd7 	bl	8008e20 <_printf_i>
 800c472:	e7e4      	b.n	800c43e <_vfiprintf_r+0x1e6>
 800c474:	0800d2bd 	.word	0x0800d2bd
 800c478:	0800d2c7 	.word	0x0800d2c7
 800c47c:	080088f1 	.word	0x080088f1
 800c480:	0800c233 	.word	0x0800c233
 800c484:	0800d2c3 	.word	0x0800d2c3

0800c488 <__sflush_r>:
 800c488:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c48c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c490:	0716      	lsls	r6, r2, #28
 800c492:	4605      	mov	r5, r0
 800c494:	460c      	mov	r4, r1
 800c496:	d454      	bmi.n	800c542 <__sflush_r+0xba>
 800c498:	684b      	ldr	r3, [r1, #4]
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	dc02      	bgt.n	800c4a4 <__sflush_r+0x1c>
 800c49e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	dd48      	ble.n	800c536 <__sflush_r+0xae>
 800c4a4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c4a6:	2e00      	cmp	r6, #0
 800c4a8:	d045      	beq.n	800c536 <__sflush_r+0xae>
 800c4aa:	2300      	movs	r3, #0
 800c4ac:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c4b0:	682f      	ldr	r7, [r5, #0]
 800c4b2:	6a21      	ldr	r1, [r4, #32]
 800c4b4:	602b      	str	r3, [r5, #0]
 800c4b6:	d030      	beq.n	800c51a <__sflush_r+0x92>
 800c4b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c4ba:	89a3      	ldrh	r3, [r4, #12]
 800c4bc:	0759      	lsls	r1, r3, #29
 800c4be:	d505      	bpl.n	800c4cc <__sflush_r+0x44>
 800c4c0:	6863      	ldr	r3, [r4, #4]
 800c4c2:	1ad2      	subs	r2, r2, r3
 800c4c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c4c6:	b10b      	cbz	r3, 800c4cc <__sflush_r+0x44>
 800c4c8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c4ca:	1ad2      	subs	r2, r2, r3
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c4d0:	6a21      	ldr	r1, [r4, #32]
 800c4d2:	4628      	mov	r0, r5
 800c4d4:	47b0      	blx	r6
 800c4d6:	1c43      	adds	r3, r0, #1
 800c4d8:	89a3      	ldrh	r3, [r4, #12]
 800c4da:	d106      	bne.n	800c4ea <__sflush_r+0x62>
 800c4dc:	6829      	ldr	r1, [r5, #0]
 800c4de:	291d      	cmp	r1, #29
 800c4e0:	d82b      	bhi.n	800c53a <__sflush_r+0xb2>
 800c4e2:	4a2a      	ldr	r2, [pc, #168]	@ (800c58c <__sflush_r+0x104>)
 800c4e4:	40ca      	lsrs	r2, r1
 800c4e6:	07d6      	lsls	r6, r2, #31
 800c4e8:	d527      	bpl.n	800c53a <__sflush_r+0xb2>
 800c4ea:	2200      	movs	r2, #0
 800c4ec:	6062      	str	r2, [r4, #4]
 800c4ee:	04d9      	lsls	r1, r3, #19
 800c4f0:	6922      	ldr	r2, [r4, #16]
 800c4f2:	6022      	str	r2, [r4, #0]
 800c4f4:	d504      	bpl.n	800c500 <__sflush_r+0x78>
 800c4f6:	1c42      	adds	r2, r0, #1
 800c4f8:	d101      	bne.n	800c4fe <__sflush_r+0x76>
 800c4fa:	682b      	ldr	r3, [r5, #0]
 800c4fc:	b903      	cbnz	r3, 800c500 <__sflush_r+0x78>
 800c4fe:	6560      	str	r0, [r4, #84]	@ 0x54
 800c500:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c502:	602f      	str	r7, [r5, #0]
 800c504:	b1b9      	cbz	r1, 800c536 <__sflush_r+0xae>
 800c506:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c50a:	4299      	cmp	r1, r3
 800c50c:	d002      	beq.n	800c514 <__sflush_r+0x8c>
 800c50e:	4628      	mov	r0, r5
 800c510:	f7fe f8f2 	bl	800a6f8 <_free_r>
 800c514:	2300      	movs	r3, #0
 800c516:	6363      	str	r3, [r4, #52]	@ 0x34
 800c518:	e00d      	b.n	800c536 <__sflush_r+0xae>
 800c51a:	2301      	movs	r3, #1
 800c51c:	4628      	mov	r0, r5
 800c51e:	47b0      	blx	r6
 800c520:	4602      	mov	r2, r0
 800c522:	1c50      	adds	r0, r2, #1
 800c524:	d1c9      	bne.n	800c4ba <__sflush_r+0x32>
 800c526:	682b      	ldr	r3, [r5, #0]
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d0c6      	beq.n	800c4ba <__sflush_r+0x32>
 800c52c:	2b1d      	cmp	r3, #29
 800c52e:	d001      	beq.n	800c534 <__sflush_r+0xac>
 800c530:	2b16      	cmp	r3, #22
 800c532:	d11e      	bne.n	800c572 <__sflush_r+0xea>
 800c534:	602f      	str	r7, [r5, #0]
 800c536:	2000      	movs	r0, #0
 800c538:	e022      	b.n	800c580 <__sflush_r+0xf8>
 800c53a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c53e:	b21b      	sxth	r3, r3
 800c540:	e01b      	b.n	800c57a <__sflush_r+0xf2>
 800c542:	690f      	ldr	r7, [r1, #16]
 800c544:	2f00      	cmp	r7, #0
 800c546:	d0f6      	beq.n	800c536 <__sflush_r+0xae>
 800c548:	0793      	lsls	r3, r2, #30
 800c54a:	680e      	ldr	r6, [r1, #0]
 800c54c:	bf08      	it	eq
 800c54e:	694b      	ldreq	r3, [r1, #20]
 800c550:	600f      	str	r7, [r1, #0]
 800c552:	bf18      	it	ne
 800c554:	2300      	movne	r3, #0
 800c556:	eba6 0807 	sub.w	r8, r6, r7
 800c55a:	608b      	str	r3, [r1, #8]
 800c55c:	f1b8 0f00 	cmp.w	r8, #0
 800c560:	dde9      	ble.n	800c536 <__sflush_r+0xae>
 800c562:	6a21      	ldr	r1, [r4, #32]
 800c564:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c566:	4643      	mov	r3, r8
 800c568:	463a      	mov	r2, r7
 800c56a:	4628      	mov	r0, r5
 800c56c:	47b0      	blx	r6
 800c56e:	2800      	cmp	r0, #0
 800c570:	dc08      	bgt.n	800c584 <__sflush_r+0xfc>
 800c572:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c576:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c57a:	81a3      	strh	r3, [r4, #12]
 800c57c:	f04f 30ff 	mov.w	r0, #4294967295
 800c580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c584:	4407      	add	r7, r0
 800c586:	eba8 0800 	sub.w	r8, r8, r0
 800c58a:	e7e7      	b.n	800c55c <__sflush_r+0xd4>
 800c58c:	20400001 	.word	0x20400001

0800c590 <_fflush_r>:
 800c590:	b538      	push	{r3, r4, r5, lr}
 800c592:	690b      	ldr	r3, [r1, #16]
 800c594:	4605      	mov	r5, r0
 800c596:	460c      	mov	r4, r1
 800c598:	b913      	cbnz	r3, 800c5a0 <_fflush_r+0x10>
 800c59a:	2500      	movs	r5, #0
 800c59c:	4628      	mov	r0, r5
 800c59e:	bd38      	pop	{r3, r4, r5, pc}
 800c5a0:	b118      	cbz	r0, 800c5aa <_fflush_r+0x1a>
 800c5a2:	6a03      	ldr	r3, [r0, #32]
 800c5a4:	b90b      	cbnz	r3, 800c5aa <_fflush_r+0x1a>
 800c5a6:	f7fc fff3 	bl	8009590 <__sinit>
 800c5aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d0f3      	beq.n	800c59a <_fflush_r+0xa>
 800c5b2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c5b4:	07d0      	lsls	r0, r2, #31
 800c5b6:	d404      	bmi.n	800c5c2 <_fflush_r+0x32>
 800c5b8:	0599      	lsls	r1, r3, #22
 800c5ba:	d402      	bmi.n	800c5c2 <_fflush_r+0x32>
 800c5bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c5be:	f7fd fa3a 	bl	8009a36 <__retarget_lock_acquire_recursive>
 800c5c2:	4628      	mov	r0, r5
 800c5c4:	4621      	mov	r1, r4
 800c5c6:	f7ff ff5f 	bl	800c488 <__sflush_r>
 800c5ca:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c5cc:	07da      	lsls	r2, r3, #31
 800c5ce:	4605      	mov	r5, r0
 800c5d0:	d4e4      	bmi.n	800c59c <_fflush_r+0xc>
 800c5d2:	89a3      	ldrh	r3, [r4, #12]
 800c5d4:	059b      	lsls	r3, r3, #22
 800c5d6:	d4e1      	bmi.n	800c59c <_fflush_r+0xc>
 800c5d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c5da:	f7fd fa2d 	bl	8009a38 <__retarget_lock_release_recursive>
 800c5de:	e7dd      	b.n	800c59c <_fflush_r+0xc>

0800c5e0 <__swhatbuf_r>:
 800c5e0:	b570      	push	{r4, r5, r6, lr}
 800c5e2:	460c      	mov	r4, r1
 800c5e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c5e8:	2900      	cmp	r1, #0
 800c5ea:	b096      	sub	sp, #88	@ 0x58
 800c5ec:	4615      	mov	r5, r2
 800c5ee:	461e      	mov	r6, r3
 800c5f0:	da0d      	bge.n	800c60e <__swhatbuf_r+0x2e>
 800c5f2:	89a3      	ldrh	r3, [r4, #12]
 800c5f4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c5f8:	f04f 0100 	mov.w	r1, #0
 800c5fc:	bf14      	ite	ne
 800c5fe:	2340      	movne	r3, #64	@ 0x40
 800c600:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c604:	2000      	movs	r0, #0
 800c606:	6031      	str	r1, [r6, #0]
 800c608:	602b      	str	r3, [r5, #0]
 800c60a:	b016      	add	sp, #88	@ 0x58
 800c60c:	bd70      	pop	{r4, r5, r6, pc}
 800c60e:	466a      	mov	r2, sp
 800c610:	f000 f874 	bl	800c6fc <_fstat_r>
 800c614:	2800      	cmp	r0, #0
 800c616:	dbec      	blt.n	800c5f2 <__swhatbuf_r+0x12>
 800c618:	9901      	ldr	r1, [sp, #4]
 800c61a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c61e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c622:	4259      	negs	r1, r3
 800c624:	4159      	adcs	r1, r3
 800c626:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c62a:	e7eb      	b.n	800c604 <__swhatbuf_r+0x24>

0800c62c <__smakebuf_r>:
 800c62c:	898b      	ldrh	r3, [r1, #12]
 800c62e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c630:	079d      	lsls	r5, r3, #30
 800c632:	4606      	mov	r6, r0
 800c634:	460c      	mov	r4, r1
 800c636:	d507      	bpl.n	800c648 <__smakebuf_r+0x1c>
 800c638:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c63c:	6023      	str	r3, [r4, #0]
 800c63e:	6123      	str	r3, [r4, #16]
 800c640:	2301      	movs	r3, #1
 800c642:	6163      	str	r3, [r4, #20]
 800c644:	b003      	add	sp, #12
 800c646:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c648:	ab01      	add	r3, sp, #4
 800c64a:	466a      	mov	r2, sp
 800c64c:	f7ff ffc8 	bl	800c5e0 <__swhatbuf_r>
 800c650:	9f00      	ldr	r7, [sp, #0]
 800c652:	4605      	mov	r5, r0
 800c654:	4639      	mov	r1, r7
 800c656:	4630      	mov	r0, r6
 800c658:	f7fe f8c2 	bl	800a7e0 <_malloc_r>
 800c65c:	b948      	cbnz	r0, 800c672 <__smakebuf_r+0x46>
 800c65e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c662:	059a      	lsls	r2, r3, #22
 800c664:	d4ee      	bmi.n	800c644 <__smakebuf_r+0x18>
 800c666:	f023 0303 	bic.w	r3, r3, #3
 800c66a:	f043 0302 	orr.w	r3, r3, #2
 800c66e:	81a3      	strh	r3, [r4, #12]
 800c670:	e7e2      	b.n	800c638 <__smakebuf_r+0xc>
 800c672:	89a3      	ldrh	r3, [r4, #12]
 800c674:	6020      	str	r0, [r4, #0]
 800c676:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c67a:	81a3      	strh	r3, [r4, #12]
 800c67c:	9b01      	ldr	r3, [sp, #4]
 800c67e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c682:	b15b      	cbz	r3, 800c69c <__smakebuf_r+0x70>
 800c684:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c688:	4630      	mov	r0, r6
 800c68a:	f000 f849 	bl	800c720 <_isatty_r>
 800c68e:	b128      	cbz	r0, 800c69c <__smakebuf_r+0x70>
 800c690:	89a3      	ldrh	r3, [r4, #12]
 800c692:	f023 0303 	bic.w	r3, r3, #3
 800c696:	f043 0301 	orr.w	r3, r3, #1
 800c69a:	81a3      	strh	r3, [r4, #12]
 800c69c:	89a3      	ldrh	r3, [r4, #12]
 800c69e:	431d      	orrs	r5, r3
 800c6a0:	81a5      	strh	r5, [r4, #12]
 800c6a2:	e7cf      	b.n	800c644 <__smakebuf_r+0x18>

0800c6a4 <memmove>:
 800c6a4:	4288      	cmp	r0, r1
 800c6a6:	b510      	push	{r4, lr}
 800c6a8:	eb01 0402 	add.w	r4, r1, r2
 800c6ac:	d902      	bls.n	800c6b4 <memmove+0x10>
 800c6ae:	4284      	cmp	r4, r0
 800c6b0:	4623      	mov	r3, r4
 800c6b2:	d807      	bhi.n	800c6c4 <memmove+0x20>
 800c6b4:	1e43      	subs	r3, r0, #1
 800c6b6:	42a1      	cmp	r1, r4
 800c6b8:	d008      	beq.n	800c6cc <memmove+0x28>
 800c6ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c6be:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c6c2:	e7f8      	b.n	800c6b6 <memmove+0x12>
 800c6c4:	4402      	add	r2, r0
 800c6c6:	4601      	mov	r1, r0
 800c6c8:	428a      	cmp	r2, r1
 800c6ca:	d100      	bne.n	800c6ce <memmove+0x2a>
 800c6cc:	bd10      	pop	{r4, pc}
 800c6ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c6d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c6d6:	e7f7      	b.n	800c6c8 <memmove+0x24>

0800c6d8 <strncmp>:
 800c6d8:	b510      	push	{r4, lr}
 800c6da:	b16a      	cbz	r2, 800c6f8 <strncmp+0x20>
 800c6dc:	3901      	subs	r1, #1
 800c6de:	1884      	adds	r4, r0, r2
 800c6e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c6e4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c6e8:	429a      	cmp	r2, r3
 800c6ea:	d103      	bne.n	800c6f4 <strncmp+0x1c>
 800c6ec:	42a0      	cmp	r0, r4
 800c6ee:	d001      	beq.n	800c6f4 <strncmp+0x1c>
 800c6f0:	2a00      	cmp	r2, #0
 800c6f2:	d1f5      	bne.n	800c6e0 <strncmp+0x8>
 800c6f4:	1ad0      	subs	r0, r2, r3
 800c6f6:	bd10      	pop	{r4, pc}
 800c6f8:	4610      	mov	r0, r2
 800c6fa:	e7fc      	b.n	800c6f6 <strncmp+0x1e>

0800c6fc <_fstat_r>:
 800c6fc:	b538      	push	{r3, r4, r5, lr}
 800c6fe:	4d07      	ldr	r5, [pc, #28]	@ (800c71c <_fstat_r+0x20>)
 800c700:	2300      	movs	r3, #0
 800c702:	4604      	mov	r4, r0
 800c704:	4608      	mov	r0, r1
 800c706:	4611      	mov	r1, r2
 800c708:	602b      	str	r3, [r5, #0]
 800c70a:	f7f5 f85b 	bl	80017c4 <_fstat>
 800c70e:	1c43      	adds	r3, r0, #1
 800c710:	d102      	bne.n	800c718 <_fstat_r+0x1c>
 800c712:	682b      	ldr	r3, [r5, #0]
 800c714:	b103      	cbz	r3, 800c718 <_fstat_r+0x1c>
 800c716:	6023      	str	r3, [r4, #0]
 800c718:	bd38      	pop	{r3, r4, r5, pc}
 800c71a:	bf00      	nop
 800c71c:	20000a38 	.word	0x20000a38

0800c720 <_isatty_r>:
 800c720:	b538      	push	{r3, r4, r5, lr}
 800c722:	4d06      	ldr	r5, [pc, #24]	@ (800c73c <_isatty_r+0x1c>)
 800c724:	2300      	movs	r3, #0
 800c726:	4604      	mov	r4, r0
 800c728:	4608      	mov	r0, r1
 800c72a:	602b      	str	r3, [r5, #0]
 800c72c:	f7f5 f85a 	bl	80017e4 <_isatty>
 800c730:	1c43      	adds	r3, r0, #1
 800c732:	d102      	bne.n	800c73a <_isatty_r+0x1a>
 800c734:	682b      	ldr	r3, [r5, #0]
 800c736:	b103      	cbz	r3, 800c73a <_isatty_r+0x1a>
 800c738:	6023      	str	r3, [r4, #0]
 800c73a:	bd38      	pop	{r3, r4, r5, pc}
 800c73c:	20000a38 	.word	0x20000a38

0800c740 <_sbrk_r>:
 800c740:	b538      	push	{r3, r4, r5, lr}
 800c742:	4d06      	ldr	r5, [pc, #24]	@ (800c75c <_sbrk_r+0x1c>)
 800c744:	2300      	movs	r3, #0
 800c746:	4604      	mov	r4, r0
 800c748:	4608      	mov	r0, r1
 800c74a:	602b      	str	r3, [r5, #0]
 800c74c:	f7f5 f862 	bl	8001814 <_sbrk>
 800c750:	1c43      	adds	r3, r0, #1
 800c752:	d102      	bne.n	800c75a <_sbrk_r+0x1a>
 800c754:	682b      	ldr	r3, [r5, #0]
 800c756:	b103      	cbz	r3, 800c75a <_sbrk_r+0x1a>
 800c758:	6023      	str	r3, [r4, #0]
 800c75a:	bd38      	pop	{r3, r4, r5, pc}
 800c75c:	20000a38 	.word	0x20000a38

0800c760 <memcpy>:
 800c760:	440a      	add	r2, r1
 800c762:	4291      	cmp	r1, r2
 800c764:	f100 33ff 	add.w	r3, r0, #4294967295
 800c768:	d100      	bne.n	800c76c <memcpy+0xc>
 800c76a:	4770      	bx	lr
 800c76c:	b510      	push	{r4, lr}
 800c76e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c772:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c776:	4291      	cmp	r1, r2
 800c778:	d1f9      	bne.n	800c76e <memcpy+0xe>
 800c77a:	bd10      	pop	{r4, pc}
 800c77c:	0000      	movs	r0, r0
	...

0800c780 <nan>:
 800c780:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c788 <nan+0x8>
 800c784:	4770      	bx	lr
 800c786:	bf00      	nop
 800c788:	00000000 	.word	0x00000000
 800c78c:	7ff80000 	.word	0x7ff80000

0800c790 <__assert_func>:
 800c790:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c792:	4614      	mov	r4, r2
 800c794:	461a      	mov	r2, r3
 800c796:	4b09      	ldr	r3, [pc, #36]	@ (800c7bc <__assert_func+0x2c>)
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	4605      	mov	r5, r0
 800c79c:	68d8      	ldr	r0, [r3, #12]
 800c79e:	b14c      	cbz	r4, 800c7b4 <__assert_func+0x24>
 800c7a0:	4b07      	ldr	r3, [pc, #28]	@ (800c7c0 <__assert_func+0x30>)
 800c7a2:	9100      	str	r1, [sp, #0]
 800c7a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c7a8:	4906      	ldr	r1, [pc, #24]	@ (800c7c4 <__assert_func+0x34>)
 800c7aa:	462b      	mov	r3, r5
 800c7ac:	f000 fba8 	bl	800cf00 <fiprintf>
 800c7b0:	f000 fbb8 	bl	800cf24 <abort>
 800c7b4:	4b04      	ldr	r3, [pc, #16]	@ (800c7c8 <__assert_func+0x38>)
 800c7b6:	461c      	mov	r4, r3
 800c7b8:	e7f3      	b.n	800c7a2 <__assert_func+0x12>
 800c7ba:	bf00      	nop
 800c7bc:	20000018 	.word	0x20000018
 800c7c0:	0800d2d6 	.word	0x0800d2d6
 800c7c4:	0800d2e3 	.word	0x0800d2e3
 800c7c8:	0800d311 	.word	0x0800d311

0800c7cc <_calloc_r>:
 800c7cc:	b570      	push	{r4, r5, r6, lr}
 800c7ce:	fba1 5402 	umull	r5, r4, r1, r2
 800c7d2:	b934      	cbnz	r4, 800c7e2 <_calloc_r+0x16>
 800c7d4:	4629      	mov	r1, r5
 800c7d6:	f7fe f803 	bl	800a7e0 <_malloc_r>
 800c7da:	4606      	mov	r6, r0
 800c7dc:	b928      	cbnz	r0, 800c7ea <_calloc_r+0x1e>
 800c7de:	4630      	mov	r0, r6
 800c7e0:	bd70      	pop	{r4, r5, r6, pc}
 800c7e2:	220c      	movs	r2, #12
 800c7e4:	6002      	str	r2, [r0, #0]
 800c7e6:	2600      	movs	r6, #0
 800c7e8:	e7f9      	b.n	800c7de <_calloc_r+0x12>
 800c7ea:	462a      	mov	r2, r5
 800c7ec:	4621      	mov	r1, r4
 800c7ee:	f7fd f8a5 	bl	800993c <memset>
 800c7f2:	e7f4      	b.n	800c7de <_calloc_r+0x12>

0800c7f4 <rshift>:
 800c7f4:	6903      	ldr	r3, [r0, #16]
 800c7f6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c7fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c7fe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c802:	f100 0414 	add.w	r4, r0, #20
 800c806:	dd45      	ble.n	800c894 <rshift+0xa0>
 800c808:	f011 011f 	ands.w	r1, r1, #31
 800c80c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c810:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c814:	d10c      	bne.n	800c830 <rshift+0x3c>
 800c816:	f100 0710 	add.w	r7, r0, #16
 800c81a:	4629      	mov	r1, r5
 800c81c:	42b1      	cmp	r1, r6
 800c81e:	d334      	bcc.n	800c88a <rshift+0x96>
 800c820:	1a9b      	subs	r3, r3, r2
 800c822:	009b      	lsls	r3, r3, #2
 800c824:	1eea      	subs	r2, r5, #3
 800c826:	4296      	cmp	r6, r2
 800c828:	bf38      	it	cc
 800c82a:	2300      	movcc	r3, #0
 800c82c:	4423      	add	r3, r4
 800c82e:	e015      	b.n	800c85c <rshift+0x68>
 800c830:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c834:	f1c1 0820 	rsb	r8, r1, #32
 800c838:	40cf      	lsrs	r7, r1
 800c83a:	f105 0e04 	add.w	lr, r5, #4
 800c83e:	46a1      	mov	r9, r4
 800c840:	4576      	cmp	r6, lr
 800c842:	46f4      	mov	ip, lr
 800c844:	d815      	bhi.n	800c872 <rshift+0x7e>
 800c846:	1a9a      	subs	r2, r3, r2
 800c848:	0092      	lsls	r2, r2, #2
 800c84a:	3a04      	subs	r2, #4
 800c84c:	3501      	adds	r5, #1
 800c84e:	42ae      	cmp	r6, r5
 800c850:	bf38      	it	cc
 800c852:	2200      	movcc	r2, #0
 800c854:	18a3      	adds	r3, r4, r2
 800c856:	50a7      	str	r7, [r4, r2]
 800c858:	b107      	cbz	r7, 800c85c <rshift+0x68>
 800c85a:	3304      	adds	r3, #4
 800c85c:	1b1a      	subs	r2, r3, r4
 800c85e:	42a3      	cmp	r3, r4
 800c860:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c864:	bf08      	it	eq
 800c866:	2300      	moveq	r3, #0
 800c868:	6102      	str	r2, [r0, #16]
 800c86a:	bf08      	it	eq
 800c86c:	6143      	streq	r3, [r0, #20]
 800c86e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c872:	f8dc c000 	ldr.w	ip, [ip]
 800c876:	fa0c fc08 	lsl.w	ip, ip, r8
 800c87a:	ea4c 0707 	orr.w	r7, ip, r7
 800c87e:	f849 7b04 	str.w	r7, [r9], #4
 800c882:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c886:	40cf      	lsrs	r7, r1
 800c888:	e7da      	b.n	800c840 <rshift+0x4c>
 800c88a:	f851 cb04 	ldr.w	ip, [r1], #4
 800c88e:	f847 cf04 	str.w	ip, [r7, #4]!
 800c892:	e7c3      	b.n	800c81c <rshift+0x28>
 800c894:	4623      	mov	r3, r4
 800c896:	e7e1      	b.n	800c85c <rshift+0x68>

0800c898 <__hexdig_fun>:
 800c898:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800c89c:	2b09      	cmp	r3, #9
 800c89e:	d802      	bhi.n	800c8a6 <__hexdig_fun+0xe>
 800c8a0:	3820      	subs	r0, #32
 800c8a2:	b2c0      	uxtb	r0, r0
 800c8a4:	4770      	bx	lr
 800c8a6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800c8aa:	2b05      	cmp	r3, #5
 800c8ac:	d801      	bhi.n	800c8b2 <__hexdig_fun+0x1a>
 800c8ae:	3847      	subs	r0, #71	@ 0x47
 800c8b0:	e7f7      	b.n	800c8a2 <__hexdig_fun+0xa>
 800c8b2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800c8b6:	2b05      	cmp	r3, #5
 800c8b8:	d801      	bhi.n	800c8be <__hexdig_fun+0x26>
 800c8ba:	3827      	subs	r0, #39	@ 0x27
 800c8bc:	e7f1      	b.n	800c8a2 <__hexdig_fun+0xa>
 800c8be:	2000      	movs	r0, #0
 800c8c0:	4770      	bx	lr
	...

0800c8c4 <__gethex>:
 800c8c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8c8:	b085      	sub	sp, #20
 800c8ca:	468a      	mov	sl, r1
 800c8cc:	9302      	str	r3, [sp, #8]
 800c8ce:	680b      	ldr	r3, [r1, #0]
 800c8d0:	9001      	str	r0, [sp, #4]
 800c8d2:	4690      	mov	r8, r2
 800c8d4:	1c9c      	adds	r4, r3, #2
 800c8d6:	46a1      	mov	r9, r4
 800c8d8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800c8dc:	2830      	cmp	r0, #48	@ 0x30
 800c8de:	d0fa      	beq.n	800c8d6 <__gethex+0x12>
 800c8e0:	eba9 0303 	sub.w	r3, r9, r3
 800c8e4:	f1a3 0b02 	sub.w	fp, r3, #2
 800c8e8:	f7ff ffd6 	bl	800c898 <__hexdig_fun>
 800c8ec:	4605      	mov	r5, r0
 800c8ee:	2800      	cmp	r0, #0
 800c8f0:	d168      	bne.n	800c9c4 <__gethex+0x100>
 800c8f2:	49a0      	ldr	r1, [pc, #640]	@ (800cb74 <__gethex+0x2b0>)
 800c8f4:	2201      	movs	r2, #1
 800c8f6:	4648      	mov	r0, r9
 800c8f8:	f7ff feee 	bl	800c6d8 <strncmp>
 800c8fc:	4607      	mov	r7, r0
 800c8fe:	2800      	cmp	r0, #0
 800c900:	d167      	bne.n	800c9d2 <__gethex+0x10e>
 800c902:	f899 0001 	ldrb.w	r0, [r9, #1]
 800c906:	4626      	mov	r6, r4
 800c908:	f7ff ffc6 	bl	800c898 <__hexdig_fun>
 800c90c:	2800      	cmp	r0, #0
 800c90e:	d062      	beq.n	800c9d6 <__gethex+0x112>
 800c910:	4623      	mov	r3, r4
 800c912:	7818      	ldrb	r0, [r3, #0]
 800c914:	2830      	cmp	r0, #48	@ 0x30
 800c916:	4699      	mov	r9, r3
 800c918:	f103 0301 	add.w	r3, r3, #1
 800c91c:	d0f9      	beq.n	800c912 <__gethex+0x4e>
 800c91e:	f7ff ffbb 	bl	800c898 <__hexdig_fun>
 800c922:	fab0 f580 	clz	r5, r0
 800c926:	096d      	lsrs	r5, r5, #5
 800c928:	f04f 0b01 	mov.w	fp, #1
 800c92c:	464a      	mov	r2, r9
 800c92e:	4616      	mov	r6, r2
 800c930:	3201      	adds	r2, #1
 800c932:	7830      	ldrb	r0, [r6, #0]
 800c934:	f7ff ffb0 	bl	800c898 <__hexdig_fun>
 800c938:	2800      	cmp	r0, #0
 800c93a:	d1f8      	bne.n	800c92e <__gethex+0x6a>
 800c93c:	498d      	ldr	r1, [pc, #564]	@ (800cb74 <__gethex+0x2b0>)
 800c93e:	2201      	movs	r2, #1
 800c940:	4630      	mov	r0, r6
 800c942:	f7ff fec9 	bl	800c6d8 <strncmp>
 800c946:	2800      	cmp	r0, #0
 800c948:	d13f      	bne.n	800c9ca <__gethex+0x106>
 800c94a:	b944      	cbnz	r4, 800c95e <__gethex+0x9a>
 800c94c:	1c74      	adds	r4, r6, #1
 800c94e:	4622      	mov	r2, r4
 800c950:	4616      	mov	r6, r2
 800c952:	3201      	adds	r2, #1
 800c954:	7830      	ldrb	r0, [r6, #0]
 800c956:	f7ff ff9f 	bl	800c898 <__hexdig_fun>
 800c95a:	2800      	cmp	r0, #0
 800c95c:	d1f8      	bne.n	800c950 <__gethex+0x8c>
 800c95e:	1ba4      	subs	r4, r4, r6
 800c960:	00a7      	lsls	r7, r4, #2
 800c962:	7833      	ldrb	r3, [r6, #0]
 800c964:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800c968:	2b50      	cmp	r3, #80	@ 0x50
 800c96a:	d13e      	bne.n	800c9ea <__gethex+0x126>
 800c96c:	7873      	ldrb	r3, [r6, #1]
 800c96e:	2b2b      	cmp	r3, #43	@ 0x2b
 800c970:	d033      	beq.n	800c9da <__gethex+0x116>
 800c972:	2b2d      	cmp	r3, #45	@ 0x2d
 800c974:	d034      	beq.n	800c9e0 <__gethex+0x11c>
 800c976:	1c71      	adds	r1, r6, #1
 800c978:	2400      	movs	r4, #0
 800c97a:	7808      	ldrb	r0, [r1, #0]
 800c97c:	f7ff ff8c 	bl	800c898 <__hexdig_fun>
 800c980:	1e43      	subs	r3, r0, #1
 800c982:	b2db      	uxtb	r3, r3
 800c984:	2b18      	cmp	r3, #24
 800c986:	d830      	bhi.n	800c9ea <__gethex+0x126>
 800c988:	f1a0 0210 	sub.w	r2, r0, #16
 800c98c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800c990:	f7ff ff82 	bl	800c898 <__hexdig_fun>
 800c994:	f100 3cff 	add.w	ip, r0, #4294967295
 800c998:	fa5f fc8c 	uxtb.w	ip, ip
 800c99c:	f1bc 0f18 	cmp.w	ip, #24
 800c9a0:	f04f 030a 	mov.w	r3, #10
 800c9a4:	d91e      	bls.n	800c9e4 <__gethex+0x120>
 800c9a6:	b104      	cbz	r4, 800c9aa <__gethex+0xe6>
 800c9a8:	4252      	negs	r2, r2
 800c9aa:	4417      	add	r7, r2
 800c9ac:	f8ca 1000 	str.w	r1, [sl]
 800c9b0:	b1ed      	cbz	r5, 800c9ee <__gethex+0x12a>
 800c9b2:	f1bb 0f00 	cmp.w	fp, #0
 800c9b6:	bf0c      	ite	eq
 800c9b8:	2506      	moveq	r5, #6
 800c9ba:	2500      	movne	r5, #0
 800c9bc:	4628      	mov	r0, r5
 800c9be:	b005      	add	sp, #20
 800c9c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9c4:	2500      	movs	r5, #0
 800c9c6:	462c      	mov	r4, r5
 800c9c8:	e7b0      	b.n	800c92c <__gethex+0x68>
 800c9ca:	2c00      	cmp	r4, #0
 800c9cc:	d1c7      	bne.n	800c95e <__gethex+0x9a>
 800c9ce:	4627      	mov	r7, r4
 800c9d0:	e7c7      	b.n	800c962 <__gethex+0x9e>
 800c9d2:	464e      	mov	r6, r9
 800c9d4:	462f      	mov	r7, r5
 800c9d6:	2501      	movs	r5, #1
 800c9d8:	e7c3      	b.n	800c962 <__gethex+0x9e>
 800c9da:	2400      	movs	r4, #0
 800c9dc:	1cb1      	adds	r1, r6, #2
 800c9de:	e7cc      	b.n	800c97a <__gethex+0xb6>
 800c9e0:	2401      	movs	r4, #1
 800c9e2:	e7fb      	b.n	800c9dc <__gethex+0x118>
 800c9e4:	fb03 0002 	mla	r0, r3, r2, r0
 800c9e8:	e7ce      	b.n	800c988 <__gethex+0xc4>
 800c9ea:	4631      	mov	r1, r6
 800c9ec:	e7de      	b.n	800c9ac <__gethex+0xe8>
 800c9ee:	eba6 0309 	sub.w	r3, r6, r9
 800c9f2:	3b01      	subs	r3, #1
 800c9f4:	4629      	mov	r1, r5
 800c9f6:	2b07      	cmp	r3, #7
 800c9f8:	dc0a      	bgt.n	800ca10 <__gethex+0x14c>
 800c9fa:	9801      	ldr	r0, [sp, #4]
 800c9fc:	f7fd ff7c 	bl	800a8f8 <_Balloc>
 800ca00:	4604      	mov	r4, r0
 800ca02:	b940      	cbnz	r0, 800ca16 <__gethex+0x152>
 800ca04:	4b5c      	ldr	r3, [pc, #368]	@ (800cb78 <__gethex+0x2b4>)
 800ca06:	4602      	mov	r2, r0
 800ca08:	21e4      	movs	r1, #228	@ 0xe4
 800ca0a:	485c      	ldr	r0, [pc, #368]	@ (800cb7c <__gethex+0x2b8>)
 800ca0c:	f7ff fec0 	bl	800c790 <__assert_func>
 800ca10:	3101      	adds	r1, #1
 800ca12:	105b      	asrs	r3, r3, #1
 800ca14:	e7ef      	b.n	800c9f6 <__gethex+0x132>
 800ca16:	f100 0a14 	add.w	sl, r0, #20
 800ca1a:	2300      	movs	r3, #0
 800ca1c:	4655      	mov	r5, sl
 800ca1e:	469b      	mov	fp, r3
 800ca20:	45b1      	cmp	r9, r6
 800ca22:	d337      	bcc.n	800ca94 <__gethex+0x1d0>
 800ca24:	f845 bb04 	str.w	fp, [r5], #4
 800ca28:	eba5 050a 	sub.w	r5, r5, sl
 800ca2c:	10ad      	asrs	r5, r5, #2
 800ca2e:	6125      	str	r5, [r4, #16]
 800ca30:	4658      	mov	r0, fp
 800ca32:	f7fe f853 	bl	800aadc <__hi0bits>
 800ca36:	016d      	lsls	r5, r5, #5
 800ca38:	f8d8 6000 	ldr.w	r6, [r8]
 800ca3c:	1a2d      	subs	r5, r5, r0
 800ca3e:	42b5      	cmp	r5, r6
 800ca40:	dd54      	ble.n	800caec <__gethex+0x228>
 800ca42:	1bad      	subs	r5, r5, r6
 800ca44:	4629      	mov	r1, r5
 800ca46:	4620      	mov	r0, r4
 800ca48:	f7fe fbdf 	bl	800b20a <__any_on>
 800ca4c:	4681      	mov	r9, r0
 800ca4e:	b178      	cbz	r0, 800ca70 <__gethex+0x1ac>
 800ca50:	1e6b      	subs	r3, r5, #1
 800ca52:	1159      	asrs	r1, r3, #5
 800ca54:	f003 021f 	and.w	r2, r3, #31
 800ca58:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800ca5c:	f04f 0901 	mov.w	r9, #1
 800ca60:	fa09 f202 	lsl.w	r2, r9, r2
 800ca64:	420a      	tst	r2, r1
 800ca66:	d003      	beq.n	800ca70 <__gethex+0x1ac>
 800ca68:	454b      	cmp	r3, r9
 800ca6a:	dc36      	bgt.n	800cada <__gethex+0x216>
 800ca6c:	f04f 0902 	mov.w	r9, #2
 800ca70:	4629      	mov	r1, r5
 800ca72:	4620      	mov	r0, r4
 800ca74:	f7ff febe 	bl	800c7f4 <rshift>
 800ca78:	442f      	add	r7, r5
 800ca7a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ca7e:	42bb      	cmp	r3, r7
 800ca80:	da42      	bge.n	800cb08 <__gethex+0x244>
 800ca82:	9801      	ldr	r0, [sp, #4]
 800ca84:	4621      	mov	r1, r4
 800ca86:	f7fd ff77 	bl	800a978 <_Bfree>
 800ca8a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	6013      	str	r3, [r2, #0]
 800ca90:	25a3      	movs	r5, #163	@ 0xa3
 800ca92:	e793      	b.n	800c9bc <__gethex+0xf8>
 800ca94:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ca98:	2a2e      	cmp	r2, #46	@ 0x2e
 800ca9a:	d012      	beq.n	800cac2 <__gethex+0x1fe>
 800ca9c:	2b20      	cmp	r3, #32
 800ca9e:	d104      	bne.n	800caaa <__gethex+0x1e6>
 800caa0:	f845 bb04 	str.w	fp, [r5], #4
 800caa4:	f04f 0b00 	mov.w	fp, #0
 800caa8:	465b      	mov	r3, fp
 800caaa:	7830      	ldrb	r0, [r6, #0]
 800caac:	9303      	str	r3, [sp, #12]
 800caae:	f7ff fef3 	bl	800c898 <__hexdig_fun>
 800cab2:	9b03      	ldr	r3, [sp, #12]
 800cab4:	f000 000f 	and.w	r0, r0, #15
 800cab8:	4098      	lsls	r0, r3
 800caba:	ea4b 0b00 	orr.w	fp, fp, r0
 800cabe:	3304      	adds	r3, #4
 800cac0:	e7ae      	b.n	800ca20 <__gethex+0x15c>
 800cac2:	45b1      	cmp	r9, r6
 800cac4:	d8ea      	bhi.n	800ca9c <__gethex+0x1d8>
 800cac6:	492b      	ldr	r1, [pc, #172]	@ (800cb74 <__gethex+0x2b0>)
 800cac8:	9303      	str	r3, [sp, #12]
 800caca:	2201      	movs	r2, #1
 800cacc:	4630      	mov	r0, r6
 800cace:	f7ff fe03 	bl	800c6d8 <strncmp>
 800cad2:	9b03      	ldr	r3, [sp, #12]
 800cad4:	2800      	cmp	r0, #0
 800cad6:	d1e1      	bne.n	800ca9c <__gethex+0x1d8>
 800cad8:	e7a2      	b.n	800ca20 <__gethex+0x15c>
 800cada:	1ea9      	subs	r1, r5, #2
 800cadc:	4620      	mov	r0, r4
 800cade:	f7fe fb94 	bl	800b20a <__any_on>
 800cae2:	2800      	cmp	r0, #0
 800cae4:	d0c2      	beq.n	800ca6c <__gethex+0x1a8>
 800cae6:	f04f 0903 	mov.w	r9, #3
 800caea:	e7c1      	b.n	800ca70 <__gethex+0x1ac>
 800caec:	da09      	bge.n	800cb02 <__gethex+0x23e>
 800caee:	1b75      	subs	r5, r6, r5
 800caf0:	4621      	mov	r1, r4
 800caf2:	9801      	ldr	r0, [sp, #4]
 800caf4:	462a      	mov	r2, r5
 800caf6:	f7fe f94f 	bl	800ad98 <__lshift>
 800cafa:	1b7f      	subs	r7, r7, r5
 800cafc:	4604      	mov	r4, r0
 800cafe:	f100 0a14 	add.w	sl, r0, #20
 800cb02:	f04f 0900 	mov.w	r9, #0
 800cb06:	e7b8      	b.n	800ca7a <__gethex+0x1b6>
 800cb08:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cb0c:	42bd      	cmp	r5, r7
 800cb0e:	dd6f      	ble.n	800cbf0 <__gethex+0x32c>
 800cb10:	1bed      	subs	r5, r5, r7
 800cb12:	42ae      	cmp	r6, r5
 800cb14:	dc34      	bgt.n	800cb80 <__gethex+0x2bc>
 800cb16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cb1a:	2b02      	cmp	r3, #2
 800cb1c:	d022      	beq.n	800cb64 <__gethex+0x2a0>
 800cb1e:	2b03      	cmp	r3, #3
 800cb20:	d024      	beq.n	800cb6c <__gethex+0x2a8>
 800cb22:	2b01      	cmp	r3, #1
 800cb24:	d115      	bne.n	800cb52 <__gethex+0x28e>
 800cb26:	42ae      	cmp	r6, r5
 800cb28:	d113      	bne.n	800cb52 <__gethex+0x28e>
 800cb2a:	2e01      	cmp	r6, #1
 800cb2c:	d10b      	bne.n	800cb46 <__gethex+0x282>
 800cb2e:	9a02      	ldr	r2, [sp, #8]
 800cb30:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cb34:	6013      	str	r3, [r2, #0]
 800cb36:	2301      	movs	r3, #1
 800cb38:	6123      	str	r3, [r4, #16]
 800cb3a:	f8ca 3000 	str.w	r3, [sl]
 800cb3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb40:	2562      	movs	r5, #98	@ 0x62
 800cb42:	601c      	str	r4, [r3, #0]
 800cb44:	e73a      	b.n	800c9bc <__gethex+0xf8>
 800cb46:	1e71      	subs	r1, r6, #1
 800cb48:	4620      	mov	r0, r4
 800cb4a:	f7fe fb5e 	bl	800b20a <__any_on>
 800cb4e:	2800      	cmp	r0, #0
 800cb50:	d1ed      	bne.n	800cb2e <__gethex+0x26a>
 800cb52:	9801      	ldr	r0, [sp, #4]
 800cb54:	4621      	mov	r1, r4
 800cb56:	f7fd ff0f 	bl	800a978 <_Bfree>
 800cb5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	6013      	str	r3, [r2, #0]
 800cb60:	2550      	movs	r5, #80	@ 0x50
 800cb62:	e72b      	b.n	800c9bc <__gethex+0xf8>
 800cb64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d1f3      	bne.n	800cb52 <__gethex+0x28e>
 800cb6a:	e7e0      	b.n	800cb2e <__gethex+0x26a>
 800cb6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d1dd      	bne.n	800cb2e <__gethex+0x26a>
 800cb72:	e7ee      	b.n	800cb52 <__gethex+0x28e>
 800cb74:	0800d2bb 	.word	0x0800d2bb
 800cb78:	0800d251 	.word	0x0800d251
 800cb7c:	0800d312 	.word	0x0800d312
 800cb80:	1e6f      	subs	r7, r5, #1
 800cb82:	f1b9 0f00 	cmp.w	r9, #0
 800cb86:	d130      	bne.n	800cbea <__gethex+0x326>
 800cb88:	b127      	cbz	r7, 800cb94 <__gethex+0x2d0>
 800cb8a:	4639      	mov	r1, r7
 800cb8c:	4620      	mov	r0, r4
 800cb8e:	f7fe fb3c 	bl	800b20a <__any_on>
 800cb92:	4681      	mov	r9, r0
 800cb94:	117a      	asrs	r2, r7, #5
 800cb96:	2301      	movs	r3, #1
 800cb98:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cb9c:	f007 071f 	and.w	r7, r7, #31
 800cba0:	40bb      	lsls	r3, r7
 800cba2:	4213      	tst	r3, r2
 800cba4:	4629      	mov	r1, r5
 800cba6:	4620      	mov	r0, r4
 800cba8:	bf18      	it	ne
 800cbaa:	f049 0902 	orrne.w	r9, r9, #2
 800cbae:	f7ff fe21 	bl	800c7f4 <rshift>
 800cbb2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800cbb6:	1b76      	subs	r6, r6, r5
 800cbb8:	2502      	movs	r5, #2
 800cbba:	f1b9 0f00 	cmp.w	r9, #0
 800cbbe:	d047      	beq.n	800cc50 <__gethex+0x38c>
 800cbc0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cbc4:	2b02      	cmp	r3, #2
 800cbc6:	d015      	beq.n	800cbf4 <__gethex+0x330>
 800cbc8:	2b03      	cmp	r3, #3
 800cbca:	d017      	beq.n	800cbfc <__gethex+0x338>
 800cbcc:	2b01      	cmp	r3, #1
 800cbce:	d109      	bne.n	800cbe4 <__gethex+0x320>
 800cbd0:	f019 0f02 	tst.w	r9, #2
 800cbd4:	d006      	beq.n	800cbe4 <__gethex+0x320>
 800cbd6:	f8da 3000 	ldr.w	r3, [sl]
 800cbda:	ea49 0903 	orr.w	r9, r9, r3
 800cbde:	f019 0f01 	tst.w	r9, #1
 800cbe2:	d10e      	bne.n	800cc02 <__gethex+0x33e>
 800cbe4:	f045 0510 	orr.w	r5, r5, #16
 800cbe8:	e032      	b.n	800cc50 <__gethex+0x38c>
 800cbea:	f04f 0901 	mov.w	r9, #1
 800cbee:	e7d1      	b.n	800cb94 <__gethex+0x2d0>
 800cbf0:	2501      	movs	r5, #1
 800cbf2:	e7e2      	b.n	800cbba <__gethex+0x2f6>
 800cbf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cbf6:	f1c3 0301 	rsb	r3, r3, #1
 800cbfa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800cbfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d0f0      	beq.n	800cbe4 <__gethex+0x320>
 800cc02:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cc06:	f104 0314 	add.w	r3, r4, #20
 800cc0a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800cc0e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800cc12:	f04f 0c00 	mov.w	ip, #0
 800cc16:	4618      	mov	r0, r3
 800cc18:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc1c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800cc20:	d01b      	beq.n	800cc5a <__gethex+0x396>
 800cc22:	3201      	adds	r2, #1
 800cc24:	6002      	str	r2, [r0, #0]
 800cc26:	2d02      	cmp	r5, #2
 800cc28:	f104 0314 	add.w	r3, r4, #20
 800cc2c:	d13c      	bne.n	800cca8 <__gethex+0x3e4>
 800cc2e:	f8d8 2000 	ldr.w	r2, [r8]
 800cc32:	3a01      	subs	r2, #1
 800cc34:	42b2      	cmp	r2, r6
 800cc36:	d109      	bne.n	800cc4c <__gethex+0x388>
 800cc38:	1171      	asrs	r1, r6, #5
 800cc3a:	2201      	movs	r2, #1
 800cc3c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cc40:	f006 061f 	and.w	r6, r6, #31
 800cc44:	fa02 f606 	lsl.w	r6, r2, r6
 800cc48:	421e      	tst	r6, r3
 800cc4a:	d13a      	bne.n	800ccc2 <__gethex+0x3fe>
 800cc4c:	f045 0520 	orr.w	r5, r5, #32
 800cc50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cc52:	601c      	str	r4, [r3, #0]
 800cc54:	9b02      	ldr	r3, [sp, #8]
 800cc56:	601f      	str	r7, [r3, #0]
 800cc58:	e6b0      	b.n	800c9bc <__gethex+0xf8>
 800cc5a:	4299      	cmp	r1, r3
 800cc5c:	f843 cc04 	str.w	ip, [r3, #-4]
 800cc60:	d8d9      	bhi.n	800cc16 <__gethex+0x352>
 800cc62:	68a3      	ldr	r3, [r4, #8]
 800cc64:	459b      	cmp	fp, r3
 800cc66:	db17      	blt.n	800cc98 <__gethex+0x3d4>
 800cc68:	6861      	ldr	r1, [r4, #4]
 800cc6a:	9801      	ldr	r0, [sp, #4]
 800cc6c:	3101      	adds	r1, #1
 800cc6e:	f7fd fe43 	bl	800a8f8 <_Balloc>
 800cc72:	4681      	mov	r9, r0
 800cc74:	b918      	cbnz	r0, 800cc7e <__gethex+0x3ba>
 800cc76:	4b1a      	ldr	r3, [pc, #104]	@ (800cce0 <__gethex+0x41c>)
 800cc78:	4602      	mov	r2, r0
 800cc7a:	2184      	movs	r1, #132	@ 0x84
 800cc7c:	e6c5      	b.n	800ca0a <__gethex+0x146>
 800cc7e:	6922      	ldr	r2, [r4, #16]
 800cc80:	3202      	adds	r2, #2
 800cc82:	f104 010c 	add.w	r1, r4, #12
 800cc86:	0092      	lsls	r2, r2, #2
 800cc88:	300c      	adds	r0, #12
 800cc8a:	f7ff fd69 	bl	800c760 <memcpy>
 800cc8e:	4621      	mov	r1, r4
 800cc90:	9801      	ldr	r0, [sp, #4]
 800cc92:	f7fd fe71 	bl	800a978 <_Bfree>
 800cc96:	464c      	mov	r4, r9
 800cc98:	6923      	ldr	r3, [r4, #16]
 800cc9a:	1c5a      	adds	r2, r3, #1
 800cc9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cca0:	6122      	str	r2, [r4, #16]
 800cca2:	2201      	movs	r2, #1
 800cca4:	615a      	str	r2, [r3, #20]
 800cca6:	e7be      	b.n	800cc26 <__gethex+0x362>
 800cca8:	6922      	ldr	r2, [r4, #16]
 800ccaa:	455a      	cmp	r2, fp
 800ccac:	dd0b      	ble.n	800ccc6 <__gethex+0x402>
 800ccae:	2101      	movs	r1, #1
 800ccb0:	4620      	mov	r0, r4
 800ccb2:	f7ff fd9f 	bl	800c7f4 <rshift>
 800ccb6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ccba:	3701      	adds	r7, #1
 800ccbc:	42bb      	cmp	r3, r7
 800ccbe:	f6ff aee0 	blt.w	800ca82 <__gethex+0x1be>
 800ccc2:	2501      	movs	r5, #1
 800ccc4:	e7c2      	b.n	800cc4c <__gethex+0x388>
 800ccc6:	f016 061f 	ands.w	r6, r6, #31
 800ccca:	d0fa      	beq.n	800ccc2 <__gethex+0x3fe>
 800cccc:	4453      	add	r3, sl
 800ccce:	f1c6 0620 	rsb	r6, r6, #32
 800ccd2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ccd6:	f7fd ff01 	bl	800aadc <__hi0bits>
 800ccda:	42b0      	cmp	r0, r6
 800ccdc:	dbe7      	blt.n	800ccae <__gethex+0x3ea>
 800ccde:	e7f0      	b.n	800ccc2 <__gethex+0x3fe>
 800cce0:	0800d251 	.word	0x0800d251

0800cce4 <L_shift>:
 800cce4:	f1c2 0208 	rsb	r2, r2, #8
 800cce8:	0092      	lsls	r2, r2, #2
 800ccea:	b570      	push	{r4, r5, r6, lr}
 800ccec:	f1c2 0620 	rsb	r6, r2, #32
 800ccf0:	6843      	ldr	r3, [r0, #4]
 800ccf2:	6804      	ldr	r4, [r0, #0]
 800ccf4:	fa03 f506 	lsl.w	r5, r3, r6
 800ccf8:	432c      	orrs	r4, r5
 800ccfa:	40d3      	lsrs	r3, r2
 800ccfc:	6004      	str	r4, [r0, #0]
 800ccfe:	f840 3f04 	str.w	r3, [r0, #4]!
 800cd02:	4288      	cmp	r0, r1
 800cd04:	d3f4      	bcc.n	800ccf0 <L_shift+0xc>
 800cd06:	bd70      	pop	{r4, r5, r6, pc}

0800cd08 <__match>:
 800cd08:	b530      	push	{r4, r5, lr}
 800cd0a:	6803      	ldr	r3, [r0, #0]
 800cd0c:	3301      	adds	r3, #1
 800cd0e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd12:	b914      	cbnz	r4, 800cd1a <__match+0x12>
 800cd14:	6003      	str	r3, [r0, #0]
 800cd16:	2001      	movs	r0, #1
 800cd18:	bd30      	pop	{r4, r5, pc}
 800cd1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd1e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800cd22:	2d19      	cmp	r5, #25
 800cd24:	bf98      	it	ls
 800cd26:	3220      	addls	r2, #32
 800cd28:	42a2      	cmp	r2, r4
 800cd2a:	d0f0      	beq.n	800cd0e <__match+0x6>
 800cd2c:	2000      	movs	r0, #0
 800cd2e:	e7f3      	b.n	800cd18 <__match+0x10>

0800cd30 <__hexnan>:
 800cd30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd34:	680b      	ldr	r3, [r1, #0]
 800cd36:	6801      	ldr	r1, [r0, #0]
 800cd38:	115e      	asrs	r6, r3, #5
 800cd3a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800cd3e:	f013 031f 	ands.w	r3, r3, #31
 800cd42:	b087      	sub	sp, #28
 800cd44:	bf18      	it	ne
 800cd46:	3604      	addne	r6, #4
 800cd48:	2500      	movs	r5, #0
 800cd4a:	1f37      	subs	r7, r6, #4
 800cd4c:	4682      	mov	sl, r0
 800cd4e:	4690      	mov	r8, r2
 800cd50:	9301      	str	r3, [sp, #4]
 800cd52:	f846 5c04 	str.w	r5, [r6, #-4]
 800cd56:	46b9      	mov	r9, r7
 800cd58:	463c      	mov	r4, r7
 800cd5a:	9502      	str	r5, [sp, #8]
 800cd5c:	46ab      	mov	fp, r5
 800cd5e:	784a      	ldrb	r2, [r1, #1]
 800cd60:	1c4b      	adds	r3, r1, #1
 800cd62:	9303      	str	r3, [sp, #12]
 800cd64:	b342      	cbz	r2, 800cdb8 <__hexnan+0x88>
 800cd66:	4610      	mov	r0, r2
 800cd68:	9105      	str	r1, [sp, #20]
 800cd6a:	9204      	str	r2, [sp, #16]
 800cd6c:	f7ff fd94 	bl	800c898 <__hexdig_fun>
 800cd70:	2800      	cmp	r0, #0
 800cd72:	d151      	bne.n	800ce18 <__hexnan+0xe8>
 800cd74:	9a04      	ldr	r2, [sp, #16]
 800cd76:	9905      	ldr	r1, [sp, #20]
 800cd78:	2a20      	cmp	r2, #32
 800cd7a:	d818      	bhi.n	800cdae <__hexnan+0x7e>
 800cd7c:	9b02      	ldr	r3, [sp, #8]
 800cd7e:	459b      	cmp	fp, r3
 800cd80:	dd13      	ble.n	800cdaa <__hexnan+0x7a>
 800cd82:	454c      	cmp	r4, r9
 800cd84:	d206      	bcs.n	800cd94 <__hexnan+0x64>
 800cd86:	2d07      	cmp	r5, #7
 800cd88:	dc04      	bgt.n	800cd94 <__hexnan+0x64>
 800cd8a:	462a      	mov	r2, r5
 800cd8c:	4649      	mov	r1, r9
 800cd8e:	4620      	mov	r0, r4
 800cd90:	f7ff ffa8 	bl	800cce4 <L_shift>
 800cd94:	4544      	cmp	r4, r8
 800cd96:	d952      	bls.n	800ce3e <__hexnan+0x10e>
 800cd98:	2300      	movs	r3, #0
 800cd9a:	f1a4 0904 	sub.w	r9, r4, #4
 800cd9e:	f844 3c04 	str.w	r3, [r4, #-4]
 800cda2:	f8cd b008 	str.w	fp, [sp, #8]
 800cda6:	464c      	mov	r4, r9
 800cda8:	461d      	mov	r5, r3
 800cdaa:	9903      	ldr	r1, [sp, #12]
 800cdac:	e7d7      	b.n	800cd5e <__hexnan+0x2e>
 800cdae:	2a29      	cmp	r2, #41	@ 0x29
 800cdb0:	d157      	bne.n	800ce62 <__hexnan+0x132>
 800cdb2:	3102      	adds	r1, #2
 800cdb4:	f8ca 1000 	str.w	r1, [sl]
 800cdb8:	f1bb 0f00 	cmp.w	fp, #0
 800cdbc:	d051      	beq.n	800ce62 <__hexnan+0x132>
 800cdbe:	454c      	cmp	r4, r9
 800cdc0:	d206      	bcs.n	800cdd0 <__hexnan+0xa0>
 800cdc2:	2d07      	cmp	r5, #7
 800cdc4:	dc04      	bgt.n	800cdd0 <__hexnan+0xa0>
 800cdc6:	462a      	mov	r2, r5
 800cdc8:	4649      	mov	r1, r9
 800cdca:	4620      	mov	r0, r4
 800cdcc:	f7ff ff8a 	bl	800cce4 <L_shift>
 800cdd0:	4544      	cmp	r4, r8
 800cdd2:	d936      	bls.n	800ce42 <__hexnan+0x112>
 800cdd4:	f1a8 0204 	sub.w	r2, r8, #4
 800cdd8:	4623      	mov	r3, r4
 800cdda:	f853 1b04 	ldr.w	r1, [r3], #4
 800cdde:	f842 1f04 	str.w	r1, [r2, #4]!
 800cde2:	429f      	cmp	r7, r3
 800cde4:	d2f9      	bcs.n	800cdda <__hexnan+0xaa>
 800cde6:	1b3b      	subs	r3, r7, r4
 800cde8:	f023 0303 	bic.w	r3, r3, #3
 800cdec:	3304      	adds	r3, #4
 800cdee:	3401      	adds	r4, #1
 800cdf0:	3e03      	subs	r6, #3
 800cdf2:	42b4      	cmp	r4, r6
 800cdf4:	bf88      	it	hi
 800cdf6:	2304      	movhi	r3, #4
 800cdf8:	4443      	add	r3, r8
 800cdfa:	2200      	movs	r2, #0
 800cdfc:	f843 2b04 	str.w	r2, [r3], #4
 800ce00:	429f      	cmp	r7, r3
 800ce02:	d2fb      	bcs.n	800cdfc <__hexnan+0xcc>
 800ce04:	683b      	ldr	r3, [r7, #0]
 800ce06:	b91b      	cbnz	r3, 800ce10 <__hexnan+0xe0>
 800ce08:	4547      	cmp	r7, r8
 800ce0a:	d128      	bne.n	800ce5e <__hexnan+0x12e>
 800ce0c:	2301      	movs	r3, #1
 800ce0e:	603b      	str	r3, [r7, #0]
 800ce10:	2005      	movs	r0, #5
 800ce12:	b007      	add	sp, #28
 800ce14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce18:	3501      	adds	r5, #1
 800ce1a:	2d08      	cmp	r5, #8
 800ce1c:	f10b 0b01 	add.w	fp, fp, #1
 800ce20:	dd06      	ble.n	800ce30 <__hexnan+0x100>
 800ce22:	4544      	cmp	r4, r8
 800ce24:	d9c1      	bls.n	800cdaa <__hexnan+0x7a>
 800ce26:	2300      	movs	r3, #0
 800ce28:	f844 3c04 	str.w	r3, [r4, #-4]
 800ce2c:	2501      	movs	r5, #1
 800ce2e:	3c04      	subs	r4, #4
 800ce30:	6822      	ldr	r2, [r4, #0]
 800ce32:	f000 000f 	and.w	r0, r0, #15
 800ce36:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ce3a:	6020      	str	r0, [r4, #0]
 800ce3c:	e7b5      	b.n	800cdaa <__hexnan+0x7a>
 800ce3e:	2508      	movs	r5, #8
 800ce40:	e7b3      	b.n	800cdaa <__hexnan+0x7a>
 800ce42:	9b01      	ldr	r3, [sp, #4]
 800ce44:	2b00      	cmp	r3, #0
 800ce46:	d0dd      	beq.n	800ce04 <__hexnan+0xd4>
 800ce48:	f1c3 0320 	rsb	r3, r3, #32
 800ce4c:	f04f 32ff 	mov.w	r2, #4294967295
 800ce50:	40da      	lsrs	r2, r3
 800ce52:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ce56:	4013      	ands	r3, r2
 800ce58:	f846 3c04 	str.w	r3, [r6, #-4]
 800ce5c:	e7d2      	b.n	800ce04 <__hexnan+0xd4>
 800ce5e:	3f04      	subs	r7, #4
 800ce60:	e7d0      	b.n	800ce04 <__hexnan+0xd4>
 800ce62:	2004      	movs	r0, #4
 800ce64:	e7d5      	b.n	800ce12 <__hexnan+0xe2>

0800ce66 <__ascii_mbtowc>:
 800ce66:	b082      	sub	sp, #8
 800ce68:	b901      	cbnz	r1, 800ce6c <__ascii_mbtowc+0x6>
 800ce6a:	a901      	add	r1, sp, #4
 800ce6c:	b142      	cbz	r2, 800ce80 <__ascii_mbtowc+0x1a>
 800ce6e:	b14b      	cbz	r3, 800ce84 <__ascii_mbtowc+0x1e>
 800ce70:	7813      	ldrb	r3, [r2, #0]
 800ce72:	600b      	str	r3, [r1, #0]
 800ce74:	7812      	ldrb	r2, [r2, #0]
 800ce76:	1e10      	subs	r0, r2, #0
 800ce78:	bf18      	it	ne
 800ce7a:	2001      	movne	r0, #1
 800ce7c:	b002      	add	sp, #8
 800ce7e:	4770      	bx	lr
 800ce80:	4610      	mov	r0, r2
 800ce82:	e7fb      	b.n	800ce7c <__ascii_mbtowc+0x16>
 800ce84:	f06f 0001 	mvn.w	r0, #1
 800ce88:	e7f8      	b.n	800ce7c <__ascii_mbtowc+0x16>

0800ce8a <_realloc_r>:
 800ce8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce8e:	4607      	mov	r7, r0
 800ce90:	4614      	mov	r4, r2
 800ce92:	460d      	mov	r5, r1
 800ce94:	b921      	cbnz	r1, 800cea0 <_realloc_r+0x16>
 800ce96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce9a:	4611      	mov	r1, r2
 800ce9c:	f7fd bca0 	b.w	800a7e0 <_malloc_r>
 800cea0:	b92a      	cbnz	r2, 800ceae <_realloc_r+0x24>
 800cea2:	f7fd fc29 	bl	800a6f8 <_free_r>
 800cea6:	4625      	mov	r5, r4
 800cea8:	4628      	mov	r0, r5
 800ceaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ceae:	f000 f840 	bl	800cf32 <_malloc_usable_size_r>
 800ceb2:	4284      	cmp	r4, r0
 800ceb4:	4606      	mov	r6, r0
 800ceb6:	d802      	bhi.n	800cebe <_realloc_r+0x34>
 800ceb8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cebc:	d8f4      	bhi.n	800cea8 <_realloc_r+0x1e>
 800cebe:	4621      	mov	r1, r4
 800cec0:	4638      	mov	r0, r7
 800cec2:	f7fd fc8d 	bl	800a7e0 <_malloc_r>
 800cec6:	4680      	mov	r8, r0
 800cec8:	b908      	cbnz	r0, 800cece <_realloc_r+0x44>
 800ceca:	4645      	mov	r5, r8
 800cecc:	e7ec      	b.n	800cea8 <_realloc_r+0x1e>
 800cece:	42b4      	cmp	r4, r6
 800ced0:	4622      	mov	r2, r4
 800ced2:	4629      	mov	r1, r5
 800ced4:	bf28      	it	cs
 800ced6:	4632      	movcs	r2, r6
 800ced8:	f7ff fc42 	bl	800c760 <memcpy>
 800cedc:	4629      	mov	r1, r5
 800cede:	4638      	mov	r0, r7
 800cee0:	f7fd fc0a 	bl	800a6f8 <_free_r>
 800cee4:	e7f1      	b.n	800ceca <_realloc_r+0x40>

0800cee6 <__ascii_wctomb>:
 800cee6:	4603      	mov	r3, r0
 800cee8:	4608      	mov	r0, r1
 800ceea:	b141      	cbz	r1, 800cefe <__ascii_wctomb+0x18>
 800ceec:	2aff      	cmp	r2, #255	@ 0xff
 800ceee:	d904      	bls.n	800cefa <__ascii_wctomb+0x14>
 800cef0:	228a      	movs	r2, #138	@ 0x8a
 800cef2:	601a      	str	r2, [r3, #0]
 800cef4:	f04f 30ff 	mov.w	r0, #4294967295
 800cef8:	4770      	bx	lr
 800cefa:	700a      	strb	r2, [r1, #0]
 800cefc:	2001      	movs	r0, #1
 800cefe:	4770      	bx	lr

0800cf00 <fiprintf>:
 800cf00:	b40e      	push	{r1, r2, r3}
 800cf02:	b503      	push	{r0, r1, lr}
 800cf04:	4601      	mov	r1, r0
 800cf06:	ab03      	add	r3, sp, #12
 800cf08:	4805      	ldr	r0, [pc, #20]	@ (800cf20 <fiprintf+0x20>)
 800cf0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800cf0e:	6800      	ldr	r0, [r0, #0]
 800cf10:	9301      	str	r3, [sp, #4]
 800cf12:	f7ff f9a1 	bl	800c258 <_vfiprintf_r>
 800cf16:	b002      	add	sp, #8
 800cf18:	f85d eb04 	ldr.w	lr, [sp], #4
 800cf1c:	b003      	add	sp, #12
 800cf1e:	4770      	bx	lr
 800cf20:	20000018 	.word	0x20000018

0800cf24 <abort>:
 800cf24:	b508      	push	{r3, lr}
 800cf26:	2006      	movs	r0, #6
 800cf28:	f000 f834 	bl	800cf94 <raise>
 800cf2c:	2001      	movs	r0, #1
 800cf2e:	f7f4 fbf9 	bl	8001724 <_exit>

0800cf32 <_malloc_usable_size_r>:
 800cf32:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf36:	1f18      	subs	r0, r3, #4
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	bfbc      	itt	lt
 800cf3c:	580b      	ldrlt	r3, [r1, r0]
 800cf3e:	18c0      	addlt	r0, r0, r3
 800cf40:	4770      	bx	lr

0800cf42 <_raise_r>:
 800cf42:	291f      	cmp	r1, #31
 800cf44:	b538      	push	{r3, r4, r5, lr}
 800cf46:	4605      	mov	r5, r0
 800cf48:	460c      	mov	r4, r1
 800cf4a:	d904      	bls.n	800cf56 <_raise_r+0x14>
 800cf4c:	2316      	movs	r3, #22
 800cf4e:	6003      	str	r3, [r0, #0]
 800cf50:	f04f 30ff 	mov.w	r0, #4294967295
 800cf54:	bd38      	pop	{r3, r4, r5, pc}
 800cf56:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cf58:	b112      	cbz	r2, 800cf60 <_raise_r+0x1e>
 800cf5a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cf5e:	b94b      	cbnz	r3, 800cf74 <_raise_r+0x32>
 800cf60:	4628      	mov	r0, r5
 800cf62:	f000 f831 	bl	800cfc8 <_getpid_r>
 800cf66:	4622      	mov	r2, r4
 800cf68:	4601      	mov	r1, r0
 800cf6a:	4628      	mov	r0, r5
 800cf6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cf70:	f000 b818 	b.w	800cfa4 <_kill_r>
 800cf74:	2b01      	cmp	r3, #1
 800cf76:	d00a      	beq.n	800cf8e <_raise_r+0x4c>
 800cf78:	1c59      	adds	r1, r3, #1
 800cf7a:	d103      	bne.n	800cf84 <_raise_r+0x42>
 800cf7c:	2316      	movs	r3, #22
 800cf7e:	6003      	str	r3, [r0, #0]
 800cf80:	2001      	movs	r0, #1
 800cf82:	e7e7      	b.n	800cf54 <_raise_r+0x12>
 800cf84:	2100      	movs	r1, #0
 800cf86:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800cf8a:	4620      	mov	r0, r4
 800cf8c:	4798      	blx	r3
 800cf8e:	2000      	movs	r0, #0
 800cf90:	e7e0      	b.n	800cf54 <_raise_r+0x12>
	...

0800cf94 <raise>:
 800cf94:	4b02      	ldr	r3, [pc, #8]	@ (800cfa0 <raise+0xc>)
 800cf96:	4601      	mov	r1, r0
 800cf98:	6818      	ldr	r0, [r3, #0]
 800cf9a:	f7ff bfd2 	b.w	800cf42 <_raise_r>
 800cf9e:	bf00      	nop
 800cfa0:	20000018 	.word	0x20000018

0800cfa4 <_kill_r>:
 800cfa4:	b538      	push	{r3, r4, r5, lr}
 800cfa6:	4d07      	ldr	r5, [pc, #28]	@ (800cfc4 <_kill_r+0x20>)
 800cfa8:	2300      	movs	r3, #0
 800cfaa:	4604      	mov	r4, r0
 800cfac:	4608      	mov	r0, r1
 800cfae:	4611      	mov	r1, r2
 800cfb0:	602b      	str	r3, [r5, #0]
 800cfb2:	f7f4 fba7 	bl	8001704 <_kill>
 800cfb6:	1c43      	adds	r3, r0, #1
 800cfb8:	d102      	bne.n	800cfc0 <_kill_r+0x1c>
 800cfba:	682b      	ldr	r3, [r5, #0]
 800cfbc:	b103      	cbz	r3, 800cfc0 <_kill_r+0x1c>
 800cfbe:	6023      	str	r3, [r4, #0]
 800cfc0:	bd38      	pop	{r3, r4, r5, pc}
 800cfc2:	bf00      	nop
 800cfc4:	20000a38 	.word	0x20000a38

0800cfc8 <_getpid_r>:
 800cfc8:	f7f4 bb94 	b.w	80016f4 <_getpid>

0800cfcc <_init>:
 800cfcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfce:	bf00      	nop
 800cfd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfd2:	bc08      	pop	{r3}
 800cfd4:	469e      	mov	lr, r3
 800cfd6:	4770      	bx	lr

0800cfd8 <_fini>:
 800cfd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfda:	bf00      	nop
 800cfdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfde:	bc08      	pop	{r3}
 800cfe0:	469e      	mov	lr, r3
 800cfe2:	4770      	bx	lr
