###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       706037   # Number of WRITE/WRITEP commands
num_reads_done                 =      1177391   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       931993   # Number of read row buffer hits
num_read_cmds                  =      1177380   # Number of READ/READP commands
num_writes_done                =       706046   # Number of read requests issued
num_write_row_hits             =       578748   # Number of write row buffer hits
num_act_cmds                   =       376088   # Number of ACT commands
num_pre_cmds                   =       376059   # Number of PRE commands
num_ondemand_pres              =       350097   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9623110   # Cyles of rank active rank.0
rank_active_cycles.1           =      9518039   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       376890   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       481961   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1815488   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24817   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5864   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7214   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1915   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1360   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1205   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1093   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1063   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          903   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22572   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          294   # Write cmd latency (cycles)
write_latency[20-39]           =         3294   # Write cmd latency (cycles)
write_latency[40-59]           =         4235   # Write cmd latency (cycles)
write_latency[60-79]           =         6838   # Write cmd latency (cycles)
write_latency[80-99]           =         8985   # Write cmd latency (cycles)
write_latency[100-119]         =        11403   # Write cmd latency (cycles)
write_latency[120-139]         =        14336   # Write cmd latency (cycles)
write_latency[140-159]         =        17066   # Write cmd latency (cycles)
write_latency[160-179]         =        20000   # Write cmd latency (cycles)
write_latency[180-199]         =        23260   # Write cmd latency (cycles)
write_latency[200-]            =       596326   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       232955   # Read request latency (cycles)
read_latency[40-59]            =       106175   # Read request latency (cycles)
read_latency[60-79]            =       101337   # Read request latency (cycles)
read_latency[80-99]            =        64231   # Read request latency (cycles)
read_latency[100-119]          =        52075   # Read request latency (cycles)
read_latency[120-139]          =        45057   # Read request latency (cycles)
read_latency[140-159]          =        37644   # Read request latency (cycles)
read_latency[160-179]          =        32755   # Read request latency (cycles)
read_latency[180-199]          =        28282   # Read request latency (cycles)
read_latency[200-]             =       476869   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.52454e+09   # Write energy
read_energy                    =   4.7472e+09   # Read energy
act_energy                     =  1.02898e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.80907e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.31341e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00482e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.93926e+09   # Active standby energy rank.1
average_read_latency           =      295.164   # Average read request latency (cycles)
average_interarrival           =       5.3091   # Average request interarrival latency (cycles)
total_energy                   =  2.23617e+10   # Total energy (pJ)
average_power                  =      2236.17   # Average power (mW)
average_bandwidth              =       16.072   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       744033   # Number of WRITE/WRITEP commands
num_reads_done                 =      1218398   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       964815   # Number of read row buffer hits
num_read_cmds                  =      1218393   # Number of READ/READP commands
num_writes_done                =       744062   # Number of read requests issued
num_write_row_hits             =       612818   # Number of write row buffer hits
num_act_cmds                   =       388674   # Number of ACT commands
num_pre_cmds                   =       388647   # Number of PRE commands
num_ondemand_pres              =       362442   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9586490   # Cyles of rank active rank.0
rank_active_cycles.1           =      9558956   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       413510   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       441044   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1896815   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        22997   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5654   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7204   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1797   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1350   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1160   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1106   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1013   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          933   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22439   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          235   # Write cmd latency (cycles)
write_latency[20-39]           =         3096   # Write cmd latency (cycles)
write_latency[40-59]           =         4335   # Write cmd latency (cycles)
write_latency[60-79]           =         6761   # Write cmd latency (cycles)
write_latency[80-99]           =         9050   # Write cmd latency (cycles)
write_latency[100-119]         =        11272   # Write cmd latency (cycles)
write_latency[120-139]         =        13988   # Write cmd latency (cycles)
write_latency[140-159]         =        17007   # Write cmd latency (cycles)
write_latency[160-179]         =        19926   # Write cmd latency (cycles)
write_latency[180-199]         =        23013   # Write cmd latency (cycles)
write_latency[200-]            =       635350   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       209000   # Read request latency (cycles)
read_latency[40-59]            =       100476   # Read request latency (cycles)
read_latency[60-79]            =        97841   # Read request latency (cycles)
read_latency[80-99]            =        65455   # Read request latency (cycles)
read_latency[100-119]          =        53604   # Read request latency (cycles)
read_latency[120-139]          =        47118   # Read request latency (cycles)
read_latency[140-159]          =        40044   # Read request latency (cycles)
read_latency[160-179]          =        34782   # Read request latency (cycles)
read_latency[180-199]          =        30612   # Read request latency (cycles)
read_latency[200-]             =       539461   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.71421e+09   # Write energy
read_energy                    =  4.91256e+09   # Read energy
act_energy                     =  1.06341e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.98485e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.11701e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98197e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96479e+09   # Active standby energy rank.1
average_read_latency           =      328.747   # Average read request latency (cycles)
average_interarrival           =      5.09545   # Average request interarrival latency (cycles)
total_energy                   =  2.27518e+10   # Total energy (pJ)
average_power                  =      2275.18   # Average power (mW)
average_bandwidth              =      16.7463   # Average bandwidth
