# Reading pref.tcl
# do Lab1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/brigada_7/src {F:/brigada_7/src/Lab1_beh.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:31:19 on Oct 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/brigada_7/src" F:/brigada_7/src/Lab1_beh.v 
# -- Compiling module Lab1_beh
# 
# Top level modules:
# 	Lab1_beh
# End time: 14:31:20 on Oct 05,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+F:/brigada_7/src {F:/brigada_7/src/tb_lab1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:31:20 on Oct 05,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/brigada_7/src" F:/brigada_7/src/tb_lab1.v 
# -- Compiling module Lab1_beh
# -- Compiling module Lab1_struct
# -- Compiling module tb_lab1
# 
# Top level modules:
# 	tb_lab1
# End time: 14:31:20 on Oct 05,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_lab1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_lab1 
# Start time: 14:31:20 on Oct 05,2022
# Loading work.tb_lab1
# Loading work.Lab1_struct
# Loading work.Lab1_beh
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 8egor  Hostname: LAPTOP-JJ46MJBL  ProcessID: 4288
#           Attempting to use alternate WLF file "./wlftsh7t4i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsh7t4i
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Start test
# At time                    0 'xt'=000 and 'yt_struct'=111 and 'yt_beh'=111
# is OK
# At time                10000 'xt'=001 and 'yt_struct'=001 and 'yt_beh'=001
# is OK
# At time                20000 'xt'=111 and 'yt_struct'=011 and 'yt_beh'=011
# is OK
# At time                30000 'xt'=100 and 'yt_struct'=001 and 'yt_beh'=001
# is OK
# ** Note: $stop    : F:/brigada_7/src/tb_lab1.v(22)
#    Time: 50 ns  Iteration: 0  Instance: /tb_lab1
# Break in Module tb_lab1 at F:/brigada_7/src/tb_lab1.v line 22
# End time: 14:31:52 on Oct 05,2022, Elapsed time: 0:00:32
# Errors: 0, Warnings: 2
