vendor_name = ModelSim
source_file = 1, C:/Users/Danijel/Desktop/ALU/ALU.vhd
source_file = 1, C:/Users/Danijel/Desktop/ALU/simulation/modelsim/ALU_tb.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Danijel/Desktop/ALU/db/ALU.cbx.xml
design_name = hard_block
design_name = alu
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, alu, 1
instance = comp, \oY[0]~output\, oY[0]~output, alu, 1
instance = comp, \oY[1]~output\, oY[1]~output, alu, 1
instance = comp, \oY[2]~output\, oY[2]~output, alu, 1
instance = comp, \oY[3]~output\, oY[3]~output, alu, 1
instance = comp, \oY[4]~output\, oY[4]~output, alu, 1
instance = comp, \oY[5]~output\, oY[5]~output, alu, 1
instance = comp, \oY[6]~output\, oY[6]~output, alu, 1
instance = comp, \oY[7]~output\, oY[7]~output, alu, 1
instance = comp, \iSEL[1]~input\, iSEL[1]~input, alu, 1
instance = comp, \iA[0]~input\, iA[0]~input, alu, 1
instance = comp, \iB[0]~input\, iB[0]~input, alu, 1
instance = comp, \sAdd[0]~0\, sAdd[0]~0, alu, 1
instance = comp, \iSEL[0]~input\, iSEL[0]~input, alu, 1
instance = comp, \sMux~6\, sMux~6, alu, 1
instance = comp, \iSEL[2]~input\, iSEL[2]~input, alu, 1
instance = comp, \sMux~0\, sMux~0, alu, 1
instance = comp, \iA[7]~input\, iA[7]~input, alu, 1
instance = comp, \iB[7]~input\, iB[7]~input, alu, 1
instance = comp, \iB[6]~input\, iB[6]~input, alu, 1
instance = comp, \iA[6]~input\, iA[6]~input, alu, 1
instance = comp, \iA[5]~input\, iA[5]~input, alu, 1
instance = comp, \iB[5]~input\, iB[5]~input, alu, 1
instance = comp, \iB[4]~input\, iB[4]~input, alu, 1
instance = comp, \iA[4]~input\, iA[4]~input, alu, 1
instance = comp, \iA[3]~input\, iA[3]~input, alu, 1
instance = comp, \iB[3]~input\, iB[3]~input, alu, 1
instance = comp, \iB[2]~input\, iB[2]~input, alu, 1
instance = comp, \iA[2]~input\, iA[2]~input, alu, 1
instance = comp, \iB[1]~input\, iB[1]~input, alu, 1
instance = comp, \iA[1]~input\, iA[1]~input, alu, 1
instance = comp, \LessThan0~1\, LessThan0~1, alu, 1
instance = comp, \LessThan0~3\, LessThan0~3, alu, 1
instance = comp, \LessThan0~5\, LessThan0~5, alu, 1
instance = comp, \LessThan0~7\, LessThan0~7, alu, 1
instance = comp, \LessThan0~9\, LessThan0~9, alu, 1
instance = comp, \LessThan0~11\, LessThan0~11, alu, 1
instance = comp, \LessThan0~13\, LessThan0~13, alu, 1
instance = comp, \LessThan0~14\, LessThan0~14, alu, 1
instance = comp, \sMux~2\, sMux~2, alu, 1
instance = comp, \sMux~3\, sMux~3, alu, 1
instance = comp, \sMux~1\, sMux~1, alu, 1
instance = comp, \sMux~4\, sMux~4, alu, 1
instance = comp, \sGX[0]~0\, sGX[0]~0, alu, 1
instance = comp, \sMux~5\, sMux~5, alu, 1
instance = comp, \sMux~7\, sMux~7, alu, 1
instance = comp, \sAdd[1]~2\, sAdd[1]~2, alu, 1
instance = comp, \sMux~11\, sMux~11, alu, 1
instance = comp, \sMux~8\, sMux~8, alu, 1
instance = comp, \sMux~9\, sMux~9, alu, 1
instance = comp, \sFX[0]~1\, sFX[0]~1, alu, 1
instance = comp, \sFX[1]~2\, sFX[1]~2, alu, 1
instance = comp, \sGX[1]~2\, sGX[1]~2, alu, 1
instance = comp, \sMux~10\, sMux~10, alu, 1
instance = comp, \sMux~12\, sMux~12, alu, 1
instance = comp, \sAdd[2]~4\, sAdd[2]~4, alu, 1
instance = comp, \sMux~16\, sMux~16, alu, 1
instance = comp, \sFX[2]~4\, sFX[2]~4, alu, 1
instance = comp, \sMux~13\, sMux~13, alu, 1
instance = comp, \sMux~14\, sMux~14, alu, 1
instance = comp, \sGX[2]~4\, sGX[2]~4, alu, 1
instance = comp, \sMux~15\, sMux~15, alu, 1
instance = comp, \sMux~17\, sMux~17, alu, 1
instance = comp, \sAdd[3]~6\, sAdd[3]~6, alu, 1
instance = comp, \sMux~21\, sMux~21, alu, 1
instance = comp, \sFX[3]~6\, sFX[3]~6, alu, 1
instance = comp, \sGX[3]~6\, sGX[3]~6, alu, 1
instance = comp, \sMux~18\, sMux~18, alu, 1
instance = comp, \sMux~19\, sMux~19, alu, 1
instance = comp, \sMux~20\, sMux~20, alu, 1
instance = comp, \sMux~22\, sMux~22, alu, 1
instance = comp, \sMux~25\, sMux~25, alu, 1
instance = comp, \sMux~26\, sMux~26, alu, 1
instance = comp, \sGX[4]~8\, sGX[4]~8, alu, 1
instance = comp, \sFX[4]~8\, sFX[4]~8, alu, 1
instance = comp, \sMux~27\, sMux~27, alu, 1
instance = comp, \sAdd[4]~8\, sAdd[4]~8, alu, 1
instance = comp, \sMux~23\, sMux~23, alu, 1
instance = comp, \Equal6~0\, Equal6~0, alu, 1
instance = comp, \sMux~24\, sMux~24, alu, 1
instance = comp, \sMux~28\, sMux~28, alu, 1
instance = comp, \sAdd[5]~10\, sAdd[5]~10, alu, 1
instance = comp, \sMux~31\, sMux~31, alu, 1
instance = comp, \sDecoder[5]~0\, sDecoder[5]~0, alu, 1
instance = comp, \sMux~32\, sMux~32, alu, 1
instance = comp, \sGX[5]~10\, sGX[5]~10, alu, 1
instance = comp, \sFX[5]~10\, sFX[5]~10, alu, 1
instance = comp, \sMux~29\, sMux~29, alu, 1
instance = comp, \sMux~30\, sMux~30, alu, 1
instance = comp, \sMux~33\, sMux~33, alu, 1
instance = comp, \sGX[6]~12\, sGX[6]~12, alu, 1
instance = comp, \sFX[6]~12\, sFX[6]~12, alu, 1
instance = comp, \sAdd[6]~12\, sAdd[6]~12, alu, 1
instance = comp, \sMux~34\, sMux~34, alu, 1
instance = comp, \sMux~35\, sMux~35, alu, 1
instance = comp, \Equal6~1\, Equal6~1, alu, 1
instance = comp, \sMux~36\, sMux~36, alu, 1
instance = comp, \sMux~37\, sMux~37, alu, 1
instance = comp, \sMux~38\, sMux~38, alu, 1
instance = comp, \sGX[7]~14\, sGX[7]~14, alu, 1
instance = comp, \sAdd[7]~14\, sAdd[7]~14, alu, 1
instance = comp, \sMux~39\, sMux~39, alu, 1
instance = comp, \Equal6~2\, Equal6~2, alu, 1
instance = comp, \sMux~40\, sMux~40, alu, 1
instance = comp, \sMux~41\, sMux~41, alu, 1
instance = comp, \sFX[7]~14\, sFX[7]~14, alu, 1
instance = comp, \sMux~42\, sMux~42, alu, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, alu, 1
instance = comp, \~QUARTUS_CREATED_ADC1~\, ~QUARTUS_CREATED_ADC1~, alu, 1
