{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508267890688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508267890695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 21:18:10 2017 " "Processing started: Tue Oct 17 21:18:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508267890695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267890695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO " "Command: quartus_map --read_settings_files=on --write_settings_files=off GECKO -c GECKO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267890695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508267891378 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1508267891380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GECKO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file GECKO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GECKO " "Found entity 1: GECKO" {  } { { "GECKO.bdf" "" { Schematic "/home/archord/Downloads/lab03/quartus/GECKO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267935907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267935907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ALU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.bdf" "" { Schematic "/home/archord/Downloads/lab03/quartus/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267935922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267935922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "/home/archord/Downloads/lab03/quartus/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267935924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267935924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-synth " "Found design unit 1: add_sub-synth" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/add_sub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936943 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../vhdl/add_sub.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/add_sub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/buttons.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/buttons.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buttons-synth " "Found design unit 1: buttons-synth" {  } { { "../vhdl/buttons.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/buttons.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936946 ""} { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "../vhdl/buttons.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/buttons.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-synth " "Found design unit 1: comparator-synth" {  } { { "../vhdl/comparator.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/comparator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936948 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../vhdl/comparator.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-synth " "Found design unit 1: controller-synth" {  } { { "../vhdl/controller.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936950 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../vhdl/controller.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-synth " "Found design unit 1: decoder-synth" {  } { { "../vhdl/decoder.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936953 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../vhdl/decoder.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-synth " "Found design unit 1: extend-synth" {  } { { "../vhdl/extend.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/extend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936956 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../vhdl/extend.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/IR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-synth " "Found design unit 1: IR-synth" {  } { { "../vhdl/IR.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/IR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936958 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../vhdl/IR.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/IR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/LEDs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/LEDs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEDs-synth " "Found design unit 1: LEDs-synth" {  } { { "../vhdl/LEDs.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/LEDs.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936960 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "../vhdl/LEDs.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/LEDs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/logic_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/logic_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_unit-synth " "Found design unit 1: logic_unit-synth" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/logic_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936962 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_unit " "Found entity 1: logic_unit" {  } { { "../vhdl/logic_unit.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/logic_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-synth " "Found design unit 1: multiplexer-synth" {  } { { "../vhdl/multiplexer.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/multiplexer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936964 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "../vhdl/multiplexer.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/mux2x5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/mux2x5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x5-synth " "Found design unit 1: mux2x5-synth" {  } { { "../vhdl/mux2x5.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/mux2x5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936967 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "../vhdl/mux2x5.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/mux2x5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/mux2x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/mux2x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x16-synth " "Found design unit 1: mux2x16-synth" {  } { { "../vhdl/mux2x16.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/mux2x16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936969 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x16 " "Found entity 1: mux2x16" {  } { { "../vhdl/mux2x16.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/mux2x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/mux2x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/mux2x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x32-synth " "Found design unit 1: mux2x32-synth" {  } { { "../vhdl/mux2x32.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/mux2x32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936972 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "../vhdl/mux2x32.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/mux2x32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/PC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-synth " "Found design unit 1: PC-synth" {  } { { "../vhdl/PC.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/PC.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936974 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../vhdl/PC.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/PC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-synth " "Found design unit 1: RAM-synth" {  } { { "../vhdl/RAM.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/RAM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936981 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../vhdl/RAM.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-synth " "Found design unit 1: register_file-synth" {  } { { "../vhdl/register_file.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/register_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936990 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../vhdl/register_file.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/ROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/ROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-synth " "Found design unit 1: ROM-synth" {  } { { "../vhdl/ROM.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936993 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../vhdl/ROM.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/ROM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/ROM_Block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/ROM_Block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_block-SYN " "Found design unit 1: rom_block-SYN" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/ROM_Block.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936996 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_Block " "Found entity 1: ROM_Block" {  } { { "../vhdl/ROM_Block.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/ROM_Block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/archord/Downloads/lab03/vhdl/shift_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/archord/Downloads/lab03/vhdl/shift_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_unit-synth " "Found design unit 1: shift_unit-synth" {  } { { "../vhdl/shift_unit.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/shift_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936998 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_unit " "Found entity 1: shift_unit" {  } { { "../vhdl/shift_unit.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/shift_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508267936998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267936998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GECKO " "Elaborating entity \"GECKO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508267937125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:LEDs_0 " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:LEDs_0\"" {  } { { "GECKO.bdf" "LEDs_0" { Schematic "/home/archord/Downloads/lab03/quartus/GECKO.bdf" { { 160 1040 1176 336 "LEDs_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508267937183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_0\"" {  } { { "GECKO.bdf" "decoder_0" { Schematic "/home/archord/Downloads/lab03/quartus/GECKO.bdf" { { 96 408 544 232 "decoder_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508267937275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst\"" {  } { { "GECKO.bdf" "inst" { Schematic "/home/archord/Downloads/lab03/quartus/GECKO.bdf" { { 328 168 376 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508267937280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller CPU:inst\|controller:controller_0 " "Elaborating entity \"controller\" for hierarchy \"CPU:inst\|controller:controller_0\"" {  } { { "CPU.bdf" "controller_0" { Schematic "/home/archord/Downloads/lab03/quartus/CPU.bdf" { { -208 240 400 112 "controller_0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508267937296 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "branch_op controller.vhd(12) " "VHDL Signal Declaration warning at controller.vhd(12): used implicit default value for signal \"branch_op\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/controller.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/controller.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508267937297 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_add_imm controller.vhd(18) " "VHDL Signal Declaration warning at controller.vhd(18): used implicit default value for signal \"pc_add_imm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/controller.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/controller.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508267937297 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_sel_a controller.vhd(20) " "VHDL Signal Declaration warning at controller.vhd(20): used implicit default value for signal \"pc_sel_a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/controller.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/controller.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508267937297 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pc_sel_imm controller.vhd(21) " "VHDL Signal Declaration warning at controller.vhd(21): used implicit default value for signal \"pc_sel_imm\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/controller.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/controller.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508267937297 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sel_pc controller.vhd(28) " "VHDL Signal Declaration warning at controller.vhd(28): used implicit default value for signal \"sel_pc\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/controller.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/controller.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508267937297 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sel_ra controller.vhd(29) " "VHDL Signal Declaration warning at controller.vhd(29): used implicit default value for signal \"sel_ra\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/controller.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/controller.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508267937297 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "currentState controller.vhd(41) " "VHDL Signal Declaration warning at controller.vhd(41): used implicit default value for signal \"currentState\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/controller.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/controller.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508267937298 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextState controller.vhd(41) " "Verilog HDL or VHDL warning at controller.vhd(41): object \"nextState\" assigned a value but never read" {  } { { "../vhdl/controller.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/controller.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1508267937298 "|GECKO|CPU:inst|controller:controller_0"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE controller.vhd(103) " "VHDL warning at controller.vhd(103): comparison between unequal length operands always returns FALSE" {  } { { "../vhdl/controller.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/controller.vhd" 103 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267937298 "|GECKO|CPU:inst|controller:controller_0"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"11011\" 5 6 controller.vhd(104) " "VHDL Expression error at controller.vhd(104): expression \"\"11011\"\" has 5 elements ; expected 6 elements." {  } { { "../vhdl/controller.vhd" "" { Text "/home/archord/Downloads/lab03/vhdl/controller.vhd" 104 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1508267937300 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "CPU:inst\|controller:controller_0 " "Can't elaborate user hierarchy \"CPU:inst\|controller:controller_0\"" {  } { { "CPU.bdf" "controller_0" { Schematic "/home/archord/Downloads/lab03/quartus/CPU.bdf" { { -208 240 400 112 "controller_0" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508267937301 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1017 " "Peak virtual memory: 1017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508267937549 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 17 21:18:57 2017 " "Processing ended: Tue Oct 17 21:18:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508267937549 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508267937549 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508267937549 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508267937549 ""}
