<profile>

<section name = "Vitis HLS Report for 'Loop_VITIS_LOOP_88_1_proc'" level="0">
<item name = "Date">Wed Feb 24 15:50:13 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">batch</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 2.302 ns, 0.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_88_1">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 163, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 163, -</column>
<column name="Register">-, -, 255, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln88_1_fu_344_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln88_2_fu_355_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln88_fu_304_p2">+, 0, 0, 27, 20, 20</column>
<column name="add_ln89_fu_371_p2">+, 0, 0, 40, 33, 17</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln88_1_fu_361_p2">icmp, 0, 0, 13, 16, 4</column>
<column name="icmp_ln88_fu_350_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln88_fu_387_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="OC_V_loc_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">14, 3, 1, 3</column>
<column name="ap_phi_mux_phi_urem_phi_fu_269_p4">9, 2, 16, 32</column>
<column name="gmem3_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem3_blk_n_R">9, 2, 1, 2</column>
<column name="i_reg_254">9, 2, 16, 32</column>
<column name="k0_3_blk_n">9, 2, 1, 2</column>
<column name="phi_mul_reg_277">9, 2, 33, 66</column>
<column name="phi_urem_reg_265">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln88_2_reg_436">16, 0, 16, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="gmem3_addr_read_reg_460">64, 0, 64, 0</column>
<column name="i_reg_254">16, 0, 16, 0</column>
<column name="icmp_ln88_1_reg_441">1, 0, 1, 0</column>
<column name="icmp_ln88_reg_432">1, 0, 1, 0</column>
<column name="phi_mul_reg_277">33, 0, 33, 0</column>
<column name="phi_urem_reg_265">16, 0, 16, 0</column>
<column name="tmp_reg_455">13, 0, 13, 0</column>
<column name="trunc_ln89_2_reg_411">61, 0, 61, 0</column>
<column name="trunc_ln89_reg_446">4, 0, 4, 0</column>
<column name="trunc_ln_reg_405">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_88_1_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_88_1_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_88_1_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_88_1_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Loop_VITIS_LOOP_88_1_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_88_1_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Loop_VITIS_LOOP_88_1_proc, return value</column>
<column name="OC_V_loc_dout">in, 16, ap_fifo, OC_V_loc, pointer</column>
<column name="OC_V_loc_empty_n">in, 1, ap_fifo, OC_V_loc, pointer</column>
<column name="OC_V_loc_read">out, 1, ap_fifo, OC_V_loc, pointer</column>
<column name="k3_buffer_V_0_address0">out, 6, ap_memory, k3_buffer_V_0, array</column>
<column name="k3_buffer_V_0_ce0">out, 1, ap_memory, k3_buffer_V_0, array</column>
<column name="k3_buffer_V_0_we0">out, 1, ap_memory, k3_buffer_V_0, array</column>
<column name="k3_buffer_V_0_d0">out, 64, ap_memory, k3_buffer_V_0, array</column>
<column name="k3_buffer_V_1_address0">out, 6, ap_memory, k3_buffer_V_1, array</column>
<column name="k3_buffer_V_1_ce0">out, 1, ap_memory, k3_buffer_V_1, array</column>
<column name="k3_buffer_V_1_we0">out, 1, ap_memory, k3_buffer_V_1, array</column>
<column name="k3_buffer_V_1_d0">out, 64, ap_memory, k3_buffer_V_1, array</column>
<column name="k3_buffer_V_2_address0">out, 6, ap_memory, k3_buffer_V_2, array</column>
<column name="k3_buffer_V_2_ce0">out, 1, ap_memory, k3_buffer_V_2, array</column>
<column name="k3_buffer_V_2_we0">out, 1, ap_memory, k3_buffer_V_2, array</column>
<column name="k3_buffer_V_2_d0">out, 64, ap_memory, k3_buffer_V_2, array</column>
<column name="k3_buffer_V_3_address0">out, 6, ap_memory, k3_buffer_V_3, array</column>
<column name="k3_buffer_V_3_ce0">out, 1, ap_memory, k3_buffer_V_3, array</column>
<column name="k3_buffer_V_3_we0">out, 1, ap_memory, k3_buffer_V_3, array</column>
<column name="k3_buffer_V_3_d0">out, 64, ap_memory, k3_buffer_V_3, array</column>
<column name="k3_buffer_V_4_address0">out, 6, ap_memory, k3_buffer_V_4, array</column>
<column name="k3_buffer_V_4_ce0">out, 1, ap_memory, k3_buffer_V_4, array</column>
<column name="k3_buffer_V_4_we0">out, 1, ap_memory, k3_buffer_V_4, array</column>
<column name="k3_buffer_V_4_d0">out, 64, ap_memory, k3_buffer_V_4, array</column>
<column name="k3_buffer_V_5_address0">out, 6, ap_memory, k3_buffer_V_5, array</column>
<column name="k3_buffer_V_5_ce0">out, 1, ap_memory, k3_buffer_V_5, array</column>
<column name="k3_buffer_V_5_we0">out, 1, ap_memory, k3_buffer_V_5, array</column>
<column name="k3_buffer_V_5_d0">out, 64, ap_memory, k3_buffer_V_5, array</column>
<column name="k3_buffer_V_6_address0">out, 6, ap_memory, k3_buffer_V_6, array</column>
<column name="k3_buffer_V_6_ce0">out, 1, ap_memory, k3_buffer_V_6, array</column>
<column name="k3_buffer_V_6_we0">out, 1, ap_memory, k3_buffer_V_6, array</column>
<column name="k3_buffer_V_6_d0">out, 64, ap_memory, k3_buffer_V_6, array</column>
<column name="k3_buffer_V_7_address0">out, 6, ap_memory, k3_buffer_V_7, array</column>
<column name="k3_buffer_V_7_ce0">out, 1, ap_memory, k3_buffer_V_7, array</column>
<column name="k3_buffer_V_7_we0">out, 1, ap_memory, k3_buffer_V_7, array</column>
<column name="k3_buffer_V_7_d0">out, 64, ap_memory, k3_buffer_V_7, array</column>
<column name="k3_buffer_V_8_address0">out, 6, ap_memory, k3_buffer_V_8, array</column>
<column name="k3_buffer_V_8_ce0">out, 1, ap_memory, k3_buffer_V_8, array</column>
<column name="k3_buffer_V_8_we0">out, 1, ap_memory, k3_buffer_V_8, array</column>
<column name="k3_buffer_V_8_d0">out, 64, ap_memory, k3_buffer_V_8, array</column>
<column name="k0_3_dout">in, 64, ap_fifo, k0_3, pointer</column>
<column name="k0_3_empty_n">in, 1, ap_fifo, k0_3, pointer</column>
<column name="k0_3_read">out, 1, ap_fifo, k0_3, pointer</column>
<column name="m_axi_gmem3_AWVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLEN">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WDATA">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WSTRB">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WLAST">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLEN">out, 32, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RDATA">in, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RLAST">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BUSER">in, 1, m_axi, gmem3, pointer</column>
</table>
</item>
</section>
</profile>
