Block Name			X	Y		#Block ID
---------------------------
hw_input_global_wrapper_stencil$d_reg__U1		1	2		#r27
hw_input_global_wrapper_stencil$d_reg__U2		1	3		#r28
hw_input_global_wrapper_stencil$d_reg__U3		2	4		#r29
hw_input_global_wrapper_stencil$d_reg__U4		2	5		#r30
hw_input_global_wrapper_stencil$d_reg__U5		2	1		#r31
hw_input_global_wrapper_stencil$d_reg__U6		2	7		#r32
hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_2_to_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_11_garnet		3	2		#m9
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0		3	0		#I8
hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en		1	0		#i2
hw_output_stencil_op_hcompute_hw_output_stencil_write_0		4	0		#I26
hw_output_stencil_op_hcompute_hw_output_stencil_write_valid		0	0		#i4
op_hcompute_conv_stencil$inner_compute$i140437946931984_i140437939778192		5	6		#p6
op_hcompute_conv_stencil_1$inner_compute$i140437938129744_i140437938814288		2	2		#p7
op_hcompute_conv_stencil_1$inner_compute$i140437938212944_i140437938814288		4	1		#p10
op_hcompute_conv_stencil_1$inner_compute$i140437938213392_i140437938814288		2	6		#p11
op_hcompute_conv_stencil_1$inner_compute$i140437938214480_i140437939885264		2	4		#p19
op_hcompute_conv_stencil_1$inner_compute$i140437938214928_i140437938814288		1	5		#p12
op_hcompute_conv_stencil_1$inner_compute$i140437938216720_i140437939885264		1	4		#p20
op_hcompute_conv_stencil_1$inner_compute$i140437938216912_i140437939885264		2	5		#p21
op_hcompute_conv_stencil_1$inner_compute$i140437938246032_i140437938814288		1	7		#p5
op_hcompute_conv_stencil_1$inner_compute$i140437938303120_i140437938814288		4	4		#p13
op_hcompute_conv_stencil_1$inner_compute$i140437938303888_i140437938814288		5	3		#p14
op_hcompute_conv_stencil_1$inner_compute$i140437938305104_i140437939885264		2	3		#p18
op_hcompute_conv_stencil_1$inner_compute$i140437938305616_i140437938814288		0	3		#p16
op_hcompute_conv_stencil_1$inner_compute$i140437938305808_i140437939885264		1	3		#p17
op_hcompute_conv_stencil_1$inner_compute$i140437938306640_i140437938814288		1	1		#p15
op_hcompute_conv_stencil_1$inner_compute$i140437938323920_i140437939885264		4	2		#p23
op_hcompute_conv_stencil_1$inner_compute$i140437938324624_i140437939885264		4	7		#p25
op_hcompute_conv_stencil_1$inner_compute$i140437938324752_i140437939885264		4	3		#p22
op_hcompute_conv_stencil_1$inner_compute$i140437938324880_i140437939885264		4	6		#p24
op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet		7	1		#m1
op_hcompute_hw_output_stencil_port_controller_garnet		3	1		#m3
reset		2	0		#i0
