<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/i915/intel_mocs.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/i915</a> - intel_mocs.c<span style="font-size: 80%;"> (source / <a href="intel_mocs.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">84</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">4</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright (c) 2015 Intel Corporation
<span class="lineNum">       3 </span>            :  *
<span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions: *
<span class="lineNum">      10 </span>            :  * The above copyright notice and this permission notice (including the next
<span class="lineNum">      11 </span>            :  * paragraph) shall be included in all copies or substantial portions of the
<span class="lineNum">      12 </span>            :  * Software.
<span class="lineNum">      13 </span>            :  *
<span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      17 </span>            :  * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
<span class="lineNum">      18 </span>            :  * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
<span class="lineNum">      19 </span>            :  * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
<span class="lineNum">      20 </span>            :  * SOFTWARE.
<span class="lineNum">      21 </span>            :  */
<span class="lineNum">      22 </span>            : 
<span class="lineNum">      23 </span>            : #include &quot;intel_mocs.h&quot;
<span class="lineNum">      24 </span>            : #include &quot;intel_lrc.h&quot;
<span class="lineNum">      25 </span>            : #include &quot;intel_ringbuffer.h&quot;
<span class="lineNum">      26 </span>            : 
<span class="lineNum">      27 </span>            : /* structures required */
<span class="lineNum">      28 </span>            : struct drm_i915_mocs_entry {
<span class="lineNum">      29 </span>            :         u32 control_value;
<span class="lineNum">      30 </span>            :         u16 l3cc_value;
<span class="lineNum">      31 </span>            : };
<span class="lineNum">      32 </span>            : 
<span class="lineNum">      33 </span>            : struct drm_i915_mocs_table {
<span class="lineNum">      34 </span>            :         u32 size;
<span class="lineNum">      35 </span>            :         const struct drm_i915_mocs_entry *table;
<span class="lineNum">      36 </span>            : };
<span class="lineNum">      37 </span>            : 
<span class="lineNum">      38 </span>            : /* Defines for the tables (XXX_MOCS_0 - XXX_MOCS_63) */
<span class="lineNum">      39 </span>            : #define LE_CACHEABILITY(value)  ((value) &lt;&lt; 0)
<span class="lineNum">      40 </span>            : #define LE_TGT_CACHE(value)     ((value) &lt;&lt; 2)
<span class="lineNum">      41 </span>            : #define LE_LRUM(value)          ((value) &lt;&lt; 4)
<span class="lineNum">      42 </span>            : #define LE_AOM(value)           ((value) &lt;&lt; 6)
<span class="lineNum">      43 </span>            : #define LE_RSC(value)           ((value) &lt;&lt; 7)
<span class="lineNum">      44 </span>            : #define LE_SCC(value)           ((value) &lt;&lt; 8)
<span class="lineNum">      45 </span>            : #define LE_PFM(value)           ((value) &lt;&lt; 11)
<span class="lineNum">      46 </span>            : #define LE_SCF(value)           ((value) &lt;&lt; 14)
<span class="lineNum">      47 </span>            : 
<span class="lineNum">      48 </span>            : /* Defines for the tables (LNCFMOCS0 - LNCFMOCS31) - two entries per word */
<span class="lineNum">      49 </span>            : #define L3_ESC(value)           ((value) &lt;&lt; 0)
<span class="lineNum">      50 </span>            : #define L3_SCC(value)           ((value) &lt;&lt; 1)
<span class="lineNum">      51 </span>            : #define L3_CACHEABILITY(value)  ((value) &lt;&lt; 4)
<span class="lineNum">      52 </span>            : 
<span class="lineNum">      53 </span>            : /* Helper defines */
<span class="lineNum">      54 </span>            : #define GEN9_NUM_MOCS_ENTRIES   62  /* 62 out of 64 - 63 &amp; 64 are reserved. */
<span class="lineNum">      55 </span>            : 
<span class="lineNum">      56 </span>            : /* (e)LLC caching options */
<span class="lineNum">      57 </span>            : #define LE_PAGETABLE            0
<span class="lineNum">      58 </span>            : #define LE_UC                   1
<span class="lineNum">      59 </span>            : #define LE_WT                   2
<span class="lineNum">      60 </span>            : #define LE_WB                   3
<span class="lineNum">      61 </span>            : 
<span class="lineNum">      62 </span>            : /* L3 caching options */
<span class="lineNum">      63 </span>            : #define L3_DIRECT               0
<span class="lineNum">      64 </span>            : #define L3_UC                   1
<span class="lineNum">      65 </span>            : #define L3_RESERVED             2
<span class="lineNum">      66 </span>            : #define L3_WB                   3
<span class="lineNum">      67 </span>            : 
<span class="lineNum">      68 </span>            : /* Target cache */
<span class="lineNum">      69 </span>            : #define ELLC                    0
<span class="lineNum">      70 </span>            : #define LLC                     1
<span class="lineNum">      71 </span>            : #define LLC_ELLC                2
<span class="lineNum">      72 </span>            : 
<span class="lineNum">      73 </span>            : /*
<span class="lineNum">      74 </span>            :  * MOCS tables
<span class="lineNum">      75 </span>            :  *
<span class="lineNum">      76 </span>            :  * These are the MOCS tables that are programmed across all the rings.
<span class="lineNum">      77 </span>            :  * The control value is programmed to all the rings that support the
<span class="lineNum">      78 </span>            :  * MOCS registers. While the l3cc_values are only programmed to the
<span class="lineNum">      79 </span>            :  * LNCFCMOCS0 - LNCFCMOCS32 registers.
<span class="lineNum">      80 </span>            :  *
<span class="lineNum">      81 </span>            :  * These tables are intended to be kept reasonably consistent across
<span class="lineNum">      82 </span>            :  * platforms. However some of the fields are not applicable to all of
<span class="lineNum">      83 </span>            :  * them.
<span class="lineNum">      84 </span>            :  *
<span class="lineNum">      85 </span>            :  * Entries not part of the following tables are undefined as far as
<span class="lineNum">      86 </span>            :  * userspace is concerned and shouldn't be relied upon.  For the time
<span class="lineNum">      87 </span>            :  * being they will be implicitly initialized to the strictest caching
<span class="lineNum">      88 </span>            :  * configuration (uncached) to guarantee forwards compatibility with
<span class="lineNum">      89 </span>            :  * userspace programs written against more recent kernels providing
<span class="lineNum">      90 </span>            :  * additional MOCS entries.
<span class="lineNum">      91 </span>            :  *
<span class="lineNum">      92 </span>            :  * NOTE: These tables MUST start with being uncached and the length
<span class="lineNum">      93 </span>            :  *       MUST be less than 63 as the last two registers are reserved
<span class="lineNum">      94 </span>            :  *       by the hardware.  These tables are part of the kernel ABI and
<span class="lineNum">      95 </span>            :  *       may only be updated incrementally by adding entries at the
<span class="lineNum">      96 </span>            :  *       end.
<span class="lineNum">      97 </span>            :  */
<span class="lineNum">      98 </span>            : static const struct drm_i915_mocs_entry skylake_mocs_table[] = {
<span class="lineNum">      99 </span>            :         /* { 0x00000009, 0x0010 } */
<span class="lineNum">     100 </span>            :         { (LE_CACHEABILITY(LE_UC) | LE_TGT_CACHE(LLC_ELLC) | LE_LRUM(0) |
<span class="lineNum">     101 </span>            :            LE_AOM(0) | LE_RSC(0) | LE_SCC(0) | LE_PFM(0) | LE_SCF(0)),
<span class="lineNum">     102 </span>            :           (L3_ESC(0) | L3_SCC(0) | L3_CACHEABILITY(L3_UC)) },
<span class="lineNum">     103 </span>            :         /* { 0x00000038, 0x0030 } */
<span class="lineNum">     104 </span>            :         { (LE_CACHEABILITY(LE_PAGETABLE) | LE_TGT_CACHE(LLC_ELLC) | LE_LRUM(3) |
<span class="lineNum">     105 </span>            :            LE_AOM(0) | LE_RSC(0) | LE_SCC(0) | LE_PFM(0) | LE_SCF(0)),
<span class="lineNum">     106 </span>            :           (L3_ESC(0) | L3_SCC(0) | L3_CACHEABILITY(L3_WB)) },
<span class="lineNum">     107 </span>            :         /* { 0x0000003b, 0x0030 } */
<span class="lineNum">     108 </span>            :         { (LE_CACHEABILITY(LE_WB) | LE_TGT_CACHE(LLC_ELLC) | LE_LRUM(3) |
<span class="lineNum">     109 </span>            :            LE_AOM(0) | LE_RSC(0) | LE_SCC(0) | LE_PFM(0) | LE_SCF(0)),
<span class="lineNum">     110 </span>            :           (L3_ESC(0) | L3_SCC(0) | L3_CACHEABILITY(L3_WB)) }
<span class="lineNum">     111 </span>            : };
<span class="lineNum">     112 </span>            : 
<span class="lineNum">     113 </span>            : /* NOTE: the LE_TGT_CACHE is not used on Broxton */
<span class="lineNum">     114 </span>            : static const struct drm_i915_mocs_entry broxton_mocs_table[] = {
<span class="lineNum">     115 </span>            :         /* { 0x00000009, 0x0010 } */
<span class="lineNum">     116 </span>            :         { (LE_CACHEABILITY(LE_UC) | LE_TGT_CACHE(LLC_ELLC) | LE_LRUM(0) |
<span class="lineNum">     117 </span>            :            LE_AOM(0) | LE_RSC(0) | LE_SCC(0) | LE_PFM(0) | LE_SCF(0)),
<span class="lineNum">     118 </span>            :           (L3_ESC(0) | L3_SCC(0) | L3_CACHEABILITY(L3_UC)) },
<span class="lineNum">     119 </span>            :         /* { 0x00000038, 0x0030 } */
<span class="lineNum">     120 </span>            :         { (LE_CACHEABILITY(LE_PAGETABLE) | LE_TGT_CACHE(LLC_ELLC) | LE_LRUM(3) |
<span class="lineNum">     121 </span>            :            LE_AOM(0) | LE_RSC(0) | LE_SCC(0) | LE_PFM(0) | LE_SCF(0)),
<span class="lineNum">     122 </span>            :           (L3_ESC(0) | L3_SCC(0) | L3_CACHEABILITY(L3_WB)) },
<span class="lineNum">     123 </span>            :         /* { 0x0000003b, 0x0030 } */
<span class="lineNum">     124 </span>            :         { (LE_CACHEABILITY(LE_WB) | LE_TGT_CACHE(LLC_ELLC) | LE_LRUM(3) |
<span class="lineNum">     125 </span>            :            LE_AOM(0) | LE_RSC(0) | LE_SCC(0) | LE_PFM(0) | LE_SCF(0)),
<span class="lineNum">     126 </span>            :           (L3_ESC(0) | L3_SCC(0) | L3_CACHEABILITY(L3_WB)) }
<span class="lineNum">     127 </span>            : };
<span class="lineNum">     128 </span>            : 
<span class="lineNum">     129 </span>            : /**
<span class="lineNum">     130 </span>            :  * get_mocs_settings()
<span class="lineNum">     131 </span>            :  * @dev:        DRM device.
<span class="lineNum">     132 </span>            :  * @table:      Output table that will be made to point at appropriate
<span class="lineNum">     133 </span>            :  *              MOCS values for the device.
<span class="lineNum">     134 </span>            :  *
<span class="lineNum">     135 </span>            :  * This function will return the values of the MOCS table that needs to
<span class="lineNum">     136 </span>            :  * be programmed for the platform. It will return the values that need
<span class="lineNum">     137 </span>            :  * to be programmed and if they need to be programmed.
<span class="lineNum">     138 </span>            :  *
<a name="139"><span class="lineNum">     139 </span>            :  * Return: true if there are applicable MOCS settings for the device.</a>
<span class="lineNum">     140 </span>            :  */
<span class="lineNum">     141 </span><span class="lineNoCov">          0 : static bool get_mocs_settings(struct drm_device *dev,</span>
<span class="lineNum">     142 </span>            :                               struct drm_i915_mocs_table *table)
<span class="lineNum">     143 </span>            : {
<span class="lineNum">     144 </span>            :         bool result = false;
<span class="lineNum">     145 </span>            : 
<span class="lineNum">     146 </span><span class="lineNoCov">          0 :         if (IS_SKYLAKE(dev) || IS_KABYLAKE(dev)) {</span>
<span class="lineNum">     147 </span><span class="lineNoCov">          0 :                 table-&gt;size  = ARRAY_SIZE(skylake_mocs_table);</span>
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :                 table-&gt;table = skylake_mocs_table;</span>
<span class="lineNum">     149 </span>            :                 result = true;
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :         } else if (IS_BROXTON(dev)) {</span>
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :                 table-&gt;size  = ARRAY_SIZE(broxton_mocs_table);</span>
<span class="lineNum">     152 </span><span class="lineNoCov">          0 :                 table-&gt;table = broxton_mocs_table;</span>
<span class="lineNum">     153 </span>            :                 result = true;
<span class="lineNum">     154 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     155 </span><span class="lineNoCov">          0 :                 WARN_ONCE(INTEL_INFO(dev)-&gt;gen &gt;= 9,</span>
<span class="lineNum">     156 </span>            :                           &quot;Platform that should have a MOCS table does not.\n&quot;);
<span class="lineNum">     157 </span>            :         }
<span class="lineNum">     158 </span>            : 
<span class="lineNum">     159 </span>            :         /* WaDisableSkipCaching:skl,bxt,kbl */
<span class="lineNum">     160 </span><span class="lineNoCov">          0 :         if (IS_GEN9(dev)) {</span>
<span class="lineNum">     161 </span>            :                 int i;
<span class="lineNum">     162 </span>            : 
<span class="lineNum">     163 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; table-&gt;size; i++)</span>
<span class="lineNum">     164 </span><span class="lineNoCov">          0 :                         if (WARN_ON(table-&gt;table[i].l3cc_value &amp;</span>
<span class="lineNum">     165 </span>            :                                     (L3_ESC(1) || L3_SCC(0x7))))
<span class="lineNum">     166 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     168 </span>            : 
<span class="lineNum">     169 </span><span class="lineNoCov">          0 :         return result;</span>
<span class="lineNum">     170 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     171 </span>            : 
<span class="lineNum">     172 </span>            : /**
<span class="lineNum">     173 </span>            :  * emit_mocs_control_table() - emit the mocs control table
<span class="lineNum">     174 </span>            :  * @req:        Request to set up the MOCS table for.
<span class="lineNum">     175 </span>            :  * @table:      The values to program into the control regs.
<span class="lineNum">     176 </span>            :  * @reg_base:   The base for the engine that needs to be programmed.
<span class="lineNum">     177 </span>            :  *
<span class="lineNum">     178 </span>            :  * This function simply emits a MI_LOAD_REGISTER_IMM command for the
<span class="lineNum">     179 </span>            :  * given table starting at the given address.
<span class="lineNum">     180 </span>            :  *
<a name="181"><span class="lineNum">     181 </span>            :  * Return: 0 on success, otherwise the error status.</a>
<span class="lineNum">     182 </span>            :  */
<span class="lineNum">     183 </span><span class="lineNoCov">          0 : static int emit_mocs_control_table(struct drm_i915_gem_request *req,</span>
<span class="lineNum">     184 </span>            :                                    const struct drm_i915_mocs_table *table,
<span class="lineNum">     185 </span>            :                                    u32 reg_base)
<span class="lineNum">     186 </span>            : {
<span class="lineNum">     187 </span><span class="lineNoCov">          0 :         struct intel_ringbuffer *ringbuf = req-&gt;ringbuf;</span>
<span class="lineNum">     188 </span>            :         unsigned int index;
<span class="lineNum">     189 </span>            :         int ret;
<span class="lineNum">     190 </span>            : 
<span class="lineNum">     191 </span><span class="lineNoCov">          0 :         if (WARN_ON(table-&gt;size &gt; GEN9_NUM_MOCS_ENTRIES))</span>
<span class="lineNum">     192 </span><span class="lineNoCov">          0 :                 return -ENODEV;</span>
<span class="lineNum">     193 </span>            : 
<span class="lineNum">     194 </span><span class="lineNoCov">          0 :         ret = intel_logical_ring_begin(req, 2 + 2 * GEN9_NUM_MOCS_ENTRIES);</span>
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">     196 </span>            :                 DRM_DEBUG(&quot;intel_logical_ring_begin failed %d\n&quot;, ret);
<span class="lineNum">     197 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     198 </span>            :         }
<span class="lineNum">     199 </span>            : 
<span class="lineNum">     200 </span><span class="lineNoCov">          0 :         intel_logical_ring_emit(ringbuf,</span>
<span class="lineNum">     201 </span>            :                                 MI_LOAD_REGISTER_IMM(GEN9_NUM_MOCS_ENTRIES));
<span class="lineNum">     202 </span>            : 
<span class="lineNum">     203 </span><span class="lineNoCov">          0 :         for (index = 0; index &lt; table-&gt;size; index++) {</span>
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :                 intel_logical_ring_emit(ringbuf, reg_base + index * 4);</span>
<span class="lineNum">     205 </span><span class="lineNoCov">          0 :                 intel_logical_ring_emit(ringbuf,</span>
<span class="lineNum">     206 </span><span class="lineNoCov">          0 :                                         table-&gt;table[index].control_value);</span>
<span class="lineNum">     207 </span>            :         }
<span class="lineNum">     208 </span>            : 
<span class="lineNum">     209 </span>            :         /*
<span class="lineNum">     210 </span>            :          * Ok, now set the unused entries to uncached. These entries
<span class="lineNum">     211 </span>            :          * are officially undefined and no contract for the contents
<span class="lineNum">     212 </span>            :          * and settings is given for these entries.
<span class="lineNum">     213 </span>            :          *
<span class="lineNum">     214 </span>            :          * Entry 0 in the table is uncached - so we are just writing
<span class="lineNum">     215 </span>            :          * that value to all the used entries.
<span class="lineNum">     216 </span>            :          */
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :         for (; index &lt; GEN9_NUM_MOCS_ENTRIES; index++) {</span>
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :                 intel_logical_ring_emit(ringbuf, reg_base + index * 4);</span>
<span class="lineNum">     219 </span><span class="lineNoCov">          0 :                 intel_logical_ring_emit(ringbuf, table-&gt;table[0].control_value);</span>
<span class="lineNum">     220 </span>            :         }
<span class="lineNum">     221 </span>            : 
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :         intel_logical_ring_emit(ringbuf, MI_NOOP);</span>
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :         intel_logical_ring_advance(ringbuf);</span>
<span class="lineNum">     224 </span>            : 
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     226 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     227 </span>            : 
<span class="lineNum">     228 </span>            : /**
<span class="lineNum">     229 </span>            :  * emit_mocs_l3cc_table() - emit the mocs control table
<span class="lineNum">     230 </span>            :  * @req:        Request to set up the MOCS table for.
<span class="lineNum">     231 </span>            :  * @table:      The values to program into the control regs.
<span class="lineNum">     232 </span>            :  *
<span class="lineNum">     233 </span>            :  * This function simply emits a MI_LOAD_REGISTER_IMM command for the
<span class="lineNum">     234 </span>            :  * given table starting at the given address. This register set is
<span class="lineNum">     235 </span>            :  * programmed in pairs.
<span class="lineNum">     236 </span>            :  *
<a name="237"><span class="lineNum">     237 </span>            :  * Return: 0 on success, otherwise the error status.</a>
<span class="lineNum">     238 </span>            :  */
<span class="lineNum">     239 </span><span class="lineNoCov">          0 : static int emit_mocs_l3cc_table(struct drm_i915_gem_request *req,</span>
<span class="lineNum">     240 </span>            :                                 const struct drm_i915_mocs_table *table)
<span class="lineNum">     241 </span>            : {
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :         struct intel_ringbuffer *ringbuf = req-&gt;ringbuf;</span>
<span class="lineNum">     243 </span>            :         unsigned int count;
<span class="lineNum">     244 </span>            :         unsigned int i;
<span class="lineNum">     245 </span>            :         u32 value;
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :         u32 filler = (table-&gt;table[0].l3cc_value &amp; 0xffff) |</span>
<span class="lineNum">     247 </span><span class="lineNoCov">          0 :                         ((table-&gt;table[0].l3cc_value &amp; 0xffff) &lt;&lt; 16);</span>
<span class="lineNum">     248 </span>            :         int ret;
<span class="lineNum">     249 </span>            : 
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :         if (WARN_ON(table-&gt;size &gt; GEN9_NUM_MOCS_ENTRIES))</span>
<span class="lineNum">     251 </span><span class="lineNoCov">          0 :                 return -ENODEV;</span>
<span class="lineNum">     252 </span>            : 
<span class="lineNum">     253 </span><span class="lineNoCov">          0 :         ret = intel_logical_ring_begin(req, 2 + GEN9_NUM_MOCS_ENTRIES);</span>
<span class="lineNum">     254 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">     255 </span>            :                 DRM_DEBUG(&quot;intel_logical_ring_begin failed %d\n&quot;, ret);
<span class="lineNum">     256 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">     257 </span>            :         }
<span class="lineNum">     258 </span>            : 
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :         intel_logical_ring_emit(ringbuf,</span>
<span class="lineNum">     260 </span>            :                         MI_LOAD_REGISTER_IMM(GEN9_NUM_MOCS_ENTRIES / 2));
<span class="lineNum">     261 </span>            : 
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :         for (i = 0, count = 0; i &lt; table-&gt;size / 2; i++, count += 2) {</span>
<span class="lineNum">     263 </span><span class="lineNoCov">          0 :                 value = (table-&gt;table[count].l3cc_value &amp; 0xffff) |</span>
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :                         ((table-&gt;table[count + 1].l3cc_value &amp; 0xffff) &lt;&lt; 16);</span>
<span class="lineNum">     265 </span>            : 
<span class="lineNum">     266 </span><span class="lineNoCov">          0 :                 intel_logical_ring_emit(ringbuf, GEN9_LNCFCMOCS0 + i * 4);</span>
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :                 intel_logical_ring_emit(ringbuf, value);</span>
<span class="lineNum">     268 </span>            :         }
<span class="lineNum">     269 </span>            : 
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :         if (table-&gt;size &amp; 0x01) {</span>
<span class="lineNum">     271 </span>            :                 /* Odd table size - 1 left over */
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :                 value = (table-&gt;table[count].l3cc_value &amp; 0xffff) |</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :                         ((table-&gt;table[0].l3cc_value &amp; 0xffff) &lt;&lt; 16);</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">     275 </span>            :                 value = filler;
<span class="lineNum">     276 </span>            : 
<span class="lineNum">     277 </span>            :         /*
<span class="lineNum">     278 </span>            :          * Now set the rest of the table to uncached - use entry 0 as
<span class="lineNum">     279 </span>            :          * this will be uncached. Leave the last pair uninitialised as
<span class="lineNum">     280 </span>            :          * they are reserved by the hardware.
<span class="lineNum">     281 </span>            :          */
<span class="lineNum">     282 </span><span class="lineNoCov">          0 :         for (; i &lt; GEN9_NUM_MOCS_ENTRIES / 2; i++) {</span>
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :                 intel_logical_ring_emit(ringbuf, GEN9_LNCFCMOCS0 + i * 4);</span>
<span class="lineNum">     284 </span><span class="lineNoCov">          0 :                 intel_logical_ring_emit(ringbuf, value);</span>
<span class="lineNum">     285 </span>            : 
<span class="lineNum">     286 </span>            :                 value = filler;
<span class="lineNum">     287 </span>            :         }
<span class="lineNum">     288 </span>            : 
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         intel_logical_ring_emit(ringbuf, MI_NOOP);</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :         intel_logical_ring_advance(ringbuf);</span>
<span class="lineNum">     291 </span>            : 
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     293 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     294 </span>            : 
<span class="lineNum">     295 </span>            : /**
<span class="lineNum">     296 </span>            :  * intel_rcs_context_init_mocs() - program the MOCS register.
<span class="lineNum">     297 </span>            :  * @req:        Request to set up the MOCS tables for.
<span class="lineNum">     298 </span>            :  *
<span class="lineNum">     299 </span>            :  * This function will emit a batch buffer with the values required for
<span class="lineNum">     300 </span>            :  * programming the MOCS register values for all the currently supported
<span class="lineNum">     301 </span>            :  * rings.
<span class="lineNum">     302 </span>            :  *
<span class="lineNum">     303 </span>            :  * These registers are partially stored in the RCS context, so they are
<span class="lineNum">     304 </span>            :  * emitted at the same time so that when a context is created these registers
<span class="lineNum">     305 </span>            :  * are set up. These registers have to be emitted into the start of the
<span class="lineNum">     306 </span>            :  * context as setting the ELSP will re-init some of these registers back
<span class="lineNum">     307 </span>            :  * to the hw values.
<span class="lineNum">     308 </span>            :  *
<a name="309"><span class="lineNum">     309 </span>            :  * Return: 0 on success, otherwise the error status.</a>
<span class="lineNum">     310 </span>            :  */
<span class="lineNum">     311 </span><span class="lineNoCov">          0 : int intel_rcs_context_init_mocs(struct drm_i915_gem_request *req)</span>
<span class="lineNum">     312 </span>            : {
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :         struct drm_i915_mocs_table t;</span>
<span class="lineNum">     314 </span>            :         int ret;
<span class="lineNum">     315 </span>            : 
<span class="lineNum">     316 </span><span class="lineNoCov">          0 :         if (get_mocs_settings(req-&gt;ring-&gt;dev, &amp;t)) {</span>
<span class="lineNum">     317 </span>            :                 /* Program the control registers */
<span class="lineNum">     318 </span><span class="lineNoCov">          0 :                 ret = emit_mocs_control_table(req, &amp;t, GEN9_GFX_MOCS_0);</span>
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     320 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     321 </span>            : 
<span class="lineNum">     322 </span><span class="lineNoCov">          0 :                 ret = emit_mocs_control_table(req, &amp;t, GEN9_MFX0_MOCS_0);</span>
<span class="lineNum">     323 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     325 </span>            : 
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :                 ret = emit_mocs_control_table(req, &amp;t, GEN9_MFX1_MOCS_0);</span>
<span class="lineNum">     327 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     328 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     329 </span>            : 
<span class="lineNum">     330 </span><span class="lineNoCov">          0 :                 ret = emit_mocs_control_table(req, &amp;t, GEN9_VEBOX_MOCS_0);</span>
<span class="lineNum">     331 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     332 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     333 </span>            : 
<span class="lineNum">     334 </span><span class="lineNoCov">          0 :                 ret = emit_mocs_control_table(req, &amp;t, GEN9_BLT_MOCS_0);</span>
<span class="lineNum">     335 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     337 </span>            : 
<span class="lineNum">     338 </span>            :                 /* Now program the l3cc registers */
<span class="lineNum">     339 </span><span class="lineNoCov">          0 :                 ret = emit_mocs_l3cc_table(req, &amp;t);</span>
<span class="lineNum">     340 </span><span class="lineNoCov">          0 :                 if (ret)</span>
<span class="lineNum">     341 </span><span class="lineNoCov">          0 :                         return ret;</span>
<span class="lineNum">     342 </span>            :         }
<span class="lineNum">     343 </span>            : 
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">     345 </span><span class="lineNoCov">          0 : }</span>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
