# RED-PITAYA-125-14
Educational VHDL - BARE METAL Project 

Very simple (...but usefull to understand the IP hierarchy) implementation of an AXI bus connected IP, in VHDL code (VIVADO 2018.2 IDE and 
related SDK); AND gate from two input pin, to output pin with led, 

- Define entity (Port) and architecture (Behavioral) field in sub IP module,
defined entity (Port), architecture (component) and begin (instantiation of sub IP and port map) field in main IP module.
AXI sub IP autogenerated and instantiated in main IP.

