{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588458537295 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588458537296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May  2 19:28:57 2020 " "Processing started: Sat May  2 19:28:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588458537296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458537296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off detector_passagem_zero -c detector_passagem_zero " "Command: quartus_map --read_settings_files=on --write_settings_files=off detector_passagem_zero -c detector_passagem_zero" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458537296 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588458537681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588458537681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sete_seg_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sete_seg_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sete_seg_display-behavioral " "Found design unit 1: sete_seg_display-behavioral" {  } { { "sete_seg_display.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/sete_seg_display.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588458554136 ""} { "Info" "ISGN_ENTITY_NAME" "1 sete_seg_display " "Found entity 1: sete_seg_display" {  } { { "sete_seg_display.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/sete_seg_display.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588458554136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458554136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detector_passagem_zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detector_passagem_zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detector_passagem_zero-main " "Found design unit 1: detector_passagem_zero-main" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588458554137 ""} { "Info" "ISGN_ENTITY_NAME" "1 detector_passagem_zero " "Found entity 1: detector_passagem_zero" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588458554137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458554137 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_CLOCK detector_passagem_zero.vhd(70) " "VHDL error at detector_passagem_zero.vhd(70): object \"CONNECTED_TO_CLOCK\" is used but not declared" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 70 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_RESET detector_passagem_zero.vhd(71) " "VHDL error at detector_passagem_zero.vhd(71): object \"CONNECTED_TO_RESET\" is used but not declared" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 71 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_CH0 detector_passagem_zero.vhd(72) " "VHDL error at detector_passagem_zero.vhd(72): object \"CONNECTED_TO_CH0\" is used but not declared" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 72 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out CH0 detector_passagem_zero.vhd(72) " "VHDL error at detector_passagem_zero.vhd(72): cannot associate formal port \"CH0\" of mode \"out\" with an expression" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 72 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_CH1 detector_passagem_zero.vhd(73) " "VHDL error at detector_passagem_zero.vhd(73): object \"CONNECTED_TO_CH1\" is used but not declared" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 73 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out CH1 detector_passagem_zero.vhd(73) " "VHDL error at detector_passagem_zero.vhd(73): cannot associate formal port \"CH1\" of mode \"out\" with an expression" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 73 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_CH2 detector_passagem_zero.vhd(74) " "VHDL error at detector_passagem_zero.vhd(74): object \"CONNECTED_TO_CH2\" is used but not declared" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 74 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out CH2 detector_passagem_zero.vhd(74) " "VHDL error at detector_passagem_zero.vhd(74): cannot associate formal port \"CH2\" of mode \"out\" with an expression" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 74 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_CH3 detector_passagem_zero.vhd(75) " "VHDL error at detector_passagem_zero.vhd(75): object \"CONNECTED_TO_CH3\" is used but not declared" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 75 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out CH3 detector_passagem_zero.vhd(75) " "VHDL error at detector_passagem_zero.vhd(75): cannot associate formal port \"CH3\" of mode \"out\" with an expression" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 75 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_CH4 detector_passagem_zero.vhd(76) " "VHDL error at detector_passagem_zero.vhd(76): object \"CONNECTED_TO_CH4\" is used but not declared" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 76 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out CH4 detector_passagem_zero.vhd(76) " "VHDL error at detector_passagem_zero.vhd(76): cannot associate formal port \"CH4\" of mode \"out\" with an expression" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 76 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_CH5 detector_passagem_zero.vhd(77) " "VHDL error at detector_passagem_zero.vhd(77): object \"CONNECTED_TO_CH5\" is used but not declared" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 77 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out CH5 detector_passagem_zero.vhd(77) " "VHDL error at detector_passagem_zero.vhd(77): cannot associate formal port \"CH5\" of mode \"out\" with an expression" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 77 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_CH6 detector_passagem_zero.vhd(78) " "VHDL error at detector_passagem_zero.vhd(78): object \"CONNECTED_TO_CH6\" is used but not declared" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 78 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out CH6 detector_passagem_zero.vhd(78) " "VHDL error at detector_passagem_zero.vhd(78): cannot associate formal port \"CH6\" of mode \"out\" with an expression" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 78 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_CH7 detector_passagem_zero.vhd(79) " "VHDL error at detector_passagem_zero.vhd(79): object \"CONNECTED_TO_CH7\" is used but not declared" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 79 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out CH7 detector_passagem_zero.vhd(79) " "VHDL error at detector_passagem_zero.vhd(79): cannot associate formal port \"CH7\" of mode \"out\" with an expression" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 79 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Analysis & Synthesis" 0 -1 1588458554139 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "CONNECTED_TO_ADC_SCLK detector_passagem_zero.vhd(80) " "VHDL error at detector_passagem_zero.vhd(80): object \"CONNECTED_TO_ADC_SCLK\" is used but not declared" {  } { { "detector_passagem_zero.vhd" "" { Text "/home/marcelo-note/projetos/vhdl/detector-passagem-zero/detector_passagem_zero.vhd" 80 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1588458554140 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "956 " "Peak virtual memory: 956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588458554292 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May  2 19:29:14 2020 " "Processing ended: Sat May  2 19:29:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588458554292 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588458554292 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588458554292 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588458554292 ""}
