// Seed: 2156374135
module module_0 (
    input tri1 id_0,
    output uwire id_1,
    output tri id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wor id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
  tri0 id_10;
  assign id_1 = id_10;
  wire id_11, id_12, id_13, id_14, id_15;
endmodule
module module_1 (
    input  tri   id_0,
    output uwire id_1,
    input  wor   id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  wire  id_5,
    output tri   id_6
);
  tri id_8;
  always @(1'b0 or negedge id_8) id_6 = id_2;
  wire id_9;
  wire id_10;
  tri0 id_11 = id_8;
  module_0(
      id_0, id_6, id_1, id_6, id_3, id_5
  );
  assign id_8 = 1'b0;
endmodule
