

================================================================
== Vivado HLS Report for 'dataflow_in_loop_out'
================================================================
* Date:           Sun Feb  9 15:06:50 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        Video_Mandelbrot_Generator
* Solution:       solution3_pipline_mandel
* Product family: zynq
* Target device:  xc7z020i-clg484-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.516|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   81|  369|   82|  370| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+-----+-----+-----+-----+---------+
        |               |            |  Latency  |  Interval | Pipeline|
        |    Instance   |   Module   | min | max | min | max |   Type  |
        +---------------+------------+-----+-----+-----+-----+---------+
        |inner_proc_U0  |inner_proc  |   81|  369|   81|  369|   none  |
        +---------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      6|     878|   2238|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      6|     878|   2238|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+-------+-----+------+-----+
    |    Instance   |   Module   | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------+------------+---------+-------+-----+------+-----+
    |inner_proc_U0  |inner_proc  |        0|      6|  878|  2238|    0|
    +---------------+------------+---------+-------+-----+------+-----+
    |Total          |            |        0|      6|  878|  2238|    0|
    +---------------+------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------------+-----+-----+------------+-----------------------+--------------+
|v_assign              |  in |    3|   ap_none  |        v_assign       |    scalar    |
|v_assign_ap_vld       |  in |    1|   ap_none  |        v_assign       |    scalar    |
|m_axis_video_TDATA    | out |   24|    axis    | m_axis_video_V_data_V |    pointer   |
|m_axis_video_TKEEP    | out |    3|    axis    | m_axis_video_V_keep_V |    pointer   |
|m_axis_video_TSTRB    | out |    3|    axis    | m_axis_video_V_strb_V |    pointer   |
|m_axis_video_TUSER    | out |    1|    axis    | m_axis_video_V_user_V |    pointer   |
|m_axis_video_TLAST    | out |    1|    axis    | m_axis_video_V_last_V |    pointer   |
|m_axis_video_TID      | out |    1|    axis    |  m_axis_video_V_id_V  |    pointer   |
|m_axis_video_TDEST    | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TVALID   | out |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|m_axis_video_TREADY   |  in |    1|    axis    | m_axis_video_V_dest_V |    pointer   |
|im_V                  |  in |   18|   ap_none  |          im_V         |    scalar    |
|im_V_ap_vld           |  in |    1|   ap_none  |          im_V         |    scalar    |
|re_V                  |  in |   18|   ap_none  |          re_V         |    scalar    |
|re_V_ap_vld           |  in |    1|   ap_none  |          re_V         |    scalar    |
|zoom_factor_V         |  in |   18|   ap_none  |     zoom_factor_V     |    scalar    |
|zoom_factor_V_ap_vld  |  in |    1|   ap_none  |     zoom_factor_V     |    scalar    |
|ap_clk                |  in |    1| ap_ctrl_hs |  dataflow_in_loop_out | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |  dataflow_in_loop_out | return value |
|ap_start              |  in |    1| ap_ctrl_hs |  dataflow_in_loop_out | return value |
|ap_done               | out |    1| ap_ctrl_hs |  dataflow_in_loop_out | return value |
|ap_ready              | out |    1| ap_ctrl_hs |  dataflow_in_loop_out | return value |
|ap_idle               | out |    1| ap_ctrl_hs |  dataflow_in_loop_out | return value |
|ap_continue           |  in |    1| ap_ctrl_hs |  dataflow_in_loop_out | return value |
+----------------------+-----+-----+------------+-----------------------+--------------+

