$date
	Fri Feb 06 13:35:55 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SW2_HalfAdderTestBench $end
$var wire 1 ! wy $end
$var wire 1 " wx $end
$var wire 1 # wSum $end
$var wire 1 $ wCarry $end
$scope module ha1 $end
$var wire 1 $ carry $end
$var wire 1 # sum $end
$var wire 1 ! y $end
$var wire 1 " x $end
$upscope $end
$scope module hag1 $end
$var reg 1 " x $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#3
1#
1!
#6
0!
1"
#9
1$
0#
1!
#12
