AMDGPU_FW_LOAD_PSP,VAR_0
HALT,VAR_1
REG_SET_FIELD,FUNC_0
RREG32_SDMA,FUNC_1
SDMA0_CNTL,VAR_2
SDMA0_F32_CNTL,VAR_3
UTC_L1_ENABLE,VAR_4
WREG32_SDMA,FUNC_2
amdgpu_ring_test_helper,FUNC_3
amdgpu_sriov_vf,FUNC_4
amdgpu_ttm_set_buffer_funcs_status,FUNC_5
mmSDMA0_CNTL,VAR_5
mmSDMA0_F32_CNTL,VAR_6
mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL,VAR_7
sdma_v4_0_ctx_switch_enable,FUNC_6
sdma_v4_0_enable,FUNC_7
sdma_v4_0_gfx_resume,FUNC_8
sdma_v4_0_load_microcode,FUNC_9
sdma_v4_0_page_resume,FUNC_10
sdma_v4_0_rlc_resume,FUNC_11
sdma_v4_0_start,FUNC_12
adev,VAR_8
ring,VAR_9
i,VAR_10
r,VAR_11
temp,VAR_12
page,VAR_13
