
---------- Begin Simulation Statistics ----------
sim_seconds                                  6.000778                       # Number of seconds simulated
sim_ticks                                6000778434000                       # Number of ticks simulated
final_tick                               6000778434000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 645662                       # Simulator instruction rate (inst/s)
host_op_rate                                  1034238                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4158592939                       # Simulator tick rate (ticks/s)
host_mem_usage                                 664760                       # Number of bytes of host memory used
host_seconds                                  1442.98                       # Real time elapsed on the host
sim_insts                                   931679922                       # Number of instructions simulated
sim_ops                                    1492387812                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1094016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1116480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    890000768                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       890000768                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks      13906262                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13906262                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst               3744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             182312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                186056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst          3744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       148314219                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            148314219                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       148314219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst              3744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            182312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            148500275                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684116                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342498                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936609                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1449455658                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    6000778434000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                      12001556868                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931679922                       # Number of instructions committed
system.cpu.committedOps                    1492387812                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491881098                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491881098                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935126                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545692954                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199331                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310542                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026611                       # number of memory refs
system.cpu.num_load_insts                   382684113                       # Number of load instructions
system.cpu.num_store_insts                   56342498                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                12001556868                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742412                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915024162     61.31%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.64%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492387812                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.851673                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026614                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3126825                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.406519                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.851673                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999710                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999710                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881180053                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881180053                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577622                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577622                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       714937                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         714937                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     380292559                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        380292559                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    380292559                       # number of overall hits
system.cpu.dcache.overall_hits::total       380292559                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106494                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106494                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data     55627561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     55627561                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     58734055                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       58734055                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     58734055                       # number of overall misses
system.cpu.dcache.overall_misses::total      58734055                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  75983548500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  75983548500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4094956606500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4094956606500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 4170940155000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 4170940155000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 4170940155000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 4170940155000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684116                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684116                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026614                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026614                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026614                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026614                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.987311                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.133782                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.133782                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.133782                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.133782                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24459.583215                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24459.583215                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73613.808207                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73613.808207                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 71013.999544                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71013.999544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 71013.999544                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71013.999544                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5656                       # number of writebacks
system.cpu.dcache.writebacks::total              5656                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106494                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data     55627561                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     55627561                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     58734055                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58734055                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     58734055                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58734055                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  72877054500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  72877054500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4039329045500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4039329045500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4112206100000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4112206100000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4112206100000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4112206100000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.987311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.133782                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.133782                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.133782                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.133782                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23459.583215                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23459.583215                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72613.808207                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72613.808207                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 70013.999544                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 70013.999544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 70013.999544                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 70013.999544                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126313                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           281.919700                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1449455658                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               351                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4129503.299145                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   281.919700                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.550624                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.550624                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2898911667                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2898911667                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1449455307                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1449455307                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1449455307                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1449455307                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1449455307                       # number of overall hits
system.cpu.icache.overall_hits::total      1449455307                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          351                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           351                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          351                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            351                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          351                       # number of overall misses
system.cpu.icache.overall_misses::total           351                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     90417000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     90417000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     90417000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     90417000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     90417000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     90417000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1449455658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1449455658                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1449455658                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1449455658                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1449455658                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1449455658                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 257598.290598                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 257598.290598                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 257598.290598                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 257598.290598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 257598.290598                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 257598.290598                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           40                       # number of writebacks
system.cpu.icache.writebacks::total                40                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          351                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          351                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          351                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          351                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          351                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     90066000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     90066000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     90066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     90066000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     90066000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     90066000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 256598.290598                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 256598.290598                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 256598.290598                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 256598.290598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 256598.290598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 256598.290598                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.879718                       # Cycle average of tags in use
system.l2.tags.total_refs                   117482753                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710854                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     68.669070                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.000015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.810991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2045.068711                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.998569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998965                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1653                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 941572894                       # Number of tag accesses
system.l2.tags.data_accesses                941572894                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         5656                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5656                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           40                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               40                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks        55621996                       # number of WriteClean hits
system.l2.WriteClean_hits::total             55621996                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data          27809286                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total             27809286                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1672                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1672                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1412996                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1412996                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1414668                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1414668                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1414668                       # number of overall hits
system.l2.overall_hits::total                 1414668                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data        27797944                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total           27797944                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            18659                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               18659                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           351                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              351                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693498                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693498                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 351                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1712157                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712508                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                351                       # number of overall misses
system.l2.overall_misses::cpu.data            1712157                       # number of overall misses
system.l2.overall_misses::total               1712508                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data 3653680623000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total 3653680623000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  10011992500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10011992500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     89528500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89528500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53380855000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53380855000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      89528500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   63392847500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63482376000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     89528500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  63392847500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63482376000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         5656                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5656                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           40                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks     55621996                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total         55621996                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data      55607230                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total         55607230                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106494                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106494                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               351                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3126825                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127176                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              351                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3126825                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127176                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.499898                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.499898                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.917761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.917761                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545148                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545148                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547570                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547621                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547570                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547621                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 131437.081210                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 131437.081210                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 536577.120960                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 536577.120960                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 255066.951567                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 255066.951567                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31521.061731                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31521.061731                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 255066.951567                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 37025.137006                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 37069.827411                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 255066.951567                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 37025.137006                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 37069.827411                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                17101                       # number of writebacks
system.l2.writebacks::total                     17101                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data     27797944                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total      27797944                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        18659                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          18659                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          351                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693498                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693498                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            351                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1712157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712508                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           351                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1712157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712508                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data 3375701183000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 3375701183000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9825402500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9825402500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     86018500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     86018500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36445875000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36445875000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     86018500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  46271277500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  46357296000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     86018500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  46271277500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  46357296000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.499898                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.917761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.917761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545148                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545148                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547621                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547621                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 121437.081210                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 121437.081210                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 526577.120960                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 526577.120960                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 245066.951567                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 245066.951567                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21521.061731                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21521.061731                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 245066.951567                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 27025.137006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 27069.827411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 245066.951567                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 27025.137006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 27069.827411                       # average overall mshr miss latency
system.l2.replacements                        1708806                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14167.179430                       # Cycle average of tags in use
system.l3.tags.total_refs                    59029943                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17445                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                   3383.774319                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        147.948159                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14019.231271                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.009030                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.855666                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.864696                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16316                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 236137217                       # Number of tag accesses
system.l3.tags.data_accesses                236137217                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        17101                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            17101                       # number of WritebackDirty hits
system.l3.WriteClean_hits::writebacks        27810965                       # number of WriteClean hits
system.l3.WriteClean_hits::total             27810965                       # number of WriteClean hits
system.l3.UpgradeReq_hits::cpu.data          13905475                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total             13905475                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu.data                  7                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693390                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693390                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693397                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693397                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693397                       # number of overall hits
system.l3.overall_hits::total                 1693397                       # number of overall hits
system.l3.UpgradeReq_misses::cpu.data        13894133                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total           13894133                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::cpu.data            16988                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16988                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          351                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          108                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             459                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 351                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17096                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17447                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                351                       # number of overall misses
system.l3.overall_misses::cpu.data              17096                       # number of overall misses
system.l3.overall_misses::total                 17447                       # number of overall misses
system.l3.UpgradeReq_miss_latency::cpu.data 2924088520479                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total 2924088520479                       # number of UpgradeReq miss cycles
system.l3.ReadExReq_miss_latency::cpu.data   9419851000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    9419851000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     82157500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     36802000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    118959500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      82157500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    9456653000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       9538810500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     82157500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   9456653000                       # number of overall miss cycles
system.l3.overall_miss_latency::total      9538810500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        17101                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        17101                       # number of WritebackDirty accesses(hits+misses)
system.l3.WriteClean_accesses::writebacks     27810965                       # number of WriteClean accesses(hits+misses)
system.l3.WriteClean_accesses::total         27810965                       # number of WriteClean accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu.data      27799608                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total         27799608                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          351                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693498                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693849                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               351                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710493                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710844                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              351                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710493                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710844                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::cpu.data     0.499796                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.499796                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999588                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999588                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000064                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000271                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.009995                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010198                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.009995                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010198                       # miss rate for overall accesses
system.l3.UpgradeReq_avg_miss_latency::cpu.data 210454.910751                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total 210454.910751                       # average UpgradeReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu.data 554500.294325                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 554500.294325                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 234066.951567                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 340759.259259                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 259171.023965                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 234066.951567                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 553150.035096                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 546730.698687                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 234066.951567                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 553150.035096                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 546730.698687                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  738                       # number of writebacks
system.l3.writebacks::total                       738                       # number of writebacks
system.l3.UpgradeReq_mshr_misses::cpu.data     13894133                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total      13894133                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        16988                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16988                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          351                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          108                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          459                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            351                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17096                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17447                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           351                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17096                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17447                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::cpu.data 2785147190479                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total 2785147190479                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu.data   9249971000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   9249971000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     78647500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     35722000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    114369500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     78647500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   9285693000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   9364340500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     78647500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   9285693000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   9364340500                       # number of overall MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::cpu.data     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.499796                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999588                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999588                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000064                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000271                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.009995                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010198                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.009995                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010198                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::cpu.data 200454.910751                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 200454.910751                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 544500.294325                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 544500.294325                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 224066.951567                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 330759.259259                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 249171.023965                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 224066.951567                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 543150.035096                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 536730.698687                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 224066.951567                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 543150.035096                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 536730.698687                       # average overall mshr miss latency
system.l3.replacements                           1061                       # number of replacements
system.membus.snoop_filter.tot_requests      13912359                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     13894914                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                459                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          738                       # Transaction distribution
system.membus.trans_dist::WriteClean         13905524                       # Transaction distribution
system.membus.trans_dist::CleanEvict               41                       # Transaction distribution
system.membus.trans_dist::UpgradeReq         13894135                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16986                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16986                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           459                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     27835328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     27835328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27835328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    891117248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    891117248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               891117248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13911580                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13911580    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13911580                       # Request fanout histogram
system.membus.reqLayer2.occupancy         95353823000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy           88691500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     61860759                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     58733583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops       41717055                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops     41717055                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106845                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23495                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           40                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean        97338485                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4812685                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq        55607230                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp       55607230                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20331                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20331                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           351                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106494                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    176216419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             176217161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3760286528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3760311552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        43426356                       # Total snoops (count)
system.tol2bus.snoopTraffic                2670996992                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102160762                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.408347                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.491528                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               60443707     59.17%     59.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1               41717055     40.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102160762                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       114369069500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            526500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32493852500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 6000778434000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693849                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        17839                       # Transaction distribution
system.tol3bus.trans_dist::WriteClean        41716489                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1691748                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq        27799608                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp       27799608                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693849                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     88540395                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1890490240                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        13906585                       # Total snoops (count)
system.tol3bus.snoopTraffic                 890000768                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         45125574                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.308175                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.461739                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               31218989     69.18%     69.18% # Request fanout histogram
system.tol3bus.snoop_fanout::1               13906585     30.82%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           45125574                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        57343058479                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       16466070000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
