dict set slaves control_r {ports {i_vec {type i_ap_none width 64} o_vec {type i_ap_none width 64} W1_vec {type i_ap_none width 64} W2_vec {type i_ap_none width 64} W3_vec {type i_ap_none width 64}} mems {} has_ctrl 0}
set datawidth 32
set addrwidth 64
set intr_clr_mode TOW
