
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//taskset_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401698 <.init>:
  401698:	stp	x29, x30, [sp, #-16]!
  40169c:	mov	x29, sp
  4016a0:	bl	402090 <ferror@plt+0x560>
  4016a4:	ldp	x29, x30, [sp], #16
  4016a8:	ret

Disassembly of section .plt:

00000000004016b0 <memcpy@plt-0x20>:
  4016b0:	stp	x16, x30, [sp, #-16]!
  4016b4:	adrp	x16, 416000 <ferror@plt+0x144d0>
  4016b8:	ldr	x17, [x16, #4088]
  4016bc:	add	x16, x16, #0xff8
  4016c0:	br	x17
  4016c4:	nop
  4016c8:	nop
  4016cc:	nop

00000000004016d0 <memcpy@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4016d4:	ldr	x17, [x16]
  4016d8:	add	x16, x16, #0x0
  4016dc:	br	x17

00000000004016e0 <_exit@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4016e4:	ldr	x17, [x16, #8]
  4016e8:	add	x16, x16, #0x8
  4016ec:	br	x17

00000000004016f0 <strtoul@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4016f4:	ldr	x17, [x16, #16]
  4016f8:	add	x16, x16, #0x10
  4016fc:	br	x17

0000000000401700 <strlen@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401704:	ldr	x17, [x16, #24]
  401708:	add	x16, x16, #0x18
  40170c:	br	x17

0000000000401710 <__sched_cpufree@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401714:	ldr	x17, [x16, #32]
  401718:	add	x16, x16, #0x20
  40171c:	br	x17

0000000000401720 <fputs@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401724:	ldr	x17, [x16, #40]
  401728:	add	x16, x16, #0x28
  40172c:	br	x17

0000000000401730 <exit@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401734:	ldr	x17, [x16, #48]
  401738:	add	x16, x16, #0x30
  40173c:	br	x17

0000000000401740 <dup@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401744:	ldr	x17, [x16, #56]
  401748:	add	x16, x16, #0x38
  40174c:	br	x17

0000000000401750 <strtoimax@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401754:	ldr	x17, [x16, #64]
  401758:	add	x16, x16, #0x40
  40175c:	br	x17

0000000000401760 <strtod@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401764:	ldr	x17, [x16, #72]
  401768:	add	x16, x16, #0x48
  40176c:	br	x17

0000000000401770 <sprintf@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401774:	ldr	x17, [x16, #80]
  401778:	add	x16, x16, #0x50
  40177c:	br	x17

0000000000401780 <opendir@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401784:	ldr	x17, [x16, #88]
  401788:	add	x16, x16, #0x58
  40178c:	br	x17

0000000000401790 <__cxa_atexit@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401794:	ldr	x17, [x16, #96]
  401798:	add	x16, x16, #0x60
  40179c:	br	x17

00000000004017a0 <fputc@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4017a4:	ldr	x17, [x16, #104]
  4017a8:	add	x16, x16, #0x68
  4017ac:	br	x17

00000000004017b0 <snprintf@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4017b4:	ldr	x17, [x16, #112]
  4017b8:	add	x16, x16, #0x70
  4017bc:	br	x17

00000000004017c0 <localeconv@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4017c4:	ldr	x17, [x16, #120]
  4017c8:	add	x16, x16, #0x78
  4017cc:	br	x17

00000000004017d0 <fileno@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4017d4:	ldr	x17, [x16, #128]
  4017d8:	add	x16, x16, #0x80
  4017dc:	br	x17

00000000004017e0 <fclose@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4017e4:	ldr	x17, [x16, #136]
  4017e8:	add	x16, x16, #0x88
  4017ec:	br	x17

00000000004017f0 <getpid@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4017f4:	ldr	x17, [x16, #144]
  4017f8:	add	x16, x16, #0x90
  4017fc:	br	x17

0000000000401800 <malloc@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401804:	ldr	x17, [x16, #152]
  401808:	add	x16, x16, #0x98
  40180c:	br	x17

0000000000401810 <open@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401814:	ldr	x17, [x16, #160]
  401818:	add	x16, x16, #0xa0
  40181c:	br	x17

0000000000401820 <strncmp@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401824:	ldr	x17, [x16, #168]
  401828:	add	x16, x16, #0xa8
  40182c:	br	x17

0000000000401830 <bindtextdomain@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401834:	ldr	x17, [x16, #176]
  401838:	add	x16, x16, #0xb0
  40183c:	br	x17

0000000000401840 <__libc_start_main@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401844:	ldr	x17, [x16, #184]
  401848:	add	x16, x16, #0xb8
  40184c:	br	x17

0000000000401850 <fgetc@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401854:	ldr	x17, [x16, #192]
  401858:	add	x16, x16, #0xc0
  40185c:	br	x17

0000000000401860 <memset@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401864:	ldr	x17, [x16, #200]
  401868:	add	x16, x16, #0xc8
  40186c:	br	x17

0000000000401870 <fdopen@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401874:	ldr	x17, [x16, #208]
  401878:	add	x16, x16, #0xd0
  40187c:	br	x17

0000000000401880 <calloc@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401884:	ldr	x17, [x16, #216]
  401888:	add	x16, x16, #0xd8
  40188c:	br	x17

0000000000401890 <readdir@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401894:	ldr	x17, [x16, #224]
  401898:	add	x16, x16, #0xe0
  40189c:	br	x17

00000000004018a0 <strdup@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4018a4:	ldr	x17, [x16, #232]
  4018a8:	add	x16, x16, #0xe8
  4018ac:	br	x17

00000000004018b0 <closedir@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4018b4:	ldr	x17, [x16, #240]
  4018b8:	add	x16, x16, #0xf0
  4018bc:	br	x17

00000000004018c0 <close@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4018c4:	ldr	x17, [x16, #248]
  4018c8:	add	x16, x16, #0xf8
  4018cc:	br	x17

00000000004018d0 <__sched_cpualloc@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4018d4:	ldr	x17, [x16, #256]
  4018d8:	add	x16, x16, #0x100
  4018dc:	br	x17

00000000004018e0 <__gmon_start__@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4018e4:	ldr	x17, [x16, #264]
  4018e8:	add	x16, x16, #0x108
  4018ec:	br	x17

00000000004018f0 <strtoumax@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4018f4:	ldr	x17, [x16, #272]
  4018f8:	add	x16, x16, #0x110
  4018fc:	br	x17

0000000000401900 <abort@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401904:	ldr	x17, [x16, #280]
  401908:	add	x16, x16, #0x118
  40190c:	br	x17

0000000000401910 <sched_getaffinity@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401914:	ldr	x17, [x16, #288]
  401918:	add	x16, x16, #0x120
  40191c:	br	x17

0000000000401920 <memcmp@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401924:	ldr	x17, [x16, #296]
  401928:	add	x16, x16, #0x128
  40192c:	br	x17

0000000000401930 <textdomain@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401934:	ldr	x17, [x16, #304]
  401938:	add	x16, x16, #0x130
  40193c:	br	x17

0000000000401940 <getopt_long@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401944:	ldr	x17, [x16, #312]
  401948:	add	x16, x16, #0x138
  40194c:	br	x17

0000000000401950 <execvp@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401954:	ldr	x17, [x16, #320]
  401958:	add	x16, x16, #0x140
  40195c:	br	x17

0000000000401960 <strcmp@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401964:	ldr	x17, [x16, #328]
  401968:	add	x16, x16, #0x148
  40196c:	br	x17

0000000000401970 <warn@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401974:	ldr	x17, [x16, #336]
  401978:	add	x16, x16, #0x150
  40197c:	br	x17

0000000000401980 <__ctype_b_loc@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401984:	ldr	x17, [x16, #344]
  401988:	add	x16, x16, #0x158
  40198c:	br	x17

0000000000401990 <strtol@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401994:	ldr	x17, [x16, #352]
  401998:	add	x16, x16, #0x160
  40199c:	br	x17

00000000004019a0 <sched_setaffinity@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4019a4:	ldr	x17, [x16, #360]
  4019a8:	add	x16, x16, #0x168
  4019ac:	br	x17

00000000004019b0 <free@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4019b4:	ldr	x17, [x16, #368]
  4019b8:	add	x16, x16, #0x170
  4019bc:	br	x17

00000000004019c0 <nanosleep@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4019c4:	ldr	x17, [x16, #376]
  4019c8:	add	x16, x16, #0x178
  4019cc:	br	x17

00000000004019d0 <vasprintf@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4019d4:	ldr	x17, [x16, #384]
  4019d8:	add	x16, x16, #0x180
  4019dc:	br	x17

00000000004019e0 <strndup@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4019e4:	ldr	x17, [x16, #392]
  4019e8:	add	x16, x16, #0x188
  4019ec:	br	x17

00000000004019f0 <strspn@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  4019f4:	ldr	x17, [x16, #400]
  4019f8:	add	x16, x16, #0x190
  4019fc:	br	x17

0000000000401a00 <strchr@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401a04:	ldr	x17, [x16, #408]
  401a08:	add	x16, x16, #0x198
  401a0c:	br	x17

0000000000401a10 <fflush@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401a14:	ldr	x17, [x16, #416]
  401a18:	add	x16, x16, #0x1a0
  401a1c:	br	x17

0000000000401a20 <dirfd@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401a24:	ldr	x17, [x16, #424]
  401a28:	add	x16, x16, #0x1a8
  401a2c:	br	x17

0000000000401a30 <warnx@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401a34:	ldr	x17, [x16, #432]
  401a38:	add	x16, x16, #0x1b0
  401a3c:	br	x17

0000000000401a40 <read@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401a44:	ldr	x17, [x16, #440]
  401a48:	add	x16, x16, #0x1b8
  401a4c:	br	x17

0000000000401a50 <dcgettext@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401a54:	ldr	x17, [x16, #448]
  401a58:	add	x16, x16, #0x1c0
  401a5c:	br	x17

0000000000401a60 <__isoc99_sscanf@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401a64:	ldr	x17, [x16, #456]
  401a68:	add	x16, x16, #0x1c8
  401a6c:	br	x17

0000000000401a70 <errx@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401a74:	ldr	x17, [x16, #464]
  401a78:	add	x16, x16, #0x1d0
  401a7c:	br	x17

0000000000401a80 <strcspn@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401a84:	ldr	x17, [x16, #472]
  401a88:	add	x16, x16, #0x1d8
  401a8c:	br	x17

0000000000401a90 <openat@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401a94:	ldr	x17, [x16, #480]
  401a98:	add	x16, x16, #0x1e0
  401a9c:	br	x17

0000000000401aa0 <printf@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401aa4:	ldr	x17, [x16, #488]
  401aa8:	add	x16, x16, #0x1e8
  401aac:	br	x17

0000000000401ab0 <__errno_location@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401ab4:	ldr	x17, [x16, #496]
  401ab8:	add	x16, x16, #0x1f0
  401abc:	br	x17

0000000000401ac0 <tolower@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401ac4:	ldr	x17, [x16, #504]
  401ac8:	add	x16, x16, #0x1f8
  401acc:	br	x17

0000000000401ad0 <syscall@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401ad4:	ldr	x17, [x16, #512]
  401ad8:	add	x16, x16, #0x200
  401adc:	br	x17

0000000000401ae0 <fprintf@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401ae4:	ldr	x17, [x16, #520]
  401ae8:	add	x16, x16, #0x208
  401aec:	br	x17

0000000000401af0 <fgets@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401af4:	ldr	x17, [x16, #528]
  401af8:	add	x16, x16, #0x210
  401afc:	br	x17

0000000000401b00 <err@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401b04:	ldr	x17, [x16, #536]
  401b08:	add	x16, x16, #0x218
  401b0c:	br	x17

0000000000401b10 <setlocale@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401b14:	ldr	x17, [x16, #544]
  401b18:	add	x16, x16, #0x220
  401b1c:	br	x17

0000000000401b20 <__fxstatat@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401b24:	ldr	x17, [x16, #552]
  401b28:	add	x16, x16, #0x228
  401b2c:	br	x17

0000000000401b30 <ferror@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x154d0>
  401b34:	ldr	x17, [x16, #560]
  401b38:	add	x16, x16, #0x230
  401b3c:	br	x17

Disassembly of section .text:

0000000000401b40 <.text>:
  401b40:	stp	x29, x30, [sp, #-144]!
  401b44:	mov	x29, sp
  401b48:	stp	x19, x20, [sp, #16]
  401b4c:	mov	x19, x1
  401b50:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401b54:	add	x1, x1, #0xaff
  401b58:	stp	x21, x22, [sp, #32]
  401b5c:	mov	w22, w0
  401b60:	mov	w0, #0x6                   	// #6
  401b64:	stp	x23, x24, [sp, #48]
  401b68:	adrp	x20, 404000 <ferror@plt+0x24d0>
  401b6c:	stp	x25, x26, [sp, #64]
  401b70:	bl	401b10 <setlocale@plt>
  401b74:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401b78:	add	x1, x1, #0xa74
  401b7c:	add	x20, x20, #0xa86
  401b80:	mov	x0, x20
  401b84:	add	x25, x19, w22, sxtw #3
  401b88:	bl	401830 <bindtextdomain@plt>
  401b8c:	adrp	x23, 404000 <ferror@plt+0x24d0>
  401b90:	mov	x0, x20
  401b94:	adrp	x21, 404000 <ferror@plt+0x24d0>
  401b98:	bl	401930 <textdomain@plt>
  401b9c:	adrp	x26, 404000 <ferror@plt+0x24d0>
  401ba0:	sub	x25, x25, #0x8
  401ba4:	add	x23, x23, #0xec0
  401ba8:	add	x21, x21, #0xdf5
  401bac:	add	x26, x26, #0xa91
  401bb0:	adrp	x0, 402000 <ferror@plt+0x4d0>
  401bb4:	mov	w24, #0x0                   	// #0
  401bb8:	add	x0, x0, #0x1d8
  401bbc:	mov	w20, #0x0                   	// #0
  401bc0:	bl	404910 <ferror@plt+0x2de0>
  401bc4:	stp	xzr, xzr, [sp, #96]
  401bc8:	stp	xzr, xzr, [sp, #112]
  401bcc:	stp	xzr, xzr, [sp, #128]
  401bd0:	mov	x3, x23
  401bd4:	mov	x2, x21
  401bd8:	mov	x1, x19
  401bdc:	mov	w0, w22
  401be0:	mov	x4, #0x0                   	// #0
  401be4:	bl	401940 <getopt_long@plt>
  401be8:	cmn	w0, #0x1
  401bec:	b.ne	401c24 <ferror@plt+0xf4>  // b.any
  401bf0:	adrp	x23, 417000 <ferror@plt+0x154d0>
  401bf4:	ldr	w0, [x23, #600]
  401bf8:	sub	w0, w22, w0
  401bfc:	cbnz	w20, 401e1c <ferror@plt+0x2ec>
  401c00:	cmp	w0, #0x1
  401c04:	b.gt	401e28 <ferror@plt+0x2f8>
  401c08:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401c0c:	add	x1, x1, #0xdfc
  401c10:	mov	w2, #0x5                   	// #5
  401c14:	mov	x0, #0x0                   	// #0
  401c18:	bl	401a50 <dcgettext@plt>
  401c1c:	bl	401a30 <warnx@plt>
  401c20:	b	401c44 <ferror@plt+0x114>
  401c24:	cmp	w0, #0x63
  401c28:	b.eq	401cb4 <ferror@plt+0x184>  // b.none
  401c2c:	b.gt	401c7c <ferror@plt+0x14c>
  401c30:	cmp	w0, #0x56
  401c34:	b.eq	401cc4 <ferror@plt+0x194>  // b.none
  401c38:	cmp	w0, #0x61
  401c3c:	mov	w24, #0x1                   	// #1
  401c40:	b.eq	401bd0 <ferror@plt+0xa0>  // b.none
  401c44:	adrp	x0, 417000 <ferror@plt+0x154d0>
  401c48:	mov	w2, #0x5                   	// #5
  401c4c:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401c50:	add	x1, x1, #0xdce
  401c54:	ldr	x19, [x0, #592]
  401c58:	mov	x0, #0x0                   	// #0
  401c5c:	bl	401a50 <dcgettext@plt>
  401c60:	adrp	x1, 417000 <ferror@plt+0x154d0>
  401c64:	ldr	x2, [x1, #616]
  401c68:	mov	x1, x0
  401c6c:	mov	x0, x19
  401c70:	bl	401ae0 <fprintf@plt>
  401c74:	mov	w0, #0x1                   	// #1
  401c78:	b	401cf0 <ferror@plt+0x1c0>
  401c7c:	cmp	w0, #0x68
  401c80:	b.eq	401cf4 <ferror@plt+0x1c4>  // b.none
  401c84:	cmp	w0, #0x70
  401c88:	b.ne	401c44 <ferror@plt+0x114>  // b.any
  401c8c:	ldr	x20, [x25]
  401c90:	mov	w2, #0x5                   	// #5
  401c94:	mov	x1, x26
  401c98:	mov	x0, #0x0                   	// #0
  401c9c:	bl	401a50 <dcgettext@plt>
  401ca0:	mov	x1, x0
  401ca4:	mov	x0, x20
  401ca8:	bl	402ce8 <ferror@plt+0x11b8>
  401cac:	mov	w20, w0
  401cb0:	b	401bd0 <ferror@plt+0xa0>
  401cb4:	ldrb	w0, [sp, #136]
  401cb8:	orr	w0, w0, #0x1
  401cbc:	strb	w0, [sp, #136]
  401cc0:	b	401bd0 <ferror@plt+0xa0>
  401cc4:	mov	w2, #0x5                   	// #5
  401cc8:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401ccc:	mov	x0, #0x0                   	// #0
  401cd0:	add	x1, x1, #0xaa6
  401cd4:	bl	401a50 <dcgettext@plt>
  401cd8:	adrp	x1, 417000 <ferror@plt+0x154d0>
  401cdc:	adrp	x2, 404000 <ferror@plt+0x24d0>
  401ce0:	add	x2, x2, #0xab2
  401ce4:	ldr	x1, [x1, #616]
  401ce8:	bl	401aa0 <printf@plt>
  401cec:	mov	w0, #0x0                   	// #0
  401cf0:	bl	401730 <exit@plt>
  401cf4:	adrp	x0, 417000 <ferror@plt+0x154d0>
  401cf8:	adrp	x21, 417000 <ferror@plt+0x154d0>
  401cfc:	mov	w2, #0x5                   	// #5
  401d00:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401d04:	ldr	x19, [x0, #608]
  401d08:	add	x1, x1, #0xac4
  401d0c:	mov	x0, #0x0                   	// #0
  401d10:	bl	401a50 <dcgettext@plt>
  401d14:	ldr	x2, [x21, #616]
  401d18:	mov	x1, x0
  401d1c:	mov	x0, x19
  401d20:	bl	401ae0 <fprintf@plt>
  401d24:	mov	x1, x19
  401d28:	mov	w0, #0xa                   	// #10
  401d2c:	bl	4017a0 <fputc@plt>
  401d30:	mov	w2, #0x5                   	// #5
  401d34:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401d38:	mov	x0, #0x0                   	// #0
  401d3c:	add	x1, x1, #0xb00
  401d40:	bl	401a50 <dcgettext@plt>
  401d44:	mov	x1, x19
  401d48:	bl	401720 <fputs@plt>
  401d4c:	mov	x1, x19
  401d50:	mov	w0, #0xa                   	// #10
  401d54:	bl	4017a0 <fputc@plt>
  401d58:	mov	w2, #0x5                   	// #5
  401d5c:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401d60:	mov	x0, #0x0                   	// #0
  401d64:	add	x1, x1, #0xb2f
  401d68:	bl	401a50 <dcgettext@plt>
  401d6c:	mov	x1, x0
  401d70:	mov	x0, x19
  401d74:	bl	401ae0 <fprintf@plt>
  401d78:	mov	w2, #0x5                   	// #5
  401d7c:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401d80:	mov	x0, #0x0                   	// #0
  401d84:	add	x1, x1, #0xbfd
  401d88:	bl	401a50 <dcgettext@plt>
  401d8c:	mov	x20, x0
  401d90:	mov	w2, #0x5                   	// #5
  401d94:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401d98:	mov	x0, #0x0                   	// #0
  401d9c:	add	x1, x1, #0xc0f
  401da0:	bl	401a50 <dcgettext@plt>
  401da4:	mov	x4, x0
  401da8:	mov	x2, x20
  401dac:	adrp	x3, 404000 <ferror@plt+0x24d0>
  401db0:	add	x3, x3, #0xc1f
  401db4:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401db8:	adrp	x0, 404000 <ferror@plt+0x24d0>
  401dbc:	add	x1, x1, #0xc2e
  401dc0:	add	x0, x0, #0xc3a
  401dc4:	bl	401aa0 <printf@plt>
  401dc8:	mov	x1, x19
  401dcc:	mov	w0, #0xa                   	// #10
  401dd0:	bl	4017a0 <fputc@plt>
  401dd4:	mov	w2, #0x5                   	// #5
  401dd8:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401ddc:	mov	x0, #0x0                   	// #0
  401de0:	add	x1, x1, #0xc4b
  401de4:	bl	401a50 <dcgettext@plt>
  401de8:	mov	x1, x0
  401dec:	ldr	x2, [x21, #616]
  401df0:	mov	x0, x19
  401df4:	bl	401ae0 <fprintf@plt>
  401df8:	mov	w2, #0x5                   	// #5
  401dfc:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401e00:	mov	x0, #0x0                   	// #0
  401e04:	add	x1, x1, #0xda8
  401e08:	bl	401a50 <dcgettext@plt>
  401e0c:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401e10:	add	x1, x1, #0xdc3
  401e14:	bl	401aa0 <printf@plt>
  401e18:	b	401cec <ferror@plt+0x1bc>
  401e1c:	sub	w0, w0, #0x1
  401e20:	cmp	w0, #0x1
  401e24:	b.hi	401c08 <ferror@plt+0xd8>  // b.pmore
  401e28:	bl	403cb4 <ferror@plt+0x2184>
  401e2c:	mov	w25, w0
  401e30:	cmp	w0, #0x0
  401e34:	b.gt	401e58 <ferror@plt+0x328>
  401e38:	mov	w2, #0x5                   	// #5
  401e3c:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401e40:	mov	x0, #0x0                   	// #0
  401e44:	add	x1, x1, #0xe06
  401e48:	bl	401a50 <dcgettext@plt>
  401e4c:	mov	x1, x0
  401e50:	mov	w0, #0x1                   	// #1
  401e54:	bl	401a70 <errx@plt>
  401e58:	add	x2, sp, #0x58
  401e5c:	add	x1, sp, #0x70
  401e60:	bl	403c54 <ferror@plt+0x2124>
  401e64:	str	x0, [sp, #104]
  401e68:	cbnz	x0, 401e88 <ferror@plt+0x358>
  401e6c:	mov	w2, #0x5                   	// #5
  401e70:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401e74:	add	x1, x1, #0xe29
  401e78:	bl	401a50 <dcgettext@plt>
  401e7c:	mov	x1, x0
  401e80:	mov	w0, #0x1                   	// #1
  401e84:	bl	401b00 <err@plt>
  401e88:	ldr	x21, [sp, #88]
  401e8c:	mov	x2, #0x7                   	// #7
  401e90:	mul	x21, x21, x2
  401e94:	str	x21, [sp, #128]
  401e98:	mov	x0, x21
  401e9c:	bl	401800 <malloc@plt>
  401ea0:	cmp	x0, #0x0
  401ea4:	ccmp	x21, #0x0, #0x4, eq  // eq = none
  401ea8:	b.eq	401ec0 <ferror@plt+0x390>  // b.none
  401eac:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401eb0:	mov	x2, x21
  401eb4:	add	x1, x1, #0xe3d
  401eb8:	mov	w0, #0x1                   	// #1
  401ebc:	bl	401b00 <err@plt>
  401ec0:	add	x1, sp, #0x50
  401ec4:	mov	x2, #0x0                   	// #0
  401ec8:	str	x0, [sp, #120]
  401ecc:	mov	w0, w25
  401ed0:	bl	403c54 <ferror@plt+0x2124>
  401ed4:	mov	x21, x0
  401ed8:	cbz	x0, 401e6c <ferror@plt+0x33c>
  401edc:	ldr	w0, [x23, #600]
  401ee0:	sub	w22, w22, w0
  401ee4:	cmp	w22, #0x1
  401ee8:	b.ne	401f94 <ferror@plt+0x464>  // b.any
  401eec:	ldrb	w0, [sp, #136]
  401ef0:	orr	w0, w0, #0x2
  401ef4:	strb	w0, [sp, #136]
  401ef8:	cmp	w24, #0x0
  401efc:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  401f00:	b.eq	40200c <ferror@plt+0x4dc>  // b.none
  401f04:	mov	w0, w20
  401f08:	bl	404464 <ferror@plt+0x2934>
  401f0c:	mov	x22, x0
  401f10:	add	x1, sp, #0x60
  401f14:	mov	x0, x22
  401f18:	bl	404508 <ferror@plt+0x29d8>
  401f1c:	cbz	w0, 401ff8 <ferror@plt+0x4c8>
  401f20:	mov	x0, x22
  401f24:	bl	4044d8 <ferror@plt+0x29a8>
  401f28:	ldr	x0, [sp, #120]
  401f2c:	bl	4019b0 <free@plt>
  401f30:	ldr	x0, [sp, #104]
  401f34:	bl	403cb0 <ferror@plt+0x2180>
  401f38:	mov	x0, x21
  401f3c:	bl	403cb0 <ferror@plt+0x2180>
  401f40:	cbnz	w20, 402024 <ferror@plt+0x4f4>
  401f44:	ldrsw	x1, [x23, #600]
  401f48:	add	x1, x1, #0x1
  401f4c:	lsl	x21, x1, #3
  401f50:	add	x1, x19, x1, lsl #3
  401f54:	ldr	x0, [x19, x21]
  401f58:	bl	401950 <execvp@plt>
  401f5c:	bl	401ab0 <__errno_location@plt>
  401f60:	ldr	w0, [x0]
  401f64:	mov	w2, #0x5                   	// #5
  401f68:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401f6c:	cmp	w0, #0x2
  401f70:	add	x1, x1, #0xe91
  401f74:	cset	w20, eq  // eq = none
  401f78:	mov	x0, #0x0                   	// #0
  401f7c:	add	w20, w20, #0x7e
  401f80:	bl	401a50 <dcgettext@plt>
  401f84:	mov	x1, x0
  401f88:	mov	w0, w20
  401f8c:	ldr	x2, [x19, x21]
  401f90:	b	401ebc <ferror@plt+0x38c>
  401f94:	ldrb	w1, [sp, #136]
  401f98:	ldr	x0, [x19, w0, sxtw #3]
  401f9c:	ldr	x2, [sp, #80]
  401fa0:	tbz	w1, #0, 401fdc <ferror@plt+0x4ac>
  401fa4:	mov	x1, x21
  401fa8:	mov	w3, #0x0                   	// #0
  401fac:	bl	404140 <ferror@plt+0x2610>
  401fb0:	cbz	w0, 401ef8 <ferror@plt+0x3c8>
  401fb4:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401fb8:	add	x1, x1, #0xe57
  401fbc:	mov	w2, #0x5                   	// #5
  401fc0:	mov	x0, #0x0                   	// #0
  401fc4:	bl	401a50 <dcgettext@plt>
  401fc8:	ldrsw	x1, [x23, #600]
  401fcc:	ldr	x2, [x19, x1, lsl #3]
  401fd0:	mov	x1, x0
  401fd4:	mov	w0, #0x1                   	// #1
  401fd8:	bl	401a70 <errx@plt>
  401fdc:	mov	x1, x21
  401fe0:	bl	403fc4 <ferror@plt+0x2494>
  401fe4:	cbz	w0, 401ef8 <ferror@plt+0x3c8>
  401fe8:	adrp	x1, 404000 <ferror@plt+0x24d0>
  401fec:	mov	w2, #0x5                   	// #5
  401ff0:	add	x1, x1, #0xe74
  401ff4:	b	401fc0 <ferror@plt+0x490>
  401ff8:	ldr	x1, [sp, #80]
  401ffc:	mov	x2, x21
  402000:	add	x0, sp, #0x60
  402004:	bl	402370 <ferror@plt+0x840>
  402008:	b	401f10 <ferror@plt+0x3e0>
  40200c:	ldr	x1, [sp, #80]
  402010:	mov	x2, x21
  402014:	add	x0, sp, #0x60
  402018:	str	w20, [sp, #96]
  40201c:	bl	402370 <ferror@plt+0x840>
  402020:	b	401f28 <ferror@plt+0x3f8>
  402024:	mov	w0, #0x0                   	// #0
  402028:	ldp	x19, x20, [sp, #16]
  40202c:	ldp	x21, x22, [sp, #32]
  402030:	ldp	x23, x24, [sp, #48]
  402034:	ldp	x25, x26, [sp, #64]
  402038:	ldp	x29, x30, [sp], #144
  40203c:	ret
  402040:	mov	x29, #0x0                   	// #0
  402044:	mov	x30, #0x0                   	// #0
  402048:	mov	x5, x0
  40204c:	ldr	x1, [sp]
  402050:	add	x2, sp, #0x8
  402054:	mov	x6, sp
  402058:	movz	x0, #0x0, lsl #48
  40205c:	movk	x0, #0x0, lsl #32
  402060:	movk	x0, #0x40, lsl #16
  402064:	movk	x0, #0x1b40
  402068:	movz	x3, #0x0, lsl #48
  40206c:	movk	x3, #0x0, lsl #32
  402070:	movk	x3, #0x40, lsl #16
  402074:	movk	x3, #0x4888
  402078:	movz	x4, #0x0, lsl #48
  40207c:	movk	x4, #0x0, lsl #32
  402080:	movk	x4, #0x40, lsl #16
  402084:	movk	x4, #0x4908
  402088:	bl	401840 <__libc_start_main@plt>
  40208c:	bl	401900 <abort@plt>
  402090:	adrp	x0, 416000 <ferror@plt+0x144d0>
  402094:	ldr	x0, [x0, #4064]
  402098:	cbz	x0, 4020a0 <ferror@plt+0x570>
  40209c:	b	4018e0 <__gmon_start__@plt>
  4020a0:	ret
  4020a4:	adrp	x0, 417000 <ferror@plt+0x154d0>
  4020a8:	add	x1, x0, #0x250
  4020ac:	adrp	x0, 417000 <ferror@plt+0x154d0>
  4020b0:	add	x0, x0, #0x250
  4020b4:	cmp	x1, x0
  4020b8:	b.eq	4020e4 <ferror@plt+0x5b4>  // b.none
  4020bc:	sub	sp, sp, #0x10
  4020c0:	adrp	x1, 404000 <ferror@plt+0x24d0>
  4020c4:	ldr	x1, [x1, #2392]
  4020c8:	str	x1, [sp, #8]
  4020cc:	cbz	x1, 4020dc <ferror@plt+0x5ac>
  4020d0:	mov	x16, x1
  4020d4:	add	sp, sp, #0x10
  4020d8:	br	x16
  4020dc:	add	sp, sp, #0x10
  4020e0:	ret
  4020e4:	ret
  4020e8:	adrp	x0, 417000 <ferror@plt+0x154d0>
  4020ec:	add	x1, x0, #0x250
  4020f0:	adrp	x0, 417000 <ferror@plt+0x154d0>
  4020f4:	add	x0, x0, #0x250
  4020f8:	sub	x1, x1, x0
  4020fc:	mov	x2, #0x2                   	// #2
  402100:	asr	x1, x1, #3
  402104:	sdiv	x1, x1, x2
  402108:	cbz	x1, 402134 <ferror@plt+0x604>
  40210c:	sub	sp, sp, #0x10
  402110:	adrp	x2, 404000 <ferror@plt+0x24d0>
  402114:	ldr	x2, [x2, #2400]
  402118:	str	x2, [sp, #8]
  40211c:	cbz	x2, 40212c <ferror@plt+0x5fc>
  402120:	mov	x16, x2
  402124:	add	sp, sp, #0x10
  402128:	br	x16
  40212c:	add	sp, sp, #0x10
  402130:	ret
  402134:	ret
  402138:	stp	x29, x30, [sp, #-32]!
  40213c:	mov	x29, sp
  402140:	str	x19, [sp, #16]
  402144:	adrp	x19, 417000 <ferror@plt+0x154d0>
  402148:	ldrb	w0, [x19, #624]
  40214c:	cbnz	w0, 40215c <ferror@plt+0x62c>
  402150:	bl	4020a4 <ferror@plt+0x574>
  402154:	mov	w0, #0x1                   	// #1
  402158:	strb	w0, [x19, #624]
  40215c:	ldr	x19, [sp, #16]
  402160:	ldp	x29, x30, [sp], #32
  402164:	ret
  402168:	b	4020e8 <ferror@plt+0x5b8>
  40216c:	stp	x29, x30, [sp, #-32]!
  402170:	mov	x29, sp
  402174:	stp	x19, x20, [sp, #16]
  402178:	mov	x19, x0
  40217c:	bl	401ab0 <__errno_location@plt>
  402180:	str	wzr, [x0]
  402184:	mov	x20, x0
  402188:	mov	x0, x19
  40218c:	bl	401b30 <ferror@plt>
  402190:	cbz	w0, 4021ac <ferror@plt+0x67c>
  402194:	ldr	w0, [x20]
  402198:	cmp	w0, #0x9
  40219c:	csetm	w0, ne  // ne = any
  4021a0:	ldp	x19, x20, [sp, #16]
  4021a4:	ldp	x29, x30, [sp], #32
  4021a8:	ret
  4021ac:	mov	x0, x19
  4021b0:	bl	401a10 <fflush@plt>
  4021b4:	cbnz	w0, 402194 <ferror@plt+0x664>
  4021b8:	mov	x0, x19
  4021bc:	bl	4017d0 <fileno@plt>
  4021c0:	tbnz	w0, #31, 402194 <ferror@plt+0x664>
  4021c4:	bl	401740 <dup@plt>
  4021c8:	tbnz	w0, #31, 402194 <ferror@plt+0x664>
  4021cc:	bl	4018c0 <close@plt>
  4021d0:	cbz	w0, 4021a0 <ferror@plt+0x670>
  4021d4:	b	402194 <ferror@plt+0x664>
  4021d8:	stp	x29, x30, [sp, #-16]!
  4021dc:	adrp	x0, 417000 <ferror@plt+0x154d0>
  4021e0:	mov	x29, sp
  4021e4:	ldr	x0, [x0, #608]
  4021e8:	bl	40216c <ferror@plt+0x63c>
  4021ec:	cbz	w0, 402234 <ferror@plt+0x704>
  4021f0:	bl	401ab0 <__errno_location@plt>
  4021f4:	ldr	w0, [x0]
  4021f8:	cmp	w0, #0x20
  4021fc:	b.eq	402234 <ferror@plt+0x704>  // b.none
  402200:	adrp	x1, 404000 <ferror@plt+0x24d0>
  402204:	mov	w2, #0x5                   	// #5
  402208:	add	x1, x1, #0x968
  40220c:	cbz	w0, 402224 <ferror@plt+0x6f4>
  402210:	mov	x0, #0x0                   	// #0
  402214:	bl	401a50 <dcgettext@plt>
  402218:	bl	401970 <warn@plt>
  40221c:	mov	w0, #0x1                   	// #1
  402220:	bl	4016e0 <_exit@plt>
  402224:	mov	x0, #0x0                   	// #0
  402228:	bl	401a50 <dcgettext@plt>
  40222c:	bl	401a30 <warnx@plt>
  402230:	b	40221c <ferror@plt+0x6ec>
  402234:	adrp	x0, 417000 <ferror@plt+0x154d0>
  402238:	ldr	x0, [x0, #592]
  40223c:	bl	40216c <ferror@plt+0x63c>
  402240:	cbnz	w0, 40221c <ferror@plt+0x6ec>
  402244:	ldp	x29, x30, [sp], #16
  402248:	ret
  40224c:	stp	x29, x30, [sp, #-32]!
  402250:	mov	w2, #0x5                   	// #5
  402254:	mov	x29, sp
  402258:	stp	x19, x20, [sp, #16]
  40225c:	mov	w19, w0
  402260:	cbz	w1, 402294 <ferror@plt+0x764>
  402264:	adrp	x1, 404000 <ferror@plt+0x24d0>
  402268:	add	x1, x1, #0x974
  40226c:	mov	x0, #0x0                   	// #0
  402270:	bl	401a50 <dcgettext@plt>
  402274:	mov	x20, x0
  402278:	cbnz	w19, 402284 <ferror@plt+0x754>
  40227c:	bl	4017f0 <getpid@plt>
  402280:	mov	w19, w0
  402284:	mov	w2, w19
  402288:	mov	x1, x20
  40228c:	mov	w0, #0x1                   	// #1
  402290:	bl	401b00 <err@plt>
  402294:	adrp	x1, 404000 <ferror@plt+0x24d0>
  402298:	add	x1, x1, #0x994
  40229c:	b	40226c <ferror@plt+0x73c>
  4022a0:	stp	x29, x30, [sp, #-48]!
  4022a4:	mov	x29, sp
  4022a8:	stp	x19, x20, [sp, #16]
  4022ac:	mov	x20, x0
  4022b0:	ldrb	w4, [x0, #40]
  4022b4:	mov	w19, w1
  4022b8:	ldp	x2, x3, [x20, #8]
  4022bc:	ldr	x0, [x0, #24]
  4022c0:	ldr	x1, [x20, #32]
  4022c4:	str	x21, [sp, #32]
  4022c8:	tbz	w4, #0, 402320 <ferror@plt+0x7f0>
  4022cc:	bl	403d80 <ferror@plt+0x2250>
  4022d0:	mov	x21, x0
  4022d4:	mov	w2, #0x5                   	// #5
  4022d8:	cbz	w19, 402314 <ferror@plt+0x7e4>
  4022dc:	adrp	x1, 404000 <ferror@plt+0x24d0>
  4022e0:	add	x1, x1, #0x9b4
  4022e4:	mov	x0, #0x0                   	// #0
  4022e8:	bl	401a50 <dcgettext@plt>
  4022ec:	mov	x19, x0
  4022f0:	cbnz	x21, 402348 <ferror@plt+0x818>
  4022f4:	mov	w2, #0x5                   	// #5
  4022f8:	adrp	x1, 404000 <ferror@plt+0x24d0>
  4022fc:	mov	x0, #0x0                   	// #0
  402300:	add	x1, x1, #0xa3c
  402304:	bl	401a50 <dcgettext@plt>
  402308:	mov	x1, x0
  40230c:	mov	w0, #0x1                   	// #1
  402310:	bl	401a70 <errx@plt>
  402314:	adrp	x1, 404000 <ferror@plt+0x24d0>
  402318:	add	x1, x1, #0x9d4
  40231c:	b	4022e4 <ferror@plt+0x7b4>
  402320:	bl	403ed4 <ferror@plt+0x23a4>
  402324:	mov	x21, x0
  402328:	mov	w2, #0x5                   	// #5
  40232c:	cbz	w19, 40233c <ferror@plt+0x80c>
  402330:	adrp	x1, 404000 <ferror@plt+0x24d0>
  402334:	add	x1, x1, #0x9f8
  402338:	b	4022e4 <ferror@plt+0x7b4>
  40233c:	adrp	x1, 404000 <ferror@plt+0x24d0>
  402340:	add	x1, x1, #0xa18
  402344:	b	4022e4 <ferror@plt+0x7b4>
  402348:	ldr	w1, [x20]
  40234c:	cbnz	w1, 402358 <ferror@plt+0x828>
  402350:	bl	4017f0 <getpid@plt>
  402354:	mov	w1, w0
  402358:	mov	x2, x21
  40235c:	mov	x0, x19
  402360:	ldp	x19, x20, [sp, #16]
  402364:	ldr	x21, [sp, #32]
  402368:	ldp	x29, x30, [sp], #48
  40236c:	b	401aa0 <printf@plt>
  402370:	stp	x29, x30, [sp, #-48]!
  402374:	mov	x29, sp
  402378:	stp	x19, x20, [sp, #16]
  40237c:	mov	x19, x0
  402380:	ldr	w0, [x0]
  402384:	str	x21, [sp, #32]
  402388:	mov	x20, x1
  40238c:	mov	x21, x2
  402390:	cbz	w0, 4023b8 <ferror@plt+0x888>
  402394:	ldp	x2, x1, [x19, #8]
  402398:	bl	401910 <sched_getaffinity@plt>
  40239c:	tbz	w0, #31, 4023ac <ferror@plt+0x87c>
  4023a0:	mov	w1, #0x1                   	// #1
  4023a4:	ldr	w0, [x19]
  4023a8:	bl	40224c <ferror@plt+0x71c>
  4023ac:	mov	x0, x19
  4023b0:	mov	w1, #0x0                   	// #0
  4023b4:	bl	4022a0 <ferror@plt+0x770>
  4023b8:	ldrb	w0, [x19, #40]
  4023bc:	tbnz	w0, #1, 402408 <ferror@plt+0x8d8>
  4023c0:	ldr	w0, [x19]
  4023c4:	mov	x2, x21
  4023c8:	mov	x1, x20
  4023cc:	bl	4019a0 <sched_setaffinity@plt>
  4023d0:	tbnz	w0, #31, 4023a0 <ferror@plt+0x870>
  4023d4:	ldr	w0, [x19]
  4023d8:	cbz	w0, 402408 <ferror@plt+0x8d8>
  4023dc:	ldp	x2, x1, [x19, #8]
  4023e0:	bl	401910 <sched_getaffinity@plt>
  4023e4:	tbz	w0, #31, 4023f0 <ferror@plt+0x8c0>
  4023e8:	mov	w1, #0x0                   	// #0
  4023ec:	b	4023a4 <ferror@plt+0x874>
  4023f0:	mov	x0, x19
  4023f4:	mov	w1, #0x1                   	// #1
  4023f8:	ldp	x19, x20, [sp, #16]
  4023fc:	ldr	x21, [sp, #32]
  402400:	ldp	x29, x30, [sp], #48
  402404:	b	4022a0 <ferror@plt+0x770>
  402408:	ldp	x19, x20, [sp, #16]
  40240c:	ldr	x21, [sp, #32]
  402410:	ldp	x29, x30, [sp], #48
  402414:	ret
  402418:	str	xzr, [x1]
  40241c:	cbz	x0, 402454 <ferror@plt+0x924>
  402420:	ldrsb	w2, [x0]
  402424:	cmp	w2, #0x2f
  402428:	b.ne	402474 <ferror@plt+0x944>  // b.any
  40242c:	ldrsb	w2, [x0, #1]
  402430:	cmp	w2, #0x2f
  402434:	b.eq	402458 <ferror@plt+0x928>  // b.none
  402438:	mov	x2, #0x1                   	// #1
  40243c:	str	x2, [x1]
  402440:	add	x2, x0, x2
  402444:	ldrsb	w3, [x2]
  402448:	cmp	w3, #0x2f
  40244c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  402450:	b.ne	402460 <ferror@plt+0x930>  // b.any
  402454:	ret
  402458:	add	x0, x0, #0x1
  40245c:	b	40241c <ferror@plt+0x8ec>
  402460:	ldr	x3, [x1]
  402464:	add	x2, x2, #0x1
  402468:	add	x3, x3, #0x1
  40246c:	str	x3, [x1]
  402470:	b	402444 <ferror@plt+0x914>
  402474:	cbnz	w2, 402438 <ferror@plt+0x908>
  402478:	mov	x0, #0x0                   	// #0
  40247c:	b	402454 <ferror@plt+0x924>
  402480:	stp	x29, x30, [sp, #-64]!
  402484:	mov	x29, sp
  402488:	stp	x21, x22, [sp, #32]
  40248c:	mov	x22, x0
  402490:	str	x23, [sp, #48]
  402494:	mov	x23, x1
  402498:	stp	x19, x20, [sp, #16]
  40249c:	mov	x20, #0x0                   	// #0
  4024a0:	mov	w19, #0x0                   	// #0
  4024a4:	ldrsb	w1, [x22, x20]
  4024a8:	mov	w21, w20
  4024ac:	cbz	w1, 4024c8 <ferror@plt+0x998>
  4024b0:	cbnz	w19, 4024e4 <ferror@plt+0x9b4>
  4024b4:	cmp	w1, #0x5c
  4024b8:	b.eq	4024f0 <ferror@plt+0x9c0>  // b.none
  4024bc:	mov	x0, x23
  4024c0:	bl	401a00 <strchr@plt>
  4024c4:	cbz	x0, 4024e8 <ferror@plt+0x9b8>
  4024c8:	sub	w0, w21, w19
  4024cc:	ldp	x19, x20, [sp, #16]
  4024d0:	sxtw	x0, w0
  4024d4:	ldp	x21, x22, [sp, #32]
  4024d8:	ldr	x23, [sp, #48]
  4024dc:	ldp	x29, x30, [sp], #64
  4024e0:	ret
  4024e4:	mov	w19, #0x0                   	// #0
  4024e8:	add	x20, x20, #0x1
  4024ec:	b	4024a4 <ferror@plt+0x974>
  4024f0:	mov	w19, #0x1                   	// #1
  4024f4:	b	4024e8 <ferror@plt+0x9b8>
  4024f8:	stp	x29, x30, [sp, #-64]!
  4024fc:	mov	x29, sp
  402500:	stp	x19, x20, [sp, #16]
  402504:	mov	x19, x0
  402508:	stp	x21, x22, [sp, #32]
  40250c:	mov	x21, x1
  402510:	mov	w22, w2
  402514:	str	xzr, [sp, #56]
  402518:	bl	401ab0 <__errno_location@plt>
  40251c:	str	wzr, [x0]
  402520:	mov	x20, x0
  402524:	cbz	x19, 402560 <ferror@plt+0xa30>
  402528:	ldrsb	w0, [x19]
  40252c:	cbz	w0, 402560 <ferror@plt+0xa30>
  402530:	add	x1, sp, #0x38
  402534:	mov	w2, w22
  402538:	mov	x0, x19
  40253c:	bl	4018f0 <strtoumax@plt>
  402540:	ldr	w1, [x20]
  402544:	cbnz	w1, 402560 <ferror@plt+0xa30>
  402548:	ldr	x1, [sp, #56]
  40254c:	cmp	x1, x19
  402550:	b.eq	402560 <ferror@plt+0xa30>  // b.none
  402554:	cbz	x1, 40258c <ferror@plt+0xa5c>
  402558:	ldrsb	w1, [x1]
  40255c:	cbz	w1, 40258c <ferror@plt+0xa5c>
  402560:	ldr	w1, [x20]
  402564:	adrp	x0, 417000 <ferror@plt+0x154d0>
  402568:	mov	x3, x19
  40256c:	mov	x2, x21
  402570:	cmp	w1, #0x22
  402574:	ldr	w0, [x0, #584]
  402578:	adrp	x1, 404000 <ferror@plt+0x24d0>
  40257c:	add	x1, x1, #0xf80
  402580:	b.ne	402588 <ferror@plt+0xa58>  // b.any
  402584:	bl	401b00 <err@plt>
  402588:	bl	401a70 <errx@plt>
  40258c:	ldp	x19, x20, [sp, #16]
  402590:	ldp	x21, x22, [sp, #32]
  402594:	ldp	x29, x30, [sp], #64
  402598:	ret
  40259c:	stp	x29, x30, [sp, #-32]!
  4025a0:	mov	x29, sp
  4025a4:	stp	x19, x20, [sp, #16]
  4025a8:	mov	x19, x1
  4025ac:	mov	x20, x0
  4025b0:	bl	401ab0 <__errno_location@plt>
  4025b4:	mov	w1, #0x22                  	// #34
  4025b8:	str	w1, [x0]
  4025bc:	adrp	x0, 417000 <ferror@plt+0x154d0>
  4025c0:	adrp	x1, 404000 <ferror@plt+0x24d0>
  4025c4:	mov	x3, x20
  4025c8:	mov	x2, x19
  4025cc:	ldr	w0, [x0, #584]
  4025d0:	add	x1, x1, #0xf80
  4025d4:	bl	401b00 <err@plt>
  4025d8:	stp	x29, x30, [sp, #-32]!
  4025dc:	mov	x29, sp
  4025e0:	stp	x19, x20, [sp, #16]
  4025e4:	mov	x20, x1
  4025e8:	mov	x19, x0
  4025ec:	bl	4024f8 <ferror@plt+0x9c8>
  4025f0:	mov	x1, #0xffffffff            	// #4294967295
  4025f4:	cmp	x0, x1
  4025f8:	b.ls	402608 <ferror@plt+0xad8>  // b.plast
  4025fc:	mov	x1, x20
  402600:	mov	x0, x19
  402604:	bl	40259c <ferror@plt+0xa6c>
  402608:	ldp	x19, x20, [sp, #16]
  40260c:	ldp	x29, x30, [sp], #32
  402610:	ret
  402614:	adrp	x1, 417000 <ferror@plt+0x154d0>
  402618:	str	w0, [x1, #584]
  40261c:	ret
  402620:	stp	x29, x30, [sp, #-128]!
  402624:	mov	x29, sp
  402628:	stp	x19, x20, [sp, #16]
  40262c:	stp	x21, x22, [sp, #32]
  402630:	stp	x23, x24, [sp, #48]
  402634:	stp	x25, x26, [sp, #64]
  402638:	stp	x27, x28, [sp, #80]
  40263c:	str	xzr, [x1]
  402640:	cbnz	x0, 402658 <ferror@plt+0xb28>
  402644:	mov	w23, #0xffffffea            	// #-22
  402648:	bl	401ab0 <__errno_location@plt>
  40264c:	neg	w1, w23
  402650:	str	w1, [x0]
  402654:	b	402954 <ferror@plt+0xe24>
  402658:	mov	x21, x0
  40265c:	ldrsb	w0, [x0]
  402660:	cbz	w0, 402644 <ferror@plt+0xb14>
  402664:	mov	x20, x1
  402668:	mov	x22, x2
  40266c:	bl	401980 <__ctype_b_loc@plt>
  402670:	mov	x25, x0
  402674:	mov	x0, x21
  402678:	ldr	x3, [x25]
  40267c:	ldrb	w2, [x0]
  402680:	ldrsb	w1, [x0]
  402684:	ldrh	w2, [x3, x2, lsl #1]
  402688:	tbnz	w2, #13, 4026ec <ferror@plt+0xbbc>
  40268c:	cmp	w1, #0x2d
  402690:	b.eq	402644 <ferror@plt+0xb14>  // b.none
  402694:	bl	401ab0 <__errno_location@plt>
  402698:	mov	x24, x0
  40269c:	add	x26, sp, #0x78
  4026a0:	mov	x0, x21
  4026a4:	mov	x1, x26
  4026a8:	mov	w2, #0x0                   	// #0
  4026ac:	str	wzr, [x24]
  4026b0:	str	xzr, [sp, #120]
  4026b4:	bl	4018f0 <strtoumax@plt>
  4026b8:	ldr	w23, [x24]
  4026bc:	ldr	x28, [sp, #120]
  4026c0:	mov	x19, x0
  4026c4:	cmp	x28, x21
  4026c8:	b.eq	4026dc <ferror@plt+0xbac>  // b.none
  4026cc:	cbz	w23, 4026f4 <ferror@plt+0xbc4>
  4026d0:	sub	x0, x0, #0x1
  4026d4:	cmn	x0, #0x3
  4026d8:	b.ls	4026f4 <ferror@plt+0xbc4>  // b.plast
  4026dc:	cbz	w23, 402644 <ferror@plt+0xb14>
  4026e0:	neg	w23, w23
  4026e4:	tbnz	w23, #31, 402648 <ferror@plt+0xb18>
  4026e8:	b	402954 <ferror@plt+0xe24>
  4026ec:	add	x0, x0, #0x1
  4026f0:	b	40267c <ferror@plt+0xb4c>
  4026f4:	cbz	x28, 40294c <ferror@plt+0xe1c>
  4026f8:	ldrsb	w0, [x28]
  4026fc:	cbz	w0, 40294c <ferror@plt+0xe1c>
  402700:	mov	w21, #0x0                   	// #0
  402704:	mov	x27, #0x0                   	// #0
  402708:	ldrsb	w0, [x28, #1]
  40270c:	cmp	w0, #0x69
  402710:	b.ne	4027e8 <ferror@plt+0xcb8>  // b.any
  402714:	ldrsb	w0, [x28, #2]
  402718:	and	w0, w0, #0xffffffdf
  40271c:	cmp	w0, #0x42
  402720:	b.ne	40272c <ferror@plt+0xbfc>  // b.any
  402724:	ldrsb	w0, [x28, #3]
  402728:	cbz	w0, 4028f4 <ferror@plt+0xdc4>
  40272c:	bl	4017c0 <localeconv@plt>
  402730:	mov	x3, x0
  402734:	cbz	x0, 4028d0 <ferror@plt+0xda0>
  402738:	ldr	x3, [x0]
  40273c:	cbz	x3, 4028d0 <ferror@plt+0xda0>
  402740:	mov	x0, x3
  402744:	str	x3, [sp, #104]
  402748:	bl	401700 <strlen@plt>
  40274c:	mov	x23, x0
  402750:	ldr	x3, [sp, #104]
  402754:	cbnz	x27, 402644 <ferror@plt+0xb14>
  402758:	ldrsb	w0, [x28]
  40275c:	cbz	w0, 402644 <ferror@plt+0xb14>
  402760:	cbz	x3, 402644 <ferror@plt+0xb14>
  402764:	mov	x2, x23
  402768:	mov	x1, x28
  40276c:	mov	x0, x3
  402770:	bl	401820 <strncmp@plt>
  402774:	cbnz	w0, 402644 <ferror@plt+0xb14>
  402778:	add	x23, x28, x23
  40277c:	sub	w1, w21, w23
  402780:	ldrsb	w0, [x23]
  402784:	add	w21, w1, w23
  402788:	cmp	w0, #0x30
  40278c:	b.eq	4028d8 <ferror@plt+0xda8>  // b.none
  402790:	ldr	x1, [x25]
  402794:	ldrh	w0, [x1, w0, sxtw #1]
  402798:	tbz	w0, #11, 4028e0 <ferror@plt+0xdb0>
  40279c:	str	wzr, [x24]
  4027a0:	mov	x0, x23
  4027a4:	mov	x1, x26
  4027a8:	mov	w2, #0x0                   	// #0
  4027ac:	str	xzr, [sp, #120]
  4027b0:	bl	4018f0 <strtoumax@plt>
  4027b4:	mov	x27, x0
  4027b8:	ldr	x0, [sp, #120]
  4027bc:	cmp	x0, x23
  4027c0:	ldr	w23, [x24]
  4027c4:	b.eq	4026dc <ferror@plt+0xbac>  // b.none
  4027c8:	cbz	w23, 4028ec <ferror@plt+0xdbc>
  4027cc:	sub	x1, x27, #0x1
  4027d0:	cmn	x1, #0x3
  4027d4:	b.hi	4026dc <ferror@plt+0xbac>  // b.pmore
  4027d8:	cbz	x0, 402644 <ferror@plt+0xb14>
  4027dc:	ldrsb	w0, [x0]
  4027e0:	cbnz	w0, 4028e4 <ferror@plt+0xdb4>
  4027e4:	b	402644 <ferror@plt+0xb14>
  4027e8:	and	w1, w0, #0xffffffdf
  4027ec:	cmp	w1, #0x42
  4027f0:	b.ne	402728 <ferror@plt+0xbf8>  // b.any
  4027f4:	ldrsb	w0, [x28, #2]
  4027f8:	cbnz	w0, 40272c <ferror@plt+0xbfc>
  4027fc:	mov	w24, #0x3e8                 	// #1000
  402800:	adrp	x3, 404000 <ferror@plt+0x24d0>
  402804:	ldrsb	w25, [x28]
  402808:	add	x23, x3, #0xf89
  40280c:	mov	w1, w25
  402810:	mov	x0, x23
  402814:	bl	401a00 <strchr@plt>
  402818:	mov	x3, x0
  40281c:	cbz	x0, 4028fc <ferror@plt+0xdcc>
  402820:	sub	x3, x3, x23
  402824:	sxtw	x4, w24
  402828:	add	w3, w3, #0x1
  40282c:	mov	w1, w3
  402830:	mov	w0, w3
  402834:	cbnz	w0, 40291c <ferror@plt+0xdec>
  402838:	mov	w23, #0x0                   	// #0
  40283c:	cbz	x22, 402844 <ferror@plt+0xd14>
  402840:	str	w3, [x22]
  402844:	cmp	x27, #0x0
  402848:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  40284c:	b.eq	4028c8 <ferror@plt+0xd98>  // b.none
  402850:	sxtw	x0, w24
  402854:	mov	x2, #0x1                   	// #1
  402858:	umulh	x3, x2, x0
  40285c:	sub	w1, w1, #0x1
  402860:	cbnz	x3, 40286c <ferror@plt+0xd3c>
  402864:	mul	x2, x2, x0
  402868:	cbnz	w1, 402858 <ferror@plt+0xd28>
  40286c:	mov	x0, #0xa                   	// #10
  402870:	mov	x1, x0
  402874:	cmp	x27, x0
  402878:	b.hi	402938 <ferror@plt+0xe08>  // b.pmore
  40287c:	mov	w1, #0x0                   	// #0
  402880:	mov	x3, #0xa                   	// #10
  402884:	cmp	w21, w1
  402888:	b.ne	402940 <ferror@plt+0xe10>  // b.any
  40288c:	mov	x3, #0x1                   	// #1
  402890:	mov	x4, #0xa                   	// #10
  402894:	udiv	x1, x27, x4
  402898:	mov	x6, x27
  40289c:	msub	x5, x1, x4, x27
  4028a0:	mov	x27, x1
  4028a4:	mov	x1, x3
  4028a8:	mul	x3, x3, x4
  4028ac:	cbz	x5, 4028c0 <ferror@plt+0xd90>
  4028b0:	udiv	x1, x0, x1
  4028b4:	udiv	x1, x1, x5
  4028b8:	udiv	x1, x2, x1
  4028bc:	add	x19, x19, x1
  4028c0:	cmp	x6, #0x9
  4028c4:	b.hi	402894 <ferror@plt+0xd64>  // b.pmore
  4028c8:	str	x19, [x20]
  4028cc:	b	4026e4 <ferror@plt+0xbb4>
  4028d0:	mov	x23, #0x0                   	// #0
  4028d4:	b	402754 <ferror@plt+0xc24>
  4028d8:	add	x23, x23, #0x1
  4028dc:	b	402780 <ferror@plt+0xc50>
  4028e0:	str	x23, [sp, #120]
  4028e4:	ldr	x28, [sp, #120]
  4028e8:	b	402708 <ferror@plt+0xbd8>
  4028ec:	cbnz	x27, 4027d8 <ferror@plt+0xca8>
  4028f0:	b	4028e4 <ferror@plt+0xdb4>
  4028f4:	mov	w24, #0x400                 	// #1024
  4028f8:	b	402800 <ferror@plt+0xcd0>
  4028fc:	adrp	x3, 404000 <ferror@plt+0x24d0>
  402900:	add	x23, x3, #0xf92
  402904:	mov	w1, w25
  402908:	mov	x0, x23
  40290c:	bl	401a00 <strchr@plt>
  402910:	mov	x3, x0
  402914:	cbnz	x0, 402820 <ferror@plt+0xcf0>
  402918:	b	402644 <ferror@plt+0xb14>
  40291c:	umulh	x2, x19, x4
  402920:	sub	w0, w0, #0x1
  402924:	cbnz	x2, 402930 <ferror@plt+0xe00>
  402928:	mul	x19, x19, x4
  40292c:	b	402834 <ferror@plt+0xd04>
  402930:	mov	w23, #0xffffffde            	// #-34
  402934:	b	40283c <ferror@plt+0xd0c>
  402938:	mul	x0, x0, x1
  40293c:	b	402874 <ferror@plt+0xd44>
  402940:	mul	x0, x0, x3
  402944:	add	w1, w1, #0x1
  402948:	b	402884 <ferror@plt+0xd54>
  40294c:	mov	w23, #0x0                   	// #0
  402950:	str	x19, [x20]
  402954:	mov	w0, w23
  402958:	ldp	x19, x20, [sp, #16]
  40295c:	ldp	x21, x22, [sp, #32]
  402960:	ldp	x23, x24, [sp, #48]
  402964:	ldp	x25, x26, [sp, #64]
  402968:	ldp	x27, x28, [sp, #80]
  40296c:	ldp	x29, x30, [sp], #128
  402970:	ret
  402974:	mov	x2, #0x0                   	// #0
  402978:	b	402620 <ferror@plt+0xaf0>
  40297c:	stp	x29, x30, [sp, #-48]!
  402980:	mov	x29, sp
  402984:	stp	x19, x20, [sp, #16]
  402988:	mov	x20, x1
  40298c:	mov	x19, x0
  402990:	stp	x21, x22, [sp, #32]
  402994:	mov	x21, x0
  402998:	cbz	x19, 4029f4 <ferror@plt+0xec4>
  40299c:	ldrsb	w22, [x19]
  4029a0:	cbnz	w22, 4029d0 <ferror@plt+0xea0>
  4029a4:	cbnz	x20, 4029f8 <ferror@plt+0xec8>
  4029a8:	cmp	x19, #0x0
  4029ac:	ccmp	x21, x19, #0x2, ne  // ne = any
  4029b0:	b.cs	4029bc <ferror@plt+0xe8c>  // b.hs, b.nlast
  4029b4:	ldrsb	w0, [x19]
  4029b8:	cbz	w0, 4029ec <ferror@plt+0xebc>
  4029bc:	mov	w0, #0x0                   	// #0
  4029c0:	ldp	x19, x20, [sp, #16]
  4029c4:	ldp	x21, x22, [sp, #32]
  4029c8:	ldp	x29, x30, [sp], #48
  4029cc:	ret
  4029d0:	bl	401980 <__ctype_b_loc@plt>
  4029d4:	ubfiz	x22, x22, #1, #8
  4029d8:	ldr	x0, [x0]
  4029dc:	ldrh	w0, [x0, x22]
  4029e0:	tbz	w0, #11, 4029a4 <ferror@plt+0xe74>
  4029e4:	add	x19, x19, #0x1
  4029e8:	b	402998 <ferror@plt+0xe68>
  4029ec:	mov	w0, #0x1                   	// #1
  4029f0:	b	4029c0 <ferror@plt+0xe90>
  4029f4:	cbz	x20, 4029bc <ferror@plt+0xe8c>
  4029f8:	str	x19, [x20]
  4029fc:	b	4029a8 <ferror@plt+0xe78>
  402a00:	stp	x29, x30, [sp, #-48]!
  402a04:	mov	x29, sp
  402a08:	stp	x19, x20, [sp, #16]
  402a0c:	mov	x20, x1
  402a10:	mov	x19, x0
  402a14:	stp	x21, x22, [sp, #32]
  402a18:	mov	x21, x0
  402a1c:	cbz	x19, 402a78 <ferror@plt+0xf48>
  402a20:	ldrsb	w22, [x19]
  402a24:	cbnz	w22, 402a54 <ferror@plt+0xf24>
  402a28:	cbnz	x20, 402a7c <ferror@plt+0xf4c>
  402a2c:	cmp	x19, #0x0
  402a30:	ccmp	x21, x19, #0x2, ne  // ne = any
  402a34:	b.cs	402a40 <ferror@plt+0xf10>  // b.hs, b.nlast
  402a38:	ldrsb	w0, [x19]
  402a3c:	cbz	w0, 402a70 <ferror@plt+0xf40>
  402a40:	mov	w0, #0x0                   	// #0
  402a44:	ldp	x19, x20, [sp, #16]
  402a48:	ldp	x21, x22, [sp, #32]
  402a4c:	ldp	x29, x30, [sp], #48
  402a50:	ret
  402a54:	bl	401980 <__ctype_b_loc@plt>
  402a58:	ubfiz	x22, x22, #1, #8
  402a5c:	ldr	x0, [x0]
  402a60:	ldrh	w0, [x0, x22]
  402a64:	tbz	w0, #12, 402a28 <ferror@plt+0xef8>
  402a68:	add	x19, x19, #0x1
  402a6c:	b	402a1c <ferror@plt+0xeec>
  402a70:	mov	w0, #0x1                   	// #1
  402a74:	b	402a44 <ferror@plt+0xf14>
  402a78:	cbz	x20, 402a40 <ferror@plt+0xf10>
  402a7c:	str	x19, [x20]
  402a80:	b	402a2c <ferror@plt+0xefc>
  402a84:	stp	x29, x30, [sp, #-128]!
  402a88:	mov	x29, sp
  402a8c:	stp	x19, x20, [sp, #16]
  402a90:	mov	x19, x0
  402a94:	add	x0, sp, #0x80
  402a98:	mov	x20, x1
  402a9c:	stp	x21, x22, [sp, #32]
  402aa0:	add	x21, sp, #0x80
  402aa4:	stp	x0, x0, [sp, #48]
  402aa8:	add	x0, sp, #0x50
  402aac:	str	x0, [sp, #64]
  402ab0:	mov	w0, #0xffffffd0            	// #-48
  402ab4:	str	w0, [sp, #72]
  402ab8:	str	wzr, [sp, #76]
  402abc:	stp	x2, x3, [sp, #80]
  402ac0:	stp	x4, x5, [sp, #96]
  402ac4:	stp	x6, x7, [sp, #112]
  402ac8:	ldr	w1, [sp, #72]
  402acc:	ldr	x0, [sp, #48]
  402ad0:	tbnz	w1, #31, 402b34 <ferror@plt+0x1004>
  402ad4:	add	x1, x0, #0xf
  402ad8:	and	x1, x1, #0xfffffffffffffff8
  402adc:	str	x1, [sp, #48]
  402ae0:	ldr	x1, [x0]
  402ae4:	cbz	x1, 402b64 <ferror@plt+0x1034>
  402ae8:	ldr	w2, [sp, #72]
  402aec:	ldr	x0, [sp, #48]
  402af0:	tbnz	w2, #31, 402b4c <ferror@plt+0x101c>
  402af4:	add	x2, x0, #0xf
  402af8:	and	x2, x2, #0xfffffffffffffff8
  402afc:	str	x2, [sp, #48]
  402b00:	ldr	x22, [x0]
  402b04:	cbz	x22, 402b64 <ferror@plt+0x1034>
  402b08:	mov	x0, x19
  402b0c:	bl	401960 <strcmp@plt>
  402b10:	cbz	w0, 402b80 <ferror@plt+0x1050>
  402b14:	mov	x1, x22
  402b18:	mov	x0, x19
  402b1c:	bl	401960 <strcmp@plt>
  402b20:	cbnz	w0, 402ac8 <ferror@plt+0xf98>
  402b24:	ldp	x19, x20, [sp, #16]
  402b28:	ldp	x21, x22, [sp, #32]
  402b2c:	ldp	x29, x30, [sp], #128
  402b30:	ret
  402b34:	add	w2, w1, #0x8
  402b38:	str	w2, [sp, #72]
  402b3c:	cmp	w2, #0x0
  402b40:	b.gt	402ad4 <ferror@plt+0xfa4>
  402b44:	add	x0, x21, w1, sxtw
  402b48:	b	402ae0 <ferror@plt+0xfb0>
  402b4c:	add	w3, w2, #0x8
  402b50:	str	w3, [sp, #72]
  402b54:	cmp	w3, #0x0
  402b58:	b.gt	402af4 <ferror@plt+0xfc4>
  402b5c:	add	x0, x21, w2, sxtw
  402b60:	b	402b00 <ferror@plt+0xfd0>
  402b64:	adrp	x0, 417000 <ferror@plt+0x154d0>
  402b68:	adrp	x1, 404000 <ferror@plt+0x24d0>
  402b6c:	mov	x3, x19
  402b70:	mov	x2, x20
  402b74:	ldr	w0, [x0, #584]
  402b78:	add	x1, x1, #0xf80
  402b7c:	bl	401a70 <errx@plt>
  402b80:	mov	w0, #0x1                   	// #1
  402b84:	b	402b24 <ferror@plt+0xff4>
  402b88:	add	x1, x0, x1
  402b8c:	sxtb	w2, w2
  402b90:	cmp	x0, x1
  402b94:	b.eq	402ba0 <ferror@plt+0x1070>  // b.none
  402b98:	ldrsb	w3, [x0]
  402b9c:	cbnz	w3, 402ba8 <ferror@plt+0x1078>
  402ba0:	mov	x0, #0x0                   	// #0
  402ba4:	ret
  402ba8:	cmp	w2, w3
  402bac:	b.eq	402ba4 <ferror@plt+0x1074>  // b.none
  402bb0:	add	x0, x0, #0x1
  402bb4:	b	402b90 <ferror@plt+0x1060>
  402bb8:	stp	x29, x30, [sp, #-32]!
  402bbc:	mov	w2, #0xa                   	// #10
  402bc0:	mov	x29, sp
  402bc4:	stp	x19, x20, [sp, #16]
  402bc8:	mov	x20, x1
  402bcc:	mov	x19, x0
  402bd0:	bl	4025d8 <ferror@plt+0xaa8>
  402bd4:	mov	w1, #0xffff                	// #65535
  402bd8:	cmp	w0, w1
  402bdc:	b.ls	402bec <ferror@plt+0x10bc>  // b.plast
  402be0:	mov	x1, x20
  402be4:	mov	x0, x19
  402be8:	bl	40259c <ferror@plt+0xa6c>
  402bec:	ldp	x19, x20, [sp, #16]
  402bf0:	ldp	x29, x30, [sp], #32
  402bf4:	ret
  402bf8:	stp	x29, x30, [sp, #-32]!
  402bfc:	mov	w2, #0x10                  	// #16
  402c00:	mov	x29, sp
  402c04:	stp	x19, x20, [sp, #16]
  402c08:	mov	x20, x1
  402c0c:	mov	x19, x0
  402c10:	bl	4025d8 <ferror@plt+0xaa8>
  402c14:	mov	w1, #0xffff                	// #65535
  402c18:	cmp	w0, w1
  402c1c:	b.ls	402c2c <ferror@plt+0x10fc>  // b.plast
  402c20:	mov	x1, x20
  402c24:	mov	x0, x19
  402c28:	bl	40259c <ferror@plt+0xa6c>
  402c2c:	ldp	x19, x20, [sp, #16]
  402c30:	ldp	x29, x30, [sp], #32
  402c34:	ret
  402c38:	mov	w2, #0xa                   	// #10
  402c3c:	b	4025d8 <ferror@plt+0xaa8>
  402c40:	mov	w2, #0x10                  	// #16
  402c44:	b	4025d8 <ferror@plt+0xaa8>
  402c48:	stp	x29, x30, [sp, #-64]!
  402c4c:	mov	x29, sp
  402c50:	stp	x19, x20, [sp, #16]
  402c54:	mov	x19, x0
  402c58:	str	x21, [sp, #32]
  402c5c:	mov	x21, x1
  402c60:	str	xzr, [sp, #56]
  402c64:	bl	401ab0 <__errno_location@plt>
  402c68:	str	wzr, [x0]
  402c6c:	mov	x20, x0
  402c70:	cbz	x19, 402cac <ferror@plt+0x117c>
  402c74:	ldrsb	w0, [x19]
  402c78:	cbz	w0, 402cac <ferror@plt+0x117c>
  402c7c:	add	x1, sp, #0x38
  402c80:	mov	x0, x19
  402c84:	mov	w2, #0xa                   	// #10
  402c88:	bl	401750 <strtoimax@plt>
  402c8c:	ldr	w1, [x20]
  402c90:	cbnz	w1, 402cac <ferror@plt+0x117c>
  402c94:	ldr	x1, [sp, #56]
  402c98:	cmp	x1, x19
  402c9c:	b.eq	402cac <ferror@plt+0x117c>  // b.none
  402ca0:	cbz	x1, 402cd8 <ferror@plt+0x11a8>
  402ca4:	ldrsb	w1, [x1]
  402ca8:	cbz	w1, 402cd8 <ferror@plt+0x11a8>
  402cac:	ldr	w1, [x20]
  402cb0:	adrp	x0, 417000 <ferror@plt+0x154d0>
  402cb4:	mov	x3, x19
  402cb8:	mov	x2, x21
  402cbc:	cmp	w1, #0x22
  402cc0:	ldr	w0, [x0, #584]
  402cc4:	adrp	x1, 404000 <ferror@plt+0x24d0>
  402cc8:	add	x1, x1, #0xf80
  402ccc:	b.ne	402cd4 <ferror@plt+0x11a4>  // b.any
  402cd0:	bl	401b00 <err@plt>
  402cd4:	bl	401a70 <errx@plt>
  402cd8:	ldp	x19, x20, [sp, #16]
  402cdc:	ldr	x21, [sp, #32]
  402ce0:	ldp	x29, x30, [sp], #64
  402ce4:	ret
  402ce8:	stp	x29, x30, [sp, #-32]!
  402cec:	mov	x29, sp
  402cf0:	stp	x19, x20, [sp, #16]
  402cf4:	mov	x19, x1
  402cf8:	mov	x20, x0
  402cfc:	bl	402c48 <ferror@plt+0x1118>
  402d00:	mov	x1, #0x80000000            	// #2147483648
  402d04:	add	x1, x0, x1
  402d08:	mov	x2, #0xffffffff            	// #4294967295
  402d0c:	cmp	x1, x2
  402d10:	b.ls	402d3c <ferror@plt+0x120c>  // b.plast
  402d14:	bl	401ab0 <__errno_location@plt>
  402d18:	mov	w1, #0x22                  	// #34
  402d1c:	str	w1, [x0]
  402d20:	adrp	x0, 417000 <ferror@plt+0x154d0>
  402d24:	adrp	x1, 404000 <ferror@plt+0x24d0>
  402d28:	mov	x3, x20
  402d2c:	mov	x2, x19
  402d30:	ldr	w0, [x0, #584]
  402d34:	add	x1, x1, #0xf80
  402d38:	bl	401b00 <err@plt>
  402d3c:	ldp	x19, x20, [sp, #16]
  402d40:	ldp	x29, x30, [sp], #32
  402d44:	ret
  402d48:	stp	x29, x30, [sp, #-32]!
  402d4c:	mov	x29, sp
  402d50:	stp	x19, x20, [sp, #16]
  402d54:	mov	x19, x1
  402d58:	mov	x20, x0
  402d5c:	bl	402ce8 <ferror@plt+0x11b8>
  402d60:	add	w2, w0, #0x8, lsl #12
  402d64:	mov	w1, #0xffff                	// #65535
  402d68:	cmp	w2, w1
  402d6c:	b.ls	402d98 <ferror@plt+0x1268>  // b.plast
  402d70:	bl	401ab0 <__errno_location@plt>
  402d74:	mov	w1, #0x22                  	// #34
  402d78:	str	w1, [x0]
  402d7c:	adrp	x0, 417000 <ferror@plt+0x154d0>
  402d80:	adrp	x1, 404000 <ferror@plt+0x24d0>
  402d84:	mov	x3, x20
  402d88:	mov	x2, x19
  402d8c:	ldr	w0, [x0, #584]
  402d90:	add	x1, x1, #0xf80
  402d94:	bl	401b00 <err@plt>
  402d98:	ldp	x19, x20, [sp, #16]
  402d9c:	ldp	x29, x30, [sp], #32
  402da0:	ret
  402da4:	mov	w2, #0xa                   	// #10
  402da8:	b	4024f8 <ferror@plt+0x9c8>
  402dac:	mov	w2, #0x10                  	// #16
  402db0:	b	4024f8 <ferror@plt+0x9c8>
  402db4:	stp	x29, x30, [sp, #-64]!
  402db8:	mov	x29, sp
  402dbc:	stp	x19, x20, [sp, #16]
  402dc0:	mov	x19, x0
  402dc4:	str	x21, [sp, #32]
  402dc8:	mov	x21, x1
  402dcc:	str	xzr, [sp, #56]
  402dd0:	bl	401ab0 <__errno_location@plt>
  402dd4:	str	wzr, [x0]
  402dd8:	mov	x20, x0
  402ddc:	cbz	x19, 402e14 <ferror@plt+0x12e4>
  402de0:	ldrsb	w0, [x19]
  402de4:	cbz	w0, 402e14 <ferror@plt+0x12e4>
  402de8:	mov	x0, x19
  402dec:	add	x1, sp, #0x38
  402df0:	bl	401760 <strtod@plt>
  402df4:	ldr	w0, [x20]
  402df8:	cbnz	w0, 402e14 <ferror@plt+0x12e4>
  402dfc:	ldr	x0, [sp, #56]
  402e00:	cmp	x0, x19
  402e04:	b.eq	402e14 <ferror@plt+0x12e4>  // b.none
  402e08:	cbz	x0, 402e40 <ferror@plt+0x1310>
  402e0c:	ldrsb	w0, [x0]
  402e10:	cbz	w0, 402e40 <ferror@plt+0x1310>
  402e14:	ldr	w1, [x20]
  402e18:	adrp	x0, 417000 <ferror@plt+0x154d0>
  402e1c:	mov	x3, x19
  402e20:	mov	x2, x21
  402e24:	cmp	w1, #0x22
  402e28:	ldr	w0, [x0, #584]
  402e2c:	adrp	x1, 404000 <ferror@plt+0x24d0>
  402e30:	add	x1, x1, #0xf80
  402e34:	b.ne	402e3c <ferror@plt+0x130c>  // b.any
  402e38:	bl	401b00 <err@plt>
  402e3c:	bl	401a70 <errx@plt>
  402e40:	ldp	x19, x20, [sp, #16]
  402e44:	ldr	x21, [sp, #32]
  402e48:	ldp	x29, x30, [sp], #64
  402e4c:	ret
  402e50:	stp	x29, x30, [sp, #-64]!
  402e54:	mov	x29, sp
  402e58:	stp	x19, x20, [sp, #16]
  402e5c:	mov	x19, x0
  402e60:	str	x21, [sp, #32]
  402e64:	mov	x21, x1
  402e68:	str	xzr, [sp, #56]
  402e6c:	bl	401ab0 <__errno_location@plt>
  402e70:	str	wzr, [x0]
  402e74:	mov	x20, x0
  402e78:	cbz	x19, 402eb4 <ferror@plt+0x1384>
  402e7c:	ldrsb	w0, [x19]
  402e80:	cbz	w0, 402eb4 <ferror@plt+0x1384>
  402e84:	add	x1, sp, #0x38
  402e88:	mov	x0, x19
  402e8c:	mov	w2, #0xa                   	// #10
  402e90:	bl	401990 <strtol@plt>
  402e94:	ldr	w1, [x20]
  402e98:	cbnz	w1, 402eb4 <ferror@plt+0x1384>
  402e9c:	ldr	x1, [sp, #56]
  402ea0:	cmp	x1, x19
  402ea4:	b.eq	402eb4 <ferror@plt+0x1384>  // b.none
  402ea8:	cbz	x1, 402ee0 <ferror@plt+0x13b0>
  402eac:	ldrsb	w1, [x1]
  402eb0:	cbz	w1, 402ee0 <ferror@plt+0x13b0>
  402eb4:	ldr	w1, [x20]
  402eb8:	adrp	x0, 417000 <ferror@plt+0x154d0>
  402ebc:	mov	x3, x19
  402ec0:	mov	x2, x21
  402ec4:	cmp	w1, #0x22
  402ec8:	ldr	w0, [x0, #584]
  402ecc:	adrp	x1, 404000 <ferror@plt+0x24d0>
  402ed0:	add	x1, x1, #0xf80
  402ed4:	b.ne	402edc <ferror@plt+0x13ac>  // b.any
  402ed8:	bl	401b00 <err@plt>
  402edc:	bl	401a70 <errx@plt>
  402ee0:	ldp	x19, x20, [sp, #16]
  402ee4:	ldr	x21, [sp, #32]
  402ee8:	ldp	x29, x30, [sp], #64
  402eec:	ret
  402ef0:	stp	x29, x30, [sp, #-64]!
  402ef4:	mov	x29, sp
  402ef8:	stp	x19, x20, [sp, #16]
  402efc:	mov	x19, x0
  402f00:	str	x21, [sp, #32]
  402f04:	mov	x21, x1
  402f08:	str	xzr, [sp, #56]
  402f0c:	bl	401ab0 <__errno_location@plt>
  402f10:	str	wzr, [x0]
  402f14:	mov	x20, x0
  402f18:	cbz	x19, 402f54 <ferror@plt+0x1424>
  402f1c:	ldrsb	w0, [x19]
  402f20:	cbz	w0, 402f54 <ferror@plt+0x1424>
  402f24:	add	x1, sp, #0x38
  402f28:	mov	x0, x19
  402f2c:	mov	w2, #0xa                   	// #10
  402f30:	bl	4016f0 <strtoul@plt>
  402f34:	ldr	w1, [x20]
  402f38:	cbnz	w1, 402f54 <ferror@plt+0x1424>
  402f3c:	ldr	x1, [sp, #56]
  402f40:	cmp	x1, x19
  402f44:	b.eq	402f54 <ferror@plt+0x1424>  // b.none
  402f48:	cbz	x1, 402f80 <ferror@plt+0x1450>
  402f4c:	ldrsb	w1, [x1]
  402f50:	cbz	w1, 402f80 <ferror@plt+0x1450>
  402f54:	ldr	w1, [x20]
  402f58:	adrp	x0, 417000 <ferror@plt+0x154d0>
  402f5c:	mov	x3, x19
  402f60:	mov	x2, x21
  402f64:	cmp	w1, #0x22
  402f68:	ldr	w0, [x0, #584]
  402f6c:	adrp	x1, 404000 <ferror@plt+0x24d0>
  402f70:	add	x1, x1, #0xf80
  402f74:	b.ne	402f7c <ferror@plt+0x144c>  // b.any
  402f78:	bl	401b00 <err@plt>
  402f7c:	bl	401a70 <errx@plt>
  402f80:	ldp	x19, x20, [sp, #16]
  402f84:	ldr	x21, [sp, #32]
  402f88:	ldp	x29, x30, [sp], #64
  402f8c:	ret
  402f90:	stp	x29, x30, [sp, #-48]!
  402f94:	mov	x29, sp
  402f98:	stp	x19, x20, [sp, #16]
  402f9c:	mov	x19, x1
  402fa0:	mov	x20, x0
  402fa4:	add	x1, sp, #0x28
  402fa8:	bl	402974 <ferror@plt+0xe44>
  402fac:	cbnz	w0, 402fc0 <ferror@plt+0x1490>
  402fb0:	ldp	x19, x20, [sp, #16]
  402fb4:	ldr	x0, [sp, #40]
  402fb8:	ldp	x29, x30, [sp], #48
  402fbc:	ret
  402fc0:	bl	401ab0 <__errno_location@plt>
  402fc4:	mov	x1, x0
  402fc8:	adrp	x0, 417000 <ferror@plt+0x154d0>
  402fcc:	mov	x3, x20
  402fd0:	ldr	w2, [x1]
  402fd4:	adrp	x1, 404000 <ferror@plt+0x24d0>
  402fd8:	ldr	w0, [x0, #584]
  402fdc:	cbz	w2, 402fec <ferror@plt+0x14bc>
  402fe0:	mov	x2, x19
  402fe4:	add	x1, x1, #0xf80
  402fe8:	bl	401b00 <err@plt>
  402fec:	mov	x2, x19
  402ff0:	add	x1, x1, #0xf80
  402ff4:	bl	401a70 <errx@plt>
  402ff8:	stp	x29, x30, [sp, #-32]!
  402ffc:	mov	x29, sp
  403000:	str	x19, [sp, #16]
  403004:	mov	x19, x1
  403008:	mov	x1, x2
  40300c:	bl	402db4 <ferror@plt+0x1284>
  403010:	fcvtzs	d1, d0
  403014:	mov	x0, #0x848000000000        	// #145685290680320
  403018:	movk	x0, #0x412e, lsl #48
  40301c:	str	d1, [x19]
  403020:	scvtf	d1, d1
  403024:	fsub	d0, d0, d1
  403028:	fmov	d1, x0
  40302c:	fmul	d0, d0, d1
  403030:	fcvtzs	d0, d0
  403034:	str	d0, [x19, #8]
  403038:	ldr	x19, [sp, #16]
  40303c:	ldp	x29, x30, [sp], #32
  403040:	ret
  403044:	mov	w3, w0
  403048:	mov	x0, x1
  40304c:	and	w1, w3, #0xf000
  403050:	cmp	w1, #0x4, lsl #12
  403054:	b.ne	403184 <ferror@plt+0x1654>  // b.any
  403058:	mov	w1, #0x64                  	// #100
  40305c:	mov	w2, #0x1                   	// #1
  403060:	strb	w1, [x0]
  403064:	and	x4, x2, #0xffff
  403068:	add	w5, w2, #0x1
  40306c:	and	x5, x5, #0x3
  403070:	tst	x3, #0x100
  403074:	mov	w6, #0x2d                  	// #45
  403078:	mov	w1, #0x72                  	// #114
  40307c:	csel	w1, w1, w6, ne  // ne = any
  403080:	tst	x3, #0x80
  403084:	strb	w1, [x0, x4]
  403088:	mov	w1, #0x77                  	// #119
  40308c:	csel	w1, w1, w6, ne  // ne = any
  403090:	strb	w1, [x0, x5]
  403094:	add	w4, w2, #0x2
  403098:	and	w1, w3, #0x40
  40309c:	and	w4, w4, #0xffff
  4030a0:	tbz	w3, #11, 4031ec <ferror@plt+0x16bc>
  4030a4:	cmp	w1, #0x0
  4030a8:	mov	w5, #0x53                  	// #83
  4030ac:	mov	w1, #0x73                  	// #115
  4030b0:	csel	w1, w1, w5, ne  // ne = any
  4030b4:	and	x4, x4, #0xffff
  4030b8:	add	w5, w2, #0x3
  4030bc:	and	x5, x5, #0x7
  4030c0:	tst	x3, #0x20
  4030c4:	mov	w6, #0x2d                  	// #45
  4030c8:	strb	w1, [x0, x4]
  4030cc:	add	w4, w2, #0x4
  4030d0:	and	x4, x4, #0xf
  4030d4:	mov	w1, #0x72                  	// #114
  4030d8:	csel	w1, w1, w6, ne  // ne = any
  4030dc:	tst	x3, #0x10
  4030e0:	strb	w1, [x0, x5]
  4030e4:	mov	w1, #0x77                  	// #119
  4030e8:	csel	w1, w1, w6, ne  // ne = any
  4030ec:	strb	w1, [x0, x4]
  4030f0:	add	w5, w2, #0x5
  4030f4:	and	w1, w3, #0x8
  4030f8:	and	w5, w5, #0xffff
  4030fc:	tbz	w3, #10, 4031fc <ferror@plt+0x16cc>
  403100:	cmp	w1, #0x0
  403104:	mov	w4, #0x53                  	// #83
  403108:	mov	w1, #0x73                  	// #115
  40310c:	csel	w1, w1, w4, ne  // ne = any
  403110:	and	x5, x5, #0xffff
  403114:	add	w4, w2, #0x6
  403118:	and	x4, x4, #0xf
  40311c:	tst	x3, #0x4
  403120:	mov	w6, #0x2d                  	// #45
  403124:	strb	w1, [x0, x5]
  403128:	add	w5, w2, #0x7
  40312c:	and	x5, x5, #0xf
  403130:	mov	w1, #0x72                  	// #114
  403134:	csel	w1, w1, w6, ne  // ne = any
  403138:	tst	x3, #0x2
  40313c:	strb	w1, [x0, x4]
  403140:	mov	w1, #0x77                  	// #119
  403144:	csel	w1, w1, w6, ne  // ne = any
  403148:	strb	w1, [x0, x5]
  40314c:	add	w4, w2, #0x8
  403150:	and	w1, w3, #0x1
  403154:	and	w4, w4, #0xffff
  403158:	tbz	w3, #9, 40320c <ferror@plt+0x16dc>
  40315c:	cmp	w1, #0x0
  403160:	mov	w3, #0x54                  	// #84
  403164:	mov	w1, #0x74                  	// #116
  403168:	csel	w1, w1, w3, ne  // ne = any
  40316c:	and	x3, x4, #0xffff
  403170:	add	w2, w2, #0x9
  403174:	and	x2, x2, #0xffff
  403178:	strb	w1, [x0, x3]
  40317c:	strb	wzr, [x0, x2]
  403180:	ret
  403184:	cmp	w1, #0xa, lsl #12
  403188:	b.ne	403194 <ferror@plt+0x1664>  // b.any
  40318c:	mov	w1, #0x6c                  	// #108
  403190:	b	40305c <ferror@plt+0x152c>
  403194:	cmp	w1, #0x2, lsl #12
  403198:	b.ne	4031a4 <ferror@plt+0x1674>  // b.any
  40319c:	mov	w1, #0x63                  	// #99
  4031a0:	b	40305c <ferror@plt+0x152c>
  4031a4:	cmp	w1, #0x6, lsl #12
  4031a8:	b.ne	4031b4 <ferror@plt+0x1684>  // b.any
  4031ac:	mov	w1, #0x62                  	// #98
  4031b0:	b	40305c <ferror@plt+0x152c>
  4031b4:	cmp	w1, #0xc, lsl #12
  4031b8:	b.ne	4031c4 <ferror@plt+0x1694>  // b.any
  4031bc:	mov	w1, #0x73                  	// #115
  4031c0:	b	40305c <ferror@plt+0x152c>
  4031c4:	cmp	w1, #0x1, lsl #12
  4031c8:	b.ne	4031d4 <ferror@plt+0x16a4>  // b.any
  4031cc:	mov	w1, #0x70                  	// #112
  4031d0:	b	40305c <ferror@plt+0x152c>
  4031d4:	cmp	w1, #0x8, lsl #12
  4031d8:	b.ne	4031e4 <ferror@plt+0x16b4>  // b.any
  4031dc:	mov	w1, #0x2d                  	// #45
  4031e0:	b	40305c <ferror@plt+0x152c>
  4031e4:	mov	w2, #0x0                   	// #0
  4031e8:	b	403064 <ferror@plt+0x1534>
  4031ec:	cmp	w1, #0x0
  4031f0:	mov	w1, #0x78                  	// #120
  4031f4:	csel	w1, w1, w6, ne  // ne = any
  4031f8:	b	4030b4 <ferror@plt+0x1584>
  4031fc:	cmp	w1, #0x0
  403200:	mov	w1, #0x78                  	// #120
  403204:	csel	w1, w1, w6, ne  // ne = any
  403208:	b	403110 <ferror@plt+0x15e0>
  40320c:	cmp	w1, #0x0
  403210:	mov	w1, #0x78                  	// #120
  403214:	csel	w1, w1, w6, ne  // ne = any
  403218:	b	40316c <ferror@plt+0x163c>
  40321c:	stp	x29, x30, [sp, #-96]!
  403220:	mov	x29, sp
  403224:	stp	x19, x20, [sp, #16]
  403228:	stp	x21, x22, [sp, #32]
  40322c:	add	x21, sp, #0x38
  403230:	tbz	w0, #1, 403344 <ferror@plt+0x1814>
  403234:	add	x4, x21, #0x1
  403238:	mov	w2, #0x20                  	// #32
  40323c:	strb	w2, [sp, #56]
  403240:	mov	w2, #0xa                   	// #10
  403244:	mov	x3, #0x1                   	// #1
  403248:	lsl	x5, x3, x2
  40324c:	cmp	x1, x5
  403250:	b.cc	403260 <ferror@plt+0x1730>  // b.lo, b.ul, b.last
  403254:	add	w2, w2, #0xa
  403258:	cmp	w2, #0x46
  40325c:	b.ne	403248 <ferror@plt+0x1718>  // b.any
  403260:	subs	w5, w2, #0xa
  403264:	b.eq	40334c <ferror@plt+0x181c>  // b.none
  403268:	mov	w3, #0xa                   	// #10
  40326c:	udiv	w3, w5, w3
  403270:	sxtw	x3, w3
  403274:	adrp	x6, 404000 <ferror@plt+0x24d0>
  403278:	add	x6, x6, #0xf9d
  40327c:	ldrsb	w6, [x3, x6]
  403280:	cbz	w5, 403354 <ferror@plt+0x1824>
  403284:	mov	x19, #0xffffffffffffffff    	// #-1
  403288:	lsr	x20, x1, x5
  40328c:	lsl	x19, x19, x5
  403290:	bic	x1, x1, x19
  403294:	mov	x3, x4
  403298:	strb	w6, [x3], #1
  40329c:	tbz	w0, #0, 4032b4 <ferror@plt+0x1784>
  4032a0:	cmp	w6, #0x42
  4032a4:	b.eq	4032b4 <ferror@plt+0x1784>  // b.none
  4032a8:	add	x3, x4, #0x3
  4032ac:	mov	w5, #0x4269                	// #17001
  4032b0:	sturh	w5, [x4, #1]
  4032b4:	strb	wzr, [x3]
  4032b8:	add	x22, sp, #0x40
  4032bc:	cbz	x1, 403378 <ferror@plt+0x1848>
  4032c0:	sub	w2, w2, #0x14
  4032c4:	lsr	x1, x1, x2
  4032c8:	tbz	w0, #2, 403360 <ferror@plt+0x1830>
  4032cc:	add	x1, x1, #0x5
  4032d0:	mov	x0, #0xa                   	// #10
  4032d4:	udiv	x19, x1, x0
  4032d8:	udiv	x1, x19, x0
  4032dc:	msub	x0, x1, x0, x19
  4032e0:	cmp	x0, #0x0
  4032e4:	csel	x19, x19, x1, ne  // ne = any
  4032e8:	cbz	x19, 403378 <ferror@plt+0x1848>
  4032ec:	bl	4017c0 <localeconv@plt>
  4032f0:	cbz	x0, 403304 <ferror@plt+0x17d4>
  4032f4:	ldr	x4, [x0]
  4032f8:	cbz	x4, 403304 <ferror@plt+0x17d4>
  4032fc:	ldrsb	w1, [x4]
  403300:	cbnz	w1, 40330c <ferror@plt+0x17dc>
  403304:	adrp	x0, 404000 <ferror@plt+0x24d0>
  403308:	add	x4, x0, #0xf9b
  40330c:	adrp	x2, 404000 <ferror@plt+0x24d0>
  403310:	mov	x6, x21
  403314:	mov	x5, x19
  403318:	mov	w3, w20
  40331c:	add	x2, x2, #0xfa5
  403320:	mov	x0, x22
  403324:	mov	x1, #0x20                  	// #32
  403328:	bl	4017b0 <snprintf@plt>
  40332c:	mov	x0, x22
  403330:	bl	4018a0 <strdup@plt>
  403334:	ldp	x19, x20, [sp, #16]
  403338:	ldp	x21, x22, [sp, #32]
  40333c:	ldp	x29, x30, [sp], #96
  403340:	ret
  403344:	mov	x4, x21
  403348:	b	403240 <ferror@plt+0x1710>
  40334c:	mov	x3, #0x0                   	// #0
  403350:	b	403274 <ferror@plt+0x1744>
  403354:	mov	w20, w1
  403358:	mov	x1, #0x0                   	// #0
  40335c:	b	403294 <ferror@plt+0x1764>
  403360:	add	x1, x1, #0x32
  403364:	mov	x19, #0x64                  	// #100
  403368:	udiv	x19, x1, x19
  40336c:	cmp	x19, #0xa
  403370:	b.ne	4032e8 <ferror@plt+0x17b8>  // b.any
  403374:	add	w20, w20, #0x1
  403378:	mov	x4, x21
  40337c:	mov	w3, w20
  403380:	mov	x0, x22
  403384:	adrp	x2, 404000 <ferror@plt+0x24d0>
  403388:	mov	x1, #0x20                  	// #32
  40338c:	add	x2, x2, #0xfaf
  403390:	bl	4017b0 <snprintf@plt>
  403394:	b	40332c <ferror@plt+0x17fc>
  403398:	cbnz	x0, 4033bc <ferror@plt+0x188c>
  40339c:	mov	w0, #0xffffffff            	// #-1
  4033a0:	ret
  4033a4:	mov	w0, #0xffffffff            	// #-1
  4033a8:	ldp	x19, x20, [sp, #16]
  4033ac:	ldp	x21, x22, [sp, #32]
  4033b0:	ldp	x23, x24, [sp, #48]
  4033b4:	ldp	x29, x30, [sp], #64
  4033b8:	ret
  4033bc:	stp	x29, x30, [sp, #-64]!
  4033c0:	mov	x29, sp
  4033c4:	stp	x19, x20, [sp, #16]
  4033c8:	mov	x19, x0
  4033cc:	stp	x21, x22, [sp, #32]
  4033d0:	stp	x23, x24, [sp, #48]
  4033d4:	ldrsb	w0, [x0]
  4033d8:	cbz	w0, 4033a4 <ferror@plt+0x1874>
  4033dc:	cmp	x1, #0x0
  4033e0:	mov	x22, x1
  4033e4:	mov	x23, x2
  4033e8:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4033ec:	b.eq	4033a4 <ferror@plt+0x1874>  // b.none
  4033f0:	mov	x24, x3
  4033f4:	cbz	x3, 4033a4 <ferror@plt+0x1874>
  4033f8:	mov	x0, #0x0                   	// #0
  4033fc:	mov	x20, #0x0                   	// #0
  403400:	ldrsb	w1, [x19]
  403404:	cbnz	w1, 403410 <ferror@plt+0x18e0>
  403408:	mov	x0, x20
  40340c:	b	4033a8 <ferror@plt+0x1878>
  403410:	cmp	x23, x20
  403414:	b.ls	403478 <ferror@plt+0x1948>  // b.plast
  403418:	cmp	x0, #0x0
  40341c:	csel	x0, x0, x19, ne  // ne = any
  403420:	cmp	w1, #0x2c
  403424:	ldrsb	w1, [x19, #1]
  403428:	csel	x21, x19, xzr, eq  // eq = none
  40342c:	cbnz	w1, 40346c <ferror@plt+0x193c>
  403430:	add	x21, x19, #0x1
  403434:	cmp	x0, x21
  403438:	b.cs	4033a4 <ferror@plt+0x1874>  // b.hs, b.nlast
  40343c:	sub	x1, x21, x0
  403440:	blr	x24
  403444:	mov	w1, w0
  403448:	cmn	w0, #0x1
  40344c:	b.eq	4033a4 <ferror@plt+0x1874>  // b.none
  403450:	str	w1, [x22, x20, lsl #2]
  403454:	add	x0, x20, #0x1
  403458:	ldrsb	w1, [x21]
  40345c:	cbz	w1, 4033a8 <ferror@plt+0x1878>
  403460:	mov	x20, x0
  403464:	mov	x0, #0x0                   	// #0
  403468:	b	403470 <ferror@plt+0x1940>
  40346c:	cbnz	x21, 403434 <ferror@plt+0x1904>
  403470:	add	x19, x19, #0x1
  403474:	b	403400 <ferror@plt+0x18d0>
  403478:	mov	w0, #0xfffffffe            	// #-2
  40347c:	b	4033a8 <ferror@plt+0x1878>
  403480:	cbz	x0, 4034f4 <ferror@plt+0x19c4>
  403484:	stp	x29, x30, [sp, #-32]!
  403488:	mov	x29, sp
  40348c:	str	x19, [sp, #16]
  403490:	mov	x19, x3
  403494:	mov	x3, x4
  403498:	ldrsb	w4, [x0]
  40349c:	cbz	w4, 4034fc <ferror@plt+0x19cc>
  4034a0:	cbz	x19, 4034fc <ferror@plt+0x19cc>
  4034a4:	ldr	x5, [x19]
  4034a8:	cmp	x5, x2
  4034ac:	b.hi	4034fc <ferror@plt+0x19cc>  // b.pmore
  4034b0:	cmp	w4, #0x2b
  4034b4:	b.ne	4034ec <ferror@plt+0x19bc>  // b.any
  4034b8:	add	x0, x0, #0x1
  4034bc:	ldr	x4, [x19]
  4034c0:	sub	x2, x2, x4
  4034c4:	add	x1, x1, x4, lsl #2
  4034c8:	bl	403398 <ferror@plt+0x1868>
  4034cc:	cmp	w0, #0x0
  4034d0:	b.le	4034e0 <ferror@plt+0x19b0>
  4034d4:	ldr	x1, [x19]
  4034d8:	add	x1, x1, w0, sxtw
  4034dc:	str	x1, [x19]
  4034e0:	ldr	x19, [sp, #16]
  4034e4:	ldp	x29, x30, [sp], #32
  4034e8:	ret
  4034ec:	str	xzr, [x19]
  4034f0:	b	4034bc <ferror@plt+0x198c>
  4034f4:	mov	w0, #0xffffffff            	// #-1
  4034f8:	ret
  4034fc:	mov	w0, #0xffffffff            	// #-1
  403500:	b	4034e0 <ferror@plt+0x19b0>
  403504:	cmp	x0, #0x0
  403508:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  40350c:	b.eq	4035c4 <ferror@plt+0x1a94>  // b.none
  403510:	stp	x29, x30, [sp, #-64]!
  403514:	mov	x29, sp
  403518:	stp	x19, x20, [sp, #16]
  40351c:	mov	x20, x1
  403520:	stp	x21, x22, [sp, #32]
  403524:	str	x23, [sp, #48]
  403528:	cbz	x1, 4035cc <ferror@plt+0x1a9c>
  40352c:	mov	x22, x2
  403530:	mov	x19, x0
  403534:	mov	w23, #0x1                   	// #1
  403538:	mov	x0, #0x0                   	// #0
  40353c:	ldrsb	w1, [x19]
  403540:	cbz	w1, 403598 <ferror@plt+0x1a68>
  403544:	cmp	x0, #0x0
  403548:	csel	x0, x0, x19, ne  // ne = any
  40354c:	cmp	w1, #0x2c
  403550:	ldrsb	w1, [x19, #1]
  403554:	csel	x21, x19, xzr, eq  // eq = none
  403558:	cbnz	w1, 4035b0 <ferror@plt+0x1a80>
  40355c:	add	x21, x19, #0x1
  403560:	cmp	x0, x21
  403564:	b.cs	4035d4 <ferror@plt+0x1aa4>  // b.hs, b.nlast
  403568:	sub	x1, x21, x0
  40356c:	blr	x22
  403570:	tbnz	w0, #31, 40359c <ferror@plt+0x1a6c>
  403574:	asr	w1, w0, #3
  403578:	and	w3, w0, #0x7
  40357c:	sxtw	x1, w1
  403580:	lsl	w3, w23, w3
  403584:	ldrb	w0, [x20, x1]
  403588:	orr	w3, w3, w0
  40358c:	strb	w3, [x20, x1]
  403590:	ldrsb	w0, [x21]
  403594:	cbnz	w0, 4035bc <ferror@plt+0x1a8c>
  403598:	mov	w0, #0x0                   	// #0
  40359c:	ldp	x19, x20, [sp, #16]
  4035a0:	ldp	x21, x22, [sp, #32]
  4035a4:	ldr	x23, [sp, #48]
  4035a8:	ldp	x29, x30, [sp], #64
  4035ac:	ret
  4035b0:	cbnz	x21, 403560 <ferror@plt+0x1a30>
  4035b4:	add	x19, x19, #0x1
  4035b8:	b	40353c <ferror@plt+0x1a0c>
  4035bc:	mov	x0, #0x0                   	// #0
  4035c0:	b	4035b4 <ferror@plt+0x1a84>
  4035c4:	mov	w0, #0xffffffea            	// #-22
  4035c8:	ret
  4035cc:	mov	w0, #0xffffffea            	// #-22
  4035d0:	b	40359c <ferror@plt+0x1a6c>
  4035d4:	mov	w0, #0xffffffff            	// #-1
  4035d8:	b	40359c <ferror@plt+0x1a6c>
  4035dc:	cmp	x0, #0x0
  4035e0:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4035e4:	b.eq	403680 <ferror@plt+0x1b50>  // b.none
  4035e8:	stp	x29, x30, [sp, #-48]!
  4035ec:	mov	x29, sp
  4035f0:	stp	x19, x20, [sp, #16]
  4035f4:	mov	x20, x1
  4035f8:	stp	x21, x22, [sp, #32]
  4035fc:	cbz	x1, 403688 <ferror@plt+0x1b58>
  403600:	mov	x22, x2
  403604:	mov	x19, x0
  403608:	mov	x0, #0x0                   	// #0
  40360c:	ldrsb	w1, [x19]
  403610:	cbz	w1, 403658 <ferror@plt+0x1b28>
  403614:	cmp	x0, #0x0
  403618:	csel	x0, x0, x19, ne  // ne = any
  40361c:	cmp	w1, #0x2c
  403620:	ldrsb	w1, [x19, #1]
  403624:	csel	x21, x19, xzr, eq  // eq = none
  403628:	cbnz	w1, 40366c <ferror@plt+0x1b3c>
  40362c:	add	x21, x19, #0x1
  403630:	cmp	x0, x21
  403634:	b.cs	403690 <ferror@plt+0x1b60>  // b.hs, b.nlast
  403638:	sub	x1, x21, x0
  40363c:	blr	x22
  403640:	tbnz	x0, #63, 40365c <ferror@plt+0x1b2c>
  403644:	ldr	x1, [x20]
  403648:	orr	x0, x1, x0
  40364c:	str	x0, [x20]
  403650:	ldrsb	w0, [x21]
  403654:	cbnz	w0, 403678 <ferror@plt+0x1b48>
  403658:	mov	w0, #0x0                   	// #0
  40365c:	ldp	x19, x20, [sp, #16]
  403660:	ldp	x21, x22, [sp, #32]
  403664:	ldp	x29, x30, [sp], #48
  403668:	ret
  40366c:	cbnz	x21, 403630 <ferror@plt+0x1b00>
  403670:	add	x19, x19, #0x1
  403674:	b	40360c <ferror@plt+0x1adc>
  403678:	mov	x0, #0x0                   	// #0
  40367c:	b	403670 <ferror@plt+0x1b40>
  403680:	mov	w0, #0xffffffea            	// #-22
  403684:	ret
  403688:	mov	w0, #0xffffffea            	// #-22
  40368c:	b	40365c <ferror@plt+0x1b2c>
  403690:	mov	w0, #0xffffffff            	// #-1
  403694:	b	40365c <ferror@plt+0x1b2c>
  403698:	stp	x29, x30, [sp, #-80]!
  40369c:	mov	x29, sp
  4036a0:	stp	x19, x20, [sp, #16]
  4036a4:	stp	x21, x22, [sp, #32]
  4036a8:	stp	x23, x24, [sp, #48]
  4036ac:	str	xzr, [sp, #72]
  4036b0:	cbnz	x0, 4036cc <ferror@plt+0x1b9c>
  4036b4:	mov	w0, #0x0                   	// #0
  4036b8:	ldp	x19, x20, [sp, #16]
  4036bc:	ldp	x21, x22, [sp, #32]
  4036c0:	ldp	x23, x24, [sp, #48]
  4036c4:	ldp	x29, x30, [sp], #80
  4036c8:	ret
  4036cc:	str	w3, [x1]
  4036d0:	mov	x19, x0
  4036d4:	str	w3, [x2]
  4036d8:	mov	x23, x1
  4036dc:	mov	x21, x2
  4036e0:	mov	w22, w3
  4036e4:	bl	401ab0 <__errno_location@plt>
  4036e8:	str	wzr, [x0]
  4036ec:	mov	x20, x0
  4036f0:	add	x24, sp, #0x48
  4036f4:	ldrsb	w0, [x19]
  4036f8:	cmp	w0, #0x3a
  4036fc:	b.ne	403740 <ferror@plt+0x1c10>  // b.any
  403700:	add	x19, x19, #0x1
  403704:	mov	x1, x24
  403708:	mov	x0, x19
  40370c:	mov	w2, #0xa                   	// #10
  403710:	bl	401990 <strtol@plt>
  403714:	str	w0, [x21]
  403718:	ldr	w0, [x20]
  40371c:	cbnz	w0, 403738 <ferror@plt+0x1c08>
  403720:	ldr	x0, [sp, #72]
  403724:	cbz	x0, 403738 <ferror@plt+0x1c08>
  403728:	ldrsb	w1, [x0]
  40372c:	cbnz	w1, 403738 <ferror@plt+0x1c08>
  403730:	cmp	x0, x19
  403734:	b.ne	4036b4 <ferror@plt+0x1b84>  // b.any
  403738:	mov	w0, #0xffffffff            	// #-1
  40373c:	b	4036b8 <ferror@plt+0x1b88>
  403740:	mov	x1, x24
  403744:	mov	x0, x19
  403748:	mov	w2, #0xa                   	// #10
  40374c:	bl	401990 <strtol@plt>
  403750:	str	w0, [x23]
  403754:	str	w0, [x21]
  403758:	ldr	w0, [x20]
  40375c:	cbnz	w0, 403738 <ferror@plt+0x1c08>
  403760:	ldr	x4, [sp, #72]
  403764:	cbz	x4, 403738 <ferror@plt+0x1c08>
  403768:	cmp	x4, x19
  40376c:	b.eq	403738 <ferror@plt+0x1c08>  // b.none
  403770:	ldrsb	w1, [x4]
  403774:	cmp	w1, #0x3a
  403778:	b.ne	40378c <ferror@plt+0x1c5c>  // b.any
  40377c:	ldrsb	w1, [x4, #1]
  403780:	cbnz	w1, 403794 <ferror@plt+0x1c64>
  403784:	str	w22, [x21]
  403788:	b	4036b8 <ferror@plt+0x1b88>
  40378c:	cmp	w1, #0x2d
  403790:	b.ne	4036b4 <ferror@plt+0x1b84>  // b.any
  403794:	add	x19, x4, #0x1
  403798:	str	wzr, [x20]
  40379c:	str	xzr, [sp, #72]
  4037a0:	b	403704 <ferror@plt+0x1bd4>
  4037a4:	stp	x29, x30, [sp, #-80]!
  4037a8:	mov	x29, sp
  4037ac:	stp	x19, x20, [sp, #16]
  4037b0:	mov	x19, x1
  4037b4:	stp	x21, x22, [sp, #32]
  4037b8:	add	x22, sp, #0x40
  4037bc:	str	x23, [sp, #48]
  4037c0:	add	x23, sp, #0x48
  4037c4:	cmp	x0, #0x0
  4037c8:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  4037cc:	b.ne	4037d8 <ferror@plt+0x1ca8>  // b.any
  4037d0:	mov	w0, #0x0                   	// #0
  4037d4:	b	403860 <ferror@plt+0x1d30>
  4037d8:	mov	x1, x22
  4037dc:	bl	402418 <ferror@plt+0x8e8>
  4037e0:	mov	x1, x23
  4037e4:	mov	x20, x0
  4037e8:	mov	x0, x19
  4037ec:	bl	402418 <ferror@plt+0x8e8>
  4037f0:	mov	x19, x0
  4037f4:	ldp	x21, x0, [sp, #64]
  4037f8:	adds	x1, x21, x0
  4037fc:	b.eq	40385c <ferror@plt+0x1d2c>  // b.none
  403800:	cmp	x1, #0x1
  403804:	b.ne	403828 <ferror@plt+0x1cf8>  // b.any
  403808:	cbz	x20, 403818 <ferror@plt+0x1ce8>
  40380c:	ldrsb	w1, [x20]
  403810:	cmp	w1, #0x2f
  403814:	b.eq	40385c <ferror@plt+0x1d2c>  // b.none
  403818:	cbz	x19, 4037d0 <ferror@plt+0x1ca0>
  40381c:	ldrsb	w1, [x19]
  403820:	cmp	w1, #0x2f
  403824:	b.eq	40385c <ferror@plt+0x1d2c>  // b.none
  403828:	cmp	x20, #0x0
  40382c:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  403830:	b.eq	4037d0 <ferror@plt+0x1ca0>  // b.none
  403834:	cmp	x21, x0
  403838:	b.ne	4037d0 <ferror@plt+0x1ca0>  // b.any
  40383c:	mov	x2, x21
  403840:	mov	x1, x19
  403844:	mov	x0, x20
  403848:	bl	401820 <strncmp@plt>
  40384c:	cbnz	w0, 4037d0 <ferror@plt+0x1ca0>
  403850:	add	x0, x20, x21
  403854:	add	x19, x19, x21
  403858:	b	4037c4 <ferror@plt+0x1c94>
  40385c:	mov	w0, #0x1                   	// #1
  403860:	ldp	x19, x20, [sp, #16]
  403864:	ldp	x21, x22, [sp, #32]
  403868:	ldr	x23, [sp, #48]
  40386c:	ldp	x29, x30, [sp], #80
  403870:	ret
  403874:	stp	x29, x30, [sp, #-64]!
  403878:	mov	x29, sp
  40387c:	stp	x19, x20, [sp, #16]
  403880:	stp	x21, x22, [sp, #32]
  403884:	mov	x21, x1
  403888:	orr	x1, x0, x1
  40388c:	stp	x23, x24, [sp, #48]
  403890:	cbnz	x1, 4038b0 <ferror@plt+0x1d80>
  403894:	adrp	x0, 404000 <ferror@plt+0x24d0>
  403898:	add	x0, x0, #0xaff
  40389c:	ldp	x19, x20, [sp, #16]
  4038a0:	ldp	x21, x22, [sp, #32]
  4038a4:	ldp	x23, x24, [sp, #48]
  4038a8:	ldp	x29, x30, [sp], #64
  4038ac:	b	4018a0 <strdup@plt>
  4038b0:	mov	x23, x0
  4038b4:	mov	x22, x2
  4038b8:	cbnz	x0, 4038d8 <ferror@plt+0x1da8>
  4038bc:	mov	x0, x21
  4038c0:	mov	x1, x2
  4038c4:	ldp	x19, x20, [sp, #16]
  4038c8:	ldp	x21, x22, [sp, #32]
  4038cc:	ldp	x23, x24, [sp, #48]
  4038d0:	ldp	x29, x30, [sp], #64
  4038d4:	b	4019e0 <strndup@plt>
  4038d8:	cbz	x21, 40389c <ferror@plt+0x1d6c>
  4038dc:	bl	401700 <strlen@plt>
  4038e0:	mov	x20, x0
  4038e4:	mvn	x0, x0
  4038e8:	cmp	x22, x0
  4038ec:	b.hi	40393c <ferror@plt+0x1e0c>  // b.pmore
  4038f0:	add	x24, x22, x20
  4038f4:	add	x0, x24, #0x1
  4038f8:	bl	401800 <malloc@plt>
  4038fc:	mov	x19, x0
  403900:	cbz	x0, 403924 <ferror@plt+0x1df4>
  403904:	mov	x2, x20
  403908:	mov	x1, x23
  40390c:	bl	4016d0 <memcpy@plt>
  403910:	mov	x2, x22
  403914:	mov	x1, x21
  403918:	add	x0, x19, x20
  40391c:	bl	4016d0 <memcpy@plt>
  403920:	strb	wzr, [x19, x24]
  403924:	mov	x0, x19
  403928:	ldp	x19, x20, [sp, #16]
  40392c:	ldp	x21, x22, [sp, #32]
  403930:	ldp	x23, x24, [sp, #48]
  403934:	ldp	x29, x30, [sp], #64
  403938:	ret
  40393c:	mov	x19, #0x0                   	// #0
  403940:	b	403924 <ferror@plt+0x1df4>
  403944:	stp	x29, x30, [sp, #-32]!
  403948:	mov	x29, sp
  40394c:	stp	x19, x20, [sp, #16]
  403950:	mov	x20, x0
  403954:	mov	x19, x1
  403958:	cbz	x1, 40397c <ferror@plt+0x1e4c>
  40395c:	mov	x0, x1
  403960:	bl	401700 <strlen@plt>
  403964:	mov	x2, x0
  403968:	mov	x1, x19
  40396c:	mov	x0, x20
  403970:	ldp	x19, x20, [sp, #16]
  403974:	ldp	x29, x30, [sp], #32
  403978:	b	403874 <ferror@plt+0x1d44>
  40397c:	mov	x2, #0x0                   	// #0
  403980:	b	403968 <ferror@plt+0x1e38>
  403984:	stp	x29, x30, [sp, #-288]!
  403988:	mov	x29, sp
  40398c:	str	x19, [sp, #16]
  403990:	mov	x19, x0
  403994:	add	x0, sp, #0x120
  403998:	stp	x0, x0, [sp, #80]
  40399c:	add	x0, sp, #0xf0
  4039a0:	str	x0, [sp, #96]
  4039a4:	mov	w0, #0xffffffd0            	// #-48
  4039a8:	str	w0, [sp, #104]
  4039ac:	mov	w0, #0xffffff80            	// #-128
  4039b0:	str	w0, [sp, #108]
  4039b4:	add	x0, sp, #0x48
  4039b8:	stp	x2, x3, [sp, #240]
  4039bc:	ldp	x2, x3, [sp, #80]
  4039c0:	stp	x2, x3, [sp, #32]
  4039c4:	ldp	x2, x3, [sp, #96]
  4039c8:	stp	x2, x3, [sp, #48]
  4039cc:	add	x2, sp, #0x20
  4039d0:	str	q0, [sp, #112]
  4039d4:	str	q1, [sp, #128]
  4039d8:	str	q2, [sp, #144]
  4039dc:	str	q3, [sp, #160]
  4039e0:	str	q4, [sp, #176]
  4039e4:	str	q5, [sp, #192]
  4039e8:	str	q6, [sp, #208]
  4039ec:	str	q7, [sp, #224]
  4039f0:	stp	x4, x5, [sp, #256]
  4039f4:	stp	x6, x7, [sp, #272]
  4039f8:	bl	4019d0 <vasprintf@plt>
  4039fc:	tbnz	w0, #31, 403a2c <ferror@plt+0x1efc>
  403a00:	ldr	x1, [sp, #72]
  403a04:	sxtw	x2, w0
  403a08:	mov	x0, x19
  403a0c:	bl	403874 <ferror@plt+0x1d44>
  403a10:	mov	x19, x0
  403a14:	ldr	x0, [sp, #72]
  403a18:	bl	4019b0 <free@plt>
  403a1c:	mov	x0, x19
  403a20:	ldr	x19, [sp, #16]
  403a24:	ldp	x29, x30, [sp], #288
  403a28:	ret
  403a2c:	mov	x19, #0x0                   	// #0
  403a30:	b	403a1c <ferror@plt+0x1eec>
  403a34:	stp	x29, x30, [sp, #-80]!
  403a38:	mov	x29, sp
  403a3c:	stp	x23, x24, [sp, #48]
  403a40:	ldr	x23, [x0]
  403a44:	stp	x19, x20, [sp, #16]
  403a48:	mov	x20, x0
  403a4c:	stp	x21, x22, [sp, #32]
  403a50:	ldrsb	w0, [x23]
  403a54:	cbz	w0, 403a80 <ferror@plt+0x1f50>
  403a58:	mov	x0, x23
  403a5c:	mov	x22, x1
  403a60:	mov	x21, x2
  403a64:	mov	w24, w3
  403a68:	mov	x1, x2
  403a6c:	bl	4019f0 <strspn@plt>
  403a70:	add	x19, x23, x0
  403a74:	ldrsb	w23, [x23, x0]
  403a78:	cbnz	w23, 403a88 <ferror@plt+0x1f58>
  403a7c:	str	x19, [x20]
  403a80:	mov	x19, #0x0                   	// #0
  403a84:	b	403af4 <ferror@plt+0x1fc4>
  403a88:	cbz	w24, 403b3c <ferror@plt+0x200c>
  403a8c:	adrp	x0, 404000 <ferror@plt+0x24d0>
  403a90:	mov	w1, w23
  403a94:	add	x0, x0, #0xfb4
  403a98:	bl	401a00 <strchr@plt>
  403a9c:	cbz	x0, 403b0c <ferror@plt+0x1fdc>
  403aa0:	add	x1, sp, #0x48
  403aa4:	add	x24, x19, #0x1
  403aa8:	mov	x0, x24
  403aac:	strb	w23, [sp, #72]
  403ab0:	strb	wzr, [sp, #73]
  403ab4:	bl	402480 <ferror@plt+0x950>
  403ab8:	add	x1, x19, x0
  403abc:	str	x0, [x22]
  403ac0:	ldrsb	w1, [x1, #1]
  403ac4:	cbz	w1, 403a7c <ferror@plt+0x1f4c>
  403ac8:	cmp	w23, w1
  403acc:	b.ne	403a7c <ferror@plt+0x1f4c>  // b.any
  403ad0:	add	x0, x0, #0x2
  403ad4:	add	x22, x19, x0
  403ad8:	ldrsb	w1, [x19, x0]
  403adc:	cbz	w1, 403aec <ferror@plt+0x1fbc>
  403ae0:	mov	x0, x21
  403ae4:	bl	401a00 <strchr@plt>
  403ae8:	cbz	x0, 403a7c <ferror@plt+0x1f4c>
  403aec:	mov	x19, x24
  403af0:	str	x22, [x20]
  403af4:	mov	x0, x19
  403af8:	ldp	x19, x20, [sp, #16]
  403afc:	ldp	x21, x22, [sp, #32]
  403b00:	ldp	x23, x24, [sp, #48]
  403b04:	ldp	x29, x30, [sp], #80
  403b08:	ret
  403b0c:	mov	x1, x21
  403b10:	mov	x0, x19
  403b14:	bl	402480 <ferror@plt+0x950>
  403b18:	str	x0, [x22]
  403b1c:	add	x22, x19, x0
  403b20:	ldrsb	w1, [x19, x0]
  403b24:	cbz	w1, 403b34 <ferror@plt+0x2004>
  403b28:	mov	x0, x21
  403b2c:	bl	401a00 <strchr@plt>
  403b30:	cbz	x0, 403a7c <ferror@plt+0x1f4c>
  403b34:	str	x22, [x20]
  403b38:	b	403af4 <ferror@plt+0x1fc4>
  403b3c:	mov	x1, x21
  403b40:	mov	x0, x19
  403b44:	bl	401a80 <strcspn@plt>
  403b48:	str	x0, [x22]
  403b4c:	add	x0, x19, x0
  403b50:	str	x0, [x20]
  403b54:	b	403af4 <ferror@plt+0x1fc4>
  403b58:	stp	x29, x30, [sp, #-32]!
  403b5c:	mov	x29, sp
  403b60:	str	x19, [sp, #16]
  403b64:	mov	x19, x0
  403b68:	mov	x0, x19
  403b6c:	bl	401850 <fgetc@plt>
  403b70:	cmn	w0, #0x1
  403b74:	b.eq	403b90 <ferror@plt+0x2060>  // b.none
  403b78:	cmp	w0, #0xa
  403b7c:	b.ne	403b68 <ferror@plt+0x2038>  // b.any
  403b80:	mov	w0, #0x0                   	// #0
  403b84:	ldr	x19, [sp, #16]
  403b88:	ldp	x29, x30, [sp], #32
  403b8c:	ret
  403b90:	mov	w0, #0x1                   	// #1
  403b94:	b	403b84 <ferror@plt+0x2054>
  403b98:	stp	x29, x30, [sp, #-64]!
  403b9c:	mov	x29, sp
  403ba0:	stp	x19, x20, [sp, #16]
  403ba4:	mov	x19, x0
  403ba8:	mov	x20, x1
  403bac:	stp	x21, x22, [sp, #32]
  403bb0:	mov	x22, x2
  403bb4:	str	x23, [sp, #48]
  403bb8:	bl	401ab0 <__errno_location@plt>
  403bbc:	str	wzr, [x0]
  403bc0:	cbz	x19, 403c20 <ferror@plt+0x20f0>
  403bc4:	ldrsb	w23, [x19]
  403bc8:	cbz	w23, 403c20 <ferror@plt+0x20f0>
  403bcc:	mov	x21, x0
  403bd0:	bl	401980 <__ctype_b_loc@plt>
  403bd4:	ldr	x0, [x0]
  403bd8:	ldrh	w0, [x0, w23, sxtw #1]
  403bdc:	tbz	w0, #11, 403c20 <ferror@plt+0x20f0>
  403be0:	mov	x1, x20
  403be4:	mov	x0, x19
  403be8:	mov	w2, #0xa                   	// #10
  403bec:	bl	4016f0 <strtoul@plt>
  403bf0:	str	w0, [x22]
  403bf4:	ldr	w0, [x21]
  403bf8:	cbz	w0, 403c14 <ferror@plt+0x20e4>
  403bfc:	neg	w0, w0
  403c00:	ldp	x19, x20, [sp, #16]
  403c04:	ldp	x21, x22, [sp, #32]
  403c08:	ldr	x23, [sp, #48]
  403c0c:	ldp	x29, x30, [sp], #64
  403c10:	ret
  403c14:	ldr	x1, [x20]
  403c18:	cmp	x1, x19
  403c1c:	b.ne	403c00 <ferror@plt+0x20d0>  // b.any
  403c20:	mov	w0, #0xffffffea            	// #-22
  403c24:	b	403c00 <ferror@plt+0x20d0>
  403c28:	cbz	x0, 403c50 <ferror@plt+0x2120>
  403c2c:	stp	x29, x30, [sp, #-16]!
  403c30:	mov	x29, sp
  403c34:	bl	401a00 <strchr@plt>
  403c38:	mov	x2, x0
  403c3c:	cbz	x0, 403c44 <ferror@plt+0x2114>
  403c40:	add	x2, x0, #0x1
  403c44:	mov	x0, x2
  403c48:	ldp	x29, x30, [sp], #16
  403c4c:	ret
  403c50:	ret
  403c54:	stp	x29, x30, [sp, #-48]!
  403c58:	mov	x29, sp
  403c5c:	stp	x19, x20, [sp, #16]
  403c60:	sxtw	x19, w0
  403c64:	mov	x20, x2
  403c68:	mov	x0, x19
  403c6c:	str	x21, [sp, #32]
  403c70:	mov	x21, x1
  403c74:	bl	4018d0 <__sched_cpualloc@plt>
  403c78:	cbz	x0, 403ca0 <ferror@plt+0x2170>
  403c7c:	cbz	x21, 403c90 <ferror@plt+0x2160>
  403c80:	add	x3, x19, #0x3f
  403c84:	lsr	x3, x3, #6
  403c88:	lsl	x3, x3, #3
  403c8c:	str	x3, [x21]
  403c90:	cbz	x20, 403ca0 <ferror@plt+0x2170>
  403c94:	add	x19, x19, #0x3f
  403c98:	and	x19, x19, #0xffffffffffffffc0
  403c9c:	str	x19, [x20]
  403ca0:	ldp	x19, x20, [sp, #16]
  403ca4:	ldr	x21, [sp, #32]
  403ca8:	ldp	x29, x30, [sp], #48
  403cac:	ret
  403cb0:	b	401710 <__sched_cpufree@plt>
  403cb4:	stp	x29, x30, [sp, #-80]!
  403cb8:	mov	x2, #0x0                   	// #0
  403cbc:	mov	w0, #0x800                 	// #2048
  403cc0:	mov	x29, sp
  403cc4:	str	x23, [sp, #48]
  403cc8:	add	x23, sp, #0x48
  403ccc:	mov	x1, x23
  403cd0:	stp	x19, x20, [sp, #16]
  403cd4:	stp	x21, x22, [sp, #32]
  403cd8:	bl	403c54 <ferror@plt+0x2124>
  403cdc:	cbnz	x0, 403cf8 <ferror@plt+0x21c8>
  403ce0:	mov	w0, #0xffffffff            	// #-1
  403ce4:	ldp	x19, x20, [sp, #16]
  403ce8:	ldp	x21, x22, [sp, #32]
  403cec:	ldr	x23, [sp, #48]
  403cf0:	ldp	x29, x30, [sp], #80
  403cf4:	ret
  403cf8:	mov	x19, x0
  403cfc:	mov	w22, #0xa                   	// #10
  403d00:	mov	w21, #0x800                 	// #2048
  403d04:	ldr	x2, [sp, #72]
  403d08:	mov	w1, #0x0                   	// #0
  403d0c:	mov	x0, x19
  403d10:	bl	401860 <memset@plt>
  403d14:	ldr	x2, [sp, #72]
  403d18:	mov	x3, x19
  403d1c:	mov	w1, #0x0                   	// #0
  403d20:	mov	x0, #0x7b                  	// #123
  403d24:	bl	401ad0 <syscall@plt>
  403d28:	mov	w20, w0
  403d2c:	tbz	w0, #31, 403d70 <ferror@plt+0x2240>
  403d30:	bl	401ab0 <__errno_location@plt>
  403d34:	ldr	w0, [x0]
  403d38:	cmp	w0, #0x16
  403d3c:	b.ne	403d70 <ferror@plt+0x2240>  // b.any
  403d40:	subs	w22, w22, #0x1
  403d44:	b.eq	403d70 <ferror@plt+0x2240>  // b.none
  403d48:	mov	x0, x19
  403d4c:	lsl	w21, w21, #1
  403d50:	bl	403cb0 <ferror@plt+0x2180>
  403d54:	mov	x1, x23
  403d58:	mov	w0, w21
  403d5c:	mov	x2, #0x0                   	// #0
  403d60:	bl	403c54 <ferror@plt+0x2124>
  403d64:	mov	x19, x0
  403d68:	cbnz	x0, 403d04 <ferror@plt+0x21d4>
  403d6c:	b	403ce0 <ferror@plt+0x21b0>
  403d70:	mov	x0, x19
  403d74:	bl	403cb0 <ferror@plt+0x2180>
  403d78:	lsl	w0, w20, #3
  403d7c:	b	403ce4 <ferror@plt+0x21b4>
  403d80:	stp	x29, x30, [sp, #-96]!
  403d84:	mov	x29, sp
  403d88:	stp	x19, x20, [sp, #16]
  403d8c:	mov	x20, x0
  403d90:	mov	x19, #0x0                   	// #0
  403d94:	stp	x21, x22, [sp, #32]
  403d98:	mov	x22, x2
  403d9c:	mov	x21, x3
  403da0:	stp	x23, x24, [sp, #48]
  403da4:	adrp	x23, 404000 <ferror@plt+0x24d0>
  403da8:	adrp	x24, 404000 <ferror@plt+0x24d0>
  403dac:	add	x23, x23, #0xfc0
  403db0:	add	x24, x24, #0xfb7
  403db4:	stp	x25, x26, [sp, #64]
  403db8:	lsl	x25, x3, #3
  403dbc:	mov	x26, x0
  403dc0:	stp	x27, x28, [sp, #80]
  403dc4:	mov	x27, x1
  403dc8:	mov	w1, #0x0                   	// #0
  403dcc:	cmp	x19, x25
  403dd0:	b.cc	403dfc <ferror@plt+0x22cc>  // b.lo, b.ul, b.last
  403dd4:	sub	x26, x26, w1, sxtw
  403dd8:	mov	x0, x20
  403ddc:	strb	wzr, [x26]
  403de0:	ldp	x19, x20, [sp, #16]
  403de4:	ldp	x21, x22, [sp, #32]
  403de8:	ldp	x23, x24, [sp, #48]
  403dec:	ldp	x25, x26, [sp, #64]
  403df0:	ldp	x27, x28, [sp, #80]
  403df4:	ldp	x29, x30, [sp], #96
  403df8:	ret
  403dfc:	cmp	x21, x19, lsr #3
  403e00:	b.ls	403e6c <ferror@plt+0x233c>  // b.plast
  403e04:	lsr	x0, x19, #6
  403e08:	ldr	x0, [x22, x0, lsl #3]
  403e0c:	lsr	x0, x0, x19
  403e10:	tbz	w0, #0, 403e6c <ferror@plt+0x233c>
  403e14:	add	x28, x19, #0x1
  403e18:	mvn	x3, x19
  403e1c:	mov	x0, x28
  403e20:	add	x1, x3, x0
  403e24:	cmp	x0, x25
  403e28:	b.ne	403e74 <ferror@plt+0x2344>  // b.any
  403e2c:	cbnz	x1, 403e94 <ferror@plt+0x2364>
  403e30:	mov	x28, x19
  403e34:	mov	x3, x19
  403e38:	mov	x1, x27
  403e3c:	mov	x0, x26
  403e40:	adrp	x2, 404000 <ferror@plt+0x24d0>
  403e44:	add	x2, x2, #0xfbb
  403e48:	bl	4017b0 <snprintf@plt>
  403e4c:	tbnz	w0, #31, 403ecc <ferror@plt+0x239c>
  403e50:	sxtw	x1, w0
  403e54:	cmp	x27, w0, sxtw
  403e58:	b.ls	403ecc <ferror@plt+0x239c>  // b.plast
  403e5c:	mov	x19, x28
  403e60:	add	x26, x26, x1
  403e64:	sub	x27, x27, x1
  403e68:	mov	w1, #0x1                   	// #1
  403e6c:	add	x19, x19, #0x1
  403e70:	b	403dcc <ferror@plt+0x229c>
  403e74:	cmp	x21, x0, lsr #3
  403e78:	b.ls	403e2c <ferror@plt+0x22fc>  // b.plast
  403e7c:	lsr	x2, x0, #6
  403e80:	ldr	x2, [x22, x2, lsl #3]
  403e84:	lsr	x2, x2, x0
  403e88:	tbz	w2, #0, 403e2c <ferror@plt+0x22fc>
  403e8c:	add	x0, x0, #0x1
  403e90:	b	403e20 <ferror@plt+0x22f0>
  403e94:	cmp	x1, #0x1
  403e98:	b.ne	403eb8 <ferror@plt+0x2388>  // b.any
  403e9c:	mov	x4, x28
  403ea0:	mov	x3, x19
  403ea4:	mov	x2, x24
  403ea8:	mov	x1, x27
  403eac:	mov	x0, x26
  403eb0:	bl	4017b0 <snprintf@plt>
  403eb4:	b	403e4c <ferror@plt+0x231c>
  403eb8:	add	x28, x19, x1
  403ebc:	mov	x3, x19
  403ec0:	mov	x4, x28
  403ec4:	mov	x2, x23
  403ec8:	b	403ea8 <ferror@plt+0x2378>
  403ecc:	mov	x0, #0x0                   	// #0
  403ed0:	b	403de0 <ferror@plt+0x22b0>
  403ed4:	lsl	w5, w3, #3
  403ed8:	mov	x8, x0
  403edc:	sub	w5, w5, #0x4
  403ee0:	mov	x7, x0
  403ee4:	mov	x0, #0x0                   	// #0
  403ee8:	sxtw	x6, w5
  403eec:	tbnz	w5, #31, 403efc <ferror@plt+0x23cc>
  403ef0:	sub	x4, x7, x8
  403ef4:	cmp	x4, x1
  403ef8:	b.ne	403f0c <ferror@plt+0x23dc>  // b.any
  403efc:	strb	wzr, [x7]
  403f00:	cbnz	x0, 403f08 <ferror@plt+0x23d8>
  403f04:	sub	x0, x7, #0x1
  403f08:	ret
  403f0c:	cmp	x3, x6, lsr #3
  403f10:	b.ls	403fbc <ferror@plt+0x248c>  // b.plast
  403f14:	lsr	x4, x6, #6
  403f18:	ldr	x4, [x2, x4, lsl #3]
  403f1c:	lsr	x4, x4, x5
  403f20:	and	w4, w4, #0x1
  403f24:	add	x9, x6, #0x1
  403f28:	cmp	x3, x9, lsr #3
  403f2c:	b.ls	403f48 <ferror@plt+0x2418>  // b.plast
  403f30:	lsr	x9, x9, #6
  403f34:	add	w11, w5, #0x1
  403f38:	ldr	x10, [x2, x9, lsl #3]
  403f3c:	lsr	x9, x10, x11
  403f40:	tbz	w9, #0, 403f48 <ferror@plt+0x2418>
  403f44:	orr	w4, w4, #0x2
  403f48:	add	x9, x6, #0x2
  403f4c:	cmp	x3, x9, lsr #3
  403f50:	b.ls	403f6c <ferror@plt+0x243c>  // b.plast
  403f54:	lsr	x9, x9, #6
  403f58:	add	w11, w5, #0x2
  403f5c:	ldr	x10, [x2, x9, lsl #3]
  403f60:	lsr	x9, x10, x11
  403f64:	tbz	w9, #0, 403f6c <ferror@plt+0x243c>
  403f68:	orr	w4, w4, #0x4
  403f6c:	add	x9, x6, #0x3
  403f70:	cmp	x3, x9, lsr #3
  403f74:	b.ls	403f90 <ferror@plt+0x2460>  // b.plast
  403f78:	lsr	x9, x9, #6
  403f7c:	add	w11, w5, #0x3
  403f80:	ldr	x10, [x2, x9, lsl #3]
  403f84:	lsr	x9, x10, x11
  403f88:	tbz	w9, #0, 403f90 <ferror@plt+0x2460>
  403f8c:	orr	w4, w4, #0x8
  403f90:	cmp	x0, #0x0
  403f94:	add	w10, w4, #0x30
  403f98:	ccmp	w4, #0x0, #0x4, eq  // eq = none
  403f9c:	add	w9, w4, #0x57
  403fa0:	csel	x0, x0, x7, eq  // eq = none
  403fa4:	cmp	w4, #0x9
  403fa8:	csel	w4, w9, w10, gt
  403fac:	sub	w5, w5, #0x4
  403fb0:	sub	x6, x6, #0x4
  403fb4:	strb	w4, [x7], #1
  403fb8:	b	403eec <ferror@plt+0x23bc>
  403fbc:	mov	w4, #0x0                   	// #0
  403fc0:	b	403f24 <ferror@plt+0x23f4>
  403fc4:	stp	x29, x30, [sp, #-64]!
  403fc8:	mov	x29, sp
  403fcc:	stp	x19, x20, [sp, #16]
  403fd0:	stp	x21, x22, [sp, #32]
  403fd4:	mov	x22, x0
  403fd8:	mov	x21, x1
  403fdc:	stp	x23, x24, [sp, #48]
  403fe0:	mov	x23, x2
  403fe4:	bl	401700 <strlen@plt>
  403fe8:	sxtw	x19, w0
  403fec:	cmp	w0, #0x1
  403ff0:	sub	x19, x19, #0x1
  403ff4:	add	x19, x22, x19
  403ff8:	b.le	404018 <ferror@plt+0x24e8>
  403ffc:	adrp	x1, 404000 <ferror@plt+0x24d0>
  404000:	mov	x0, x22
  404004:	add	x1, x1, #0xfc9
  404008:	mov	x2, #0x2                   	// #2
  40400c:	bl	401920 <memcmp@plt>
  404010:	cbnz	w0, 404018 <ferror@plt+0x24e8>
  404014:	add	x22, x22, #0x2
  404018:	mov	x20, #0x0                   	// #0
  40401c:	mov	x24, #0x1                   	// #1
  404020:	mov	x2, x23
  404024:	mov	x0, x21
  404028:	mov	w1, #0x0                   	// #0
  40402c:	bl	401860 <memset@plt>
  404030:	cmp	x22, x19
  404034:	b.ls	404050 <ferror@plt+0x2520>  // b.plast
  404038:	mov	w0, #0x0                   	// #0
  40403c:	ldp	x19, x20, [sp, #16]
  404040:	ldp	x21, x22, [sp, #32]
  404044:	ldp	x23, x24, [sp, #48]
  404048:	ldp	x29, x30, [sp], #64
  40404c:	ret
  404050:	ldrsb	w0, [x19]
  404054:	cmp	w0, #0x2c
  404058:	cset	x0, eq  // eq = none
  40405c:	sub	x19, x19, x0
  404060:	ldrsb	w0, [x19]
  404064:	sub	w3, w0, #0x30
  404068:	cmp	w3, #0x9
  40406c:	b.ls	404084 <ferror@plt+0x2554>  // b.plast
  404070:	bl	401ac0 <tolower@plt>
  404074:	sub	w1, w0, #0x61
  404078:	cmp	w1, #0x5
  40407c:	b.hi	404138 <ferror@plt+0x2608>  // b.pmore
  404080:	sub	w3, w0, #0x57
  404084:	tbz	w3, #0, 4040a8 <ferror@plt+0x2578>
  404088:	cmp	x23, x20, lsr #3
  40408c:	b.ls	4040a8 <ferror@plt+0x2578>  // b.plast
  404090:	lsr	x0, x20, #6
  404094:	lsl	x1, x24, x20
  404098:	lsl	x0, x0, #3
  40409c:	ldr	x2, [x21, x0]
  4040a0:	orr	x1, x2, x1
  4040a4:	str	x1, [x21, x0]
  4040a8:	tbz	w3, #1, 4040d4 <ferror@plt+0x25a4>
  4040ac:	add	w0, w20, #0x1
  4040b0:	add	w1, w20, #0x1
  4040b4:	cmp	x23, x0, lsr #3
  4040b8:	b.ls	4040d4 <ferror@plt+0x25a4>  // b.plast
  4040bc:	lsr	x0, x0, #6
  4040c0:	lsl	x2, x24, x1
  4040c4:	lsl	x0, x0, #3
  4040c8:	ldr	x1, [x21, x0]
  4040cc:	orr	x1, x1, x2
  4040d0:	str	x1, [x21, x0]
  4040d4:	tbz	w3, #2, 404100 <ferror@plt+0x25d0>
  4040d8:	add	w0, w20, #0x2
  4040dc:	add	w1, w20, #0x2
  4040e0:	cmp	x23, x0, lsr #3
  4040e4:	b.ls	404100 <ferror@plt+0x25d0>  // b.plast
  4040e8:	lsr	x0, x0, #6
  4040ec:	lsl	x2, x24, x1
  4040f0:	lsl	x0, x0, #3
  4040f4:	ldr	x1, [x21, x0]
  4040f8:	orr	x1, x1, x2
  4040fc:	str	x1, [x21, x0]
  404100:	tbz	w3, #3, 40412c <ferror@plt+0x25fc>
  404104:	add	w0, w20, #0x3
  404108:	add	w1, w20, #0x3
  40410c:	cmp	x23, x0, lsr #3
  404110:	b.ls	40412c <ferror@plt+0x25fc>  // b.plast
  404114:	lsr	x0, x0, #6
  404118:	lsl	x2, x24, x1
  40411c:	lsl	x0, x0, #3
  404120:	ldr	x1, [x21, x0]
  404124:	orr	x1, x1, x2
  404128:	str	x1, [x21, x0]
  40412c:	sub	x19, x19, #0x1
  404130:	add	x20, x20, #0x4
  404134:	b	404030 <ferror@plt+0x2500>
  404138:	mov	w0, #0xffffffff            	// #-1
  40413c:	b	40403c <ferror@plt+0x250c>
  404140:	stp	x29, x30, [sp, #-144]!
  404144:	mov	x29, sp
  404148:	stp	x19, x20, [sp, #16]
  40414c:	mov	x19, x1
  404150:	mov	x20, x2
  404154:	mov	w1, #0x0                   	// #0
  404158:	stp	x21, x22, [sp, #32]
  40415c:	mov	w22, w3
  404160:	stp	x23, x24, [sp, #48]
  404164:	lsl	x24, x2, #3
  404168:	add	x23, sp, #0x88
  40416c:	stp	x25, x26, [sp, #64]
  404170:	add	x25, sp, #0x7c
  404174:	add	x26, sp, #0x80
  404178:	stp	x27, x28, [sp, #80]
  40417c:	mov	x28, x0
  404180:	add	x27, sp, #0x84
  404184:	mov	x0, x19
  404188:	str	xzr, [sp, #136]
  40418c:	bl	401860 <memset@plt>
  404190:	mov	x0, x28
  404194:	mov	w1, #0x2c                  	// #44
  404198:	bl	403c28 <ferror@plt+0x20f8>
  40419c:	str	x0, [sp, #96]
  4041a0:	cbnz	x28, 4041bc <ferror@plt+0x268c>
  4041a4:	ldr	x0, [sp, #136]
  4041a8:	cbz	x0, 404300 <ferror@plt+0x27d0>
  4041ac:	ldrsb	w0, [x0]
  4041b0:	cmp	w0, #0x0
  4041b4:	cset	w0, ne  // ne = any
  4041b8:	b	4041d4 <ferror@plt+0x26a4>
  4041bc:	mov	x2, x25
  4041c0:	mov	x1, x23
  4041c4:	mov	x0, x28
  4041c8:	bl	403b98 <ferror@plt+0x2068>
  4041cc:	cbz	w0, 4041f0 <ferror@plt+0x26c0>
  4041d0:	mov	w0, #0x1                   	// #1
  4041d4:	ldp	x19, x20, [sp, #16]
  4041d8:	ldp	x21, x22, [sp, #32]
  4041dc:	ldp	x23, x24, [sp, #48]
  4041e0:	ldp	x25, x26, [sp, #64]
  4041e4:	ldp	x27, x28, [sp, #80]
  4041e8:	ldp	x29, x30, [sp], #144
  4041ec:	ret
  4041f0:	ldr	w0, [sp, #124]
  4041f4:	mov	w1, #0x2d                  	// #45
  4041f8:	ldr	x28, [sp, #136]
  4041fc:	str	w0, [sp, #128]
  404200:	mov	w0, #0x1                   	// #1
  404204:	str	w0, [sp, #132]
  404208:	mov	x0, x28
  40420c:	bl	403c28 <ferror@plt+0x20f8>
  404210:	mov	x4, x0
  404214:	cbnz	x0, 40423c <ferror@plt+0x270c>
  404218:	ldp	w0, w3, [sp, #124]
  40421c:	cmp	w0, w3
  404220:	b.hi	4041d0 <ferror@plt+0x26a0>  // b.pmore
  404224:	ldr	w5, [sp, #132]
  404228:	mov	x6, #0x1                   	// #1
  40422c:	cmp	w3, w0
  404230:	b.cs	4042c0 <ferror@plt+0x2790>  // b.hs, b.nlast
  404234:	ldr	x28, [sp, #96]
  404238:	b	404190 <ferror@plt+0x2660>
  40423c:	mov	x0, x28
  404240:	mov	w1, #0x2c                  	// #44
  404244:	str	x4, [sp, #104]
  404248:	bl	403c28 <ferror@plt+0x20f8>
  40424c:	cmp	x0, #0x0
  404250:	mov	x21, x0
  404254:	ldr	x4, [sp, #104]
  404258:	cset	w28, eq  // eq = none
  40425c:	cmp	w28, #0x0
  404260:	ccmp	x4, x0, #0x0, eq  // eq = none
  404264:	b.cs	404218 <ferror@plt+0x26e8>  // b.hs, b.nlast
  404268:	mov	x2, x26
  40426c:	mov	x1, x23
  404270:	mov	x0, x4
  404274:	bl	403b98 <ferror@plt+0x2068>
  404278:	cbnz	w0, 4041d0 <ferror@plt+0x26a0>
  40427c:	ldr	x0, [sp, #136]
  404280:	cbz	x0, 404218 <ferror@plt+0x26e8>
  404284:	ldrsb	w1, [x0]
  404288:	cbz	w1, 404218 <ferror@plt+0x26e8>
  40428c:	mov	w1, #0x3a                  	// #58
  404290:	bl	403c28 <ferror@plt+0x20f8>
  404294:	cbz	x0, 404218 <ferror@plt+0x26e8>
  404298:	cmp	w28, #0x0
  40429c:	ccmp	x21, x0, #0x2, eq  // eq = none
  4042a0:	b.ls	404218 <ferror@plt+0x26e8>  // b.plast
  4042a4:	mov	x2, x27
  4042a8:	mov	x1, x23
  4042ac:	bl	403b98 <ferror@plt+0x2068>
  4042b0:	cbnz	w0, 4041d0 <ferror@plt+0x26a0>
  4042b4:	ldr	w0, [sp, #132]
  4042b8:	cbnz	w0, 404218 <ferror@plt+0x26e8>
  4042bc:	b	4041d0 <ferror@plt+0x26a0>
  4042c0:	mov	w4, w0
  4042c4:	cbz	w22, 4042d0 <ferror@plt+0x27a0>
  4042c8:	cmp	x24, x4
  4042cc:	b.ls	4042f8 <ferror@plt+0x27c8>  // b.plast
  4042d0:	cmp	x20, x4, lsr #3
  4042d4:	b.ls	4042f0 <ferror@plt+0x27c0>  // b.plast
  4042d8:	lsr	x4, x4, #6
  4042dc:	lsl	x1, x6, x0
  4042e0:	lsl	x4, x4, #3
  4042e4:	ldr	x2, [x19, x4]
  4042e8:	orr	x1, x2, x1
  4042ec:	str	x1, [x19, x4]
  4042f0:	add	w0, w0, w5
  4042f4:	b	40422c <ferror@plt+0x26fc>
  4042f8:	mov	w0, #0x2                   	// #2
  4042fc:	b	4041d4 <ferror@plt+0x26a4>
  404300:	mov	w0, #0x0                   	// #0
  404304:	b	4041d4 <ferror@plt+0x26a4>
  404308:	mov	x12, #0x2060                	// #8288
  40430c:	sub	sp, sp, x12
  404310:	mov	x4, x1
  404314:	mov	w3, w0
  404318:	adrp	x2, 404000 <ferror@plt+0x24d0>
  40431c:	add	x2, x2, #0xfcc
  404320:	stp	x29, x30, [sp]
  404324:	mov	x29, sp
  404328:	mov	x1, #0x2000                	// #8192
  40432c:	stp	x19, x20, [sp, #16]
  404330:	add	x19, sp, #0x60
  404334:	mov	x0, x19
  404338:	stp	x21, x22, [sp, #32]
  40433c:	stp	x23, x24, [sp, #48]
  404340:	stp	x25, x26, [sp, #64]
  404344:	bl	4017b0 <snprintf@plt>
  404348:	mov	x0, x19
  40434c:	mov	w1, #0x0                   	// #0
  404350:	bl	401810 <open@plt>
  404354:	tbnz	w0, #31, 40443c <ferror@plt+0x290c>
  404358:	mov	x25, #0xb280                	// #45696
  40435c:	mov	x24, x19
  404360:	add	x26, sp, #0x50
  404364:	mov	x21, #0x0                   	// #0
  404368:	mov	w22, #0x0                   	// #0
  40436c:	mov	x23, #0x2000                	// #8192
  404370:	movk	x25, #0xee6, lsl #16
  404374:	mov	w20, w0
  404378:	mov	x2, #0x2000                	// #8192
  40437c:	mov	x0, x19
  404380:	mov	w1, #0x0                   	// #0
  404384:	bl	401860 <memset@plt>
  404388:	mov	x2, x23
  40438c:	mov	x1, x24
  404390:	mov	w0, w20
  404394:	bl	401a40 <read@plt>
  404398:	cmp	x0, #0x0
  40439c:	b.gt	4043ec <ferror@plt+0x28bc>
  4043a0:	b.eq	4043d8 <ferror@plt+0x28a8>  // b.none
  4043a4:	bl	401ab0 <__errno_location@plt>
  4043a8:	ldr	w0, [x0]
  4043ac:	cmp	w0, #0xb
  4043b0:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  4043b4:	b.ne	4043d8 <ferror@plt+0x28a8>  // b.any
  4043b8:	cmp	w22, #0x4
  4043bc:	b.gt	4043d8 <ferror@plt+0x28a8>
  4043c0:	add	w22, w22, #0x1
  4043c4:	mov	x0, x26
  4043c8:	mov	x1, #0x0                   	// #0
  4043cc:	stp	xzr, x25, [sp, #80]
  4043d0:	bl	4019c0 <nanosleep@plt>
  4043d4:	b	404388 <ferror@plt+0x2858>
  4043d8:	cbnz	x21, 404404 <ferror@plt+0x28d4>
  4043dc:	mov	x19, #0x0                   	// #0
  4043e0:	mov	w0, w20
  4043e4:	bl	4018c0 <close@plt>
  4043e8:	b	404440 <ferror@plt+0x2910>
  4043ec:	add	x24, x24, x0
  4043f0:	add	x21, x21, x0
  4043f4:	subs	x23, x23, x0
  4043f8:	b.eq	404404 <ferror@plt+0x28d4>  // b.none
  4043fc:	mov	w22, #0x0                   	// #0
  404400:	b	404388 <ferror@plt+0x2858>
  404404:	mov	x0, #0x0                   	// #0
  404408:	mov	w1, #0x20                  	// #32
  40440c:	ldrsb	w2, [x19, x0]
  404410:	cbnz	w2, 404418 <ferror@plt+0x28e8>
  404414:	strb	w1, [x19, x0]
  404418:	add	x0, x0, #0x1
  40441c:	cmp	x21, x0
  404420:	b.hi	40440c <ferror@plt+0x28dc>  // b.pmore
  404424:	add	x0, sp, #0x5f
  404428:	strb	wzr, [x0, x21]
  40442c:	mov	x0, x19
  404430:	bl	4018a0 <strdup@plt>
  404434:	mov	x19, x0
  404438:	b	4043e0 <ferror@plt+0x28b0>
  40443c:	mov	x19, #0x0                   	// #0
  404440:	mov	x0, x19
  404444:	mov	x12, #0x2060                	// #8288
  404448:	ldp	x29, x30, [sp]
  40444c:	ldp	x19, x20, [sp, #16]
  404450:	ldp	x21, x22, [sp, #32]
  404454:	ldp	x23, x24, [sp, #48]
  404458:	ldp	x25, x26, [sp, #64]
  40445c:	add	sp, sp, x12
  404460:	ret
  404464:	mov	x12, #0x1020                	// #4128
  404468:	sub	sp, sp, x12
  40446c:	mov	w2, w0
  404470:	adrp	x1, 404000 <ferror@plt+0x24d0>
  404474:	add	x1, x1, #0xfd8
  404478:	stp	x29, x30, [sp]
  40447c:	mov	x29, sp
  404480:	stp	x19, x20, [sp, #16]
  404484:	add	x20, sp, #0x20
  404488:	mov	x0, x20
  40448c:	bl	401770 <sprintf@plt>
  404490:	mov	x0, #0x8                   	// #8
  404494:	bl	401800 <malloc@plt>
  404498:	mov	x19, x0
  40449c:	cbnz	x0, 4044c4 <ferror@plt+0x2994>
  4044a0:	mov	x0, x19
  4044a4:	mov	x19, #0x0                   	// #0
  4044a8:	bl	4019b0 <free@plt>
  4044ac:	mov	x0, x19
  4044b0:	mov	x12, #0x1020                	// #4128
  4044b4:	ldp	x29, x30, [sp]
  4044b8:	ldp	x19, x20, [sp, #16]
  4044bc:	add	sp, sp, x12
  4044c0:	ret
  4044c4:	mov	x0, x20
  4044c8:	bl	401780 <opendir@plt>
  4044cc:	str	x0, [x19]
  4044d0:	cbnz	x0, 4044ac <ferror@plt+0x297c>
  4044d4:	b	4044a0 <ferror@plt+0x2970>
  4044d8:	stp	x29, x30, [sp, #-32]!
  4044dc:	mov	x29, sp
  4044e0:	str	x19, [sp, #16]
  4044e4:	mov	x19, x0
  4044e8:	cbz	x0, 4044f8 <ferror@plt+0x29c8>
  4044ec:	ldr	x0, [x0]
  4044f0:	cbz	x0, 4044f8 <ferror@plt+0x29c8>
  4044f4:	bl	4018b0 <closedir@plt>
  4044f8:	mov	x0, x19
  4044fc:	ldr	x19, [sp, #16]
  404500:	ldp	x29, x30, [sp], #32
  404504:	b	4019b0 <free@plt>
  404508:	cmp	x0, #0x0
  40450c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404510:	b.eq	4045d8 <ferror@plt+0x2aa8>  // b.none
  404514:	stp	x29, x30, [sp, #-80]!
  404518:	mov	x29, sp
  40451c:	stp	x19, x20, [sp, #16]
  404520:	stp	x21, x22, [sp, #32]
  404524:	mov	x22, x0
  404528:	mov	x21, x1
  40452c:	str	x23, [sp, #48]
  404530:	add	x23, sp, #0x48
  404534:	str	wzr, [x1]
  404538:	bl	401ab0 <__errno_location@plt>
  40453c:	mov	x20, x0
  404540:	str	wzr, [x0]
  404544:	ldr	x0, [x22]
  404548:	bl	401890 <readdir@plt>
  40454c:	mov	x19, x0
  404550:	cbnz	x0, 404574 <ferror@plt+0x2a44>
  404554:	ldr	w0, [x20]
  404558:	cbz	w0, 4045e0 <ferror@plt+0x2ab0>
  40455c:	mov	w0, #0xffffffff            	// #-1
  404560:	ldp	x19, x20, [sp, #16]
  404564:	ldp	x21, x22, [sp, #32]
  404568:	ldr	x23, [sp, #48]
  40456c:	ldp	x29, x30, [sp], #80
  404570:	ret
  404574:	bl	401980 <__ctype_b_loc@plt>
  404578:	ldrb	w1, [x19, #19]
  40457c:	ldr	x0, [x0]
  404580:	ldrh	w0, [x0, x1, lsl #1]
  404584:	tbnz	w0, #11, 404598 <ferror@plt+0x2a68>
  404588:	ldr	w0, [x21]
  40458c:	cbz	w0, 404544 <ferror@plt+0x2a14>
  404590:	mov	w0, #0x0                   	// #0
  404594:	b	404560 <ferror@plt+0x2a30>
  404598:	str	wzr, [x20]
  40459c:	add	x19, x19, #0x13
  4045a0:	mov	x1, x23
  4045a4:	mov	x0, x19
  4045a8:	mov	w2, #0xa                   	// #10
  4045ac:	bl	401990 <strtol@plt>
  4045b0:	str	w0, [x21]
  4045b4:	ldr	w0, [x20]
  4045b8:	cbnz	w0, 40455c <ferror@plt+0x2a2c>
  4045bc:	ldr	x0, [sp, #72]
  4045c0:	cmp	x19, x0
  4045c4:	b.eq	40455c <ferror@plt+0x2a2c>  // b.none
  4045c8:	cbz	x0, 404588 <ferror@plt+0x2a58>
  4045cc:	ldrsb	w0, [x0]
  4045d0:	cbz	w0, 404588 <ferror@plt+0x2a58>
  4045d4:	b	40455c <ferror@plt+0x2a2c>
  4045d8:	mov	w0, #0xffffffea            	// #-22
  4045dc:	ret
  4045e0:	mov	w0, #0x1                   	// #1
  4045e4:	b	404560 <ferror@plt+0x2a30>
  4045e8:	adrp	x1, 404000 <ferror@plt+0x24d0>
  4045ec:	add	x1, x1, #0xfe7
  4045f0:	b	404308 <ferror@plt+0x27d8>
  4045f4:	adrp	x1, 404000 <ferror@plt+0x24d0>
  4045f8:	add	x1, x1, #0xfef
  4045fc:	b	404308 <ferror@plt+0x27d8>
  404600:	stp	x29, x30, [sp, #-32]!
  404604:	mov	x1, #0x18                  	// #24
  404608:	mov	x0, #0x1                   	// #1
  40460c:	mov	x29, sp
  404610:	str	x19, [sp, #16]
  404614:	bl	401880 <calloc@plt>
  404618:	mov	x19, x0
  40461c:	cbnz	x0, 40463c <ferror@plt+0x2b0c>
  404620:	mov	x0, x19
  404624:	mov	x19, #0x0                   	// #0
  404628:	bl	4019b0 <free@plt>
  40462c:	mov	x0, x19
  404630:	ldr	x19, [sp, #16]
  404634:	ldp	x29, x30, [sp], #32
  404638:	ret
  40463c:	adrp	x0, 404000 <ferror@plt+0x24d0>
  404640:	add	x0, x0, #0xff4
  404644:	bl	401780 <opendir@plt>
  404648:	str	x0, [x19]
  40464c:	cbnz	x0, 40462c <ferror@plt+0x2afc>
  404650:	b	404620 <ferror@plt+0x2af0>
  404654:	stp	x29, x30, [sp, #-32]!
  404658:	mov	x29, sp
  40465c:	str	x19, [sp, #16]
  404660:	mov	x19, x0
  404664:	cbz	x0, 404674 <ferror@plt+0x2b44>
  404668:	ldr	x0, [x0]
  40466c:	cbz	x0, 404674 <ferror@plt+0x2b44>
  404670:	bl	4018b0 <closedir@plt>
  404674:	mov	x0, x19
  404678:	ldr	x19, [sp, #16]
  40467c:	ldp	x29, x30, [sp], #32
  404680:	b	4019b0 <free@plt>
  404684:	cmp	x1, #0x0
  404688:	str	x1, [x0, #8]
  40468c:	ldrb	w1, [x0, #20]
  404690:	cset	w2, ne  // ne = any
  404694:	bfxil	w1, w2, #0, #1
  404698:	strb	w1, [x0, #20]
  40469c:	ret
  4046a0:	str	w1, [x0, #16]
  4046a4:	ldrb	w1, [x0, #20]
  4046a8:	orr	w1, w1, #0x2
  4046ac:	strb	w1, [x0, #20]
  4046b0:	ret
  4046b4:	cmp	x0, #0x0
  4046b8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4046bc:	b.eq	40487c <ferror@plt+0x2d4c>  // b.none
  4046c0:	mov	x12, #0x2160                	// #8544
  4046c4:	sub	sp, sp, x12
  4046c8:	stp	x29, x30, [sp]
  4046cc:	mov	x29, sp
  4046d0:	stp	x19, x20, [sp, #16]
  4046d4:	stp	x21, x22, [sp, #32]
  4046d8:	mov	x21, x0
  4046dc:	stp	x23, x24, [sp, #48]
  4046e0:	mov	x23, x1
  4046e4:	add	x24, sp, #0x160
  4046e8:	stp	x25, x26, [sp, #64]
  4046ec:	adrp	x25, 404000 <ferror@plt+0x24d0>
  4046f0:	adrp	x26, 404000 <ferror@plt+0x24d0>
  4046f4:	str	wzr, [x1]
  4046f8:	add	x25, x25, #0xffa
  4046fc:	add	x26, x26, #0x972
  404700:	bl	401ab0 <__errno_location@plt>
  404704:	mov	x22, x0
  404708:	ldr	x0, [x21]
  40470c:	str	wzr, [x22]
  404710:	bl	401890 <readdir@plt>
  404714:	mov	x19, x0
  404718:	cbnz	x0, 404748 <ferror@plt+0x2c18>
  40471c:	ldr	w0, [x22]
  404720:	cbz	w0, 404874 <ferror@plt+0x2d44>
  404724:	mov	w0, #0xffffffff            	// #-1
  404728:	mov	x12, #0x2160                	// #8544
  40472c:	ldp	x29, x30, [sp]
  404730:	ldp	x19, x20, [sp, #16]
  404734:	ldp	x21, x22, [sp, #32]
  404738:	ldp	x23, x24, [sp, #48]
  40473c:	ldp	x25, x26, [sp, #64]
  404740:	add	sp, sp, x12
  404744:	ret
  404748:	bl	401980 <__ctype_b_loc@plt>
  40474c:	ldrb	w1, [x19, #19]
  404750:	ldr	x0, [x0]
  404754:	ldrh	w0, [x0, x1, lsl #1]
  404758:	tbz	w0, #11, 404708 <ferror@plt+0x2bd8>
  40475c:	ldrb	w0, [x21, #20]
  404760:	add	x19, x19, #0x13
  404764:	tbz	w0, #1, 404794 <ferror@plt+0x2c64>
  404768:	ldr	x0, [x21]
  40476c:	bl	401a20 <dirfd@plt>
  404770:	mov	x2, x24
  404774:	mov	x1, x19
  404778:	mov	w3, #0x0                   	// #0
  40477c:	bl	404920 <ferror@plt+0x2df0>
  404780:	cbnz	w0, 404708 <ferror@plt+0x2bd8>
  404784:	ldr	w1, [x21, #16]
  404788:	ldr	w0, [sp, #376]
  40478c:	cmp	w1, w0
  404790:	b.ne	404708 <ferror@plt+0x2bd8>  // b.any
  404794:	ldrb	w0, [x21, #20]
  404798:	tbz	w0, #0, 40482c <ferror@plt+0x2cfc>
  40479c:	mov	x2, x25
  4047a0:	mov	x1, #0x2000                	// #8192
  4047a4:	mov	x3, x19
  4047a8:	mov	x0, x24
  4047ac:	bl	4017b0 <snprintf@plt>
  4047b0:	ldr	x0, [x21]
  4047b4:	bl	401a20 <dirfd@plt>
  4047b8:	mov	x1, x24
  4047bc:	mov	w2, #0x80000               	// #524288
  4047c0:	bl	401a90 <openat@plt>
  4047c4:	tbnz	w0, #31, 404708 <ferror@plt+0x2bd8>
  4047c8:	mov	x1, x26
  4047cc:	bl	401870 <fdopen@plt>
  4047d0:	mov	x20, x0
  4047d4:	cbz	x0, 404708 <ferror@plt+0x2bd8>
  4047d8:	mov	x2, x0
  4047dc:	mov	w1, #0x2000                	// #8192
  4047e0:	mov	x0, x24
  4047e4:	bl	401af0 <fgets@plt>
  4047e8:	str	x0, [sp, #88]
  4047ec:	mov	x0, x20
  4047f0:	bl	4017e0 <fclose@plt>
  4047f4:	ldr	x0, [sp, #88]
  4047f8:	cbz	x0, 404708 <ferror@plt+0x2bd8>
  4047fc:	add	x20, sp, #0x60
  404800:	mov	x0, x24
  404804:	mov	x2, x20
  404808:	adrp	x1, 405000 <ferror@plt+0x34d0>
  40480c:	add	x1, x1, #0x2
  404810:	bl	401a60 <__isoc99_sscanf@plt>
  404814:	cmp	w0, #0x1
  404818:	b.ne	404708 <ferror@plt+0x2bd8>  // b.any
  40481c:	ldr	x1, [x21, #8]
  404820:	mov	x0, x20
  404824:	bl	401960 <strcmp@plt>
  404828:	cbnz	w0, 404708 <ferror@plt+0x2bd8>
  40482c:	str	wzr, [x22]
  404830:	add	x1, sp, #0x58
  404834:	mov	x0, x19
  404838:	mov	w2, #0xa                   	// #10
  40483c:	str	xzr, [sp, #88]
  404840:	bl	401990 <strtol@plt>
  404844:	str	w0, [x23]
  404848:	ldr	w0, [x22]
  40484c:	cbnz	w0, 40486c <ferror@plt+0x2d3c>
  404850:	ldr	x1, [sp, #88]
  404854:	cmp	x1, x19
  404858:	b.eq	404724 <ferror@plt+0x2bf4>  // b.none
  40485c:	cbz	x1, 404728 <ferror@plt+0x2bf8>
  404860:	ldrsb	w1, [x1]
  404864:	cbz	w1, 404728 <ferror@plt+0x2bf8>
  404868:	b	404724 <ferror@plt+0x2bf4>
  40486c:	neg	w0, w0
  404870:	b	404728 <ferror@plt+0x2bf8>
  404874:	mov	w0, #0x1                   	// #1
  404878:	b	404728 <ferror@plt+0x2bf8>
  40487c:	mov	w0, #0xffffffea            	// #-22
  404880:	ret
  404884:	nop
  404888:	stp	x29, x30, [sp, #-64]!
  40488c:	mov	x29, sp
  404890:	stp	x19, x20, [sp, #16]
  404894:	adrp	x20, 416000 <ferror@plt+0x144d0>
  404898:	add	x20, x20, #0xdf0
  40489c:	stp	x21, x22, [sp, #32]
  4048a0:	adrp	x21, 416000 <ferror@plt+0x144d0>
  4048a4:	add	x21, x21, #0xde8
  4048a8:	sub	x20, x20, x21
  4048ac:	mov	w22, w0
  4048b0:	stp	x23, x24, [sp, #48]
  4048b4:	mov	x23, x1
  4048b8:	mov	x24, x2
  4048bc:	bl	401698 <memcpy@plt-0x38>
  4048c0:	cmp	xzr, x20, asr #3
  4048c4:	b.eq	4048f0 <ferror@plt+0x2dc0>  // b.none
  4048c8:	asr	x20, x20, #3
  4048cc:	mov	x19, #0x0                   	// #0
  4048d0:	ldr	x3, [x21, x19, lsl #3]
  4048d4:	mov	x2, x24
  4048d8:	add	x19, x19, #0x1
  4048dc:	mov	x1, x23
  4048e0:	mov	w0, w22
  4048e4:	blr	x3
  4048e8:	cmp	x20, x19
  4048ec:	b.ne	4048d0 <ferror@plt+0x2da0>  // b.any
  4048f0:	ldp	x19, x20, [sp, #16]
  4048f4:	ldp	x21, x22, [sp, #32]
  4048f8:	ldp	x23, x24, [sp, #48]
  4048fc:	ldp	x29, x30, [sp], #64
  404900:	ret
  404904:	nop
  404908:	ret
  40490c:	nop
  404910:	adrp	x2, 417000 <ferror@plt+0x154d0>
  404914:	mov	x1, #0x0                   	// #0
  404918:	ldr	x2, [x2, #576]
  40491c:	b	401790 <__cxa_atexit@plt>
  404920:	mov	x4, x1
  404924:	mov	x5, x2
  404928:	mov	w1, w0
  40492c:	mov	x2, x4
  404930:	mov	w0, #0x0                   	// #0
  404934:	mov	w4, w3
  404938:	mov	x3, x5
  40493c:	b	401b20 <__fxstatat@plt>

Disassembly of section .fini:

0000000000404940 <.fini>:
  404940:	stp	x29, x30, [sp, #-16]!
  404944:	mov	x29, sp
  404948:	ldp	x29, x30, [sp], #16
  40494c:	ret
