<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>vmxnet3.h source code [codebrowser/hw/net/vmxnet3.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="UPT1_RSSConf,UPT1_RxStats,UPT1_TxStats,Vmxnet3_DSDevRead,Vmxnet3_DriverInfo,Vmxnet3_DriverShared,Vmxnet3_GOSInfo,Vmxnet3_GenericDesc,Vmxnet3_IntrConf,Vmxnet3_MiscConf,Vmxnet3_PMConf,Vmxnet3_PM_PktFilter,Vmxnet3_QueueStatus,Vmxnet3_RxCompDesc,Vmxnet3_RxDesc,Vmxnet3_RxFilterConf,Vmxnet3_RxQueueConf,Vmxnet3_RxQueueCtrl,Vmxnet3_RxQueueDesc,Vmxnet3_TxCompDesc,Vmxnet3_TxDataDesc,Vmxnet3_TxDesc,Vmxnet3_TxQueueConf,Vmxnet3_TxQueueCtrl,Vmxnet3_TxQueueDesc,Vmxnet3_VariableLenConfDesc,vmxnet3_intr_mask_mode,vmxnet3_intr_type "/>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/hw/net/vmxnet3.h'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>codebrowser</a>/<a href='..'>hw</a>/<a href='./'>net</a>/<a href='vmxnet3.h.html'>vmxnet3.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * QEMU VMWARE VMXNET3 paravirtual NIC interface definitions</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2012 Ravello Systems LTD (<a href="http://ravellosystems.com">http://ravellosystems.com</a>)</i></td></tr>
<tr><th id="5">5</th><td><i> *</i></td></tr>
<tr><th id="6">6</th><td><i> * Developed by Daynix Computing LTD (<a href="http://www.daynix.com">http://www.daynix.com</a>)</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Authors:</i></td></tr>
<tr><th id="9">9</th><td><i> * Dmitry Fleytman &lt;dmitry@daynix.com&gt;</i></td></tr>
<tr><th id="10">10</th><td><i> * Tamir Shomer &lt;tamirs@daynix.com&gt;</i></td></tr>
<tr><th id="11">11</th><td><i> * Yan Vugenfirer &lt;yan@daynix.com&gt;</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * This work is licensed under the terms of the GNU GPL, version 2.</i></td></tr>
<tr><th id="14">14</th><td><i> * See the COPYING file in the top-level directory.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> */</i></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#<span data-ppcond="18">ifndef</span> <span class="macro" data-ref="_M/QEMU_VMXNET3_H">QEMU_VMXNET3_H</span></u></td></tr>
<tr><th id="19">19</th><td><u>#define <dfn class="macro" id="_M/QEMU_VMXNET3_H" data-ref="_M/QEMU_VMXNET3_H">QEMU_VMXNET3_H</dfn></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_DEVICE_MAX_TX_QUEUES" data-ref="_M/VMXNET3_DEVICE_MAX_TX_QUEUES">VMXNET3_DEVICE_MAX_TX_QUEUES</dfn> 8</u></td></tr>
<tr><th id="22">22</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_DEVICE_MAX_RX_QUEUES" data-ref="_M/VMXNET3_DEVICE_MAX_RX_QUEUES">VMXNET3_DEVICE_MAX_RX_QUEUES</dfn> 8   /* Keep this value as a power of 2 */</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i>/*</i></td></tr>
<tr><th id="25">25</th><td><i> * VMWARE headers we got from Linux kernel do not fully comply QEMU coding</i></td></tr>
<tr><th id="26">26</th><td><i> * standards in sense of types and defines used.</i></td></tr>
<tr><th id="27">27</th><td><i> * Since we didn't want to change VMWARE code, following set of typedefs</i></td></tr>
<tr><th id="28">28</th><td><i> * and defines needed to compile these headers with QEMU introduced.</i></td></tr>
<tr><th id="29">29</th><td><i> */</i></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/u64" data-ref="_M/u64">u64</dfn>     <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a></u></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/u32" data-ref="_M/u32">u32</dfn>     <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a></u></td></tr>
<tr><th id="32">32</th><td><u>#define <dfn class="macro" id="_M/u16" data-ref="_M/u16">u16</dfn>     <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a></u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/u8" data-ref="_M/u8">u8</dfn>      <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a></u></td></tr>
<tr><th id="34">34</th><td><u>#define <dfn class="macro" id="_M/__le16" data-ref="_M/__le16">__le16</dfn>  <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/__le32" data-ref="_M/__le32">__le32</dfn>  <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a></u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/__le64" data-ref="_M/__le64">__le64</dfn>  <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a></u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><u>#<span data-ppcond="38">if</span> defined(<span class="macro" data-ref="_M/HOST_WORDS_BIGENDIAN">HOST_WORDS_BIGENDIAN</span>)</u></td></tr>
<tr><th id="39">39</th><td><u>#define __BIG_ENDIAN_BITFIELD</u></td></tr>
<tr><th id="40">40</th><td><u>#<span data-ppcond="38">else</span></u></td></tr>
<tr><th id="41">41</th><td><u>#<span data-ppcond="38">endif</span></u></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * Following is an interface definition for</i></td></tr>
<tr><th id="45">45</th><td><i> * VMXNET3 device as provided by VMWARE</i></td></tr>
<tr><th id="46">46</th><td><i> * See original copyright from Linux kernel v3.2.8</i></td></tr>
<tr><th id="47">47</th><td><i> * header file drivers/net/vmxnet3/vmxnet3_defs.h below.</i></td></tr>
<tr><th id="48">48</th><td><i> */</i></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i>/*</i></td></tr>
<tr><th id="51">51</th><td><i> * Linux driver for VMware's vmxnet3 ethernet NIC.</i></td></tr>
<tr><th id="52">52</th><td><i> *</i></td></tr>
<tr><th id="53">53</th><td><i> * Copyright (C) 2008-2009, VMware, Inc. All Rights Reserved.</i></td></tr>
<tr><th id="54">54</th><td><i> *</i></td></tr>
<tr><th id="55">55</th><td><i> * This program is free software; you can redistribute it and/or modify it</i></td></tr>
<tr><th id="56">56</th><td><i> * under the terms of the GNU General Public License as published by the</i></td></tr>
<tr><th id="57">57</th><td><i> * Free Software Foundation; version 2 of the License and no later version.</i></td></tr>
<tr><th id="58">58</th><td><i> *</i></td></tr>
<tr><th id="59">59</th><td><i> * This program is distributed in the hope that it will be useful, but</i></td></tr>
<tr><th id="60">60</th><td><i> * WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="61">61</th><td><i> * MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, GOOD TITLE or</i></td></tr>
<tr><th id="62">62</th><td><i> * NON INFRINGEMENT.  See the GNU General Public License for more</i></td></tr>
<tr><th id="63">63</th><td><i> * details.</i></td></tr>
<tr><th id="64">64</th><td><i> *</i></td></tr>
<tr><th id="65">65</th><td><i> * You should have received a copy of the GNU General Public License</i></td></tr>
<tr><th id="66">66</th><td><i> * along with this program; if not, write to the Free Software</i></td></tr>
<tr><th id="67">67</th><td><i> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.</i></td></tr>
<tr><th id="68">68</th><td><i> *</i></td></tr>
<tr><th id="69">69</th><td><i> * The full GNU General Public License is included in this distribution in</i></td></tr>
<tr><th id="70">70</th><td><i> * the file called "COPYING".</i></td></tr>
<tr><th id="71">71</th><td><i> *</i></td></tr>
<tr><th id="72">72</th><td><i> * Maintained by: Shreyas Bhatewara &lt;pv-drivers@vmware.com&gt;</i></td></tr>
<tr><th id="73">73</th><td><i> *</i></td></tr>
<tr><th id="74">74</th><td><i> */</i></td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><b>struct</b> <dfn class="type def" id="UPT1_TxStats" title='UPT1_TxStats' data-ref="UPT1_TxStats">UPT1_TxStats</dfn> {</td></tr>
<tr><th id="77">77</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_TxStats::TSOPktsTxOK" title='UPT1_TxStats::TSOPktsTxOK' data-ref="UPT1_TxStats::TSOPktsTxOK">TSOPktsTxOK</dfn>;  <i>/* TSO pkts post-segmentation */</i></td></tr>
<tr><th id="78">78</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_TxStats::TSOBytesTxOK" title='UPT1_TxStats::TSOBytesTxOK' data-ref="UPT1_TxStats::TSOBytesTxOK">TSOBytesTxOK</dfn>;</td></tr>
<tr><th id="79">79</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_TxStats::ucastPktsTxOK" title='UPT1_TxStats::ucastPktsTxOK' data-ref="UPT1_TxStats::ucastPktsTxOK">ucastPktsTxOK</dfn>;</td></tr>
<tr><th id="80">80</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_TxStats::ucastBytesTxOK" title='UPT1_TxStats::ucastBytesTxOK' data-ref="UPT1_TxStats::ucastBytesTxOK">ucastBytesTxOK</dfn>;</td></tr>
<tr><th id="81">81</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_TxStats::mcastPktsTxOK" title='UPT1_TxStats::mcastPktsTxOK' data-ref="UPT1_TxStats::mcastPktsTxOK">mcastPktsTxOK</dfn>;</td></tr>
<tr><th id="82">82</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_TxStats::mcastBytesTxOK" title='UPT1_TxStats::mcastBytesTxOK' data-ref="UPT1_TxStats::mcastBytesTxOK">mcastBytesTxOK</dfn>;</td></tr>
<tr><th id="83">83</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_TxStats::bcastPktsTxOK" title='UPT1_TxStats::bcastPktsTxOK' data-ref="UPT1_TxStats::bcastPktsTxOK">bcastPktsTxOK</dfn>;</td></tr>
<tr><th id="84">84</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_TxStats::bcastBytesTxOK" title='UPT1_TxStats::bcastBytesTxOK' data-ref="UPT1_TxStats::bcastBytesTxOK">bcastBytesTxOK</dfn>;</td></tr>
<tr><th id="85">85</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_TxStats::pktsTxError" title='UPT1_TxStats::pktsTxError' data-ref="UPT1_TxStats::pktsTxError">pktsTxError</dfn>;</td></tr>
<tr><th id="86">86</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_TxStats::pktsTxDiscard" title='UPT1_TxStats::pktsTxDiscard' data-ref="UPT1_TxStats::pktsTxDiscard">pktsTxDiscard</dfn>;</td></tr>
<tr><th id="87">87</th><td>};</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><b>struct</b> <dfn class="type def" id="UPT1_RxStats" title='UPT1_RxStats' data-ref="UPT1_RxStats">UPT1_RxStats</dfn> {</td></tr>
<tr><th id="90">90</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_RxStats::LROPktsRxOK" title='UPT1_RxStats::LROPktsRxOK' data-ref="UPT1_RxStats::LROPktsRxOK">LROPktsRxOK</dfn>;    <i>/* LRO pkts */</i></td></tr>
<tr><th id="91">91</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_RxStats::LROBytesRxOK" title='UPT1_RxStats::LROBytesRxOK' data-ref="UPT1_RxStats::LROBytesRxOK">LROBytesRxOK</dfn>;   <i>/* bytes from LRO pkts */</i></td></tr>
<tr><th id="92">92</th><td>    <i>/* the following counters are for pkts from the wire, i.e., pre-LRO */</i></td></tr>
<tr><th id="93">93</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_RxStats::ucastPktsRxOK" title='UPT1_RxStats::ucastPktsRxOK' data-ref="UPT1_RxStats::ucastPktsRxOK">ucastPktsRxOK</dfn>;</td></tr>
<tr><th id="94">94</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_RxStats::ucastBytesRxOK" title='UPT1_RxStats::ucastBytesRxOK' data-ref="UPT1_RxStats::ucastBytesRxOK">ucastBytesRxOK</dfn>;</td></tr>
<tr><th id="95">95</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_RxStats::mcastPktsRxOK" title='UPT1_RxStats::mcastPktsRxOK' data-ref="UPT1_RxStats::mcastPktsRxOK">mcastPktsRxOK</dfn>;</td></tr>
<tr><th id="96">96</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_RxStats::mcastBytesRxOK" title='UPT1_RxStats::mcastBytesRxOK' data-ref="UPT1_RxStats::mcastBytesRxOK">mcastBytesRxOK</dfn>;</td></tr>
<tr><th id="97">97</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_RxStats::bcastPktsRxOK" title='UPT1_RxStats::bcastPktsRxOK' data-ref="UPT1_RxStats::bcastPktsRxOK">bcastPktsRxOK</dfn>;</td></tr>
<tr><th id="98">98</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_RxStats::bcastBytesRxOK" title='UPT1_RxStats::bcastBytesRxOK' data-ref="UPT1_RxStats::bcastBytesRxOK">bcastBytesRxOK</dfn>;</td></tr>
<tr><th id="99">99</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_RxStats::pktsRxOutOfBuf" title='UPT1_RxStats::pktsRxOutOfBuf' data-ref="UPT1_RxStats::pktsRxOutOfBuf">pktsRxOutOfBuf</dfn>;</td></tr>
<tr><th id="100">100</th><td>    <a class="macro" href="#30" title="uint64_t" data-ref="_M/u64">u64</a>            <dfn class="decl" id="UPT1_RxStats::pktsRxError" title='UPT1_RxStats::pktsRxError' data-ref="UPT1_RxStats::pktsRxError">pktsRxError</dfn>;</td></tr>
<tr><th id="101">101</th><td>};</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td><i>/* interrupt moderation level */</i></td></tr>
<tr><th id="104">104</th><td><b>enum</b> {</td></tr>
<tr><th id="105">105</th><td>    <dfn class="enum" id="UPT1_IML_NONE" title='UPT1_IML_NONE' data-ref="UPT1_IML_NONE">UPT1_IML_NONE</dfn>        = <var>0</var>, <i>/* no interrupt moderation */</i></td></tr>
<tr><th id="106">106</th><td>    <dfn class="enum" id="UPT1_IML_HIGHEST" title='UPT1_IML_HIGHEST' data-ref="UPT1_IML_HIGHEST">UPT1_IML_HIGHEST</dfn>    = <var>7</var>, <i>/* least intr generated */</i></td></tr>
<tr><th id="107">107</th><td>    <dfn class="enum" id="UPT1_IML_ADAPTIVE" title='UPT1_IML_ADAPTIVE' data-ref="UPT1_IML_ADAPTIVE">UPT1_IML_ADAPTIVE</dfn>    = <var>8</var>, <i>/* adpative intr moderation */</i></td></tr>
<tr><th id="108">108</th><td>};</td></tr>
<tr><th id="109">109</th><td><i>/* values for UPT1_RSSConf.hashFunc */</i></td></tr>
<tr><th id="110">110</th><td><b>enum</b> {</td></tr>
<tr><th id="111">111</th><td>    <dfn class="enum" id="UPT1_RSS_HASH_TYPE_NONE" title='UPT1_RSS_HASH_TYPE_NONE' data-ref="UPT1_RSS_HASH_TYPE_NONE">UPT1_RSS_HASH_TYPE_NONE</dfn>      = <var>0x0</var>,</td></tr>
<tr><th id="112">112</th><td>    <dfn class="enum" id="UPT1_RSS_HASH_TYPE_IPV4" title='UPT1_RSS_HASH_TYPE_IPV4' data-ref="UPT1_RSS_HASH_TYPE_IPV4">UPT1_RSS_HASH_TYPE_IPV4</dfn>      = <var>0x01</var>,</td></tr>
<tr><th id="113">113</th><td>    <dfn class="enum" id="UPT1_RSS_HASH_TYPE_TCP_IPV4" title='UPT1_RSS_HASH_TYPE_TCP_IPV4' data-ref="UPT1_RSS_HASH_TYPE_TCP_IPV4">UPT1_RSS_HASH_TYPE_TCP_IPV4</dfn>  = <var>0x02</var>,</td></tr>
<tr><th id="114">114</th><td>    <dfn class="enum" id="UPT1_RSS_HASH_TYPE_IPV6" title='UPT1_RSS_HASH_TYPE_IPV6' data-ref="UPT1_RSS_HASH_TYPE_IPV6">UPT1_RSS_HASH_TYPE_IPV6</dfn>      = <var>0x04</var>,</td></tr>
<tr><th id="115">115</th><td>    <dfn class="enum" id="UPT1_RSS_HASH_TYPE_TCP_IPV6" title='UPT1_RSS_HASH_TYPE_TCP_IPV6' data-ref="UPT1_RSS_HASH_TYPE_TCP_IPV6">UPT1_RSS_HASH_TYPE_TCP_IPV6</dfn>  = <var>0x08</var>,</td></tr>
<tr><th id="116">116</th><td>};</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><b>enum</b> {</td></tr>
<tr><th id="119">119</th><td>    <dfn class="enum" id="UPT1_RSS_HASH_FUNC_NONE" title='UPT1_RSS_HASH_FUNC_NONE' data-ref="UPT1_RSS_HASH_FUNC_NONE">UPT1_RSS_HASH_FUNC_NONE</dfn>      = <var>0x0</var>,</td></tr>
<tr><th id="120">120</th><td>    <dfn class="enum" id="UPT1_RSS_HASH_FUNC_TOEPLITZ" title='UPT1_RSS_HASH_FUNC_TOEPLITZ' data-ref="UPT1_RSS_HASH_FUNC_TOEPLITZ">UPT1_RSS_HASH_FUNC_TOEPLITZ</dfn>  = <var>0x01</var>,</td></tr>
<tr><th id="121">121</th><td>};</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/UPT1_RSS_MAX_KEY_SIZE" data-ref="_M/UPT1_RSS_MAX_KEY_SIZE">UPT1_RSS_MAX_KEY_SIZE</dfn>        40</u></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/UPT1_RSS_MAX_IND_TABLE_SIZE" data-ref="_M/UPT1_RSS_MAX_IND_TABLE_SIZE">UPT1_RSS_MAX_IND_TABLE_SIZE</dfn>  128</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><b>struct</b> <dfn class="type def" id="UPT1_RSSConf" title='UPT1_RSSConf' data-ref="UPT1_RSSConf">UPT1_RSSConf</dfn> {</td></tr>
<tr><th id="127">127</th><td>    <a class="macro" href="#32" title="uint16_t" data-ref="_M/u16">u16</a>            <dfn class="decl" id="UPT1_RSSConf::hashType" title='UPT1_RSSConf::hashType' data-ref="UPT1_RSSConf::hashType">hashType</dfn>;</td></tr>
<tr><th id="128">128</th><td>    <a class="macro" href="#32" title="uint16_t" data-ref="_M/u16">u16</a>            <dfn class="decl" id="UPT1_RSSConf::hashFunc" title='UPT1_RSSConf::hashFunc' data-ref="UPT1_RSSConf::hashFunc">hashFunc</dfn>;</td></tr>
<tr><th id="129">129</th><td>    <a class="macro" href="#32" title="uint16_t" data-ref="_M/u16">u16</a>            <dfn class="decl" id="UPT1_RSSConf::hashKeySize" title='UPT1_RSSConf::hashKeySize' data-ref="UPT1_RSSConf::hashKeySize">hashKeySize</dfn>;</td></tr>
<tr><th id="130">130</th><td>    <a class="macro" href="#32" title="uint16_t" data-ref="_M/u16">u16</a>            <dfn class="decl" id="UPT1_RSSConf::indTableSize" title='UPT1_RSSConf::indTableSize' data-ref="UPT1_RSSConf::indTableSize">indTableSize</dfn>;</td></tr>
<tr><th id="131">131</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>            <dfn class="decl" id="UPT1_RSSConf::hashKey" title='UPT1_RSSConf::hashKey' data-ref="UPT1_RSSConf::hashKey">hashKey</dfn>[<a class="macro" href="#123" title="40" data-ref="_M/UPT1_RSS_MAX_KEY_SIZE">UPT1_RSS_MAX_KEY_SIZE</a>];</td></tr>
<tr><th id="132">132</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>            <dfn class="decl" id="UPT1_RSSConf::indTable" title='UPT1_RSSConf::indTable' data-ref="UPT1_RSSConf::indTable">indTable</dfn>[<a class="macro" href="#124" title="128" data-ref="_M/UPT1_RSS_MAX_IND_TABLE_SIZE">UPT1_RSS_MAX_IND_TABLE_SIZE</a>];</td></tr>
<tr><th id="133">133</th><td>};</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>/* features */</i></td></tr>
<tr><th id="136">136</th><td><b>enum</b> {</td></tr>
<tr><th id="137">137</th><td>    <dfn class="enum" id="UPT1_F_RXCSUM" title='UPT1_F_RXCSUM' data-ref="UPT1_F_RXCSUM">UPT1_F_RXCSUM</dfn>        = <var>0x0001</var>, <i>/* rx csum verification */</i></td></tr>
<tr><th id="138">138</th><td>    <dfn class="enum" id="UPT1_F_RSS" title='UPT1_F_RSS' data-ref="UPT1_F_RSS">UPT1_F_RSS</dfn>           = <var>0x0002</var>,</td></tr>
<tr><th id="139">139</th><td>    <dfn class="enum" id="UPT1_F_RXVLAN" title='UPT1_F_RXVLAN' data-ref="UPT1_F_RXVLAN">UPT1_F_RXVLAN</dfn>        = <var>0x0004</var>, <i>/* VLAN tag stripping */</i></td></tr>
<tr><th id="140">140</th><td>    <dfn class="enum" id="UPT1_F_LRO" title='UPT1_F_LRO' data-ref="UPT1_F_LRO">UPT1_F_LRO</dfn>           = <var>0x0008</var>,</td></tr>
<tr><th id="141">141</th><td>};</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><i>/* all registers are 32 bit wide */</i></td></tr>
<tr><th id="144">144</th><td><i>/* BAR 1 */</i></td></tr>
<tr><th id="145">145</th><td><b>enum</b> {</td></tr>
<tr><th id="146">146</th><td>    <dfn class="enum" id="VMXNET3_REG_VRRS" title='VMXNET3_REG_VRRS' data-ref="VMXNET3_REG_VRRS">VMXNET3_REG_VRRS</dfn>    = <var>0x0</var>,    <i>/* Vmxnet3 Revision Report Selection */</i></td></tr>
<tr><th id="147">147</th><td>    <dfn class="enum" id="VMXNET3_REG_UVRS" title='VMXNET3_REG_UVRS' data-ref="VMXNET3_REG_UVRS">VMXNET3_REG_UVRS</dfn>    = <var>0x8</var>,    <i>/* UPT Version Report Selection */</i></td></tr>
<tr><th id="148">148</th><td>    <dfn class="enum" id="VMXNET3_REG_DSAL" title='VMXNET3_REG_DSAL' data-ref="VMXNET3_REG_DSAL">VMXNET3_REG_DSAL</dfn>    = <var>0x10</var>,    <i>/* Driver Shared Address Low */</i></td></tr>
<tr><th id="149">149</th><td>    <dfn class="enum" id="VMXNET3_REG_DSAH" title='VMXNET3_REG_DSAH' data-ref="VMXNET3_REG_DSAH">VMXNET3_REG_DSAH</dfn>    = <var>0x18</var>,    <i>/* Driver Shared Address High */</i></td></tr>
<tr><th id="150">150</th><td>    <dfn class="enum" id="VMXNET3_REG_CMD" title='VMXNET3_REG_CMD' data-ref="VMXNET3_REG_CMD">VMXNET3_REG_CMD</dfn>        = <var>0x20</var>,    <i>/* Command */</i></td></tr>
<tr><th id="151">151</th><td>    <dfn class="enum" id="VMXNET3_REG_MACL" title='VMXNET3_REG_MACL' data-ref="VMXNET3_REG_MACL">VMXNET3_REG_MACL</dfn>    = <var>0x28</var>,    <i>/* MAC Address Low */</i></td></tr>
<tr><th id="152">152</th><td>    <dfn class="enum" id="VMXNET3_REG_MACH" title='VMXNET3_REG_MACH' data-ref="VMXNET3_REG_MACH">VMXNET3_REG_MACH</dfn>    = <var>0x30</var>,    <i>/* MAC Address High */</i></td></tr>
<tr><th id="153">153</th><td>    <dfn class="enum" id="VMXNET3_REG_ICR" title='VMXNET3_REG_ICR' data-ref="VMXNET3_REG_ICR">VMXNET3_REG_ICR</dfn>        = <var>0x38</var>,    <i>/* Interrupt Cause Register */</i></td></tr>
<tr><th id="154">154</th><td>    <dfn class="enum" id="VMXNET3_REG_ECR" title='VMXNET3_REG_ECR' data-ref="VMXNET3_REG_ECR">VMXNET3_REG_ECR</dfn>        = <var>0x40</var>    <i>/* Event Cause Register */</i></td></tr>
<tr><th id="155">155</th><td>};</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><i>/* BAR 0 */</i></td></tr>
<tr><th id="158">158</th><td><b>enum</b> {</td></tr>
<tr><th id="159">159</th><td>    <dfn class="enum" id="VMXNET3_REG_IMR" title='VMXNET3_REG_IMR' data-ref="VMXNET3_REG_IMR">VMXNET3_REG_IMR</dfn>        = <var>0x0</var>,     <i>/* Interrupt Mask Register */</i></td></tr>
<tr><th id="160">160</th><td>    <dfn class="enum" id="VMXNET3_REG_TXPROD" title='VMXNET3_REG_TXPROD' data-ref="VMXNET3_REG_TXPROD">VMXNET3_REG_TXPROD</dfn>    = <var>0x600</var>, <i>/* Tx Producer Index */</i></td></tr>
<tr><th id="161">161</th><td>    <dfn class="enum" id="VMXNET3_REG_RXPROD" title='VMXNET3_REG_RXPROD' data-ref="VMXNET3_REG_RXPROD">VMXNET3_REG_RXPROD</dfn>    = <var>0x800</var>, <i>/* Rx Producer Index for ring 1 */</i></td></tr>
<tr><th id="162">162</th><td>    <dfn class="enum" id="VMXNET3_REG_RXPROD2" title='VMXNET3_REG_RXPROD2' data-ref="VMXNET3_REG_RXPROD2">VMXNET3_REG_RXPROD2</dfn>    = <var>0xA00</var>     <i>/* Rx Producer Index for ring 2 */</i></td></tr>
<tr><th id="163">163</th><td>};</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_PT_REG_SIZE" data-ref="_M/VMXNET3_PT_REG_SIZE">VMXNET3_PT_REG_SIZE</dfn>     4096    /* BAR 0 */</u></td></tr>
<tr><th id="166">166</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_VD_REG_SIZE" data-ref="_M/VMXNET3_VD_REG_SIZE">VMXNET3_VD_REG_SIZE</dfn>     4096    /* BAR 1 */</u></td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_REG_ALIGN" data-ref="_M/VMXNET3_REG_ALIGN">VMXNET3_REG_ALIGN</dfn>       8    /* All registers are 8-byte aligned. */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_REG_ALIGN_MASK" data-ref="_M/VMXNET3_REG_ALIGN_MASK">VMXNET3_REG_ALIGN_MASK</dfn>  0x7</u></td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td><i>/* I/O Mapped access to registers */</i></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_IO_TYPE_PT" data-ref="_M/VMXNET3_IO_TYPE_PT">VMXNET3_IO_TYPE_PT</dfn>              0</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_IO_TYPE_VD" data-ref="_M/VMXNET3_IO_TYPE_VD">VMXNET3_IO_TYPE_VD</dfn>              1</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_IO_ADDR" data-ref="_M/VMXNET3_IO_ADDR">VMXNET3_IO_ADDR</dfn>(type, reg)      (((type) &lt;&lt; 24) | ((reg) &amp; 0xFFFFFF))</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_IO_TYPE" data-ref="_M/VMXNET3_IO_TYPE">VMXNET3_IO_TYPE</dfn>(addr)           ((addr) &gt;&gt; 24)</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_IO_REG" data-ref="_M/VMXNET3_IO_REG">VMXNET3_IO_REG</dfn>(addr)            ((addr) &amp; 0xFFFFFF)</u></td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td><b>enum</b> {</td></tr>
<tr><th id="179">179</th><td>    <dfn class="enum" id="VMXNET3_CMD_FIRST_SET" title='VMXNET3_CMD_FIRST_SET' data-ref="VMXNET3_CMD_FIRST_SET">VMXNET3_CMD_FIRST_SET</dfn> = <var>0xCAFE0000</var>,</td></tr>
<tr><th id="180">180</th><td>    <dfn class="enum" id="VMXNET3_CMD_ACTIVATE_DEV" title='VMXNET3_CMD_ACTIVATE_DEV' data-ref="VMXNET3_CMD_ACTIVATE_DEV">VMXNET3_CMD_ACTIVATE_DEV</dfn> = <a class="enum" href="#VMXNET3_CMD_FIRST_SET" title='VMXNET3_CMD_FIRST_SET' data-ref="VMXNET3_CMD_FIRST_SET">VMXNET3_CMD_FIRST_SET</a>, <i>/* 0xCAFE0000 */</i></td></tr>
<tr><th id="181">181</th><td>    <dfn class="enum" id="VMXNET3_CMD_QUIESCE_DEV" title='VMXNET3_CMD_QUIESCE_DEV' data-ref="VMXNET3_CMD_QUIESCE_DEV">VMXNET3_CMD_QUIESCE_DEV</dfn>,                          <i>/* 0xCAFE0001 */</i></td></tr>
<tr><th id="182">182</th><td>    <dfn class="enum" id="VMXNET3_CMD_RESET_DEV" title='VMXNET3_CMD_RESET_DEV' data-ref="VMXNET3_CMD_RESET_DEV">VMXNET3_CMD_RESET_DEV</dfn>,                            <i>/* 0xCAFE0002 */</i></td></tr>
<tr><th id="183">183</th><td>    <dfn class="enum" id="VMXNET3_CMD_UPDATE_RX_MODE" title='VMXNET3_CMD_UPDATE_RX_MODE' data-ref="VMXNET3_CMD_UPDATE_RX_MODE">VMXNET3_CMD_UPDATE_RX_MODE</dfn>,                       <i>/* 0xCAFE0003 */</i></td></tr>
<tr><th id="184">184</th><td>    <dfn class="enum" id="VMXNET3_CMD_UPDATE_MAC_FILTERS" title='VMXNET3_CMD_UPDATE_MAC_FILTERS' data-ref="VMXNET3_CMD_UPDATE_MAC_FILTERS">VMXNET3_CMD_UPDATE_MAC_FILTERS</dfn>,                   <i>/* 0xCAFE0004 */</i></td></tr>
<tr><th id="185">185</th><td>    <dfn class="enum" id="VMXNET3_CMD_UPDATE_VLAN_FILTERS" title='VMXNET3_CMD_UPDATE_VLAN_FILTERS' data-ref="VMXNET3_CMD_UPDATE_VLAN_FILTERS">VMXNET3_CMD_UPDATE_VLAN_FILTERS</dfn>,                  <i>/* 0xCAFE0005 */</i></td></tr>
<tr><th id="186">186</th><td>    <dfn class="enum" id="VMXNET3_CMD_UPDATE_RSSIDT" title='VMXNET3_CMD_UPDATE_RSSIDT' data-ref="VMXNET3_CMD_UPDATE_RSSIDT">VMXNET3_CMD_UPDATE_RSSIDT</dfn>,                        <i>/* 0xCAFE0006 */</i></td></tr>
<tr><th id="187">187</th><td>    <dfn class="enum" id="VMXNET3_CMD_UPDATE_IML" title='VMXNET3_CMD_UPDATE_IML' data-ref="VMXNET3_CMD_UPDATE_IML">VMXNET3_CMD_UPDATE_IML</dfn>,                           <i>/* 0xCAFE0007 */</i></td></tr>
<tr><th id="188">188</th><td>    <dfn class="enum" id="VMXNET3_CMD_UPDATE_PMCFG" title='VMXNET3_CMD_UPDATE_PMCFG' data-ref="VMXNET3_CMD_UPDATE_PMCFG">VMXNET3_CMD_UPDATE_PMCFG</dfn>,                         <i>/* 0xCAFE0008 */</i></td></tr>
<tr><th id="189">189</th><td>    <dfn class="enum" id="VMXNET3_CMD_UPDATE_FEATURE" title='VMXNET3_CMD_UPDATE_FEATURE' data-ref="VMXNET3_CMD_UPDATE_FEATURE">VMXNET3_CMD_UPDATE_FEATURE</dfn>,                       <i>/* 0xCAFE0009 */</i></td></tr>
<tr><th id="190">190</th><td>    <dfn class="enum" id="VMXNET3_CMD_LOAD_PLUGIN" title='VMXNET3_CMD_LOAD_PLUGIN' data-ref="VMXNET3_CMD_LOAD_PLUGIN">VMXNET3_CMD_LOAD_PLUGIN</dfn>,                          <i>/* 0xCAFE000A */</i></td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>    <dfn class="enum" id="VMXNET3_CMD_FIRST_GET" title='VMXNET3_CMD_FIRST_GET' data-ref="VMXNET3_CMD_FIRST_GET">VMXNET3_CMD_FIRST_GET</dfn> = <var>0xF00D0000</var>,</td></tr>
<tr><th id="193">193</th><td>    <dfn class="enum" id="VMXNET3_CMD_GET_QUEUE_STATUS" title='VMXNET3_CMD_GET_QUEUE_STATUS' data-ref="VMXNET3_CMD_GET_QUEUE_STATUS">VMXNET3_CMD_GET_QUEUE_STATUS</dfn> = <a class="enum" href="#VMXNET3_CMD_FIRST_GET" title='VMXNET3_CMD_FIRST_GET' data-ref="VMXNET3_CMD_FIRST_GET">VMXNET3_CMD_FIRST_GET</a>, <i>/* 0xF00D0000 */</i></td></tr>
<tr><th id="194">194</th><td>    <dfn class="enum" id="VMXNET3_CMD_GET_STATS" title='VMXNET3_CMD_GET_STATS' data-ref="VMXNET3_CMD_GET_STATS">VMXNET3_CMD_GET_STATS</dfn>,                                <i>/* 0xF00D0001 */</i></td></tr>
<tr><th id="195">195</th><td>    <dfn class="enum" id="VMXNET3_CMD_GET_LINK" title='VMXNET3_CMD_GET_LINK' data-ref="VMXNET3_CMD_GET_LINK">VMXNET3_CMD_GET_LINK</dfn>,                                 <i>/* 0xF00D0002 */</i></td></tr>
<tr><th id="196">196</th><td>    <dfn class="enum" id="VMXNET3_CMD_GET_PERM_MAC_LO" title='VMXNET3_CMD_GET_PERM_MAC_LO' data-ref="VMXNET3_CMD_GET_PERM_MAC_LO">VMXNET3_CMD_GET_PERM_MAC_LO</dfn>,                          <i>/* 0xF00D0003 */</i></td></tr>
<tr><th id="197">197</th><td>    <dfn class="enum" id="VMXNET3_CMD_GET_PERM_MAC_HI" title='VMXNET3_CMD_GET_PERM_MAC_HI' data-ref="VMXNET3_CMD_GET_PERM_MAC_HI">VMXNET3_CMD_GET_PERM_MAC_HI</dfn>,                          <i>/* 0xF00D0004 */</i></td></tr>
<tr><th id="198">198</th><td>    <dfn class="enum" id="VMXNET3_CMD_GET_DID_LO" title='VMXNET3_CMD_GET_DID_LO' data-ref="VMXNET3_CMD_GET_DID_LO">VMXNET3_CMD_GET_DID_LO</dfn>,                               <i>/* 0xF00D0005 */</i></td></tr>
<tr><th id="199">199</th><td>    <dfn class="enum" id="VMXNET3_CMD_GET_DID_HI" title='VMXNET3_CMD_GET_DID_HI' data-ref="VMXNET3_CMD_GET_DID_HI">VMXNET3_CMD_GET_DID_HI</dfn>,                               <i>/* 0xF00D0006 */</i></td></tr>
<tr><th id="200">200</th><td>    <dfn class="enum" id="VMXNET3_CMD_GET_DEV_EXTRA_INFO" title='VMXNET3_CMD_GET_DEV_EXTRA_INFO' data-ref="VMXNET3_CMD_GET_DEV_EXTRA_INFO">VMXNET3_CMD_GET_DEV_EXTRA_INFO</dfn>,                       <i>/* 0xF00D0007 */</i></td></tr>
<tr><th id="201">201</th><td>    <dfn class="enum" id="VMXNET3_CMD_GET_CONF_INTR" title='VMXNET3_CMD_GET_CONF_INTR' data-ref="VMXNET3_CMD_GET_CONF_INTR">VMXNET3_CMD_GET_CONF_INTR</dfn>,                            <i>/* 0xF00D0008 */</i></td></tr>
<tr><th id="202">202</th><td>    <dfn class="enum" id="VMXNET3_CMD_GET_ADAPTIVE_RING_INFO" title='VMXNET3_CMD_GET_ADAPTIVE_RING_INFO' data-ref="VMXNET3_CMD_GET_ADAPTIVE_RING_INFO">VMXNET3_CMD_GET_ADAPTIVE_RING_INFO</dfn>                    <i>/* 0xF00D0009 */</i></td></tr>
<tr><th id="203">203</th><td>};</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td><i>/* Adaptive Ring Info Flags */</i></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_DISABLE_ADAPTIVE_RING" data-ref="_M/VMXNET3_DISABLE_ADAPTIVE_RING">VMXNET3_DISABLE_ADAPTIVE_RING</dfn> 1</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i>/*</i></td></tr>
<tr><th id="209">209</th><td><i> *    Little Endian layout of bitfields -</i></td></tr>
<tr><th id="210">210</th><td><i> *    Byte 0 :    7.....len.....0</i></td></tr>
<tr><th id="211">211</th><td><i> *    Byte 1 :    rsvd gen 13.len.8</i></td></tr>
<tr><th id="212">212</th><td><i> *    Byte 2 :     5.msscof.0 ext1  dtype</i></td></tr>
<tr><th id="213">213</th><td><i> *    Byte 3 :     13...msscof...6</i></td></tr>
<tr><th id="214">214</th><td><i> *</i></td></tr>
<tr><th id="215">215</th><td><i> *    Big Endian layout of bitfields -</i></td></tr>
<tr><th id="216">216</th><td><i> *    Byte 0:        13...msscof...6</i></td></tr>
<tr><th id="217">217</th><td><i> *    Byte 1 :     5.msscof.0 ext1  dtype</i></td></tr>
<tr><th id="218">218</th><td><i> *    Byte 2 :    rsvd gen 13.len.8</i></td></tr>
<tr><th id="219">219</th><td><i> *    Byte 3 :    7.....len.....0</i></td></tr>
<tr><th id="220">220</th><td><i> *</i></td></tr>
<tr><th id="221">221</th><td><i> *    Thus, le32_to_cpu on the dword will allow the big endian driver to read</i></td></tr>
<tr><th id="222">222</th><td><i> *    the bit fields correctly. And cpu_to_le32 will convert bitfields</i></td></tr>
<tr><th id="223">223</th><td><i> *    bit fields written by big endian driver to format required by device.</i></td></tr>
<tr><th id="224">224</th><td><i> */</i></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_TxDesc" title='Vmxnet3_TxDesc' data-ref="Vmxnet3_TxDesc">Vmxnet3_TxDesc</dfn> {</td></tr>
<tr><th id="227">227</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a> <dfn class="decl" id="Vmxnet3_TxDesc::addr" title='Vmxnet3_TxDesc::addr' data-ref="Vmxnet3_TxDesc::addr">addr</dfn>;</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><u>#<span data-ppcond="229">ifdef</span> <span class="macro" data-ref="_M/__BIG_ENDIAN_BITFIELD">__BIG_ENDIAN_BITFIELD</span></u></td></tr>
<tr><th id="230">230</th><td>    u32 msscof:<var>14</var>;  <i>/* MSS, checksum offset, flags */</i></td></tr>
<tr><th id="231">231</th><td>    u32 ext1:<var>1</var>;</td></tr>
<tr><th id="232">232</th><td>    u32 dtype:<var>1</var>;    <i>/* descriptor type */</i></td></tr>
<tr><th id="233">233</th><td>    u32 rsvd:<var>1</var>;</td></tr>
<tr><th id="234">234</th><td>    u32 gen:<var>1</var>;      <i>/* generation bit */</i></td></tr>
<tr><th id="235">235</th><td>    u32 len:<var>14</var>;</td></tr>
<tr><th id="236">236</th><td><u>#<span data-ppcond="229">else</span></u></td></tr>
<tr><th id="237">237</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a> <dfn class="decl" id="Vmxnet3_TxDesc::len" title='Vmxnet3_TxDesc::len' data-ref="Vmxnet3_TxDesc::len">len</dfn>:<var>14</var>;</td></tr>
<tr><th id="238">238</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a> <dfn class="decl" id="Vmxnet3_TxDesc::gen" title='Vmxnet3_TxDesc::gen' data-ref="Vmxnet3_TxDesc::gen">gen</dfn>:<var>1</var>;      <i>/* generation bit */</i></td></tr>
<tr><th id="239">239</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a> <dfn class="decl" id="Vmxnet3_TxDesc::rsvd" title='Vmxnet3_TxDesc::rsvd' data-ref="Vmxnet3_TxDesc::rsvd">rsvd</dfn>:<var>1</var>;</td></tr>
<tr><th id="240">240</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a> <dfn class="decl" id="Vmxnet3_TxDesc::dtype" title='Vmxnet3_TxDesc::dtype' data-ref="Vmxnet3_TxDesc::dtype">dtype</dfn>:<var>1</var>;    <i>/* descriptor type */</i></td></tr>
<tr><th id="241">241</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a> <dfn class="decl" id="Vmxnet3_TxDesc::ext1" title='Vmxnet3_TxDesc::ext1' data-ref="Vmxnet3_TxDesc::ext1">ext1</dfn>:<var>1</var>;</td></tr>
<tr><th id="242">242</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a> <dfn class="decl" id="Vmxnet3_TxDesc::msscof" title='Vmxnet3_TxDesc::msscof' data-ref="Vmxnet3_TxDesc::msscof">msscof</dfn>:<var>14</var>;  <i>/* MSS, checksum offset, flags */</i></td></tr>
<tr><th id="243">243</th><td><u>#<span data-ppcond="229">endif</span>  /* __BIG_ENDIAN_BITFIELD */</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><u>#<span data-ppcond="245">ifdef</span> <span class="macro" data-ref="_M/__BIG_ENDIAN_BITFIELD">__BIG_ENDIAN_BITFIELD</span></u></td></tr>
<tr><th id="246">246</th><td>    u32 tci:<var>16</var>;     <i>/* Tag to Insert */</i></td></tr>
<tr><th id="247">247</th><td>    u32 ti:<var>1</var>;       <i>/* VLAN Tag Insertion */</i></td></tr>
<tr><th id="248">248</th><td>    u32 ext2:<var>1</var>;</td></tr>
<tr><th id="249">249</th><td>    u32 cq:<var>1</var>;       <i>/* completion request */</i></td></tr>
<tr><th id="250">250</th><td>    u32 eop:<var>1</var>;      <i>/* End Of Packet */</i></td></tr>
<tr><th id="251">251</th><td>    u32 om:<var>2</var>;       <i>/* offload mode */</i></td></tr>
<tr><th id="252">252</th><td>    u32 hlen:<var>10</var>;    <i>/* header len */</i></td></tr>
<tr><th id="253">253</th><td><u>#<span data-ppcond="245">else</span></u></td></tr>
<tr><th id="254">254</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a> <dfn class="decl" id="Vmxnet3_TxDesc::hlen" title='Vmxnet3_TxDesc::hlen' data-ref="Vmxnet3_TxDesc::hlen">hlen</dfn>:<var>10</var>;    <i>/* header len */</i></td></tr>
<tr><th id="255">255</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a> <dfn class="decl" id="Vmxnet3_TxDesc::om" title='Vmxnet3_TxDesc::om' data-ref="Vmxnet3_TxDesc::om">om</dfn>:<var>2</var>;       <i>/* offload mode */</i></td></tr>
<tr><th id="256">256</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a> <dfn class="decl" id="Vmxnet3_TxDesc::eop" title='Vmxnet3_TxDesc::eop' data-ref="Vmxnet3_TxDesc::eop">eop</dfn>:<var>1</var>;      <i>/* End Of Packet */</i></td></tr>
<tr><th id="257">257</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a> <dfn class="decl" id="Vmxnet3_TxDesc::cq" title='Vmxnet3_TxDesc::cq' data-ref="Vmxnet3_TxDesc::cq">cq</dfn>:<var>1</var>;       <i>/* completion request */</i></td></tr>
<tr><th id="258">258</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a> <dfn class="decl" id="Vmxnet3_TxDesc::ext2" title='Vmxnet3_TxDesc::ext2' data-ref="Vmxnet3_TxDesc::ext2">ext2</dfn>:<var>1</var>;</td></tr>
<tr><th id="259">259</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a> <dfn class="decl" id="Vmxnet3_TxDesc::ti" title='Vmxnet3_TxDesc::ti' data-ref="Vmxnet3_TxDesc::ti">ti</dfn>:<var>1</var>;       <i>/* VLAN Tag Insertion */</i></td></tr>
<tr><th id="260">260</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a> <dfn class="decl" id="Vmxnet3_TxDesc::tci" title='Vmxnet3_TxDesc::tci' data-ref="Vmxnet3_TxDesc::tci">tci</dfn>:<var>16</var>;     <i>/* Tag to Insert */</i></td></tr>
<tr><th id="261">261</th><td><u>#<span data-ppcond="245">endif</span>  /* __BIG_ENDIAN_BITFIELD */</u></td></tr>
<tr><th id="262">262</th><td>};</td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i>/* TxDesc.OM values */</i></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_OM_NONE" data-ref="_M/VMXNET3_OM_NONE">VMXNET3_OM_NONE</dfn>        0</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_OM_CSUM" data-ref="_M/VMXNET3_OM_CSUM">VMXNET3_OM_CSUM</dfn>        2</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_OM_TSO" data-ref="_M/VMXNET3_OM_TSO">VMXNET3_OM_TSO</dfn>        3</u></td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><i>/* fields in TxDesc we access w/o using bit fields */</i></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TXD_EOP_SHIFT" data-ref="_M/VMXNET3_TXD_EOP_SHIFT">VMXNET3_TXD_EOP_SHIFT</dfn>    12</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TXD_CQ_SHIFT" data-ref="_M/VMXNET3_TXD_CQ_SHIFT">VMXNET3_TXD_CQ_SHIFT</dfn>    13</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TXD_GEN_SHIFT" data-ref="_M/VMXNET3_TXD_GEN_SHIFT">VMXNET3_TXD_GEN_SHIFT</dfn>    14</u></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TXD_EOP_DWORD_SHIFT" data-ref="_M/VMXNET3_TXD_EOP_DWORD_SHIFT">VMXNET3_TXD_EOP_DWORD_SHIFT</dfn> 3</u></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TXD_GEN_DWORD_SHIFT" data-ref="_M/VMXNET3_TXD_GEN_DWORD_SHIFT">VMXNET3_TXD_GEN_DWORD_SHIFT</dfn> 2</u></td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TXD_CQ" data-ref="_M/VMXNET3_TXD_CQ">VMXNET3_TXD_CQ</dfn>        (1 &lt;&lt; VMXNET3_TXD_CQ_SHIFT)</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TXD_EOP" data-ref="_M/VMXNET3_TXD_EOP">VMXNET3_TXD_EOP</dfn>        (1 &lt;&lt; VMXNET3_TXD_EOP_SHIFT)</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TXD_GEN" data-ref="_M/VMXNET3_TXD_GEN">VMXNET3_TXD_GEN</dfn>        (1 &lt;&lt; VMXNET3_TXD_GEN_SHIFT)</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_HDR_COPY_SIZE" data-ref="_M/VMXNET3_HDR_COPY_SIZE">VMXNET3_HDR_COPY_SIZE</dfn>   128</u></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_TxDataDesc" title='Vmxnet3_TxDataDesc' data-ref="Vmxnet3_TxDataDesc">Vmxnet3_TxDataDesc</dfn> {</td></tr>
<tr><th id="284">284</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_TxDataDesc::data" title='Vmxnet3_TxDataDesc::data' data-ref="Vmxnet3_TxDataDesc::data">data</dfn>[<a class="macro" href="#280" title="128" data-ref="_M/VMXNET3_HDR_COPY_SIZE">VMXNET3_HDR_COPY_SIZE</a>];</td></tr>
<tr><th id="285">285</th><td>};</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TCD_GEN_SHIFT" data-ref="_M/VMXNET3_TCD_GEN_SHIFT">VMXNET3_TCD_GEN_SHIFT</dfn>    31</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TCD_GEN_SIZE" data-ref="_M/VMXNET3_TCD_GEN_SIZE">VMXNET3_TCD_GEN_SIZE</dfn>    1</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TCD_TXIDX_SHIFT" data-ref="_M/VMXNET3_TCD_TXIDX_SHIFT">VMXNET3_TCD_TXIDX_SHIFT</dfn>    0</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TCD_TXIDX_SIZE" data-ref="_M/VMXNET3_TCD_TXIDX_SIZE">VMXNET3_TCD_TXIDX_SIZE</dfn>    12</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TCD_GEN_DWORD_SHIFT" data-ref="_M/VMXNET3_TCD_GEN_DWORD_SHIFT">VMXNET3_TCD_GEN_DWORD_SHIFT</dfn>    3</u></td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_TxCompDesc" title='Vmxnet3_TxCompDesc' data-ref="Vmxnet3_TxCompDesc">Vmxnet3_TxCompDesc</dfn> {</td></tr>
<tr><th id="294">294</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_TxCompDesc::txdIdx" title='Vmxnet3_TxCompDesc::txdIdx' data-ref="Vmxnet3_TxCompDesc::txdIdx">txdIdx</dfn>:<var>12</var>;    <i>/* Index of the EOP TxDesc */</i></td></tr>
<tr><th id="295">295</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_TxCompDesc::ext1" title='Vmxnet3_TxCompDesc::ext1' data-ref="Vmxnet3_TxCompDesc::ext1">ext1</dfn>:<var>20</var>;</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_TxCompDesc::ext2" title='Vmxnet3_TxCompDesc::ext2' data-ref="Vmxnet3_TxCompDesc::ext2">ext2</dfn>;</td></tr>
<tr><th id="298">298</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_TxCompDesc::ext3" title='Vmxnet3_TxCompDesc::ext3' data-ref="Vmxnet3_TxCompDesc::ext3">ext3</dfn>;</td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_TxCompDesc::rsvd" title='Vmxnet3_TxCompDesc::rsvd' data-ref="Vmxnet3_TxCompDesc::rsvd">rsvd</dfn>:<var>24</var>;</td></tr>
<tr><th id="301">301</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_TxCompDesc::type" title='Vmxnet3_TxCompDesc::type' data-ref="Vmxnet3_TxCompDesc::type">type</dfn>:<var>7</var>;       <i>/* completion type */</i></td></tr>
<tr><th id="302">302</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_TxCompDesc::gen" title='Vmxnet3_TxCompDesc::gen' data-ref="Vmxnet3_TxCompDesc::gen">gen</dfn>:<var>1</var>;        <i>/* generation bit */</i></td></tr>
<tr><th id="303">303</th><td>};</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_RxDesc" title='Vmxnet3_RxDesc' data-ref="Vmxnet3_RxDesc">Vmxnet3_RxDesc</dfn> {</td></tr>
<tr><th id="306">306</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>        <dfn class="decl" id="Vmxnet3_RxDesc::addr" title='Vmxnet3_RxDesc::addr' data-ref="Vmxnet3_RxDesc::addr">addr</dfn>;</td></tr>
<tr><th id="307">307</th><td></td></tr>
<tr><th id="308">308</th><td><u>#<span data-ppcond="308">ifdef</span> <span class="macro" data-ref="_M/__BIG_ENDIAN_BITFIELD">__BIG_ENDIAN_BITFIELD</span></u></td></tr>
<tr><th id="309">309</th><td>    u32        gen:<var>1</var>;        <i>/* Generation bit */</i></td></tr>
<tr><th id="310">310</th><td>    u32        rsvd:<var>15</var>;</td></tr>
<tr><th id="311">311</th><td>    u32        dtype:<var>1</var>;      <i>/* Descriptor type */</i></td></tr>
<tr><th id="312">312</th><td>    u32        btype:<var>1</var>;      <i>/* Buffer Type */</i></td></tr>
<tr><th id="313">313</th><td>    u32        len:<var>14</var>;</td></tr>
<tr><th id="314">314</th><td><u>#<span data-ppcond="308">else</span></u></td></tr>
<tr><th id="315">315</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxDesc::len" title='Vmxnet3_RxDesc::len' data-ref="Vmxnet3_RxDesc::len">len</dfn>:<var>14</var>;</td></tr>
<tr><th id="316">316</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxDesc::btype" title='Vmxnet3_RxDesc::btype' data-ref="Vmxnet3_RxDesc::btype">btype</dfn>:<var>1</var>;      <i>/* Buffer Type */</i></td></tr>
<tr><th id="317">317</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxDesc::dtype" title='Vmxnet3_RxDesc::dtype' data-ref="Vmxnet3_RxDesc::dtype">dtype</dfn>:<var>1</var>;      <i>/* Descriptor type */</i></td></tr>
<tr><th id="318">318</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxDesc::rsvd" title='Vmxnet3_RxDesc::rsvd' data-ref="Vmxnet3_RxDesc::rsvd">rsvd</dfn>:<var>15</var>;</td></tr>
<tr><th id="319">319</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxDesc::gen" title='Vmxnet3_RxDesc::gen' data-ref="Vmxnet3_RxDesc::gen">gen</dfn>:<var>1</var>;        <i>/* Generation bit */</i></td></tr>
<tr><th id="320">320</th><td><u>#<span data-ppcond="308">endif</span></u></td></tr>
<tr><th id="321">321</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxDesc::ext1" title='Vmxnet3_RxDesc::ext1' data-ref="Vmxnet3_RxDesc::ext1">ext1</dfn>;</td></tr>
<tr><th id="322">322</th><td>};</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td><i>/* values of RXD.BTYPE */</i></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_RXD_BTYPE_HEAD" data-ref="_M/VMXNET3_RXD_BTYPE_HEAD">VMXNET3_RXD_BTYPE_HEAD</dfn>   0    /* head only */</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_RXD_BTYPE_BODY" data-ref="_M/VMXNET3_RXD_BTYPE_BODY">VMXNET3_RXD_BTYPE_BODY</dfn>   1    /* body only */</u></td></tr>
<tr><th id="327">327</th><td></td></tr>
<tr><th id="328">328</th><td><i>/* fields in RxDesc we access w/o using bit fields */</i></td></tr>
<tr><th id="329">329</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_RXD_BTYPE_SHIFT" data-ref="_M/VMXNET3_RXD_BTYPE_SHIFT">VMXNET3_RXD_BTYPE_SHIFT</dfn>  14</u></td></tr>
<tr><th id="330">330</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_RXD_GEN_SHIFT" data-ref="_M/VMXNET3_RXD_GEN_SHIFT">VMXNET3_RXD_GEN_SHIFT</dfn>    31</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_RxCompDesc" title='Vmxnet3_RxCompDesc' data-ref="Vmxnet3_RxCompDesc">Vmxnet3_RxCompDesc</dfn> {</td></tr>
<tr><th id="333">333</th><td><u>#<span data-ppcond="333">ifdef</span> <span class="macro" data-ref="_M/__BIG_ENDIAN_BITFIELD">__BIG_ENDIAN_BITFIELD</span></u></td></tr>
<tr><th id="334">334</th><td>    u32        ext2:<var>1</var>;</td></tr>
<tr><th id="335">335</th><td>    u32        cnc:<var>1</var>;        <i>/* Checksum Not Calculated */</i></td></tr>
<tr><th id="336">336</th><td>    u32        rssType:<var>4</var>;    <i>/* RSS hash type used */</i></td></tr>
<tr><th id="337">337</th><td>    u32        rqID:<var>10</var>;      <i>/* rx queue/ring ID */</i></td></tr>
<tr><th id="338">338</th><td>    u32        sop:<var>1</var>;        <i>/* Start of Packet */</i></td></tr>
<tr><th id="339">339</th><td>    u32        eop:<var>1</var>;        <i>/* End of Packet */</i></td></tr>
<tr><th id="340">340</th><td>    u32        ext1:<var>2</var>;</td></tr>
<tr><th id="341">341</th><td>    u32        rxdIdx:<var>12</var>;    <i>/* Index of the RxDesc */</i></td></tr>
<tr><th id="342">342</th><td><u>#<span data-ppcond="333">else</span></u></td></tr>
<tr><th id="343">343</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::rxdIdx" title='Vmxnet3_RxCompDesc::rxdIdx' data-ref="Vmxnet3_RxCompDesc::rxdIdx">rxdIdx</dfn>:<var>12</var>;    <i>/* Index of the RxDesc */</i></td></tr>
<tr><th id="344">344</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::ext1" title='Vmxnet3_RxCompDesc::ext1' data-ref="Vmxnet3_RxCompDesc::ext1">ext1</dfn>:<var>2</var>;</td></tr>
<tr><th id="345">345</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::eop" title='Vmxnet3_RxCompDesc::eop' data-ref="Vmxnet3_RxCompDesc::eop">eop</dfn>:<var>1</var>;        <i>/* End of Packet */</i></td></tr>
<tr><th id="346">346</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::sop" title='Vmxnet3_RxCompDesc::sop' data-ref="Vmxnet3_RxCompDesc::sop">sop</dfn>:<var>1</var>;        <i>/* Start of Packet */</i></td></tr>
<tr><th id="347">347</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::rqID" title='Vmxnet3_RxCompDesc::rqID' data-ref="Vmxnet3_RxCompDesc::rqID">rqID</dfn>:<var>10</var>;      <i>/* rx queue/ring ID */</i></td></tr>
<tr><th id="348">348</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::rssType" title='Vmxnet3_RxCompDesc::rssType' data-ref="Vmxnet3_RxCompDesc::rssType">rssType</dfn>:<var>4</var>;    <i>/* RSS hash type used */</i></td></tr>
<tr><th id="349">349</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::cnc" title='Vmxnet3_RxCompDesc::cnc' data-ref="Vmxnet3_RxCompDesc::cnc">cnc</dfn>:<var>1</var>;        <i>/* Checksum Not Calculated */</i></td></tr>
<tr><th id="350">350</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::ext2" title='Vmxnet3_RxCompDesc::ext2' data-ref="Vmxnet3_RxCompDesc::ext2">ext2</dfn>:<var>1</var>;</td></tr>
<tr><th id="351">351</th><td><u>#<span data-ppcond="333">endif</span>  /* __BIG_ENDIAN_BITFIELD */</u></td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::rssHash" title='Vmxnet3_RxCompDesc::rssHash' data-ref="Vmxnet3_RxCompDesc::rssHash">rssHash</dfn>;      <i>/* RSS hash value */</i></td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><u>#<span data-ppcond="355">ifdef</span> <span class="macro" data-ref="_M/__BIG_ENDIAN_BITFIELD">__BIG_ENDIAN_BITFIELD</span></u></td></tr>
<tr><th id="356">356</th><td>    u32        tci:<var>16</var>;       <i>/* Tag stripped */</i></td></tr>
<tr><th id="357">357</th><td>    u32        ts:<var>1</var>;         <i>/* Tag is stripped */</i></td></tr>
<tr><th id="358">358</th><td>    u32        err:<var>1</var>;        <i>/* Error */</i></td></tr>
<tr><th id="359">359</th><td>    u32        len:<var>14</var>;       <i>/* data length */</i></td></tr>
<tr><th id="360">360</th><td><u>#<span data-ppcond="355">else</span></u></td></tr>
<tr><th id="361">361</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::len" title='Vmxnet3_RxCompDesc::len' data-ref="Vmxnet3_RxCompDesc::len">len</dfn>:<var>14</var>;       <i>/* data length */</i></td></tr>
<tr><th id="362">362</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::err" title='Vmxnet3_RxCompDesc::err' data-ref="Vmxnet3_RxCompDesc::err">err</dfn>:<var>1</var>;        <i>/* Error */</i></td></tr>
<tr><th id="363">363</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::ts" title='Vmxnet3_RxCompDesc::ts' data-ref="Vmxnet3_RxCompDesc::ts">ts</dfn>:<var>1</var>;         <i>/* Tag is stripped */</i></td></tr>
<tr><th id="364">364</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::tci" title='Vmxnet3_RxCompDesc::tci' data-ref="Vmxnet3_RxCompDesc::tci">tci</dfn>:<var>16</var>;       <i>/* Tag stripped */</i></td></tr>
<tr><th id="365">365</th><td><u>#<span data-ppcond="355">endif</span>  /* __BIG_ENDIAN_BITFIELD */</u></td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td><u>#<span data-ppcond="368">ifdef</span> <span class="macro" data-ref="_M/__BIG_ENDIAN_BITFIELD">__BIG_ENDIAN_BITFIELD</span></u></td></tr>
<tr><th id="369">369</th><td>    u32        gen:<var>1</var>;        <i>/* generation bit */</i></td></tr>
<tr><th id="370">370</th><td>    u32        type:<var>7</var>;       <i>/* completion type */</i></td></tr>
<tr><th id="371">371</th><td>    u32        fcs:<var>1</var>;        <i>/* Frame CRC correct */</i></td></tr>
<tr><th id="372">372</th><td>    u32        frg:<var>1</var>;        <i>/* IP Fragment */</i></td></tr>
<tr><th id="373">373</th><td>    u32        v4:<var>1</var>;         <i>/* IPv4 */</i></td></tr>
<tr><th id="374">374</th><td>    u32        v6:<var>1</var>;         <i>/* IPv6 */</i></td></tr>
<tr><th id="375">375</th><td>    u32        ipc:<var>1</var>;        <i>/* IP Checksum Correct */</i></td></tr>
<tr><th id="376">376</th><td>    u32        tcp:<var>1</var>;        <i>/* TCP packet */</i></td></tr>
<tr><th id="377">377</th><td>    u32        udp:<var>1</var>;        <i>/* UDP packet */</i></td></tr>
<tr><th id="378">378</th><td>    u32        tuc:<var>1</var>;        <i>/* TCP/UDP Checksum Correct */</i></td></tr>
<tr><th id="379">379</th><td>    u32        csum:<var>16</var>;</td></tr>
<tr><th id="380">380</th><td><u>#<span data-ppcond="368">else</span></u></td></tr>
<tr><th id="381">381</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::csum" title='Vmxnet3_RxCompDesc::csum' data-ref="Vmxnet3_RxCompDesc::csum">csum</dfn>:<var>16</var>;</td></tr>
<tr><th id="382">382</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::tuc" title='Vmxnet3_RxCompDesc::tuc' data-ref="Vmxnet3_RxCompDesc::tuc">tuc</dfn>:<var>1</var>;        <i>/* TCP/UDP Checksum Correct */</i></td></tr>
<tr><th id="383">383</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::udp" title='Vmxnet3_RxCompDesc::udp' data-ref="Vmxnet3_RxCompDesc::udp">udp</dfn>:<var>1</var>;        <i>/* UDP packet */</i></td></tr>
<tr><th id="384">384</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::tcp" title='Vmxnet3_RxCompDesc::tcp' data-ref="Vmxnet3_RxCompDesc::tcp">tcp</dfn>:<var>1</var>;        <i>/* TCP packet */</i></td></tr>
<tr><th id="385">385</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::ipc" title='Vmxnet3_RxCompDesc::ipc' data-ref="Vmxnet3_RxCompDesc::ipc">ipc</dfn>:<var>1</var>;        <i>/* IP Checksum Correct */</i></td></tr>
<tr><th id="386">386</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::v6" title='Vmxnet3_RxCompDesc::v6' data-ref="Vmxnet3_RxCompDesc::v6">v6</dfn>:<var>1</var>;         <i>/* IPv6 */</i></td></tr>
<tr><th id="387">387</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::v4" title='Vmxnet3_RxCompDesc::v4' data-ref="Vmxnet3_RxCompDesc::v4">v4</dfn>:<var>1</var>;         <i>/* IPv4 */</i></td></tr>
<tr><th id="388">388</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::frg" title='Vmxnet3_RxCompDesc::frg' data-ref="Vmxnet3_RxCompDesc::frg">frg</dfn>:<var>1</var>;        <i>/* IP Fragment */</i></td></tr>
<tr><th id="389">389</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::fcs" title='Vmxnet3_RxCompDesc::fcs' data-ref="Vmxnet3_RxCompDesc::fcs">fcs</dfn>:<var>1</var>;        <i>/* Frame CRC correct */</i></td></tr>
<tr><th id="390">390</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::type" title='Vmxnet3_RxCompDesc::type' data-ref="Vmxnet3_RxCompDesc::type">type</dfn>:<var>7</var>;       <i>/* completion type */</i></td></tr>
<tr><th id="391">391</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_RxCompDesc::gen" title='Vmxnet3_RxCompDesc::gen' data-ref="Vmxnet3_RxCompDesc::gen">gen</dfn>:<var>1</var>;        <i>/* generation bit */</i></td></tr>
<tr><th id="392">392</th><td><u>#<span data-ppcond="368">endif</span>  /* __BIG_ENDIAN_BITFIELD */</u></td></tr>
<tr><th id="393">393</th><td>};</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td><i>/* fields in RxCompDesc we access via Vmxnet3_GenericDesc.dword[3] */</i></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_RCD_TUC_SHIFT" data-ref="_M/VMXNET3_RCD_TUC_SHIFT">VMXNET3_RCD_TUC_SHIFT</dfn>    16</u></td></tr>
<tr><th id="397">397</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_RCD_IPC_SHIFT" data-ref="_M/VMXNET3_RCD_IPC_SHIFT">VMXNET3_RCD_IPC_SHIFT</dfn>    19</u></td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td><i>/* fields in RxCompDesc we access via Vmxnet3_GenericDesc.qword[1] */</i></td></tr>
<tr><th id="400">400</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_RCD_TYPE_SHIFT" data-ref="_M/VMXNET3_RCD_TYPE_SHIFT">VMXNET3_RCD_TYPE_SHIFT</dfn>    56</u></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_RCD_GEN_SHIFT" data-ref="_M/VMXNET3_RCD_GEN_SHIFT">VMXNET3_RCD_GEN_SHIFT</dfn>    63</u></td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><i>/* csum OK for TCP/UDP pkts over IP */</i></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_RCD_CSUM_OK" data-ref="_M/VMXNET3_RCD_CSUM_OK">VMXNET3_RCD_CSUM_OK</dfn> (1 &lt;&lt; VMXNET3_RCD_TUC_SHIFT | \</u></td></tr>
<tr><th id="405">405</th><td><u>                     1 &lt;&lt; VMXNET3_RCD_IPC_SHIFT)</u></td></tr>
<tr><th id="406">406</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TXD_GEN_SIZE" data-ref="_M/VMXNET3_TXD_GEN_SIZE">VMXNET3_TXD_GEN_SIZE</dfn> 1</u></td></tr>
<tr><th id="407">407</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TXD_EOP_SIZE" data-ref="_M/VMXNET3_TXD_EOP_SIZE">VMXNET3_TXD_EOP_SIZE</dfn> 1</u></td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td><i>/* value of RxCompDesc.rssType */</i></td></tr>
<tr><th id="410">410</th><td><b>enum</b> {</td></tr>
<tr><th id="411">411</th><td>    <dfn class="enum" id="VMXNET3_RCD_RSS_TYPE_NONE" title='VMXNET3_RCD_RSS_TYPE_NONE' data-ref="VMXNET3_RCD_RSS_TYPE_NONE">VMXNET3_RCD_RSS_TYPE_NONE</dfn>     = <var>0</var>,</td></tr>
<tr><th id="412">412</th><td>    <dfn class="enum" id="VMXNET3_RCD_RSS_TYPE_IPV4" title='VMXNET3_RCD_RSS_TYPE_IPV4' data-ref="VMXNET3_RCD_RSS_TYPE_IPV4">VMXNET3_RCD_RSS_TYPE_IPV4</dfn>     = <var>1</var>,</td></tr>
<tr><th id="413">413</th><td>    <dfn class="enum" id="VMXNET3_RCD_RSS_TYPE_TCPIPV4" title='VMXNET3_RCD_RSS_TYPE_TCPIPV4' data-ref="VMXNET3_RCD_RSS_TYPE_TCPIPV4">VMXNET3_RCD_RSS_TYPE_TCPIPV4</dfn>  = <var>2</var>,</td></tr>
<tr><th id="414">414</th><td>    <dfn class="enum" id="VMXNET3_RCD_RSS_TYPE_IPV6" title='VMXNET3_RCD_RSS_TYPE_IPV6' data-ref="VMXNET3_RCD_RSS_TYPE_IPV6">VMXNET3_RCD_RSS_TYPE_IPV6</dfn>     = <var>3</var>,</td></tr>
<tr><th id="415">415</th><td>    <dfn class="enum" id="VMXNET3_RCD_RSS_TYPE_TCPIPV6" title='VMXNET3_RCD_RSS_TYPE_TCPIPV6' data-ref="VMXNET3_RCD_RSS_TYPE_TCPIPV6">VMXNET3_RCD_RSS_TYPE_TCPIPV6</dfn>  = <var>4</var>,</td></tr>
<tr><th id="416">416</th><td>};</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td><i>/* a union for accessing all cmd/completion descriptors */</i></td></tr>
<tr><th id="420">420</th><td><b>union</b> <dfn class="type def" id="Vmxnet3_GenericDesc" title='Vmxnet3_GenericDesc' data-ref="Vmxnet3_GenericDesc">Vmxnet3_GenericDesc</dfn> {</td></tr>
<tr><th id="421">421</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>                <dfn class="decl" id="Vmxnet3_GenericDesc::qword" title='Vmxnet3_GenericDesc::qword' data-ref="Vmxnet3_GenericDesc::qword">qword</dfn>[<var>2</var>];</td></tr>
<tr><th id="422">422</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>                <dfn class="decl" id="Vmxnet3_GenericDesc::dword" title='Vmxnet3_GenericDesc::dword' data-ref="Vmxnet3_GenericDesc::dword">dword</dfn>[<var>4</var>];</td></tr>
<tr><th id="423">423</th><td>    <a class="macro" href="#34" title="uint16_t" data-ref="_M/__le16">__le16</a>                <dfn class="decl" id="Vmxnet3_GenericDesc::word" title='Vmxnet3_GenericDesc::word' data-ref="Vmxnet3_GenericDesc::word">word</dfn>[<var>8</var>];</td></tr>
<tr><th id="424">424</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_TxDesc" title='Vmxnet3_TxDesc' data-ref="Vmxnet3_TxDesc">Vmxnet3_TxDesc</a>        <dfn class="decl" id="Vmxnet3_GenericDesc::txd" title='Vmxnet3_GenericDesc::txd' data-ref="Vmxnet3_GenericDesc::txd">txd</dfn>;</td></tr>
<tr><th id="425">425</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_RxDesc" title='Vmxnet3_RxDesc' data-ref="Vmxnet3_RxDesc">Vmxnet3_RxDesc</a>        <dfn class="decl" id="Vmxnet3_GenericDesc::rxd" title='Vmxnet3_GenericDesc::rxd' data-ref="Vmxnet3_GenericDesc::rxd">rxd</dfn>;</td></tr>
<tr><th id="426">426</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_TxCompDesc" title='Vmxnet3_TxCompDesc' data-ref="Vmxnet3_TxCompDesc">Vmxnet3_TxCompDesc</a>    <dfn class="decl" id="Vmxnet3_GenericDesc::tcd" title='Vmxnet3_GenericDesc::tcd' data-ref="Vmxnet3_GenericDesc::tcd">tcd</dfn>;</td></tr>
<tr><th id="427">427</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_RxCompDesc" title='Vmxnet3_RxCompDesc' data-ref="Vmxnet3_RxCompDesc">Vmxnet3_RxCompDesc</a>    <dfn class="decl" id="Vmxnet3_GenericDesc::rcd" title='Vmxnet3_GenericDesc::rcd' data-ref="Vmxnet3_GenericDesc::rcd">rcd</dfn>;</td></tr>
<tr><th id="428">428</th><td>};</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_INIT_GEN" data-ref="_M/VMXNET3_INIT_GEN">VMXNET3_INIT_GEN</dfn>       1</u></td></tr>
<tr><th id="431">431</th><td></td></tr>
<tr><th id="432">432</th><td><i>/* Max size of a single tx buffer */</i></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_MAX_TX_BUF_SIZE" data-ref="_M/VMXNET3_MAX_TX_BUF_SIZE">VMXNET3_MAX_TX_BUF_SIZE</dfn>  (1 &lt;&lt; 14)</u></td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><i>/* # of tx desc needed for a tx buffer size */</i></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TXD_NEEDED" data-ref="_M/VMXNET3_TXD_NEEDED">VMXNET3_TXD_NEEDED</dfn>(size) (((size) + VMXNET3_MAX_TX_BUF_SIZE - 1) / \</u></td></tr>
<tr><th id="437">437</th><td><u>                    VMXNET3_MAX_TX_BUF_SIZE)</u></td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td><i>/* max # of tx descs for a non-tso pkt */</i></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_MAX_TXD_PER_PKT" data-ref="_M/VMXNET3_MAX_TXD_PER_PKT">VMXNET3_MAX_TXD_PER_PKT</dfn> 16</u></td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><i>/* Max size of a single rx buffer */</i></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_MAX_RX_BUF_SIZE" data-ref="_M/VMXNET3_MAX_RX_BUF_SIZE">VMXNET3_MAX_RX_BUF_SIZE</dfn>  ((1 &lt;&lt; 14) - 1)</u></td></tr>
<tr><th id="444">444</th><td><i>/* Minimum size of a type 0 buffer */</i></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_MIN_T0_BUF_SIZE" data-ref="_M/VMXNET3_MIN_T0_BUF_SIZE">VMXNET3_MIN_T0_BUF_SIZE</dfn>  128</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_MAX_CSUM_OFFSET" data-ref="_M/VMXNET3_MAX_CSUM_OFFSET">VMXNET3_MAX_CSUM_OFFSET</dfn>  1024</u></td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><i>/* Ring base address alignment */</i></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_RING_BA_ALIGN" data-ref="_M/VMXNET3_RING_BA_ALIGN">VMXNET3_RING_BA_ALIGN</dfn>   512</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_RING_BA_MASK" data-ref="_M/VMXNET3_RING_BA_MASK">VMXNET3_RING_BA_MASK</dfn>    (VMXNET3_RING_BA_ALIGN - 1)</u></td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td><i>/* Ring size must be a multiple of 32 */</i></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_RING_SIZE_ALIGN" data-ref="_M/VMXNET3_RING_SIZE_ALIGN">VMXNET3_RING_SIZE_ALIGN</dfn> 32</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_RING_SIZE_MASK" data-ref="_M/VMXNET3_RING_SIZE_MASK">VMXNET3_RING_SIZE_MASK</dfn>  (VMXNET3_RING_SIZE_ALIGN - 1)</u></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><i>/* Max ring size */</i></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TX_RING_MAX_SIZE" data-ref="_M/VMXNET3_TX_RING_MAX_SIZE">VMXNET3_TX_RING_MAX_SIZE</dfn>   4096</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_TC_RING_MAX_SIZE" data-ref="_M/VMXNET3_TC_RING_MAX_SIZE">VMXNET3_TC_RING_MAX_SIZE</dfn>   4096</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_RX_RING_MAX_SIZE" data-ref="_M/VMXNET3_RX_RING_MAX_SIZE">VMXNET3_RX_RING_MAX_SIZE</dfn>   4096</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_RC_RING_MAX_SIZE" data-ref="_M/VMXNET3_RC_RING_MAX_SIZE">VMXNET3_RC_RING_MAX_SIZE</dfn>   8192</u></td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td><i>/* a list of reasons for queue stop */</i></td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td><b>enum</b> {</td></tr>
<tr><th id="465">465</th><td> <dfn class="enum" id="VMXNET3_ERR_NOEOP" title='VMXNET3_ERR_NOEOP' data-ref="VMXNET3_ERR_NOEOP">VMXNET3_ERR_NOEOP</dfn>        = <var>0x80000000</var>, <i>/* cannot find the EOP desc of a pkt */</i></td></tr>
<tr><th id="466">466</th><td> <dfn class="enum" id="VMXNET3_ERR_TXD_REUSE" title='VMXNET3_ERR_TXD_REUSE' data-ref="VMXNET3_ERR_TXD_REUSE">VMXNET3_ERR_TXD_REUSE</dfn>    = <var>0x80000001</var>, <i>/* reuse TxDesc before tx completion */</i></td></tr>
<tr><th id="467">467</th><td> <dfn class="enum" id="VMXNET3_ERR_BIG_PKT" title='VMXNET3_ERR_BIG_PKT' data-ref="VMXNET3_ERR_BIG_PKT">VMXNET3_ERR_BIG_PKT</dfn>      = <var>0x80000002</var>, <i>/* too many TxDesc for a pkt */</i></td></tr>
<tr><th id="468">468</th><td> <dfn class="enum" id="VMXNET3_ERR_DESC_NOT_SPT" title='VMXNET3_ERR_DESC_NOT_SPT' data-ref="VMXNET3_ERR_DESC_NOT_SPT">VMXNET3_ERR_DESC_NOT_SPT</dfn> = <var>0x80000003</var>, <i>/* descriptor type not supported */</i></td></tr>
<tr><th id="469">469</th><td> <dfn class="enum" id="VMXNET3_ERR_SMALL_BUF" title='VMXNET3_ERR_SMALL_BUF' data-ref="VMXNET3_ERR_SMALL_BUF">VMXNET3_ERR_SMALL_BUF</dfn>    = <var>0x80000004</var>, <i>/* type 0 buffer too small */</i></td></tr>
<tr><th id="470">470</th><td> <dfn class="enum" id="VMXNET3_ERR_STRESS" title='VMXNET3_ERR_STRESS' data-ref="VMXNET3_ERR_STRESS">VMXNET3_ERR_STRESS</dfn>       = <var>0x80000005</var>, <i>/* stress option firing in vmkernel */</i></td></tr>
<tr><th id="471">471</th><td> <dfn class="enum" id="VMXNET3_ERR_SWITCH" title='VMXNET3_ERR_SWITCH' data-ref="VMXNET3_ERR_SWITCH">VMXNET3_ERR_SWITCH</dfn>       = <var>0x80000006</var>, <i>/* mode switch failure */</i></td></tr>
<tr><th id="472">472</th><td> <dfn class="enum" id="VMXNET3_ERR_TXD_INVALID" title='VMXNET3_ERR_TXD_INVALID' data-ref="VMXNET3_ERR_TXD_INVALID">VMXNET3_ERR_TXD_INVALID</dfn>  = <var>0x80000007</var>, <i>/* invalid TxDesc */</i></td></tr>
<tr><th id="473">473</th><td>};</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td><i>/* completion descriptor types */</i></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_CDTYPE_TXCOMP" data-ref="_M/VMXNET3_CDTYPE_TXCOMP">VMXNET3_CDTYPE_TXCOMP</dfn>      0    /* Tx Completion Descriptor */</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_CDTYPE_RXCOMP" data-ref="_M/VMXNET3_CDTYPE_RXCOMP">VMXNET3_CDTYPE_RXCOMP</dfn>      3    /* Rx Completion Descriptor */</u></td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td><b>enum</b> {</td></tr>
<tr><th id="480">480</th><td>    <dfn class="enum" id="VMXNET3_GOS_BITS_UNK" title='VMXNET3_GOS_BITS_UNK' data-ref="VMXNET3_GOS_BITS_UNK">VMXNET3_GOS_BITS_UNK</dfn>    = <var>0</var>,   <i>/* unknown */</i></td></tr>
<tr><th id="481">481</th><td>    <dfn class="enum" id="VMXNET3_GOS_BITS_32" title='VMXNET3_GOS_BITS_32' data-ref="VMXNET3_GOS_BITS_32">VMXNET3_GOS_BITS_32</dfn>     = <var>1</var>,</td></tr>
<tr><th id="482">482</th><td>    <dfn class="enum" id="VMXNET3_GOS_BITS_64" title='VMXNET3_GOS_BITS_64' data-ref="VMXNET3_GOS_BITS_64">VMXNET3_GOS_BITS_64</dfn>     = <var>2</var>,</td></tr>
<tr><th id="483">483</th><td>};</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_GOS_TYPE_UNK" data-ref="_M/VMXNET3_GOS_TYPE_UNK">VMXNET3_GOS_TYPE_UNK</dfn>        0 /* unknown */</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_GOS_TYPE_LINUX" data-ref="_M/VMXNET3_GOS_TYPE_LINUX">VMXNET3_GOS_TYPE_LINUX</dfn>      1</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_GOS_TYPE_WIN" data-ref="_M/VMXNET3_GOS_TYPE_WIN">VMXNET3_GOS_TYPE_WIN</dfn>        2</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_GOS_TYPE_SOLARIS" data-ref="_M/VMXNET3_GOS_TYPE_SOLARIS">VMXNET3_GOS_TYPE_SOLARIS</dfn>    3</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_GOS_TYPE_FREEBSD" data-ref="_M/VMXNET3_GOS_TYPE_FREEBSD">VMXNET3_GOS_TYPE_FREEBSD</dfn>    4</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_GOS_TYPE_PXE" data-ref="_M/VMXNET3_GOS_TYPE_PXE">VMXNET3_GOS_TYPE_PXE</dfn>        5</u></td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_GOSInfo" title='Vmxnet3_GOSInfo' data-ref="Vmxnet3_GOSInfo">Vmxnet3_GOSInfo</dfn> {</td></tr>
<tr><th id="493">493</th><td><u>#<span data-ppcond="493">ifdef</span> <span class="macro" data-ref="_M/__BIG_ENDIAN_BITFIELD">__BIG_ENDIAN_BITFIELD</span></u></td></tr>
<tr><th id="494">494</th><td>    u32        gosMisc:<var>10</var>;    <i>/* other info about gos */</i></td></tr>
<tr><th id="495">495</th><td>    u32        gosVer:<var>16</var>;     <i>/* gos version */</i></td></tr>
<tr><th id="496">496</th><td>    u32        gosType:<var>4</var>;     <i>/* which guest */</i></td></tr>
<tr><th id="497">497</th><td>    u32        gosBits:<var>2</var>;    <i>/* 32-bit or 64-bit? */</i></td></tr>
<tr><th id="498">498</th><td><u>#<span data-ppcond="493">else</span></u></td></tr>
<tr><th id="499">499</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_GOSInfo::gosBits" title='Vmxnet3_GOSInfo::gosBits' data-ref="Vmxnet3_GOSInfo::gosBits">gosBits</dfn>:<var>2</var>;     <i>/* 32-bit or 64-bit? */</i></td></tr>
<tr><th id="500">500</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_GOSInfo::gosType" title='Vmxnet3_GOSInfo::gosType' data-ref="Vmxnet3_GOSInfo::gosType">gosType</dfn>:<var>4</var>;     <i>/* which guest */</i></td></tr>
<tr><th id="501">501</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_GOSInfo::gosVer" title='Vmxnet3_GOSInfo::gosVer' data-ref="Vmxnet3_GOSInfo::gosVer">gosVer</dfn>:<var>16</var>;     <i>/* gos version */</i></td></tr>
<tr><th id="502">502</th><td>    <a class="macro" href="#31" title="uint32_t" data-ref="_M/u32">u32</a>        <dfn class="decl" id="Vmxnet3_GOSInfo::gosMisc" title='Vmxnet3_GOSInfo::gosMisc' data-ref="Vmxnet3_GOSInfo::gosMisc">gosMisc</dfn>:<var>10</var>;    <i>/* other info about gos */</i></td></tr>
<tr><th id="503">503</th><td><u>#<span data-ppcond="493">endif</span>  /* __BIG_ENDIAN_BITFIELD */</u></td></tr>
<tr><th id="504">504</th><td>};</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_DriverInfo" title='Vmxnet3_DriverInfo' data-ref="Vmxnet3_DriverInfo">Vmxnet3_DriverInfo</dfn> {</td></tr>
<tr><th id="507">507</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>                <dfn class="decl" id="Vmxnet3_DriverInfo::version" title='Vmxnet3_DriverInfo::version' data-ref="Vmxnet3_DriverInfo::version">version</dfn>;</td></tr>
<tr><th id="508">508</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_GOSInfo" title='Vmxnet3_GOSInfo' data-ref="Vmxnet3_GOSInfo">Vmxnet3_GOSInfo</a>        <dfn class="decl" id="Vmxnet3_DriverInfo::gos" title='Vmxnet3_DriverInfo::gos' data-ref="Vmxnet3_DriverInfo::gos">gos</dfn>;</td></tr>
<tr><th id="509">509</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>                <dfn class="decl" id="Vmxnet3_DriverInfo::vmxnet3RevSpt" title='Vmxnet3_DriverInfo::vmxnet3RevSpt' data-ref="Vmxnet3_DriverInfo::vmxnet3RevSpt">vmxnet3RevSpt</dfn>;</td></tr>
<tr><th id="510">510</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>                <dfn class="decl" id="Vmxnet3_DriverInfo::uptVerSpt" title='Vmxnet3_DriverInfo::uptVerSpt' data-ref="Vmxnet3_DriverInfo::uptVerSpt">uptVerSpt</dfn>;</td></tr>
<tr><th id="511">511</th><td>};</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_REV1_MAGIC" data-ref="_M/VMXNET3_REV1_MAGIC">VMXNET3_REV1_MAGIC</dfn>  0xbabefee1</u></td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td><i>/*</i></td></tr>
<tr><th id="517">517</th><td><i> * QueueDescPA must be 128 bytes aligned. It points to an array of</i></td></tr>
<tr><th id="518">518</th><td><i> * Vmxnet3_TxQueueDesc followed by an array of Vmxnet3_RxQueueDesc.</i></td></tr>
<tr><th id="519">519</th><td><i> * The number of Vmxnet3_TxQueueDesc/Vmxnet3_RxQueueDesc are specified by</i></td></tr>
<tr><th id="520">520</th><td><i> * Vmxnet3_MiscConf.numTxQueues/numRxQueues, respectively.</i></td></tr>
<tr><th id="521">521</th><td><i> */</i></td></tr>
<tr><th id="522">522</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_QUEUE_DESC_ALIGN" data-ref="_M/VMXNET3_QUEUE_DESC_ALIGN">VMXNET3_QUEUE_DESC_ALIGN</dfn>  128</u></td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_MiscConf" title='Vmxnet3_MiscConf' data-ref="Vmxnet3_MiscConf">Vmxnet3_MiscConf</dfn> {</td></tr>
<tr><th id="526">526</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_DriverInfo" title='Vmxnet3_DriverInfo' data-ref="Vmxnet3_DriverInfo">Vmxnet3_DriverInfo</a> <dfn class="decl" id="Vmxnet3_MiscConf::driverInfo" title='Vmxnet3_MiscConf::driverInfo' data-ref="Vmxnet3_MiscConf::driverInfo">driverInfo</dfn>;</td></tr>
<tr><th id="527">527</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>        <dfn class="decl" id="Vmxnet3_MiscConf::uptFeatures" title='Vmxnet3_MiscConf::uptFeatures' data-ref="Vmxnet3_MiscConf::uptFeatures">uptFeatures</dfn>;</td></tr>
<tr><th id="528">528</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>        <dfn class="decl" id="Vmxnet3_MiscConf::ddPA" title='Vmxnet3_MiscConf::ddPA' data-ref="Vmxnet3_MiscConf::ddPA">ddPA</dfn>;         <i>/* driver data PA */</i></td></tr>
<tr><th id="529">529</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>        <dfn class="decl" id="Vmxnet3_MiscConf::queueDescPA" title='Vmxnet3_MiscConf::queueDescPA' data-ref="Vmxnet3_MiscConf::queueDescPA">queueDescPA</dfn>;  <i>/* queue descriptor table PA */</i></td></tr>
<tr><th id="530">530</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_MiscConf::ddLen" title='Vmxnet3_MiscConf::ddLen' data-ref="Vmxnet3_MiscConf::ddLen">ddLen</dfn>;        <i>/* driver data len */</i></td></tr>
<tr><th id="531">531</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_MiscConf::queueDescLen" title='Vmxnet3_MiscConf::queueDescLen' data-ref="Vmxnet3_MiscConf::queueDescLen">queueDescLen</dfn>; <i>/* queue desc. table len in bytes */</i></td></tr>
<tr><th id="532">532</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_MiscConf::mtu" title='Vmxnet3_MiscConf::mtu' data-ref="Vmxnet3_MiscConf::mtu">mtu</dfn>;</td></tr>
<tr><th id="533">533</th><td>    <a class="macro" href="#34" title="uint16_t" data-ref="_M/__le16">__le16</a>        <dfn class="decl" id="Vmxnet3_MiscConf::maxNumRxSG" title='Vmxnet3_MiscConf::maxNumRxSG' data-ref="Vmxnet3_MiscConf::maxNumRxSG">maxNumRxSG</dfn>;</td></tr>
<tr><th id="534">534</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_MiscConf::numTxQueues" title='Vmxnet3_MiscConf::numTxQueues' data-ref="Vmxnet3_MiscConf::numTxQueues">numTxQueues</dfn>;</td></tr>
<tr><th id="535">535</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_MiscConf::numRxQueues" title='Vmxnet3_MiscConf::numRxQueues' data-ref="Vmxnet3_MiscConf::numRxQueues">numRxQueues</dfn>;</td></tr>
<tr><th id="536">536</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_MiscConf::reserved" title='Vmxnet3_MiscConf::reserved' data-ref="Vmxnet3_MiscConf::reserved">reserved</dfn>[<var>4</var>];</td></tr>
<tr><th id="537">537</th><td>};</td></tr>
<tr><th id="538">538</th><td></td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_TxQueueConf" title='Vmxnet3_TxQueueConf' data-ref="Vmxnet3_TxQueueConf">Vmxnet3_TxQueueConf</dfn> {</td></tr>
<tr><th id="541">541</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>        <dfn class="decl" id="Vmxnet3_TxQueueConf::txRingBasePA" title='Vmxnet3_TxQueueConf::txRingBasePA' data-ref="Vmxnet3_TxQueueConf::txRingBasePA">txRingBasePA</dfn>;</td></tr>
<tr><th id="542">542</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>        <dfn class="decl" id="Vmxnet3_TxQueueConf::dataRingBasePA" title='Vmxnet3_TxQueueConf::dataRingBasePA' data-ref="Vmxnet3_TxQueueConf::dataRingBasePA">dataRingBasePA</dfn>;</td></tr>
<tr><th id="543">543</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>        <dfn class="decl" id="Vmxnet3_TxQueueConf::compRingBasePA" title='Vmxnet3_TxQueueConf::compRingBasePA' data-ref="Vmxnet3_TxQueueConf::compRingBasePA">compRingBasePA</dfn>;</td></tr>
<tr><th id="544">544</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>        <dfn class="decl" id="Vmxnet3_TxQueueConf::ddPA" title='Vmxnet3_TxQueueConf::ddPA' data-ref="Vmxnet3_TxQueueConf::ddPA">ddPA</dfn>;         <i>/* driver data */</i></td></tr>
<tr><th id="545">545</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>        <dfn class="decl" id="Vmxnet3_TxQueueConf::reserved" title='Vmxnet3_TxQueueConf::reserved' data-ref="Vmxnet3_TxQueueConf::reserved">reserved</dfn>;</td></tr>
<tr><th id="546">546</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_TxQueueConf::txRingSize" title='Vmxnet3_TxQueueConf::txRingSize' data-ref="Vmxnet3_TxQueueConf::txRingSize">txRingSize</dfn>;   <i>/* # of tx desc */</i></td></tr>
<tr><th id="547">547</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_TxQueueConf::dataRingSize" title='Vmxnet3_TxQueueConf::dataRingSize' data-ref="Vmxnet3_TxQueueConf::dataRingSize">dataRingSize</dfn>; <i>/* # of data desc */</i></td></tr>
<tr><th id="548">548</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_TxQueueConf::compRingSize" title='Vmxnet3_TxQueueConf::compRingSize' data-ref="Vmxnet3_TxQueueConf::compRingSize">compRingSize</dfn>; <i>/* # of comp desc */</i></td></tr>
<tr><th id="549">549</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_TxQueueConf::ddLen" title='Vmxnet3_TxQueueConf::ddLen' data-ref="Vmxnet3_TxQueueConf::ddLen">ddLen</dfn>;        <i>/* size of driver data */</i></td></tr>
<tr><th id="550">550</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_TxQueueConf::intrIdx" title='Vmxnet3_TxQueueConf::intrIdx' data-ref="Vmxnet3_TxQueueConf::intrIdx">intrIdx</dfn>;</td></tr>
<tr><th id="551">551</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_TxQueueConf::_pad" title='Vmxnet3_TxQueueConf::_pad' data-ref="Vmxnet3_TxQueueConf::_pad">_pad</dfn>[<var>7</var>];</td></tr>
<tr><th id="552">552</th><td>};</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_RxQueueConf" title='Vmxnet3_RxQueueConf' data-ref="Vmxnet3_RxQueueConf">Vmxnet3_RxQueueConf</dfn> {</td></tr>
<tr><th id="556">556</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>        <dfn class="decl" id="Vmxnet3_RxQueueConf::rxRingBasePA" title='Vmxnet3_RxQueueConf::rxRingBasePA' data-ref="Vmxnet3_RxQueueConf::rxRingBasePA">rxRingBasePA</dfn>[<var>2</var>];</td></tr>
<tr><th id="557">557</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>        <dfn class="decl" id="Vmxnet3_RxQueueConf::compRingBasePA" title='Vmxnet3_RxQueueConf::compRingBasePA' data-ref="Vmxnet3_RxQueueConf::compRingBasePA">compRingBasePA</dfn>;</td></tr>
<tr><th id="558">558</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>        <dfn class="decl" id="Vmxnet3_RxQueueConf::ddPA" title='Vmxnet3_RxQueueConf::ddPA' data-ref="Vmxnet3_RxQueueConf::ddPA">ddPA</dfn>;            <i>/* driver data */</i></td></tr>
<tr><th id="559">559</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>        <dfn class="decl" id="Vmxnet3_RxQueueConf::reserved" title='Vmxnet3_RxQueueConf::reserved' data-ref="Vmxnet3_RxQueueConf::reserved">reserved</dfn>;</td></tr>
<tr><th id="560">560</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_RxQueueConf::rxRingSize" title='Vmxnet3_RxQueueConf::rxRingSize' data-ref="Vmxnet3_RxQueueConf::rxRingSize">rxRingSize</dfn>[<var>2</var>];   <i>/* # of rx desc */</i></td></tr>
<tr><th id="561">561</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_RxQueueConf::compRingSize" title='Vmxnet3_RxQueueConf::compRingSize' data-ref="Vmxnet3_RxQueueConf::compRingSize">compRingSize</dfn>;    <i>/* # of rx comp desc */</i></td></tr>
<tr><th id="562">562</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_RxQueueConf::ddLen" title='Vmxnet3_RxQueueConf::ddLen' data-ref="Vmxnet3_RxQueueConf::ddLen">ddLen</dfn>;           <i>/* size of driver data */</i></td></tr>
<tr><th id="563">563</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_RxQueueConf::intrIdx" title='Vmxnet3_RxQueueConf::intrIdx' data-ref="Vmxnet3_RxQueueConf::intrIdx">intrIdx</dfn>;</td></tr>
<tr><th id="564">564</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_RxQueueConf::_pad" title='Vmxnet3_RxQueueConf::_pad' data-ref="Vmxnet3_RxQueueConf::_pad">_pad</dfn>[<var>7</var>];</td></tr>
<tr><th id="565">565</th><td>};</td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td></td></tr>
<tr><th id="568">568</th><td><b>enum</b> <dfn class="type def" id="vmxnet3_intr_mask_mode" title='vmxnet3_intr_mask_mode' data-ref="vmxnet3_intr_mask_mode">vmxnet3_intr_mask_mode</dfn> {</td></tr>
<tr><th id="569">569</th><td>    <dfn class="enum" id="vmxnet3_intr_mask_mode::VMXNET3_IMM_AUTO" title='vmxnet3_intr_mask_mode::VMXNET3_IMM_AUTO' data-ref="vmxnet3_intr_mask_mode::VMXNET3_IMM_AUTO">VMXNET3_IMM_AUTO</dfn>   = <var>0</var>,</td></tr>
<tr><th id="570">570</th><td>    <dfn class="enum" id="vmxnet3_intr_mask_mode::VMXNET3_IMM_ACTIVE" title='vmxnet3_intr_mask_mode::VMXNET3_IMM_ACTIVE' data-ref="vmxnet3_intr_mask_mode::VMXNET3_IMM_ACTIVE">VMXNET3_IMM_ACTIVE</dfn> = <var>1</var>,</td></tr>
<tr><th id="571">571</th><td>    <dfn class="enum" id="vmxnet3_intr_mask_mode::VMXNET3_IMM_LAZY" title='vmxnet3_intr_mask_mode::VMXNET3_IMM_LAZY' data-ref="vmxnet3_intr_mask_mode::VMXNET3_IMM_LAZY">VMXNET3_IMM_LAZY</dfn>   = <var>2</var></td></tr>
<tr><th id="572">572</th><td>};</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td><b>enum</b> <dfn class="type def" id="vmxnet3_intr_type" title='vmxnet3_intr_type' data-ref="vmxnet3_intr_type">vmxnet3_intr_type</dfn> {</td></tr>
<tr><th id="575">575</th><td>    <dfn class="enum" id="vmxnet3_intr_type::VMXNET3_IT_AUTO" title='vmxnet3_intr_type::VMXNET3_IT_AUTO' data-ref="vmxnet3_intr_type::VMXNET3_IT_AUTO">VMXNET3_IT_AUTO</dfn> = <var>0</var>,</td></tr>
<tr><th id="576">576</th><td>    <dfn class="enum" id="vmxnet3_intr_type::VMXNET3_IT_INTX" title='vmxnet3_intr_type::VMXNET3_IT_INTX' data-ref="vmxnet3_intr_type::VMXNET3_IT_INTX">VMXNET3_IT_INTX</dfn> = <var>1</var>,</td></tr>
<tr><th id="577">577</th><td>    <dfn class="enum" id="vmxnet3_intr_type::VMXNET3_IT_MSI" title='vmxnet3_intr_type::VMXNET3_IT_MSI' data-ref="vmxnet3_intr_type::VMXNET3_IT_MSI">VMXNET3_IT_MSI</dfn>  = <var>2</var>,</td></tr>
<tr><th id="578">578</th><td>    <dfn class="enum" id="vmxnet3_intr_type::VMXNET3_IT_MSIX" title='vmxnet3_intr_type::VMXNET3_IT_MSIX' data-ref="vmxnet3_intr_type::VMXNET3_IT_MSIX">VMXNET3_IT_MSIX</dfn> = <var>3</var></td></tr>
<tr><th id="579">579</th><td>};</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_MAX_TX_QUEUES" data-ref="_M/VMXNET3_MAX_TX_QUEUES">VMXNET3_MAX_TX_QUEUES</dfn>  8</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_MAX_RX_QUEUES" data-ref="_M/VMXNET3_MAX_RX_QUEUES">VMXNET3_MAX_RX_QUEUES</dfn>  16</u></td></tr>
<tr><th id="583">583</th><td><i>/* addition 1 for events */</i></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_MAX_INTRS" data-ref="_M/VMXNET3_MAX_INTRS">VMXNET3_MAX_INTRS</dfn>      25</u></td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><i>/* value of intrCtrl */</i></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_IC_DISABLE_ALL" data-ref="_M/VMXNET3_IC_DISABLE_ALL">VMXNET3_IC_DISABLE_ALL</dfn>  0x1   /* bit 0 */</u></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_IntrConf" title='Vmxnet3_IntrConf' data-ref="Vmxnet3_IntrConf">Vmxnet3_IntrConf</dfn> {</td></tr>
<tr><th id="591">591</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span>        <dfn class="decl" id="Vmxnet3_IntrConf::autoMask" title='Vmxnet3_IntrConf::autoMask' data-ref="Vmxnet3_IntrConf::autoMask">autoMask</dfn>;</td></tr>
<tr><th id="592">592</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_IntrConf::numIntrs" title='Vmxnet3_IntrConf::numIntrs' data-ref="Vmxnet3_IntrConf::numIntrs">numIntrs</dfn>;      <i>/* # of interrupts */</i></td></tr>
<tr><th id="593">593</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_IntrConf::eventIntrIdx" title='Vmxnet3_IntrConf::eventIntrIdx' data-ref="Vmxnet3_IntrConf::eventIntrIdx">eventIntrIdx</dfn>;</td></tr>
<tr><th id="594">594</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_IntrConf::modLevels" title='Vmxnet3_IntrConf::modLevels' data-ref="Vmxnet3_IntrConf::modLevels">modLevels</dfn>[<a class="macro" href="#584" title="25" data-ref="_M/VMXNET3_MAX_INTRS">VMXNET3_MAX_INTRS</a>];    <i>/* moderation level for</i></td></tr>
<tr><th id="595">595</th><td><i>                             * each intr */</i></td></tr>
<tr><th id="596">596</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_IntrConf::intrCtrl" title='Vmxnet3_IntrConf::intrCtrl' data-ref="Vmxnet3_IntrConf::intrCtrl">intrCtrl</dfn>;</td></tr>
<tr><th id="597">597</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_IntrConf::reserved" title='Vmxnet3_IntrConf::reserved' data-ref="Vmxnet3_IntrConf::reserved">reserved</dfn>[<var>2</var>];</td></tr>
<tr><th id="598">598</th><td>};</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><i>/* one bit per VLAN ID, the size is in the units of u32 */</i></td></tr>
<tr><th id="601">601</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_VFT_SIZE" data-ref="_M/VMXNET3_VFT_SIZE">VMXNET3_VFT_SIZE</dfn>  (4096/(sizeof(<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a>)*8))</u></td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_QueueStatus" title='Vmxnet3_QueueStatus' data-ref="Vmxnet3_QueueStatus">Vmxnet3_QueueStatus</dfn> {</td></tr>
<tr><th id="605">605</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span>        <dfn class="decl" id="Vmxnet3_QueueStatus::stopped" title='Vmxnet3_QueueStatus::stopped' data-ref="Vmxnet3_QueueStatus::stopped">stopped</dfn>;</td></tr>
<tr><th id="606">606</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_QueueStatus::_pad" title='Vmxnet3_QueueStatus::_pad' data-ref="Vmxnet3_QueueStatus::_pad">_pad</dfn>[<var>3</var>];</td></tr>
<tr><th id="607">607</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_QueueStatus::error" title='Vmxnet3_QueueStatus::error' data-ref="Vmxnet3_QueueStatus::error">error</dfn>;</td></tr>
<tr><th id="608">608</th><td>};</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_TxQueueCtrl" title='Vmxnet3_TxQueueCtrl' data-ref="Vmxnet3_TxQueueCtrl">Vmxnet3_TxQueueCtrl</dfn> {</td></tr>
<tr><th id="612">612</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_TxQueueCtrl::txNumDeferred" title='Vmxnet3_TxQueueCtrl::txNumDeferred' data-ref="Vmxnet3_TxQueueCtrl::txNumDeferred">txNumDeferred</dfn>;</td></tr>
<tr><th id="613">613</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_TxQueueCtrl::txThreshold" title='Vmxnet3_TxQueueCtrl::txThreshold' data-ref="Vmxnet3_TxQueueCtrl::txThreshold">txThreshold</dfn>;</td></tr>
<tr><th id="614">614</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>        <dfn class="decl" id="Vmxnet3_TxQueueCtrl::reserved" title='Vmxnet3_TxQueueCtrl::reserved' data-ref="Vmxnet3_TxQueueCtrl::reserved">reserved</dfn>;</td></tr>
<tr><th id="615">615</th><td>};</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_RxQueueCtrl" title='Vmxnet3_RxQueueCtrl' data-ref="Vmxnet3_RxQueueCtrl">Vmxnet3_RxQueueCtrl</dfn> {</td></tr>
<tr><th id="619">619</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span>        <dfn class="decl" id="Vmxnet3_RxQueueCtrl::updateRxProd" title='Vmxnet3_RxQueueCtrl::updateRxProd' data-ref="Vmxnet3_RxQueueCtrl::updateRxProd">updateRxProd</dfn>;</td></tr>
<tr><th id="620">620</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_RxQueueCtrl::_pad" title='Vmxnet3_RxQueueCtrl::_pad' data-ref="Vmxnet3_RxQueueCtrl::_pad">_pad</dfn>[<var>7</var>];</td></tr>
<tr><th id="621">621</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>        <dfn class="decl" id="Vmxnet3_RxQueueCtrl::reserved" title='Vmxnet3_RxQueueCtrl::reserved' data-ref="Vmxnet3_RxQueueCtrl::reserved">reserved</dfn>;</td></tr>
<tr><th id="622">622</th><td>};</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td><b>enum</b> {</td></tr>
<tr><th id="625">625</th><td>    <dfn class="enum" id="VMXNET3_RXM_UCAST" title='VMXNET3_RXM_UCAST' data-ref="VMXNET3_RXM_UCAST">VMXNET3_RXM_UCAST</dfn>     = <var>0x01</var>,  <i>/* unicast only */</i></td></tr>
<tr><th id="626">626</th><td>    <dfn class="enum" id="VMXNET3_RXM_MCAST" title='VMXNET3_RXM_MCAST' data-ref="VMXNET3_RXM_MCAST">VMXNET3_RXM_MCAST</dfn>     = <var>0x02</var>,  <i>/* multicast passing the filters */</i></td></tr>
<tr><th id="627">627</th><td>    <dfn class="enum" id="VMXNET3_RXM_BCAST" title='VMXNET3_RXM_BCAST' data-ref="VMXNET3_RXM_BCAST">VMXNET3_RXM_BCAST</dfn>     = <var>0x04</var>,  <i>/* broadcast only */</i></td></tr>
<tr><th id="628">628</th><td>    <dfn class="enum" id="VMXNET3_RXM_ALL_MULTI" title='VMXNET3_RXM_ALL_MULTI' data-ref="VMXNET3_RXM_ALL_MULTI">VMXNET3_RXM_ALL_MULTI</dfn> = <var>0x08</var>,  <i>/* all multicast */</i></td></tr>
<tr><th id="629">629</th><td>    <dfn class="enum" id="VMXNET3_RXM_PROMISC" title='VMXNET3_RXM_PROMISC' data-ref="VMXNET3_RXM_PROMISC">VMXNET3_RXM_PROMISC</dfn>   = <var>0x10</var>  <i>/* promiscuous */</i></td></tr>
<tr><th id="630">630</th><td>};</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_RxFilterConf" title='Vmxnet3_RxFilterConf' data-ref="Vmxnet3_RxFilterConf">Vmxnet3_RxFilterConf</dfn> {</td></tr>
<tr><th id="633">633</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_RxFilterConf::rxMode" title='Vmxnet3_RxFilterConf::rxMode' data-ref="Vmxnet3_RxFilterConf::rxMode">rxMode</dfn>;       <i>/* VMXNET3_RXM_xxx */</i></td></tr>
<tr><th id="634">634</th><td>    <a class="macro" href="#34" title="uint16_t" data-ref="_M/__le16">__le16</a>        <dfn class="decl" id="Vmxnet3_RxFilterConf::mfTableLen" title='Vmxnet3_RxFilterConf::mfTableLen' data-ref="Vmxnet3_RxFilterConf::mfTableLen">mfTableLen</dfn>;   <i>/* size of the multicast filter table */</i></td></tr>
<tr><th id="635">635</th><td>    <a class="macro" href="#34" title="uint16_t" data-ref="_M/__le16">__le16</a>        <dfn class="decl" id="Vmxnet3_RxFilterConf::_pad1" title='Vmxnet3_RxFilterConf::_pad1' data-ref="Vmxnet3_RxFilterConf::_pad1">_pad1</dfn>;</td></tr>
<tr><th id="636">636</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>        <dfn class="decl" id="Vmxnet3_RxFilterConf::mfTablePA" title='Vmxnet3_RxFilterConf::mfTablePA' data-ref="Vmxnet3_RxFilterConf::mfTablePA">mfTablePA</dfn>;    <i>/* PA of the multicast filters table */</i></td></tr>
<tr><th id="637">637</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_RxFilterConf::vfTable" title='Vmxnet3_RxFilterConf::vfTable' data-ref="Vmxnet3_RxFilterConf::vfTable">vfTable</dfn>[<a class="macro" href="#601" title="(4096/(sizeof(uint32_t)*8))" data-ref="_M/VMXNET3_VFT_SIZE">VMXNET3_VFT_SIZE</a>]; <i>/* vlan filter */</i></td></tr>
<tr><th id="638">638</th><td>};</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_PM_MAX_FILTERS" data-ref="_M/VMXNET3_PM_MAX_FILTERS">VMXNET3_PM_MAX_FILTERS</dfn>        6</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_PM_MAX_PATTERN_SIZE" data-ref="_M/VMXNET3_PM_MAX_PATTERN_SIZE">VMXNET3_PM_MAX_PATTERN_SIZE</dfn>   128</u></td></tr>
<tr><th id="643">643</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_PM_MAX_MASK_SIZE" data-ref="_M/VMXNET3_PM_MAX_MASK_SIZE">VMXNET3_PM_MAX_MASK_SIZE</dfn>      (VMXNET3_PM_MAX_PATTERN_SIZE / 8)</u></td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_PM_WAKEUP_MAGIC" data-ref="_M/VMXNET3_PM_WAKEUP_MAGIC">VMXNET3_PM_WAKEUP_MAGIC</dfn>  cpu_to_le16(0x01)  /* wake up on magic pkts */</u></td></tr>
<tr><th id="646">646</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_PM_WAKEUP_FILTER" data-ref="_M/VMXNET3_PM_WAKEUP_FILTER">VMXNET3_PM_WAKEUP_FILTER</dfn> cpu_to_le16(0x02)  /* wake up on pkts matching</u></td></tr>
<tr><th id="647">647</th><td><u>                                                     * filters */</u></td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_PM_PktFilter" title='Vmxnet3_PM_PktFilter' data-ref="Vmxnet3_PM_PktFilter">Vmxnet3_PM_PktFilter</dfn> {</td></tr>
<tr><th id="651">651</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_PM_PktFilter::maskSize" title='Vmxnet3_PM_PktFilter::maskSize' data-ref="Vmxnet3_PM_PktFilter::maskSize">maskSize</dfn>;</td></tr>
<tr><th id="652">652</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_PM_PktFilter::patternSize" title='Vmxnet3_PM_PktFilter::patternSize' data-ref="Vmxnet3_PM_PktFilter::patternSize">patternSize</dfn>;</td></tr>
<tr><th id="653">653</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_PM_PktFilter::mask" title='Vmxnet3_PM_PktFilter::mask' data-ref="Vmxnet3_PM_PktFilter::mask">mask</dfn>[<a class="macro" href="#643" title="(128 / 8)" data-ref="_M/VMXNET3_PM_MAX_MASK_SIZE">VMXNET3_PM_MAX_MASK_SIZE</a>];</td></tr>
<tr><th id="654">654</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_PM_PktFilter::pattern" title='Vmxnet3_PM_PktFilter::pattern' data-ref="Vmxnet3_PM_PktFilter::pattern">pattern</dfn>[<a class="macro" href="#642" title="128" data-ref="_M/VMXNET3_PM_MAX_PATTERN_SIZE">VMXNET3_PM_MAX_PATTERN_SIZE</a>];</td></tr>
<tr><th id="655">655</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_PM_PktFilter::pad" title='Vmxnet3_PM_PktFilter::pad' data-ref="Vmxnet3_PM_PktFilter::pad">pad</dfn>[<var>6</var>];</td></tr>
<tr><th id="656">656</th><td>};</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td></td></tr>
<tr><th id="659">659</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_PMConf" title='Vmxnet3_PMConf' data-ref="Vmxnet3_PMConf">Vmxnet3_PMConf</dfn> {</td></tr>
<tr><th id="660">660</th><td>    <a class="macro" href="#34" title="uint16_t" data-ref="_M/__le16">__le16</a>        <dfn class="decl" id="Vmxnet3_PMConf::wakeUpEvents" title='Vmxnet3_PMConf::wakeUpEvents' data-ref="Vmxnet3_PMConf::wakeUpEvents">wakeUpEvents</dfn>;  <i>/* VMXNET3_PM_WAKEUP_xxx */</i></td></tr>
<tr><th id="661">661</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_PMConf::numFilters" title='Vmxnet3_PMConf::numFilters' data-ref="Vmxnet3_PMConf::numFilters">numFilters</dfn>;</td></tr>
<tr><th id="662">662</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>        <dfn class="decl" id="Vmxnet3_PMConf::pad" title='Vmxnet3_PMConf::pad' data-ref="Vmxnet3_PMConf::pad">pad</dfn>[<var>5</var>];</td></tr>
<tr><th id="663">663</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_PM_PktFilter" title='Vmxnet3_PM_PktFilter' data-ref="Vmxnet3_PM_PktFilter">Vmxnet3_PM_PktFilter</a> <dfn class="decl" id="Vmxnet3_PMConf::filters" title='Vmxnet3_PMConf::filters' data-ref="Vmxnet3_PMConf::filters">filters</dfn>[<a class="macro" href="#641" title="6" data-ref="_M/VMXNET3_PM_MAX_FILTERS">VMXNET3_PM_MAX_FILTERS</a>];</td></tr>
<tr><th id="664">664</th><td>};</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_VariableLenConfDesc" title='Vmxnet3_VariableLenConfDesc' data-ref="Vmxnet3_VariableLenConfDesc">Vmxnet3_VariableLenConfDesc</dfn> {</td></tr>
<tr><th id="668">668</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_VariableLenConfDesc::confVer" title='Vmxnet3_VariableLenConfDesc::confVer' data-ref="Vmxnet3_VariableLenConfDesc::confVer">confVer</dfn>;</td></tr>
<tr><th id="669">669</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>        <dfn class="decl" id="Vmxnet3_VariableLenConfDesc::confLen" title='Vmxnet3_VariableLenConfDesc::confLen' data-ref="Vmxnet3_VariableLenConfDesc::confLen">confLen</dfn>;</td></tr>
<tr><th id="670">670</th><td>    <a class="macro" href="#36" title="uint64_t" data-ref="_M/__le64">__le64</a>        <dfn class="decl" id="Vmxnet3_VariableLenConfDesc::confPA" title='Vmxnet3_VariableLenConfDesc::confPA' data-ref="Vmxnet3_VariableLenConfDesc::confPA">confPA</dfn>;</td></tr>
<tr><th id="671">671</th><td>};</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td></td></tr>
<tr><th id="674">674</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_TxQueueDesc" title='Vmxnet3_TxQueueDesc' data-ref="Vmxnet3_TxQueueDesc">Vmxnet3_TxQueueDesc</dfn> {</td></tr>
<tr><th id="675">675</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_TxQueueCtrl" title='Vmxnet3_TxQueueCtrl' data-ref="Vmxnet3_TxQueueCtrl">Vmxnet3_TxQueueCtrl</a>        <dfn class="decl" id="Vmxnet3_TxQueueDesc::ctrl" title='Vmxnet3_TxQueueDesc::ctrl' data-ref="Vmxnet3_TxQueueDesc::ctrl">ctrl</dfn>;</td></tr>
<tr><th id="676">676</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_TxQueueConf" title='Vmxnet3_TxQueueConf' data-ref="Vmxnet3_TxQueueConf">Vmxnet3_TxQueueConf</a>        <dfn class="decl" id="Vmxnet3_TxQueueDesc::conf" title='Vmxnet3_TxQueueDesc::conf' data-ref="Vmxnet3_TxQueueDesc::conf">conf</dfn>;</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td>    <i>/* Driver read after a GET command */</i></td></tr>
<tr><th id="679">679</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_QueueStatus" title='Vmxnet3_QueueStatus' data-ref="Vmxnet3_QueueStatus">Vmxnet3_QueueStatus</a>        <dfn class="decl" id="Vmxnet3_TxQueueDesc::status" title='Vmxnet3_TxQueueDesc::status' data-ref="Vmxnet3_TxQueueDesc::status">status</dfn>;</td></tr>
<tr><th id="680">680</th><td>    <b>struct</b> <a class="type" href="#UPT1_TxStats" title='UPT1_TxStats' data-ref="UPT1_TxStats">UPT1_TxStats</a>            <dfn class="decl" id="Vmxnet3_TxQueueDesc::stats" title='Vmxnet3_TxQueueDesc::stats' data-ref="Vmxnet3_TxQueueDesc::stats">stats</dfn>;</td></tr>
<tr><th id="681">681</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>                    <dfn class="decl" id="Vmxnet3_TxQueueDesc::_pad" title='Vmxnet3_TxQueueDesc::_pad' data-ref="Vmxnet3_TxQueueDesc::_pad">_pad</dfn>[<var>88</var>]; <i>/* 128 aligned */</i></td></tr>
<tr><th id="682">682</th><td>};</td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_RxQueueDesc" title='Vmxnet3_RxQueueDesc' data-ref="Vmxnet3_RxQueueDesc">Vmxnet3_RxQueueDesc</dfn> {</td></tr>
<tr><th id="686">686</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_RxQueueCtrl" title='Vmxnet3_RxQueueCtrl' data-ref="Vmxnet3_RxQueueCtrl">Vmxnet3_RxQueueCtrl</a>        <dfn class="decl" id="Vmxnet3_RxQueueDesc::ctrl" title='Vmxnet3_RxQueueDesc::ctrl' data-ref="Vmxnet3_RxQueueDesc::ctrl">ctrl</dfn>;</td></tr>
<tr><th id="687">687</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_RxQueueConf" title='Vmxnet3_RxQueueConf' data-ref="Vmxnet3_RxQueueConf">Vmxnet3_RxQueueConf</a>        <dfn class="decl" id="Vmxnet3_RxQueueDesc::conf" title='Vmxnet3_RxQueueDesc::conf' data-ref="Vmxnet3_RxQueueDesc::conf">conf</dfn>;</td></tr>
<tr><th id="688">688</th><td>    <i>/* Driver read after a GET commad */</i></td></tr>
<tr><th id="689">689</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_QueueStatus" title='Vmxnet3_QueueStatus' data-ref="Vmxnet3_QueueStatus">Vmxnet3_QueueStatus</a>        <dfn class="decl" id="Vmxnet3_RxQueueDesc::status" title='Vmxnet3_RxQueueDesc::status' data-ref="Vmxnet3_RxQueueDesc::status">status</dfn>;</td></tr>
<tr><th id="690">690</th><td>    <b>struct</b> <a class="type" href="#UPT1_RxStats" title='UPT1_RxStats' data-ref="UPT1_RxStats">UPT1_RxStats</a>            <dfn class="decl" id="Vmxnet3_RxQueueDesc::stats" title='Vmxnet3_RxQueueDesc::stats' data-ref="Vmxnet3_RxQueueDesc::stats">stats</dfn>;</td></tr>
<tr><th id="691">691</th><td>    <a class="macro" href="#33" title="uint8_t" data-ref="_M/u8">u8</a>                      <dfn class="decl" id="Vmxnet3_RxQueueDesc::__pad" title='Vmxnet3_RxQueueDesc::__pad' data-ref="Vmxnet3_RxQueueDesc::__pad">__pad</dfn>[<var>88</var>]; <i>/* 128 aligned */</i></td></tr>
<tr><th id="692">692</th><td>};</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_DSDevRead" title='Vmxnet3_DSDevRead' data-ref="Vmxnet3_DSDevRead">Vmxnet3_DSDevRead</dfn> {</td></tr>
<tr><th id="696">696</th><td>    <i>/* read-only region for device, read by dev in response to a SET cmd */</i></td></tr>
<tr><th id="697">697</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_MiscConf" title='Vmxnet3_MiscConf' data-ref="Vmxnet3_MiscConf">Vmxnet3_MiscConf</a>            <dfn class="decl" id="Vmxnet3_DSDevRead::misc" title='Vmxnet3_DSDevRead::misc' data-ref="Vmxnet3_DSDevRead::misc">misc</dfn>;</td></tr>
<tr><th id="698">698</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_IntrConf" title='Vmxnet3_IntrConf' data-ref="Vmxnet3_IntrConf">Vmxnet3_IntrConf</a>            <dfn class="decl" id="Vmxnet3_DSDevRead::intrConf" title='Vmxnet3_DSDevRead::intrConf' data-ref="Vmxnet3_DSDevRead::intrConf">intrConf</dfn>;</td></tr>
<tr><th id="699">699</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_RxFilterConf" title='Vmxnet3_RxFilterConf' data-ref="Vmxnet3_RxFilterConf">Vmxnet3_RxFilterConf</a>        <dfn class="decl" id="Vmxnet3_DSDevRead::rxFilterConf" title='Vmxnet3_DSDevRead::rxFilterConf' data-ref="Vmxnet3_DSDevRead::rxFilterConf">rxFilterConf</dfn>;</td></tr>
<tr><th id="700">700</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_VariableLenConfDesc" title='Vmxnet3_VariableLenConfDesc' data-ref="Vmxnet3_VariableLenConfDesc">Vmxnet3_VariableLenConfDesc</a>    <dfn class="decl" id="Vmxnet3_DSDevRead::rssConfDesc" title='Vmxnet3_DSDevRead::rssConfDesc' data-ref="Vmxnet3_DSDevRead::rssConfDesc">rssConfDesc</dfn>;</td></tr>
<tr><th id="701">701</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_VariableLenConfDesc" title='Vmxnet3_VariableLenConfDesc' data-ref="Vmxnet3_VariableLenConfDesc">Vmxnet3_VariableLenConfDesc</a>    <dfn class="decl" id="Vmxnet3_DSDevRead::pmConfDesc" title='Vmxnet3_DSDevRead::pmConfDesc' data-ref="Vmxnet3_DSDevRead::pmConfDesc">pmConfDesc</dfn>;</td></tr>
<tr><th id="702">702</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_VariableLenConfDesc" title='Vmxnet3_VariableLenConfDesc' data-ref="Vmxnet3_VariableLenConfDesc">Vmxnet3_VariableLenConfDesc</a>    <dfn class="decl" id="Vmxnet3_DSDevRead::pluginConfDesc" title='Vmxnet3_DSDevRead::pluginConfDesc' data-ref="Vmxnet3_DSDevRead::pluginConfDesc">pluginConfDesc</dfn>;</td></tr>
<tr><th id="703">703</th><td>};</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td><i>/* All structures in DriverShared are padded to multiples of 8 bytes */</i></td></tr>
<tr><th id="706">706</th><td><b>struct</b> <dfn class="type def" id="Vmxnet3_DriverShared" title='Vmxnet3_DriverShared' data-ref="Vmxnet3_DriverShared">Vmxnet3_DriverShared</dfn> {</td></tr>
<tr><th id="707">707</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>              <dfn class="decl" id="Vmxnet3_DriverShared::magic" title='Vmxnet3_DriverShared::magic' data-ref="Vmxnet3_DriverShared::magic">magic</dfn>;</td></tr>
<tr><th id="708">708</th><td>    <i>/* make devRead start at 64bit boundaries */</i></td></tr>
<tr><th id="709">709</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>              <dfn class="decl" id="Vmxnet3_DriverShared::pad" title='Vmxnet3_DriverShared::pad' data-ref="Vmxnet3_DriverShared::pad">pad</dfn>;</td></tr>
<tr><th id="710">710</th><td>    <b>struct</b> <a class="type" href="#Vmxnet3_DSDevRead" title='Vmxnet3_DSDevRead' data-ref="Vmxnet3_DSDevRead">Vmxnet3_DSDevRead</a>    <dfn class="decl" id="Vmxnet3_DriverShared::devRead" title='Vmxnet3_DriverShared::devRead' data-ref="Vmxnet3_DriverShared::devRead">devRead</dfn>;</td></tr>
<tr><th id="711">711</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>              <dfn class="decl" id="Vmxnet3_DriverShared::ecr" title='Vmxnet3_DriverShared::ecr' data-ref="Vmxnet3_DriverShared::ecr">ecr</dfn>;</td></tr>
<tr><th id="712">712</th><td>    <a class="macro" href="#35" title="uint32_t" data-ref="_M/__le32">__le32</a>              <dfn class="decl" id="Vmxnet3_DriverShared::reserved" title='Vmxnet3_DriverShared::reserved' data-ref="Vmxnet3_DriverShared::reserved">reserved</dfn>[<var>5</var>];</td></tr>
<tr><th id="713">713</th><td>};</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td></td></tr>
<tr><th id="716">716</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_ECR_RQERR" data-ref="_M/VMXNET3_ECR_RQERR">VMXNET3_ECR_RQERR</dfn>       (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="717">717</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_ECR_TQERR" data-ref="_M/VMXNET3_ECR_TQERR">VMXNET3_ECR_TQERR</dfn>       (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="718">718</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_ECR_LINK" data-ref="_M/VMXNET3_ECR_LINK">VMXNET3_ECR_LINK</dfn>        (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_ECR_DIC" data-ref="_M/VMXNET3_ECR_DIC">VMXNET3_ECR_DIC</dfn>         (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="720">720</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_ECR_DEBUG" data-ref="_M/VMXNET3_ECR_DEBUG">VMXNET3_ECR_DEBUG</dfn>       (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="721">721</th><td></td></tr>
<tr><th id="722">722</th><td><i>/* flip the gen bit of a ring */</i></td></tr>
<tr><th id="723">723</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_FLIP_RING_GEN" data-ref="_M/VMXNET3_FLIP_RING_GEN">VMXNET3_FLIP_RING_GEN</dfn>(gen) ((gen) = (gen) ^ 0x1)</u></td></tr>
<tr><th id="724">724</th><td></td></tr>
<tr><th id="725">725</th><td><i>/* only use this if moving the idx won't affect the gen bit */</i></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_INC_RING_IDX_ONLY" data-ref="_M/VMXNET3_INC_RING_IDX_ONLY">VMXNET3_INC_RING_IDX_ONLY</dfn>(idx, ring_size) \</u></td></tr>
<tr><th id="727">727</th><td><u>    do {\</u></td></tr>
<tr><th id="728">728</th><td><u>        (idx)++;\</u></td></tr>
<tr><th id="729">729</th><td><u>        if (unlikely((idx) == (ring_size))) {\</u></td></tr>
<tr><th id="730">730</th><td><u>            (idx) = 0;\</u></td></tr>
<tr><th id="731">731</th><td><u>        } \</u></td></tr>
<tr><th id="732">732</th><td><u>    } while (0)</u></td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_SET_VFTABLE_ENTRY" data-ref="_M/VMXNET3_SET_VFTABLE_ENTRY">VMXNET3_SET_VFTABLE_ENTRY</dfn>(vfTable, vid) \</u></td></tr>
<tr><th id="735">735</th><td><u>    (vfTable[vid &gt;&gt; 5] |= (1 &lt;&lt; (vid &amp; 31)))</u></td></tr>
<tr><th id="736">736</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_CLEAR_VFTABLE_ENTRY" data-ref="_M/VMXNET3_CLEAR_VFTABLE_ENTRY">VMXNET3_CLEAR_VFTABLE_ENTRY</dfn>(vfTable, vid) \</u></td></tr>
<tr><th id="737">737</th><td><u>    (vfTable[vid &gt;&gt; 5] &amp;= ~(1 &lt;&lt; (vid &amp; 31)))</u></td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_VFTABLE_ENTRY_IS_SET" data-ref="_M/VMXNET3_VFTABLE_ENTRY_IS_SET">VMXNET3_VFTABLE_ENTRY_IS_SET</dfn>(vfTable, vid) \</u></td></tr>
<tr><th id="740">740</th><td><u>    ((vfTable[vid &gt;&gt; 5] &amp; (1 &lt;&lt; (vid &amp; 31))) != 0)</u></td></tr>
<tr><th id="741">741</th><td></td></tr>
<tr><th id="742">742</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_MAX_MTU" data-ref="_M/VMXNET3_MAX_MTU">VMXNET3_MAX_MTU</dfn>     9000</u></td></tr>
<tr><th id="743">743</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_MIN_MTU" data-ref="_M/VMXNET3_MIN_MTU">VMXNET3_MIN_MTU</dfn>     60</u></td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_LINK_UP" data-ref="_M/VMXNET3_LINK_UP">VMXNET3_LINK_UP</dfn>         (10000 &lt;&lt; 16 | 1)    /* 10 Gbps, up */</u></td></tr>
<tr><th id="746">746</th><td><u>#define <dfn class="macro" id="_M/VMXNET3_LINK_DOWN" data-ref="_M/VMXNET3_LINK_DOWN">VMXNET3_LINK_DOWN</dfn>       0</u></td></tr>
<tr><th id="747">747</th><td></td></tr>
<tr><th id="748">748</th><td><u>#undef <a class="macro" href="#30" data-ref="_M/u64">u64</a></u></td></tr>
<tr><th id="749">749</th><td><u>#undef <a class="macro" href="#31" data-ref="_M/u32">u32</a></u></td></tr>
<tr><th id="750">750</th><td><u>#undef <a class="macro" href="#32" data-ref="_M/u16">u16</a></u></td></tr>
<tr><th id="751">751</th><td><u>#undef <a class="macro" href="#33" data-ref="_M/u8">u8</a></u></td></tr>
<tr><th id="752">752</th><td><u>#undef <a class="macro" href="#34" data-ref="_M/__le16">__le16</a></u></td></tr>
<tr><th id="753">753</th><td><u>#undef <a class="macro" href="#35" data-ref="_M/__le32">__le32</a></u></td></tr>
<tr><th id="754">754</th><td><u>#undef <a class="macro" href="#36" data-ref="_M/__le64">__le64</a></u></td></tr>
<tr><th id="755">755</th><td><u>#<span data-ppcond="755">if</span> defined(<span class="macro" data-ref="_M/HOST_WORDS_BIGENDIAN">HOST_WORDS_BIGENDIAN</span>)</u></td></tr>
<tr><th id="756">756</th><td><u>#undef __BIG_ENDIAN_BITFIELD</u></td></tr>
<tr><th id="757">757</th><td><u>#<span data-ppcond="755">endif</span></u></td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td><u>#<span data-ppcond="18">endif</span></u></td></tr>
<tr><th id="760">760</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='vmxnet3.c.html'>codebrowser/hw/net/vmxnet3.c</a><br/>Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
