Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 20 11:00:25 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file SCS_TT_TEST_wrapper_timing_summary_routed.rpt -pb SCS_TT_TEST_wrapper_timing_summary_routed.pb -rpx SCS_TT_TEST_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SCS_TT_TEST_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.297    -1647.237                    726                 4984        0.046        0.000                      0                 4984        0.019        0.000                       0                  2826  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_SCS_TT_TEST_clk_wiz_0_0    {0.000 1.087}        2.174           460.000         
  clk_out2_SCS_TT_TEST_clk_wiz_0_0    {0.272 1.359}        2.174           460.000         
  clk_out3_SCS_TT_TEST_clk_wiz_0_0    {0.543 1.630}        2.174           460.000         
  clk_out4_SCS_TT_TEST_clk_wiz_0_0    {0.815 1.902}        2.174           460.000         
  clkfbout_SCS_TT_TEST_clk_wiz_0_0    {0.000 25.000}       50.000          20.000          
clk_fpga_0                            {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_SCS_TT_TEST_clk_wiz_0_0         -1.984     -346.029                    379                  464        0.046        0.000                      0                  464        0.019        0.000                       0                   339  
  clk_out2_SCS_TT_TEST_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                    12  
  clk_out3_SCS_TT_TEST_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                    12  
  clk_out4_SCS_TT_TEST_clk_wiz_0_0                                                                                                                                                      0.019        0.000                       0                    12  
  clkfbout_SCS_TT_TEST_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  
clk_fpga_0                                  3.516        0.000                      0                 4168        0.050        0.000                      0                 4168        4.020        0.000                       0                  2447  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_SCS_TT_TEST_clk_wiz_0_0  clk_out1_SCS_TT_TEST_clk_wiz_0_0       -0.911       -3.870                      8                   10        0.075        0.000                      0                   10  
clk_out3_SCS_TT_TEST_clk_wiz_0_0  clk_out1_SCS_TT_TEST_clk_wiz_0_0       -1.262       -5.415                      8                   10        0.182        0.000                      0                   10  
clk_out4_SCS_TT_TEST_clk_wiz_0_0  clk_out1_SCS_TT_TEST_clk_wiz_0_0       -1.562       -8.375                      9                   10        0.407        0.000                      0                   10  
clk_fpga_0                        clk_out1_SCS_TT_TEST_clk_wiz_0_0       -4.297    -1286.293                    327                  327        0.069        0.000                      0                  327  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
  To Clock:  SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :          379  Failing Endpoints,  Worst Slack       -1.984ns,  Total Violation     -346.029ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.984ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.908ns  (logic 1.714ns (43.855%)  route 2.194ns (56.145%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 3.821 - 2.174 ) 
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.845     1.848    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.419     2.267 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[1]/Q
                         net (fo=2, routed)           1.296     3.563    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr[1]
    SLICE_X45Y96         LUT4 (Prop_lut4_I2_O)        0.297     3.860 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry_i_8/O
                         net (fo=1, routed)           0.000     3.860    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry_i_8_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.392 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.392    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.506 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.506    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__0_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.620 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.620    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__1_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.734 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__2/CO[3]
                         net (fo=1, routed)           0.899     5.632    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout0_carry__2_n_0
    SLICE_X51Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.756 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_i_1/O
                         net (fo=1, routed)           0.000     5.756    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_i_1_n_0
    SLICE_X51Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.644     3.821    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X51Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg/C
                         clock pessimism              0.032     3.853    
                         clock uncertainty           -0.111     3.741    
    SLICE_X51Y101        FDRE (Setup_fdre_C_D)        0.031     3.772    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timedout_reg
  -------------------------------------------------------------------
                         required time                          3.772    
                         arrival time                          -5.756    
  -------------------------------------------------------------------
                         slack                                 -1.984    

Slack (VIOLATED) :        -1.850ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 1.351ns (40.435%)  route 1.990ns (59.565%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.846     1.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     2.305 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=2, routed)           1.061     3.366    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.891 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.892    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.262 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[28]_i_1/O[2]
                         net (fo=5, routed)           0.928     5.190    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_1_in[27]
    SLICE_X44Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[27]/C
                         clock pessimism              0.014     3.673    
                         clock uncertainty           -0.111     3.561    
    SLICE_X44Y99         FDRE (Setup_fdre_C_D)       -0.221     3.340    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[27]
  -------------------------------------------------------------------
                         required time                          3.340    
                         arrival time                          -5.190    
  -------------------------------------------------------------------
                         slack                                 -1.850    

Slack (VIOLATED) :        -1.846ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 1.557ns (46.697%)  route 1.777ns (53.303%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.846     1.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     2.305 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=2, routed)           1.061     3.366    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.891 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.892    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.120 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.120    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[28]_i_1_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.468 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[31]_i_1/O[1]
                         net (fo=5, routed)           0.715     5.183    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_1_in[30]
    SLICE_X46Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[30]/C
                         clock pessimism              0.014     3.673    
                         clock uncertainty           -0.111     3.561    
    SLICE_X46Y99         FDRE (Setup_fdre_C_D)       -0.224     3.337    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[30]
  -------------------------------------------------------------------
                         required time                          3.337    
                         arrival time                          -5.183    
  -------------------------------------------------------------------
                         slack                                 -1.846    

Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 1.444ns (44.902%)  route 1.772ns (55.098%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.846     1.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     2.305 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=2, routed)           1.061     3.366    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.891 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.892    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.120 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.120    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[28]_i_1_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     4.355 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[31]_i_1/O[0]
                         net (fo=5, routed)           0.710     5.065    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_1_in[29]
    SLICE_X47Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[29]/C
                         clock pessimism              0.014     3.673    
                         clock uncertainty           -0.111     3.561    
    SLICE_X47Y98         FDRE (Setup_fdre_C_D)       -0.222     3.339    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[29]
  -------------------------------------------------------------------
                         required time                          3.339    
                         arrival time                          -5.065    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.717ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.209ns  (logic 1.465ns (45.653%)  route 1.744ns (54.347%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.846     1.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     2.305 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=2, routed)           1.061     3.366    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.891 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.892    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.120 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.120    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[28]_i_1_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.376 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[31]_i_1/O[2]
                         net (fo=5, routed)           0.682     5.058    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_1_in[31]
    SLICE_X47Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[31]/C
                         clock pessimism              0.014     3.673    
                         clock uncertainty           -0.111     3.561    
    SLICE_X47Y98         FDRE (Setup_fdre_C_D)       -0.221     3.340    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[31]
  -------------------------------------------------------------------
                         required time                          3.340    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                 -1.717    

Slack (VIOLATED) :        -1.698ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 1.443ns (45.983%)  route 1.695ns (54.017%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.846     1.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     2.305 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=2, routed)           1.061     3.366    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.891 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.892    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.354 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[28]_i_1/O[1]
                         net (fo=5, routed)           0.633     4.987    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_1_in[26]
    SLICE_X47Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[26]/C
                         clock pessimism              0.014     3.673    
                         clock uncertainty           -0.111     3.561    
    SLICE_X47Y98         FDRE (Setup_fdre_C_D)       -0.272     3.289    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/uctr_reg[26]
  -------------------------------------------------------------------
                         required time                          3.289    
                         arrival time                          -4.987    
  -------------------------------------------------------------------
                         slack                                 -1.698    

Slack (VIOLATED) :        -1.688ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.192ns  (logic 1.443ns (45.212%)  route 1.749ns (54.788%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.846     1.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     2.305 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=2, routed)           1.061     3.366    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.891 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.892    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.354 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[28]_i_1/O[1]
                         net (fo=5, routed)           0.686     5.041    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_1_in[26]
    SLICE_X46Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[26]/C
                         clock pessimism              0.014     3.673    
                         clock uncertainty           -0.111     3.561    
    SLICE_X46Y98         FDRE (Setup_fdre_C_D)       -0.209     3.352    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[26]
  -------------------------------------------------------------------
                         required time                          3.352    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                 -1.688    

Slack (VIOLATED) :        -1.681ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.187ns  (logic 1.465ns (45.968%)  route 1.722ns (54.032%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 3.647 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.846     1.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     2.305 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=2, routed)           1.061     3.366    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.891 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.892    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.120 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.120    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[28]_i_1_n_0
    SLICE_X49Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.376 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[31]_i_1/O[2]
                         net (fo=5, routed)           0.660     5.036    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_1_in[31]
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.470     3.647    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[31]/C
                         clock pessimism              0.014     3.661    
                         clock uncertainty           -0.111     3.549    
    SLICE_X50Y98         FDRE (Setup_fdre_C_D)       -0.194     3.355    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[31]
  -------------------------------------------------------------------
                         required time                          3.355    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                 -1.681    

Slack (VIOLATED) :        -1.652ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 1.424ns (44.935%)  route 1.745ns (55.065%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.846     1.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     2.305 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=2, routed)           1.061     3.366    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.891 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.892    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.006 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.006    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1_n_0
    SLICE_X49Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     4.335 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[28]_i_1/O[3]
                         net (fo=5, routed)           0.683     5.018    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_1_in[28]
    SLICE_X46Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[28]/C
                         clock pessimism              0.014     3.673    
                         clock uncertainty           -0.111     3.561    
    SLICE_X46Y98         FDRE (Setup_fdre_C_D)       -0.195     3.366    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4_reg[28]
  -------------------------------------------------------------------
                         required time                          3.366    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                 -1.652    

Slack (VIOLATED) :        -1.636ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.174ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.078ns  (logic 1.329ns (43.182%)  route 1.749ns (56.818%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     1.806    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.846     1.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDRE (Prop_fdre_C_Q)         0.456     2.305 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/Q
                         net (fo=2, routed)           1.061     3.366    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[20]
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     3.891 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.892    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.240 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1/O[1]
                         net (fo=5, routed)           0.686     4.927    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_1_in[22]
    SLICE_X44Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[22]/C
                         clock pessimism              0.014     3.673    
                         clock uncertainty           -0.111     3.561    
    SLICE_X44Y99         FDRE (Setup_fdre_C_D)       -0.271     3.290    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[22]
  -------------------------------------------------------------------
                         required time                          3.290    
                         arrival time                          -4.927    
  -------------------------------------------------------------------
                         slack                                 -1.636    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.434ns (87.053%)  route 0.065ns (12.947%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.558     0.560    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=2, routed)           0.064     0.765    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[14]
    SLICE_X49Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     0.965 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.965    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.004 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.004    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.058 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1/O[0]
                         net (fo=5, routed)           0.000     1.058    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_1_in[21]
    SLICE_X49Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X49Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[21]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.102     1.012    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.445ns (87.333%)  route 0.065ns (12.667%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.558     0.560    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=2, routed)           0.064     0.765    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[14]
    SLICE_X49Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     0.965 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.965    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.004 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.004    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.069 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1/O[2]
                         net (fo=5, routed)           0.000     1.069    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_1_in[23]
    SLICE_X49Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X49Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[23]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.102     1.012    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.454%)  route 0.214ns (62.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.559     0.561    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[4]/Q
                         net (fo=1, routed)           0.214     0.902    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2[4]
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.823     0.825    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.023     0.843    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.558     0.560    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=2, routed)           0.133     0.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[14]
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     0.993 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.993    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.032 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.033    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.087 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.087    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[20]
    SLICE_X48Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     1.015    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.015    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.492%)  route 0.241ns (59.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.641     0.643    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.164     0.807 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[4]/Q
                         net (fo=1, routed)           0.241     1.048    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3[4]
    SLICE_X52Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.909     0.911    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X52Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]/C
                         clock pessimism             -0.009     0.902    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.071     0.973    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.973    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.115%)  route 0.261ns (64.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.637     0.639    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X51Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/Q
                         net (fo=1, routed)           0.261     1.041    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1[2]
    SLICE_X47Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[2]/C
                         clock pessimism             -0.009     0.906    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.059     0.965    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.695%)  route 0.220ns (57.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.641     0.643    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y102        FDRE (Prop_fdre_C_Q)         0.164     0.807 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/Q
                         net (fo=1, routed)           0.220     1.027    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3[1]
    SLICE_X52Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.909     0.911    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X52Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[1]/C
                         clock pessimism             -0.009     0.902    
    SLICE_X52Y101        FDRE (Hold_fdre_C_D)         0.046     0.948    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T4DEL_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.948    
                         arrival time                           1.027    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.261%)  route 0.201ns (58.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.637     0.639    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X51Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     0.780 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/Q
                         net (fo=1, routed)           0.201     0.981    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT[2]
    SLICE_X46Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.826     0.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[2]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X46Y96         FDRE (Hold_fdre_C_D)         0.076     0.899    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.899    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.470ns (87.925%)  route 0.065ns (12.075%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.558     0.560    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=2, routed)           0.064     0.765    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[14]
    SLICE_X49Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     0.965 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.965    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.004 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.004    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.094 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1/O[1]
                         net (fo=5, routed)           0.000     1.094    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_1_in[22]
    SLICE_X49Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X49Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[22]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.102     1.012    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.470ns (87.925%)  route 0.065ns (12.075%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.597    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.558     0.560    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X48Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/timer/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=2, routed)           0.064     0.765    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/ctr_val[14]
    SLICE_X49Y98         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     0.965 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.965    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[16]_i_1_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.004 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.004    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[20]_i_1_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.094 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]_i_1/O[3]
                         net (fo=5, routed)           0.000     1.094    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_1_in[24]
    SLICE_X49Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X49Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]/C
                         clock pessimism             -0.005     0.910    
    SLICE_X49Y100        FDRE (Hold_fdre_C_D)         0.102     1.012    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.012    
                         arrival time                           1.094    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 1.087 }
Period(ns):         2.174
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y0    SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y95     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y95     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X49Y97     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X45Y102    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2DEL_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T2_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y106    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y106    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y106    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y106    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y95     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y95     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y95     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y95     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X49Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out2_SCS_TT_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.272 1.359 }
Period(ns):         2.174
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y1    SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X44Y95     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X47Y97     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X50Y101    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X47Y105    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X52Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X47Y97     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X51Y107    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X47Y97     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X51Y107    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y97     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y97     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y97     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y97     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X50Y101    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y105    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y105    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y95     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X50Y101    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y95     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y97     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X50Y101    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X47Y97     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X51Y107    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X51Y107    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out3_SCS_TT_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.543 1.630 }
Period(ns):         2.174
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y2    SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X52Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X45Y108    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X46Y95     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X45Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X52Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X51Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X41Y101    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X50Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y108    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y96     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X51Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X51Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X50Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y108    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y108    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y95     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X46Y95     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y101    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X41Y101    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X48Y104    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X45Y108    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X52Y100    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out4_SCS_TT_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.815 1.902 }
Period(ns):         2.174
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.174       0.019      BUFGCTRL_X0Y3    SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         2.174       0.925      MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X50Y102    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X44Y104    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X44Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X42Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X44Y107    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X44Y104    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X44Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.174       1.174      SLICE_X40Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       2.174       211.186    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y104    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y104    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X42Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X40Y98     SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y107    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X43Y107    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y104    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y104    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X50Y102    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X50Y102    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y107    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y107    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y107    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y107    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.087       0.587      SLICE_X44Y103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clkfbout_SCS_TT_TEST_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SCS_TT_TEST_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    SCS_TT_TEST_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.516ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.516ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.434ns  (logic 2.790ns (43.362%)  route 3.644ns (56.638%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.647     2.941    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y85         FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDSE (Prop_fdse_C_Q)         0.478     3.419 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.888     4.307    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X32Y84         LUT2 (Prop_lut2_I0_O)        0.321     4.628 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.656     5.284    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y84         LUT5 (Prop_lut5_I2_O)        0.354     5.638 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.141     6.779    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y84         LUT4 (Prop_lut4_I3_O)        0.326     7.105 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.105    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X27Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.637 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X27Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.085 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.959     9.044    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X30Y84         LUT3 (Prop_lut3_I0_O)        0.331     9.375 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.375    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X30Y84         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.519    12.698    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y84         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)        0.118    12.891    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  3.516    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.195ns  (logic 2.744ns (44.296%)  route 3.451ns (55.704%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.647     2.941    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y85         FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDSE (Prop_fdse_C_Q)         0.478     3.419 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.888     4.307    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X32Y84         LUT2 (Prop_lut2_I0_O)        0.321     4.628 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.656     5.284    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y84         LUT5 (Prop_lut5_I2_O)        0.354     5.638 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.141     6.779    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y84         LUT4 (Prop_lut4_I3_O)        0.326     7.105 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.105    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X27Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.637 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.751    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X27Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.064 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.766     8.830    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X30Y84         LUT3 (Prop_lut3_I0_O)        0.306     9.136 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.136    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X30Y84         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.519    12.698    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y84         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)        0.077    12.850    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.850    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  3.714    

Slack (MET) :             3.747ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 0.900ns (14.963%)  route 5.115ns (85.037%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.643     2.937    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y82         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=88, routed)          2.799     6.192    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X30Y89         LUT4 (Prop_lut4_I0_O)        0.116     6.308 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5/O
                         net (fo=17, routed)          1.504     7.812    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5_n_0
    SLICE_X31Y101        LUT6 (Prop_lut6_I4_O)        0.328     8.140 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[30]_i_1/O
                         net (fo=2, routed)           0.812     8.952    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[30]
    SLICE_X31Y98         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.526    12.705    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y98         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y98         FDRE (Setup_fdre_C_D)       -0.081    12.699    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  3.747    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.168ns  (logic 2.677ns (43.401%)  route 3.491ns (56.598%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.647     2.941    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y85         FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDSE (Prop_fdse_C_Q)         0.478     3.419 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.888     4.307    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X32Y84         LUT2 (Prop_lut2_I0_O)        0.321     4.628 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.656     5.284    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y84         LUT5 (Prop_lut5_I2_O)        0.354     5.638 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.141     6.779    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y84         LUT4 (Prop_lut4_I3_O)        0.326     7.105 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.105    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X27Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.637 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.971 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.806     8.777    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X30Y84         LUT3 (Prop_lut3_I0_O)        0.332     9.109 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.109    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X30Y84         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.519    12.698    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y84         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)        0.118    12.891    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.149ns  (logic 2.656ns (43.192%)  route 3.493ns (56.808%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.647     2.941    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X32Y85         FDSE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y85         FDSE (Prop_fdse_C_Q)         0.478     3.419 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=21, routed)          0.888     4.307    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X32Y84         LUT2 (Prop_lut2_I0_O)        0.321     4.628 f  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.656     5.284    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X33Y84         LUT5 (Prop_lut5_I2_O)        0.354     5.638 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.141     6.779    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y84         LUT4 (Prop_lut4_I3_O)        0.326     7.105 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_11/O
                         net (fo=1, routed)           0.000     7.105    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[0]
    SLICE_X27Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.637 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.637    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.950 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.808     8.758    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X30Y84         LUT3 (Prop_lut3_I0_O)        0.332     9.090 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.090    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X30Y84         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.519    12.698    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y84         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X30Y84         FDRE (Setup_fdre_C_D)        0.118    12.891    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.846ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.984ns  (logic 0.839ns (14.021%)  route 5.145ns (85.979%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.643     2.937    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y82         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.419     3.356 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=89, routed)          1.881     5.237    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[1]
    SLICE_X36Y86         LUT4 (Prop_lut4_I1_O)        0.296     5.533 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4/O
                         net (fo=17, routed)          2.462     7.995    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_4_n_0
    SLICE_X30Y100        LUT6 (Prop_lut6_I2_O)        0.124     8.119 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[33]_i_1/O
                         net (fo=2, routed)           0.802     8.921    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[33]
    SLICE_X30Y97         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.526    12.705    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y97         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)       -0.013    12.767    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                          -8.921    
  -------------------------------------------------------------------
                         slack                                  3.846    

Slack (MET) :             3.861ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.924ns  (logic 0.900ns (15.192%)  route 5.024ns (84.808%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.643     2.937    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y82         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=88, routed)          2.799     6.192    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X30Y89         LUT4 (Prop_lut4_I0_O)        0.116     6.308 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5/O
                         net (fo=17, routed)          1.509     7.817    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5_n_0
    SLICE_X32Y102        LUT6 (Prop_lut6_I4_O)        0.328     8.145 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_2/O
                         net (fo=2, routed)           0.716     8.861    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[34]
    SLICE_X31Y98         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.526    12.705    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y98         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X31Y98         FDRE (Setup_fdre_C_D)       -0.058    12.722    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  3.861    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 0.900ns (15.349%)  route 4.963ns (84.651%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.643     2.937    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y82         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=88, routed)          2.799     6.192    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X30Y89         LUT4 (Prop_lut4_I0_O)        0.116     6.308 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5/O
                         net (fo=17, routed)          1.599     7.907    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I4_O)        0.328     8.235 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=2, routed)           0.566     8.800    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X30Y98         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.526    12.705    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y98         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X30Y98         FDRE (Setup_fdre_C_D)       -0.028    12.752    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                         12.752    
                         arrival time                          -8.800    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.954ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.900ns (15.387%)  route 4.949ns (84.613%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.643     2.937    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y82         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=88, routed)          2.799     6.192    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X30Y89         LUT4 (Prop_lut4_I0_O)        0.116     6.308 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5/O
                         net (fo=17, routed)          1.599     7.907    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[34]_i_5_n_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I4_O)        0.328     8.235 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=2, routed)           0.551     8.786    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X32Y99         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.480    12.659    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X32Y99         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X32Y99         FDRE (Setup_fdre_C_D)       -0.028    12.740    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]
  -------------------------------------------------------------------
                         required time                         12.740    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  3.954    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.847ns  (logic 0.704ns (12.041%)  route 5.143ns (87.959%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.643     2.937    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X33Y82         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[0]/Q
                         net (fo=88, routed)          3.814     7.207    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[0]
    SLICE_X33Y103        LUT6 (Prop_lut6_I2_O)        0.124     7.331 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_3/O
                         net (fo=1, routed)           0.609     7.940    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_3_n_0
    SLICE_X33Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.064 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[27]_i_1/O
                         net (fo=2, routed)           0.719     8.784    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[27]
    SLICE_X30Y97         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.526    12.705    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y97         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X30Y97         FDRE (Setup_fdre_C_D)       -0.016    12.764    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[27]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                  3.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio2_OE_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.623%)  route 0.142ns (40.377%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.641     0.977    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y100        FDSE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio2_OE_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDSE (Prop_fdse_C_Q)         0.164     1.141 r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio2_OE_reg[14]/Q
                         net (fo=1, routed)           0.142     1.283    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/gpio2_io_t[17]
    SLICE_X34Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.328 r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3[14]_i_1/O
                         net (fo=1, routed)           0.000     1.328    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Read_Reg2_In[14]
    SLICE_X34Y99         FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.826     1.192    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y99         FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3_reg[14]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[14].reg3_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.577     0.913    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y98         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[34]/Q
                         net (fo=1, routed)           0.115     1.169    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X30Y96         SRLC32E                                      r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.844     1.210    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[24].reg3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.062%)  route 0.208ns (49.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.551     0.887    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y90         FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[24]/Q
                         net (fo=1, routed)           0.208     1.259    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/gpio2_Data_In[24]
    SLICE_X48Y88         LUT5 (Prop_lut5_I0_O)        0.045     1.304 r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[24].reg3[24]_i_1/O
                         net (fo=1, routed)           0.000     1.304    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Read_Reg2_In[24]
    SLICE_X48Y88         FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[24].reg3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.822     1.188    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y88         FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[24].reg3_reg[24]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y88         FDRE (Hold_fdre_C_D)         0.092     1.245    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[24].reg3_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[29].reg1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.342%)  route 0.233ns (55.658%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.550     0.886    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X51Y89         FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio_Data_In_reg[29]/Q
                         net (fo=1, routed)           0.233     1.260    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/gpio_Data_In[29]
    SLICE_X48Y87         LUT5 (Prop_lut5_I0_O)        0.045     1.305 r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[29].reg1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.305    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[29].reg1[29]_i_1_n_0
    SLICE_X48Y87         FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[29].reg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.820     1.186    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y87         FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[29].reg1_reg[29]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y87         FDRE (Hold_fdre_C_D)         0.092     1.243    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[29].reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.951%)  route 0.159ns (53.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.574     0.910    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y89         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.159     1.210    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X26Y88         SRLC32E                                      r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.841     1.207    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.151%)  route 0.132ns (50.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.656     0.992    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.252    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.885     1.251    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.162    SCS_TT_TEST_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.162    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[15].reg3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.154%)  route 0.186ns (56.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.639     0.975    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[15]/Q
                         net (fo=2, routed)           0.186     1.302    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/gpio2_io_o[16]
    SLICE_X42Y97         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[15].reg3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.825     1.191    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y97         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[15].reg3_reg[15]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y97         FDRE (Hold_fdre_C_D)         0.052     1.208    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[15].reg3_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.018%)  route 0.179ns (55.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.656     0.992    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.179     1.312    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.885     1.251    SCS_TT_TEST_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    SCS_TT_TEST_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.779%)  route 0.154ns (52.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.572     0.908    SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X29Y85         FDRE                                         r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  SCS_TT_TEST_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.154     1.203    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X30Y86         SRLC32E                                      r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.839     1.205    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y86         SRLC32E                                      r  SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.282     0.923    
    SLICE_X30Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.638     0.974    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X37Y104        FDSE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDSE (Prop_fdse_C_Q)         0.141     1.115 r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.gpio2_OE_reg[7]/Q
                         net (fo=1, routed)           0.052     1.167    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/gpio2_io_t[24]
    SLICE_X36Y104        LUT5 (Prop_lut5_I1_O)        0.045     1.212 r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].reg3[7]_i_1/O
                         net (fo=1, routed)           0.000     1.212    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Read_Reg2_In[7]
    SLICE_X36Y104        FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.910     1.276    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y104        FDRE                                         r  SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].reg3_reg[7]/C
                         clock pessimism             -0.289     0.987    
    SLICE_X36Y104        FDRE (Hold_fdre_C_D)         0.121     1.108    SCS_TT_TEST_i/DATA1/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[7].reg3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X40Y78    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y78    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y78    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y78    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y78    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y78    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y78    SCS_TT_TEST_i/DATA0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y100   SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[19].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y86    SCS_TT_TEST_i/DATA0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y78    SCS_TT_TEST_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y101   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y94    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y85    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y85    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y85    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y85    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    SCS_TT_TEST_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            8  Failing Endpoints,  Worst Slack       -0.911ns,  Total Violation       -3.870ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.911ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        1.038ns  (logic 0.459ns (44.202%)  route 0.579ns (55.798%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns = ( 3.208 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     3.165    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.628 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.261    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.846     3.208    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X47Y105        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.459     3.667 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.579     4.246    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[5]
    SLICE_X47Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/C
                         clock pessimism             -0.174     3.659    
                         clock uncertainty           -0.231     3.428    
    SLICE_X47Y100        FDRE (Setup_fdre_C_D)       -0.093     3.335    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]
  -------------------------------------------------------------------
                         required time                          3.335    
                         arrival time                          -4.246    
  -------------------------------------------------------------------
                         slack                                 -0.911    

Slack (VIOLATED) :        -0.810ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        1.000ns  (logic 0.524ns (52.394%)  route 0.476ns (47.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns = ( 3.208 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     3.165    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.628 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.261    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.846     3.208    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X46Y105        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.524     3.732 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.476     4.208    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[5]
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/C
                         clock pessimism             -0.174     3.659    
                         clock uncertainty           -0.231     3.428    
    SLICE_X46Y102        FDRE (Setup_fdre_C_D)       -0.030     3.398    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]
  -------------------------------------------------------------------
                         required time                          3.398    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                 -0.810    

Slack (VIOLATED) :        -0.739ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.936ns  (logic 0.459ns (49.061%)  route 0.477ns (50.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 3.017 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     3.165    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.628 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.261    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655     3.017    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X47Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.459     3.476 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.477     3.952    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[5]
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X47Y99         FDRE (Setup_fdre_C_D)       -0.040     3.214    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]
  -------------------------------------------------------------------
                         required time                          3.214    
                         arrival time                          -3.952    
  -------------------------------------------------------------------
                         slack                                 -0.739    

Slack (VIOLATED) :        -0.607ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.750ns  (logic 0.459ns (61.166%)  route 0.291ns (38.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 3.017 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     3.165    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.628 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.261    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655     3.017    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X47Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.459     3.476 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.291     3.767    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[5]
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X47Y99         FDRE (Setup_fdre_C_D)       -0.093     3.161    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]
  -------------------------------------------------------------------
                         required time                          3.161    
                         arrival time                          -3.767    
  -------------------------------------------------------------------
                         slack                                 -0.607    

Slack (VIOLATED) :        -0.598ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.792ns  (logic 0.459ns (57.937%)  route 0.333ns (42.063%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 3.017 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     3.165    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -0.628 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     1.261    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.362 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.655     3.017    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X47Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.459     3.476 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.333     3.809    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[5]
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X47Y99         FDRE (Setup_fdre_C_D)       -0.043     3.211    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]
  -------------------------------------------------------------------
                         required time                          3.211    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                 -0.598    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        1.339ns  (logic 0.456ns (34.053%)  route 0.883ns (65.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns = ( 2.121 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     2.078    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.715 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.174    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.846     2.121    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X45Y104        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.456     2.577 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.883     3.460    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[1]
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/C
                         clock pessimism             -0.174     3.659    
                         clock uncertainty           -0.231     3.428    
    SLICE_X46Y102        FDRE (Setup_fdre_C_D)       -0.043     3.385    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]
  -------------------------------------------------------------------
                         required time                          3.385    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (VIOLATED) :        -0.068ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        1.117ns  (logic 0.518ns (46.380%)  route 0.599ns (53.620%))
  Logic Levels:           0  
  Clock Path Skew:        -0.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.838ns = ( 2.110 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     2.078    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.715 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.174    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.835     2.110    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X50Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.518     2.628 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.599     3.227    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[1]
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X47Y99         FDRE (Setup_fdre_C_D)       -0.095     3.159    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]
  -------------------------------------------------------------------
                         required time                          3.159    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                 -0.068    

Slack (VIOLATED) :        -0.063ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        1.327ns  (logic 0.456ns (34.374%)  route 0.871ns (65.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 1.929 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     2.078    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.715 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.174    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.654     1.929    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X44Y95         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.456     2.385 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.871     3.255    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[1]
    SLICE_X45Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X45Y99         FDRE (Setup_fdre_C_D)       -0.061     3.193    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]
  -------------------------------------------------------------------
                         required time                          3.193    
                         arrival time                          -3.255    
  -------------------------------------------------------------------
                         slack                                 -0.063    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        1.264ns  (logic 0.456ns (36.066%)  route 0.808ns (63.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 3.660 - 2.174 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 1.918 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     2.078    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.715 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.174    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.643     1.918    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X52Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.456     2.374 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.808     3.182    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[1]
    SLICE_X43Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.483     3.660    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X43Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
                         clock pessimism             -0.174     3.486    
                         clock uncertainty           -0.231     3.255    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)       -0.062     3.193    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.193    
                         arrival time                          -3.182    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.023ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        1.203ns  (logic 0.456ns (37.916%)  route 0.747ns (62.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 3.831 - 2.174 ) 
    Source Clock Delay      (SCD):    1.836ns = ( 2.108 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     2.078    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.715 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     0.174    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.275 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          1.833     2.108    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X51Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.456     2.564 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.747     3.310    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[1]
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.654     3.831    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/C
                         clock pessimism             -0.174     3.657    
                         clock uncertainty           -0.231     3.426    
    SLICE_X45Y107        FDRE (Setup_fdre_C_D)       -0.093     3.333    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]
  -------------------------------------------------------------------
                         required time                          3.333    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                  0.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.994%)  route 0.286ns (67.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.557ns = ( 0.828 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.868    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.281 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.248    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.555     0.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[1]
    SLICE_X52Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDRE (Prop_fdre_C_Q)         0.141     0.969 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.286     1.256    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[1]
    SLICE_X43Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X43Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.071     1.181    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.520%)  route 0.280ns (66.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.637ns = ( 0.909 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.868    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.281 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.248    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.635     0.909    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[1]
    SLICE_X51Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y107        FDRE (Prop_fdre_C_Q)         0.141     1.050 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.280     1.329    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[1]
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.911     0.913    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]/C
                         clock pessimism              0.050     0.963    
                         clock uncertainty            0.231     1.194    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.047     1.241    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.859%)  route 0.302ns (68.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns = ( 0.831 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.868    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.281 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.248    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.558     0.831    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[1]
    SLICE_X44Y95         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.141     0.972 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.302     1.274    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[1]
    SLICE_X45Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.070     1.180    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        0.488ns  (logic 0.141ns (28.888%)  route 0.347ns (71.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns = ( 0.914 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.868    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.281 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.248    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.640     0.914    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[1]
    SLICE_X45Y104        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.141     1.055 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.347     1.402    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[1]
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]/C
                         clock pessimism              0.050     0.965    
                         clock uncertainty            0.231     1.196    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.076     1.272    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise@0.272ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.634%)  route 0.212ns (56.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.639ns = ( 0.911 - 0.272 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.272     0.272 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.272 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     0.868    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.281 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.248    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.274 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.637     0.911    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[1]
    SLICE_X50Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     1.075 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[1]/Q
                         net (fo=1, routed)           0.212     1.287    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[1]
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.046     1.156    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.995ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.674%)  route 0.116ns (44.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns = ( 1.919 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     1.955    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.806 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.335    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.559     1.919    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[5]
    SLICE_X47Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.146     2.065 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.116     2.182    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[5]
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.076     1.186    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.018ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.255ns  (logic 0.146ns (57.162%)  route 0.109ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns = ( 1.919 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     1.955    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.806 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.335    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.559     1.919    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[5]
    SLICE_X47Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.146     2.065 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.109     2.175    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[5]
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.047     1.157    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.052ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.321ns  (logic 0.146ns (45.545%)  route 0.175ns (54.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns = ( 1.919 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     1.955    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.806 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.335    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.559     1.919    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[5]
    SLICE_X47Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.146     2.065 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.175     2.240    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[5]
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.078     1.188    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.091ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.339ns  (logic 0.167ns (49.247%)  route 0.172ns (50.753%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns = ( 2.001 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     1.955    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.806 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.335    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.640     2.001    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[5]
    SLICE_X46Y105        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.167     2.168 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.172     2.340    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[5]
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]/C
                         clock pessimism              0.050     0.965    
                         clock uncertainty            0.231     1.196    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.053     1.249    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           2.340    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out2_SCS_TT_TEST_clk_wiz_0_0  {rise@0.272ns fall@1.359ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall@1.359ns)
  Data Path Delay:        0.371ns  (logic 0.146ns (39.309%)  route 0.225ns (60.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns = ( 2.001 - 1.359 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.359     1.359 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.359 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     1.955    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.806 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.335    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out2_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.361 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=10, routed)          0.640     2.001    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[5]
    SLICE_X47Y105        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.146     2.147 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[5]/Q
                         net (fo=1, routed)           0.225     2.372    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[5]
    SLICE_X47Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]/C
                         clock pessimism              0.050     0.965    
                         clock uncertainty            0.231     1.196    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.047     1.243    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  1.129    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            8  Failing Endpoints,  Worst Slack       -1.262ns,  Total Violation       -5.415ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.262ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        1.159ns  (logic 0.524ns (45.204%)  route 0.635ns (54.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.838ns = ( 3.468 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     3.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.357 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.532    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.835     3.468    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X50Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.524     3.992 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.635     4.628    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[6]
    SLICE_X44Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/C
                         clock pessimism             -0.174     3.659    
                         clock uncertainty           -0.231     3.428    
    SLICE_X44Y101        FDRE (Setup_fdre_C_D)       -0.062     3.366    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]
  -------------------------------------------------------------------
                         required time                          3.366    
                         arrival time                          -4.628    
  -------------------------------------------------------------------
                         slack                                 -1.262    

Slack (VIOLATED) :        -1.037ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.919ns  (logic 0.459ns (49.954%)  route 0.460ns (50.046%))
  Logic Levels:           0  
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.646ns = ( 3.276 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     3.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.357 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.532    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.643     3.276    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X51Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.459     3.735 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.460     4.195    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[6]
    SLICE_X47Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X47Y98         FDRE (Setup_fdre_C_D)       -0.095     3.159    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]
  -------------------------------------------------------------------
                         required time                          3.159    
                         arrival time                          -4.195    
  -------------------------------------------------------------------
                         slack                                 -1.037    

Slack (VIOLATED) :        -0.949ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.838ns  (logic 0.459ns (54.762%)  route 0.379ns (45.238%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 3.831 - 2.174 ) 
    Source Clock Delay      (SCD):    1.848ns = ( 3.478 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     3.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.357 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.532    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.845     3.478    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X45Y108        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.459     3.937 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.379     4.317    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[6]
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.654     3.831    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/C
                         clock pessimism             -0.174     3.657    
                         clock uncertainty           -0.231     3.426    
    SLICE_X45Y107        FDRE (Setup_fdre_C_D)       -0.058     3.368    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]
  -------------------------------------------------------------------
                         required time                          3.368    
                         arrival time                          -4.317    
  -------------------------------------------------------------------
                         slack                                 -0.949    

Slack (VIOLATED) :        -0.905ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.791ns  (logic 0.459ns (58.027%)  route 0.332ns (41.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 3.831 - 2.174 ) 
    Source Clock Delay      (SCD):    1.848ns = ( 3.478 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     3.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.357 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.532    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.845     3.478    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X45Y108        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.459     3.937 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.332     4.269    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[6]
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.654     3.831    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/C
                         clock pessimism             -0.174     3.657    
                         clock uncertainty           -0.231     3.426    
    SLICE_X45Y107        FDRE (Setup_fdre_C_D)       -0.062     3.364    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]
  -------------------------------------------------------------------
                         required time                          3.364    
                         arrival time                          -4.269    
  -------------------------------------------------------------------
                         slack                                 -0.905    

Slack (VIOLATED) :        -0.901ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.994ns  (logic 0.459ns (46.168%)  route 0.535ns (53.832%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 3.287 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     3.436    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -0.357 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     1.532    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     1.633 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.654     3.287    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X45Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.459     3.746 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.535     4.282    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[6]
    SLICE_X44Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/C
                         clock pessimism             -0.174     3.659    
                         clock uncertainty           -0.231     3.428    
    SLICE_X44Y101        FDRE (Setup_fdre_C_D)       -0.047     3.381    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]
  -------------------------------------------------------------------
                         required time                          3.381    
                         arrival time                          -4.282    
  -------------------------------------------------------------------
                         slack                                 -0.901    

Slack (VIOLATED) :        -0.152ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        1.284ns  (logic 0.518ns (40.340%)  route 0.766ns (59.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.657ns = ( 2.200 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     2.349    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.444 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.445    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.654     2.200    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X46Y95         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.518     2.718 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.766     3.485    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[2]
    SLICE_X47Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/C
                         clock pessimism             -0.174     3.659    
                         clock uncertainty           -0.231     3.428    
    SLICE_X47Y100        FDRE (Setup_fdre_C_D)       -0.095     3.333    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]
  -------------------------------------------------------------------
                         required time                          3.333    
                         arrival time                          -3.485    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.148ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.941ns  (logic 0.456ns (48.480%)  route 0.485ns (51.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.850ns = ( 2.393 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     2.349    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.444 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.445    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.847     2.393    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X41Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.456     2.849 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.485     3.334    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[2]
    SLICE_X45Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X45Y99         FDRE (Setup_fdre_C_D)       -0.067     3.187    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]
  -------------------------------------------------------------------
                         required time                          3.187    
                         arrival time                          -3.334    
  -------------------------------------------------------------------
                         slack                                 -0.148    

Slack (VIOLATED) :        -0.062ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        1.054ns  (logic 0.456ns (43.264%)  route 0.598ns (56.736%))
  Logic Levels:           0  
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.848ns = ( 2.391 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     2.349    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.444 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.445    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.845     2.391    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X48Y104        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.456     2.847 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.598     3.445    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[2]
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/C
                         clock pessimism             -0.174     3.659    
                         clock uncertainty           -0.231     3.428    
    SLICE_X46Y102        FDRE (Setup_fdre_C_D)       -0.045     3.383    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]
  -------------------------------------------------------------------
                         required time                          3.383    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                 -0.062    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.852ns  (logic 0.456ns (53.521%)  route 0.396ns (46.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 3.821 - 2.174 ) 
    Source Clock Delay      (SCD):    1.838ns = ( 2.381 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     2.349    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.444 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.445    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.835     2.381    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X52Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.456     2.837 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.396     3.233    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[2]
    SLICE_X51Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.644     3.821    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X51Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/C
                         clock pessimism             -0.174     3.647    
                         clock uncertainty           -0.231     3.416    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.095     3.321    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]
  -------------------------------------------------------------------
                         required time                          3.321    
                         arrival time                          -3.233    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.743ns  (logic 0.456ns (61.394%)  route 0.287ns (38.606%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 3.821 - 2.174 ) 
    Source Clock Delay      (SCD):    1.838ns = ( 2.381 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     2.349    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.444 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     0.445    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.546 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          1.835     2.381    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X52Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.456     2.837 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.287     3.124    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[2]
    SLICE_X51Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.644     3.821    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X51Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/C
                         clock pessimism             -0.174     3.647    
                         clock uncertainty           -0.231     3.416    
    SLICE_X51Y100        FDRE (Setup_fdre_C_D)       -0.093     3.323    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]
  -------------------------------------------------------------------
                         required time                          3.323    
                         arrival time                          -3.124    
  -------------------------------------------------------------------
                         slack                                  0.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (59.058%)  route 0.098ns (40.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns = ( 1.183 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     1.140    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.009 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.519    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.637     1.183    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[2]
    SLICE_X52Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141     1.324 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.098     1.421    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[2]
    SLICE_X51Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.909     0.911    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X51Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]/C
                         clock pessimism              0.050     0.961    
                         clock uncertainty            0.231     1.192    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.047     1.239    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.239    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.417%)  route 0.128ns (47.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns
    Source Clock Delay      (SCD):    0.639ns = ( 1.183 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     1.140    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.009 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.519    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.637     1.183    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[2]
    SLICE_X52Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDRE (Prop_fdre_C_Q)         0.141     1.324 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.128     1.452    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[2]
    SLICE_X51Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.909     0.911    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X51Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]/C
                         clock pessimism              0.050     0.961    
                         clock uncertainty            0.231     1.192    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.046     1.238    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.213%)  route 0.228ns (61.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.641ns = ( 1.185 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     1.140    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.009 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.519    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.639     1.185    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[2]
    SLICE_X48Y104        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y104        FDRE (Prop_fdre_C_Q)         0.141     1.326 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.228     1.554    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[2]
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]/C
                         clock pessimism              0.050     0.965    
                         clock uncertainty            0.231     1.196    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.076     1.272    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.554    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.959%)  route 0.292ns (64.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns = ( 1.103 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     1.140    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.009 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.519    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.558     1.103    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[2]
    SLICE_X46Y95         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y95         FDRE (Prop_fdre_C_Q)         0.164     1.267 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.292     1.559    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[2]
    SLICE_X47Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]/C
                         clock pessimism              0.050     0.965    
                         clock uncertainty            0.231     1.196    
    SLICE_X47Y100        FDRE (Hold_fdre_C_D)         0.046     1.242    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.543ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise@0.543ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.257%)  route 0.178ns (55.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.643ns = ( 1.187 - 0.543 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.543     0.543 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.543 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     1.140    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.009 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     0.519    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.545 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.641     1.187    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[2]
    SLICE_X41Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.328 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[2]/Q
                         net (fo=1, routed)           0.178     1.505    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[2]
    SLICE_X45Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X45Y99         FDRE (Hold_fdre_C_D)         0.070     1.180    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.258ns  (logic 0.146ns (56.588%)  route 0.112ns (43.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns = ( 2.272 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     2.227    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     1.078 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.606    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.639     2.272    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[6]
    SLICE_X45Y108        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.146     2.418 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.112     2.530    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[6]
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.911     0.913    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]/C
                         clock pessimism              0.050     0.963    
                         clock uncertainty            0.231     1.194    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.071     1.265    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           2.530    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.267ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.348ns  (logic 0.146ns (41.931%)  route 0.202ns (58.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.560ns = ( 2.190 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     2.227    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     1.078 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.606    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.558     2.190    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[6]
    SLICE_X45Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDRE (Prop_fdre_C_Q)         0.146     2.336 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.202     2.538    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[6]
    SLICE_X44Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]/C
                         clock pessimism              0.050     0.965    
                         clock uncertainty            0.231     1.196    
    SLICE_X44Y101        FDRE (Hold_fdre_C_D)         0.075     1.271    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.267ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.690%)  route 0.116ns (44.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns = ( 2.272 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     2.227    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     1.078 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.606    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.639     2.272    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[6]
    SLICE_X45Y108        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.146     2.418 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.116     2.534    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[6]
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.911     0.913    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]/C
                         clock pessimism              0.050     0.963    
                         clock uncertainty            0.231     1.194    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.072     1.266    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           2.534    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.324ns  (logic 0.146ns (45.083%)  route 0.178ns (54.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.557ns = ( 2.187 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     2.227    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     1.078 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.606    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.555     2.187    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[6]
    SLICE_X51Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.146     2.333 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.178     2.511    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[6]
    SLICE_X47Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X47Y98         FDRE (Hold_fdre_C_D)         0.046     1.156    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.387ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out3_SCS_TT_TEST_clk_wiz_0_0  {rise@0.543ns fall@1.630ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.630ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall@1.630ns)
  Data Path Delay:        0.385ns  (logic 0.167ns (43.354%)  route 0.218ns (56.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.639ns = ( 2.270 - 1.630 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.630     1.630 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.630 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     2.227    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     1.078 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.606    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out3_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.632 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=10, routed)          0.637     2.270    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[6]
    SLICE_X50Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.167     2.437 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[6]/Q
                         net (fo=1, routed)           0.218     2.655    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[6]
    SLICE_X44Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]/C
                         clock pessimism              0.050     0.965    
                         clock uncertainty            0.231     1.196    
    SLICE_X44Y101        FDRE (Hold_fdre_C_D)         0.071     1.267    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  1.387    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_SCS_TT_TEST_clk_wiz_0_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :            9  Failing Endpoints,  Worst Slack       -1.562ns,  Total Violation       -8.375ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.407ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.562ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.902ns)
  Data Path Delay:        0.972ns  (logic 0.459ns (47.227%)  route 0.513ns (52.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns = ( 3.751 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     3.708    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.085 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.804    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.846     3.751    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X44Y104        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.459     4.210 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.513     4.723    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[7]
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X47Y99         FDRE (Setup_fdre_C_D)       -0.092     3.162    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]
  -------------------------------------------------------------------
                         required time                          3.162    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                 -1.562    

Slack (VIOLATED) :        -1.343ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.902ns)
  Data Path Delay:        1.116ns  (logic 0.524ns (46.967%)  route 0.592ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 3.560 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     3.708    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.085 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.804    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.655     3.560    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X42Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.524     4.084 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.592     4.676    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[7]
    SLICE_X44Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C
                         clock pessimism             -0.174     3.659    
                         clock uncertainty           -0.231     3.428    
    SLICE_X44Y100        FDRE (Setup_fdre_C_D)       -0.095     3.333    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]
  -------------------------------------------------------------------
                         required time                          3.333    
                         arrival time                          -4.676    
  -------------------------------------------------------------------
                         slack                                 -1.343    

Slack (VIOLATED) :        -1.320ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.902ns)
  Data Path Delay:        0.949ns  (logic 0.459ns (48.357%)  route 0.490ns (51.643%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 3.831 - 2.174 ) 
    Source Clock Delay      (SCD):    1.848ns = ( 3.750 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     3.708    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.085 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.804    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.845     3.750    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X43Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.459     4.209 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.490     4.699    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[7]
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.654     3.831    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/C
                         clock pessimism             -0.174     3.657    
                         clock uncertainty           -0.231     3.426    
    SLICE_X45Y107        FDRE (Setup_fdre_C_D)       -0.047     3.379    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]
  -------------------------------------------------------------------
                         required time                          3.379    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                 -1.320    

Slack (VIOLATED) :        -1.304ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.902ns)
  Data Path Delay:        0.902ns  (logic 0.459ns (50.892%)  route 0.443ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 3.560 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     3.708    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.085 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.804    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.655     3.560    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X40Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.459     4.019 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.443     4.462    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[7]
    SLICE_X44Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X44Y97         FDRE (Setup_fdre_C_D)       -0.095     3.159    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]
  -------------------------------------------------------------------
                         required time                          3.159    
                         arrival time                          -4.462    
  -------------------------------------------------------------------
                         slack                                 -1.304    

Slack (VIOLATED) :        -1.263ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.272ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.902ns)
  Data Path Delay:        0.926ns  (logic 0.459ns (49.544%)  route 0.467ns (50.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns = ( 3.751 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     3.708    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -0.085 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     1.804    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     1.905 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.846     3.751    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X44Y104        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.459     4.210 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.467     4.678    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[7]
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/C
                         clock pessimism             -0.174     3.659    
                         clock uncertainty           -0.231     3.428    
    SLICE_X46Y102        FDRE (Setup_fdre_C_D)       -0.013     3.415    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]
  -------------------------------------------------------------------
                         required time                          3.415    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                 -1.263    

Slack (VIOLATED) :        -0.604ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.815ns)
  Data Path Delay:        1.100ns  (logic 0.456ns (41.446%)  route 0.644ns (58.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns = ( 2.664 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     2.621    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.172 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     0.717    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.818 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.846     2.664    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X44Y103        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.456     3.120 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.644     3.764    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[3]
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X47Y99         FDRE (Setup_fdre_C_D)       -0.093     3.161    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]
  -------------------------------------------------------------------
                         required time                          3.161    
                         arrival time                          -3.764    
  -------------------------------------------------------------------
                         slack                                 -0.604    

Slack (VIOLATED) :        -0.453ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.815ns)
  Data Path Delay:        0.995ns  (logic 0.456ns (45.812%)  route 0.539ns (54.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 3.659 - 2.174 ) 
    Source Clock Delay      (SCD):    1.849ns = ( 2.664 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     2.621    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.172 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     0.717    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.818 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.846     2.664    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X44Y103        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.456     3.120 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.539     3.660    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[3]
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.482     3.659    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/C
                         clock pessimism             -0.174     3.485    
                         clock uncertainty           -0.231     3.254    
    SLICE_X47Y99         FDRE (Setup_fdre_C_D)       -0.047     3.207    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]
  -------------------------------------------------------------------
                         required time                          3.207    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                 -0.453    

Slack (VIOLATED) :        -0.440ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.815ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.184%)  route 0.604ns (53.816%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.659ns = ( 3.833 - 2.174 ) 
    Source Clock Delay      (SCD):    1.838ns = ( 2.653 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     2.621    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.172 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     0.717    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.818 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.835     2.653    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X50Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.518     3.171 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.604     3.775    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[3]
    SLICE_X44Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.656     3.833    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/C
                         clock pessimism             -0.174     3.659    
                         clock uncertainty           -0.231     3.428    
    SLICE_X44Y101        FDRE (Setup_fdre_C_D)       -0.093     3.335    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]
  -------------------------------------------------------------------
                         required time                          3.335    
                         arrival time                          -3.775    
  -------------------------------------------------------------------
                         slack                                 -0.440    

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.815ns)
  Data Path Delay:        0.755ns  (logic 0.456ns (60.417%)  route 0.299ns (39.583%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 3.831 - 2.174 ) 
    Source Clock Delay      (SCD):    1.848ns = ( 2.663 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     2.621    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.172 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     0.717    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.818 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.845     2.663    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X44Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     3.119 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.299     3.418    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[3]
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.654     3.831    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/C
                         clock pessimism             -0.174     3.657    
                         clock uncertainty           -0.231     3.426    
    SLICE_X45Y107        FDRE (Setup_fdre_C_D)       -0.095     3.331    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]
  -------------------------------------------------------------------
                         required time                          3.331    
                         arrival time                          -3.418    
  -------------------------------------------------------------------
                         slack                                 -0.087    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.359ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@2.174ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.815ns)
  Data Path Delay:        0.607ns  (logic 0.456ns (75.132%)  route 0.151ns (24.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 3.831 - 2.174 ) 
    Source Clock Delay      (SCD):    1.848ns = ( 2.663 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.806     2.621    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.793    -1.172 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889     0.717    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     0.818 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          1.845     2.663    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X44Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.456     3.119 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.151     3.270    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[3]
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      2.174     2.174 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     2.174 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612     3.786    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     0.361 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     2.086    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.177 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.654     3.831    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/C
                         clock pessimism             -0.174     3.657    
                         clock uncertainty           -0.231     3.426    
    SLICE_X45Y107        FDRE (Setup_fdre_C_D)       -0.093     3.333    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]
  -------------------------------------------------------------------
                         required time                          3.333    
                         arrival time                          -3.270    
  -------------------------------------------------------------------
                         slack                                  0.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.815ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns = ( 1.456 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     1.412    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.262 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     0.791    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.639     1.456    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[3]
    SLICE_X44Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.597 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.051     1.648    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[3]
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.911     0.913    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]/C
                         clock pessimism              0.050     0.963    
                         clock uncertainty            0.231     1.194    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.047     1.241    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.648    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.815ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.457%)  route 0.109ns (43.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns = ( 1.456 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     1.412    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.262 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     0.791    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.639     1.456    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[3]
    SLICE_X44Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141     1.597 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.109     1.706    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[3]
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.911     0.913    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]/C
                         clock pessimism              0.050     0.963    
                         clock uncertainty            0.231     1.194    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.046     1.240    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.815ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.642%)  route 0.221ns (57.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.639ns = ( 1.454 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     1.412    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.262 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     0.791    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.637     1.454    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[3]
    SLICE_X50Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y102        FDRE (Prop_fdre_C_Q)         0.164     1.618 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.221     1.839    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[3]
    SLICE_X44Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y101        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]/C
                         clock pessimism              0.050     0.965    
                         clock uncertainty            0.231     1.196    
    SLICE_X44Y101        FDRE (Hold_fdre_C_D)         0.047     1.243    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.815ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.064%)  route 0.202ns (58.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.642ns = ( 1.457 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     1.412    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.262 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     0.791    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.640     1.457    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[3]
    SLICE_X44Y103        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.141     1.598 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.202     1.801    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[3]
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.075     1.185    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.815ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise@0.815ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.856%)  route 0.252ns (64.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.642ns = ( 1.457 - 0.815 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.815     0.815 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.815 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     1.412    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.262 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     0.791    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.817 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.640     1.457    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[3]
    SLICE_X44Y103        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDRE (Prop_fdre_C_Q)         0.141     1.598 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[3]/Q
                         net (fo=1, routed)           0.252     1.851    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[3]
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.047     1.157    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             1.588ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.902ns)
  Data Path Delay:        0.314ns  (logic 0.146ns (46.470%)  route 0.168ns (53.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.641ns = ( 2.543 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     2.499    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     1.349 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.878    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.904 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.639     2.543    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/SCS_CLKS[7]
    SLICE_X43Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y107        FDRE (Prop_fdre_C_Q)         0.146     2.689 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_3/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.168     2.857    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]_0[7]
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.911     0.913    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y107        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]/C
                         clock pessimism              0.050     0.963    
                         clock uncertainty            0.231     1.194    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.075     1.269    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL3_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.588ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.902ns)
  Data Path Delay:        0.304ns  (logic 0.146ns (47.954%)  route 0.158ns (52.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.642ns = ( 2.544 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     2.499    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     1.349 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.878    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.904 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.640     2.544    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/SCS_CLKS[7]
    SLICE_X44Y104        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.146     2.690 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/CDELAY_T0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.158     2.849    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/D[7]
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]/C
                         clock pessimism              0.050     0.965    
                         clock uncertainty            0.231     1.196    
    SLICE_X46Y102        FDRE (Hold_fdre_C_D)         0.064     1.260    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDELT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.617ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.902ns)
  Data Path Delay:        0.310ns  (logic 0.146ns (47.110%)  route 0.164ns (52.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns = ( 2.463 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     2.499    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     1.349 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.878    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.904 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.559     2.463    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/SCS_CLKS[7]
    SLICE_X40Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.146     2.609 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_2/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.164     2.773    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]_0[7]
    SLICE_X44Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y97         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X44Y97         FDRE (Hold_fdre_C_D)         0.046     1.156    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.156    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  1.617    

Slack (MET) :             1.618ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.902ns)
  Data Path Delay:        0.398ns  (logic 0.167ns (41.993%)  route 0.231ns (58.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.404ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.561ns = ( 2.463 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     2.499    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     1.349 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.878    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.904 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.559     2.463    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/SCS_CLKS[7]
    SLICE_X42Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.167     2.630 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_0/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.231     2.861    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]_0[7]
    SLICE_X44Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]/C
                         clock pessimism              0.050     0.965    
                         clock uncertainty            0.231     1.196    
    SLICE_X44Y100        FDRE (Hold_fdre_C_D)         0.046     1.242    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           2.861    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.731ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out4_SCS_TT_TEST_clk_wiz_0_0  {rise@0.815ns fall@1.902ns period=2.174ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.902ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall@1.902ns)
  Data Path Delay:        0.344ns  (logic 0.146ns (42.454%)  route 0.198ns (57.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.642ns = ( 2.544 - 1.902 ) 
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_SCS_TT_TEST_clk_wiz_0_0 fall edge)
                                                      1.902     1.902 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     1.902 f  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.597     2.499    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     1.349 f  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.878    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out4_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.904 f  SCS_TT_TEST_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=10, routed)          0.640     2.544    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/SCS_CLKS[7]
    SLICE_X44Y104        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y104        FDRE (Prop_fdre_C_Q)         0.146     2.690 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_CDELAY_1/U0/idline_reg[7]/Q
                         net (fo=1, routed)           0.198     2.888    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]_0[7]
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.827     0.829    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X47Y99         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]/C
                         clock pessimism              0.050     0.879    
                         clock uncertainty            0.231     1.110    
    SLICE_X47Y99         FDRE (Hold_fdre_C_D)         0.047     1.157    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/PDEL1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  1.731    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_SCS_TT_TEST_clk_wiz_0_0

Setup :          327  Failing Endpoints,  Worst Slack       -4.297ns,  Total Violation    -1286.293ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.297ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.052ns  (logic 0.642ns (31.282%)  route 1.410ns (68.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 31.907 - 30.435 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 33.138 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.844    33.138    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y101        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518    33.656 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.620    34.276    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    34.400 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[7]_i_1/O
                         net (fo=290, routed)         0.790    35.190    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.470    31.907    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[0]/C
                         clock pessimism              0.000    31.907    
                         clock uncertainty           -0.490    31.418    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    30.894    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[0]
  -------------------------------------------------------------------
                         required time                         30.894    
                         arrival time                         -35.190    
  -------------------------------------------------------------------
                         slack                                 -4.297    

Slack (VIOLATED) :        -4.297ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.052ns  (logic 0.642ns (31.282%)  route 1.410ns (68.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 31.907 - 30.435 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 33.138 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.844    33.138    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y101        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518    33.656 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.620    34.276    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    34.400 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[7]_i_1/O
                         net (fo=290, routed)         0.790    35.190    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.470    31.907    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[3]/C
                         clock pessimism              0.000    31.907    
                         clock uncertainty           -0.490    31.418    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    30.894    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[3]
  -------------------------------------------------------------------
                         required time                         30.894    
                         arrival time                         -35.190    
  -------------------------------------------------------------------
                         slack                                 -4.297    

Slack (VIOLATED) :        -4.297ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.052ns  (logic 0.642ns (31.282%)  route 1.410ns (68.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 31.907 - 30.435 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 33.138 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.844    33.138    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y101        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518    33.656 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.620    34.276    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    34.400 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[7]_i_1/O
                         net (fo=290, routed)         0.790    35.190    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.470    31.907    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]/C
                         clock pessimism              0.000    31.907    
                         clock uncertainty           -0.490    31.418    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    30.894    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3DEL_reg[4]
  -------------------------------------------------------------------
                         required time                         30.894    
                         arrival time                         -35.190    
  -------------------------------------------------------------------
                         slack                                 -4.297    

Slack (VIOLATED) :        -4.297ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.052ns  (logic 0.642ns (31.282%)  route 1.410ns (68.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 31.907 - 30.435 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 33.138 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.844    33.138    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y101        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518    33.656 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.620    34.276    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    34.400 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[7]_i_1/O
                         net (fo=290, routed)         0.790    35.190    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.470    31.907    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[22]/C
                         clock pessimism              0.000    31.907    
                         clock uncertainty           -0.490    31.418    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    30.894    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[22]
  -------------------------------------------------------------------
                         required time                         30.894    
                         arrival time                         -35.190    
  -------------------------------------------------------------------
                         slack                                 -4.297    

Slack (VIOLATED) :        -4.297ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.052ns  (logic 0.642ns (31.282%)  route 1.410ns (68.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 31.907 - 30.435 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 33.138 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.844    33.138    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y101        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518    33.656 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.620    34.276    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    34.400 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[7]_i_1/O
                         net (fo=290, routed)         0.790    35.190    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.470    31.907    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[31]/C
                         clock pessimism              0.000    31.907    
                         clock uncertainty           -0.490    31.418    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    30.894    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[31]
  -------------------------------------------------------------------
                         required time                         30.894    
                         arrival time                         -35.190    
  -------------------------------------------------------------------
                         slack                                 -4.297    

Slack (VIOLATED) :        -4.297ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.052ns  (logic 0.642ns (31.282%)  route 1.410ns (68.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 31.907 - 30.435 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 33.138 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.844    33.138    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y101        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518    33.656 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.620    34.276    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    34.400 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[7]_i_1/O
                         net (fo=290, routed)         0.790    35.190    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.470    31.907    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[3]/C
                         clock pessimism              0.000    31.907    
                         clock uncertainty           -0.490    31.418    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    30.894    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[3]
  -------------------------------------------------------------------
                         required time                         30.894    
                         arrival time                         -35.190    
  -------------------------------------------------------------------
                         slack                                 -4.297    

Slack (VIOLATED) :        -4.297ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.052ns  (logic 0.642ns (31.282%)  route 1.410ns (68.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 31.907 - 30.435 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 33.138 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.844    33.138    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y101        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518    33.656 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.620    34.276    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    34.400 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[7]_i_1/O
                         net (fo=290, routed)         0.790    35.190    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.470    31.907    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X50Y98         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[4]/C
                         clock pessimism              0.000    31.907    
                         clock uncertainty           -0.490    31.418    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    30.894    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T3_reg[4]
  -------------------------------------------------------------------
                         required time                         30.894    
                         arrival time                         -35.190    
  -------------------------------------------------------------------
                         slack                                 -4.297    

Slack (VIOLATED) :        -4.289ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.055ns  (logic 0.642ns (31.239%)  route 1.413ns (68.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 31.918 - 30.435 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 33.138 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.844    33.138    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y101        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518    33.656 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.620    34.276    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    34.400 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[7]_i_1/O
                         net (fo=290, routed)         0.793    35.193    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in
    SLICE_X46Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.481    31.918    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[0]/C
                         clock pessimism              0.000    31.918    
                         clock uncertainty           -0.490    31.429    
    SLICE_X46Y96         FDRE (Setup_fdre_C_R)       -0.524    30.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[0]
  -------------------------------------------------------------------
                         required time                         30.905    
                         arrival time                         -35.193    
  -------------------------------------------------------------------
                         slack                                 -4.289    

Slack (VIOLATED) :        -4.289ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.055ns  (logic 0.642ns (31.239%)  route 1.413ns (68.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 31.918 - 30.435 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 33.138 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.844    33.138    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y101        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518    33.656 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.620    34.276    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    34.400 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[7]_i_1/O
                         net (fo=290, routed)         0.793    35.193    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in
    SLICE_X46Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.481    31.918    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[1]/C
                         clock pessimism              0.000    31.918    
                         clock uncertainty           -0.490    31.429    
    SLICE_X46Y96         FDRE (Setup_fdre_C_R)       -0.524    30.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[1]
  -------------------------------------------------------------------
                         required time                         30.905    
                         arrival time                         -35.193    
  -------------------------------------------------------------------
                         slack                                 -4.289    

Slack (VIOLATED) :        -4.289ns  (required time - arrival time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.435ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@30.435ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        2.055ns  (logic 0.642ns (31.239%)  route 1.413ns (68.761%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 31.918 - 30.435 ) 
    Source Clock Delay      (SCD):    3.138ns = ( 33.138 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.844    33.138    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y101        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.518    33.656 f  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.620    34.276    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X47Y101        LUT1 (Prop_lut1_I0_O)        0.124    34.400 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T1DEL[7]_i_1/O
                         net (fo=290, routed)         0.793    35.193    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/p_0_in
    SLICE_X46Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                     30.435    30.435 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    30.435 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        1.612    32.047    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    28.622 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    30.347    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    30.438 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         1.481    31.918    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X46Y96         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[2]/C
                         clock pessimism              0.000    31.918    
                         clock uncertainty           -0.490    31.429    
    SLICE_X46Y96         FDRE (Setup_fdre_C_R)       -0.524    30.905    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/T0DEL_reg[2]
  -------------------------------------------------------------------
                         required time                         30.905    
                         arrival time                         -35.193    
  -------------------------------------------------------------------
                         slack                                 -4.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.620%)  route 0.432ns (75.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.555     0.891    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y92         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[27]/Q
                         net (fo=2, routed)           0.432     1.463    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[4]
    SLICE_X45Y95         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.826     0.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y95         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[4]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.490     1.318    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)         0.076     1.394    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.128ns (26.103%)  route 0.362ns (73.897%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.555     0.891    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y92         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[6]/Q
                         net (fo=2, routed)           0.362     1.381    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[25]
    SLICE_X45Y95         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.826     0.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y95         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[25]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.490     1.318    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)        -0.007     1.311    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.141ns (25.797%)  route 0.406ns (74.203%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.639     0.975    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[14]/Q
                         net (fo=2, routed)           0.406     1.522    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[17]
    SLICE_X48Y103        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.912     0.914    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X48Y103        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[17]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.490     1.404    
    SLICE_X48Y103        FDRE (Hold_fdre_C_D)         0.047     1.451    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.128ns (24.422%)  route 0.396ns (75.578%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.638     0.974    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y103        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.128     1.102 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.396     1.498    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[22]
    SLICE_X48Y103        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.912     0.914    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X48Y103        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[22]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.490     1.404    
    SLICE_X48Y103        FDRE (Hold_fdre_C_D)         0.023     1.427    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.128ns (26.136%)  route 0.362ns (73.864%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.557     0.893    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X44Y98         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.362     1.382    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[10]
    SLICE_X45Y95         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.826     0.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y95         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.490     1.318    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)        -0.007     1.311    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.311    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.141ns (25.731%)  route 0.407ns (74.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.638     0.974    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y103        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.407     1.522    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[13]
    SLICE_X48Y103        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.912     0.914    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X48Y103        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[13]/C
                         clock pessimism              0.000     0.914    
                         clock uncertainty            0.490     1.404    
    SLICE_X48Y103        FDRE (Hold_fdre_C_D)         0.046     1.450    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.141ns (24.269%)  route 0.440ns (75.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.638     0.974    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y103        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.440     1.555    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[7]
    SLICE_X44Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[7]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.490     1.405    
    SLICE_X44Y102        FDRE (Hold_fdre_C_D)         0.078     1.483    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.128ns (24.527%)  route 0.394ns (75.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.555     0.891    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y92         FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y92         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.394     1.412    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[28]
    SLICE_X45Y95         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.826     0.828    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X45Y95         FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[28]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.490     1.318    
    SLICE_X45Y95         FDRE (Hold_fdre_C_D)         0.022     1.340    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.776%)  route 0.369ns (74.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.639     0.975    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.369     1.472    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/TIMEOUT[24]
    SLICE_X44Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X44Y102        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[24]/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.490     1.405    
    SLICE_X44Y102        FDRE (Hold_fdre_C_D)        -0.006     1.399    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/utimeout_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/waitftrig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_SCS_TT_TEST_clk_wiz_0_0  {rise@0.000ns fall@1.087ns period=2.174ns})
  Path Group:             clk_out1_SCS_TT_TEST_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.209ns (33.483%)  route 0.415ns (66.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.490ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.211ns
    Phase Error              (PE):    0.303ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    SCS_TT_TEST_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.639     0.975    SCS_TT_TEST_i/UTIL/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y101        FDRE                                         r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y101        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  SCS_TT_TEST_i/UTIL/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=5, routed)           0.415     1.554    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/resetn
    SLICE_X42Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.599 r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/waitftrig_i_1/O
                         net (fo=1, routed)           0.000     1.599    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/waitftrig_i_1_n_0
    SLICE_X42Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/waitftrig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SCS_TT_TEST_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  SCS_TT_TEST_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2448, routed)        0.864     0.864    SCS_TT_TEST_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  SCS_TT_TEST_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    SCS_TT_TEST_i/clk_wiz_0/inst/clk_out1_SCS_TT_TEST_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  SCS_TT_TEST_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=337, routed)         0.913     0.915    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/MCLK
    SLICE_X42Y100        FDRE                                         r  SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/waitftrig_reg/C
                         clock pessimism              0.000     0.915    
                         clock uncertainty            0.490     1.405    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.120     1.525    SCS_TT_TEST_i/SCS_TT_wrapper_0/U0/SCS_TT_i/TT_DETECTOR_0/U0/waitftrig_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                  0.074    





