design_1_xadc_wiz_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.vhd,
sim_clk_gen_v1_0_vl_rfs.v,verilog,sim_clk_gen_v1_0_3,../../../../IP_tester.gen/sources_1/bd/design_1/ipshared/fda6/hdl/sim_clk_gen_v1_0_vl_rfs.v,
design_1_sim_clk_gen_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v,
CORE.vhd,vhdl 2008,xil_defaultlib,../../../bd/design_1/ipshared/4778/XADC_to_reg.srcs/sources_1/new/CORE.vhd,
design_1_CORE_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_CORE_0_0/sim/design_1_CORE_0_0.vhd,
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
