;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -5, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD -0, 2
	ADD -0, 2
	SLT <300, 90
	JMN @12, #201
	SPL 0, <1
	SUB @-127, 100
	SPL @127, 806
	SUB @-127, 106
	SUB #72, @200
	MOV 7, <-19
	SUB 12, @10
	MOV -207, <-120
	DJN 300, 90
	DAT #270, #60
	SPL 0, -33
	SUB 0, 902
	ADD 0, 902
	CMP <-30, 9
	DJN 300, 90
	SUB @-127, 100
	CMP @0, @1
	SUB @0, @1
	MOV -207, <-120
	SLT #0, -833
	SUB #0, -33
	ADD 250, 560
	CMP 101, <-201
	CMP 101, <-201
	JMN -30, 9
	DJN 300, 90
	SUB @121, 103
	SUB @121, 103
	DJN -1, @-20
	SUB 0, 900
	SUB 12, <10
	ADD #270, <1
	CMP -207, <-120
	SPL 0, <332
	SPL 0, <330
	DJN 300, 90
	DJN 300, 90
	MOV -5, <20
	SPL 0, <1
	MOV -5, <20
	JMP @52, #200
