#define PQ_VSPRule_ID_SC2_Main 3
#define PQ_VSPRule_IP_NUM_SC2_Main 3
#define PQ_VSPRule_NUM_SC2_Main 24


typedef enum
{
PQ_VSPRule_PreV_ScalingDown_Interlace_SC2_Main,
PQ_VSPRule_PreV_ScalingDown_Progressive_SC2_Main,
PQ_VSPRule_ScalingDown_00x_YUV_SC2_Main,
PQ_VSPRule_ScalingDown_00x_RGB_SC2_Main,
PQ_VSPRule_ScalingDown_01x_YUV_SC2_Main,
PQ_VSPRule_ScalingDown_01x_RGB_SC2_Main,
PQ_VSPRule_ScalingDown_02x_YUV_SC2_Main,
PQ_VSPRule_ScalingDown_02x_RGB_SC2_Main,
PQ_VSPRule_ScalingDown_03x_YUV_SC2_Main,
PQ_VSPRule_ScalingDown_03x_RGB_SC2_Main,
PQ_VSPRule_ScalingDown_04x_YUV_SC2_Main,
PQ_VSPRule_ScalingDown_04x_RGB_SC2_Main,
PQ_VSPRule_ScalingDown_05x_YUV_SC2_Main,
PQ_VSPRule_ScalingDown_05x_RGB_SC2_Main,
PQ_VSPRule_ScalingDown_06x_YUV_SC2_Main,
PQ_VSPRule_ScalingDown_06x_RGB_SC2_Main,
PQ_VSPRule_ScalingDown_07x_YUV_SC2_Main,
PQ_VSPRule_ScalingDown_07x_RGB_SC2_Main,
PQ_VSPRule_ScalingDown_08x_YUV_SC2_Main,
PQ_VSPRule_ScalingDown_08x_RGB_SC2_Main,
PQ_VSPRule_ScalingDown_09x_YUV_SC2_Main,
PQ_VSPRule_ScalingDown_09x_RGB_SC2_Main,
PQ_VSPRule_ScalingDown_10x_YUV_SC2_Main,
PQ_VSPRule_ScalingDown_10x_RGB_SC2_Main,
}
MST_VSPRule_Index_SC2_Main;
extern code U8 MST_VSPRule_IP_Index_SC2_Main[PQ_VSPRule_IP_NUM_SC2_Main];
extern code U8 MST_VSPRule_Array_SC2_Main[PQ_VSPRule_NUM_SC2_Main][PQ_VSPRule_IP_NUM_SC2_Main];

