KEY LIBERO "11.7"
KEY CAPTURE "11.7.0.119"
KEY DEFAULT_IMPORT_LOC "E:\Hotline_Cases\IP_cases\2012\493642-863181735\Mir_429\component\Actel\DirectCore\CORE429\3.1.103\rtl\vhdl\core"
KEY DEFAULT_OPEN_LOC ""
KEY ProjectID "12a6c80b-0736-442d-8736-642d0736642d"
KEY HDLTechnology "VHDL"
KEY UseConstraintFlowTechnology "FALSE"
KEY VendorTechnology_Family "SmartFusion2"
KEY VendorTechnology_Die "PA4M1000_N"
KEY VendorTechnology_Package "fg484"
KEY VendorTechnology_Speed "STD"
KEY VendorTechnology_DieVoltage "1.2"
KEY VendorTechnology_PART_RANGE "COM"
KEY VendorTechnology_DSW_VCCA_VOLTAGE_RAMP_RATE "100_MS"
KEY VendorTechnology_IO_DEFT_STD "LVCMOS25"
KEY VendorTechnology_OPCONR ""
KEY VendorTechnology_PLL_SUPPLY "PLL_SUPPLY_25"
KEY VendorTechnology_RAD_EXPOSURE ""
KEY VendorTechnology_RESERVEMIGRATIONPINS "1"
KEY VendorTechnology_RESTRICTPROBEPINS "1"
KEY VendorTechnology_RESTRICTSPIPINS "0"
KEY VendorTechnology_SYSTEM_CONTROLLER_SUSPEND_MODE "0"
KEY VendorTechnology_TARGETDEVICESFORMIGRATION "PA4M1000_N"
KEY VendorTechnology_TEMPR "COM"
KEY VendorTechnology_UNUSED_MSS_IO_RESISTOR_PULL "None"
KEY VendorTechnology_VCCI_1.2_VOLTR "COM"
KEY VendorTechnology_VCCI_1.5_VOLTR "COM"
KEY VendorTechnology_VCCI_1.8_VOLTR "COM"
KEY VendorTechnology_VCCI_2.5_VOLTR "COM"
KEY VendorTechnology_VCCI_3.3_VOLTR "COM"
KEY VendorTechnology_VOLTR "COM"
KEY ProjectLocation "/nfs/home/joel/Documents/riscv-4th-workshop-tutorials/vectorblox_tutorial"
KEY ProjectDescription ""
KEY Pa4PeripheralNewSeq "GOOD"
KEY SimulationType "VHDL"
KEY Vendor "Actel"
KEY ActiveRoot "Top_Fabric_Master::work"
LIST REVISIONS
VALUE="Impl1",NUM=1
CURREV=1
ENDLIST
LIST LIBRARIES
COREAPB3_LIB
COREAHBLITE_LIB
COREAHBTOAPB3_LIB
COREAHBLSRAM_LIB
COREAXI_LIB
COREAXITOAHBL_LIB
COREUARTAPB_LIB
CORESPI_LIB
ENDLIST
LIST LIBRARY_COREAPB3_LIB
ALIAS=..\component\Actel\DirectCore\CoreAPB3\4.0.4\mti\user_vlog\COREAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBLITE_LIB
ALIAS=../component/Actel/DirectCore/CoreAHBLite/5.2.100/mti/user_vhdl/COREAHBLITE_LIB
COMPILE_OPTION=REFRESH_AND_COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBTOAPB3_LIB
ALIAS=COREAHBTOAPB3_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAHBLSRAM_LIB
ALIAS=COREAHBLSRAM_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAXI_LIB
ALIAS=COREAXI_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREAXITOAHBL_LIB
ALIAS=COREAXITOAHBL_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_COREUARTAPB_LIB
ALIAS=COREUARTAPB_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST LIBRARY_CORESPI_LIB
ALIAS=CORESPI_LIB
COMPILE_OPTION=COMPILE
CUSTOMPATH=false
ENDLIST
LIST FileManager
VALUE "/nfs/home/joel/Documents/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.v,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.v,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/testbench/testbench.vhd,tb_hdl"
STATE="utd"
TIME="1466201409"
SIZE="6258"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS_pre.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS_syn.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/my_mss/my_mss.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/my_mss_top/my_mss_top.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss_top/my_mss_top.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/testbench/testbench.vhd,tb_hdl"
STATE="utd"
PARENT="<project>/component/work/testbench/testbench.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS_pre.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS_syn.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
ENDFILE
VALUE "/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/my_mss/my_mss.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/my_mss_top/my_mss_top.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss_top/my_mss_top.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/testbench/testbench.vhd,tb_hdl"
STATE="utd"
PARENT="<project>/component/work/testbench/testbench.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS_pre.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_top/my_mss_top.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/my_mss/my_mss.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/my_mss_top/my_mss_top.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss_top/my_mss_top.cxf"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/testbench/testbench.vhd,tb_hdl"
STATE="utd"
PARENT="<project>/component/work/testbench/testbench.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS_pre.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_top/my_mss_top.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss_top/my_mss_top.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/testbench/testbench.vhd,tb_hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/my_mss/my_mss.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/testbench/testbench.vhd,tb_hdl"
STATE="utd"
PARENT="<project>/component/work/testbench/testbench.cxf"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss/my_mss.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS_pre.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS_syn.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_top/my_mss_top.v,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_top/my_mss_top.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss_top/my_mss_top.cxf"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/testbench/testbench.vhd,tb_hdl"
STATE="utd"
PARENT="<project>/component/work/testbench/testbench.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/my_mss/my_mss.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss/my_mss.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS_pre.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS_syn.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_top/my_mss_top.v,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss_top/my_mss_top.cxf"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/testbench/testbench.vhd,tb_hdl"
STATE="utd"
PARENT="<project>/component/work/testbench/testbench.cxf"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss/my_mss.v,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss/my_mss.vhd,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS.v,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS_pre.v,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS_syn.v,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss/my_mss.v,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS.v,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS_pre.v,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/my_mss_MSS/my_mss_MSS_syn.v,hdl"
STATE="utd"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.v,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.v,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/nfs/home/ryan/work_riscV/orca/sf2plus/FAB_MSTR_RAM_INIT/component/work/Top_Fabric_Master/Top_Fabric_Master.vhd,hdl"
STATE="utd"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="5025"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1468015118"
SIZE="4390"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/mti/scripts/wave_user.do,do"
STATE="utd"
TIME="1468015118"
SIZE="912"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbl.vhd,tb_hdl"
STATE="utd"
TIME="1468015118"
SIZE="8290"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbslave.vhd,tb_hdl"
STATE="utd"
TIME="1468015118"
SIZE="2348"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1468015118"
SIZE="22169"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1468015118"
SIZE="82848"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1468015118"
SIZE="45675"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/misc.vhd,tb_hdl"
STATE="utd"
TIME="1468015118"
SIZE="12780"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/textio.vhd,tb_hdl"
STATE="utd"
TIME="1468015118"
SIZE="23829"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/components.vhd,hdl"
STATE="utd"
TIME="1468015118"
SIZE="18793"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd,hdl"
STATE="utd"
TIME="1468015118"
SIZE="62288"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd,hdl"
STATE="utd"
TIME="1468015118"
SIZE="11199"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd,hdl"
STATE="utd"
TIME="1468015118"
SIZE="2760"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd,hdl"
STATE="utd"
TIME="1468015118"
SIZE="30586"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd,hdl"
STATE="utd"
TIME="1468015118"
SIZE="426134"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_pkg.vhd,hdl"
STATE="utd"
TIME="1468015118"
SIZE="425"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd,hdl"
STATE="utd"
TIME="1468015118"
SIZE="17249"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd,hdl"
STATE="utd"
TIME="1468015118"
SIZE="12256"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/test/user/testbench.vhd,tb_hdl"
STATE="utd"
TIME="1468015118"
SIZE="68292"
LIBRARY="COREAHBLITE_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBLSRAM/2.2.104/rtl/vhdl/test/user/XHDL_misc.vhd,tb_hdl"
STATE="utd"
TIME="1468015118"
SIZE="3586"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBLSRAM/2.2.104/rtl/vhdl/test/user/XHDL_std_logic.vhd,tb_hdl"
STATE="utd"
TIME="1468015118"
SIZE="14493"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1468015119"
SIZE="3349"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="537"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_ahbl.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="8290"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="2076"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="12455"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="82848"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="45675"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/misc.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="12780"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/textio.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="23829"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/ahbtoapb3_pkg.vhd,hdl"
STATE="utd"
TIME="1468015119"
SIZE="417"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/components.vhd,hdl"
STATE="utd"
TIME="1468015119"
SIZE="2025"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3.vhd,hdl"
STATE="utd"
TIME="1468015119"
SIZE="8823"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_ahbtoapbsm.vhd,hdl"
STATE="utd"
TIME="1468015119"
SIZE="12668"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd,hdl"
STATE="utd"
TIME="1468015119"
SIZE="5229"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_penablescheduler.vhd,hdl"
STATE="utd"
TIME="1468015119"
SIZE="4814"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/test/user/testbench.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="14140"
LIBRARY="COREAHBTOAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf,actgen_cxf"
STATE="utd"
TIME="1468015119"
SIZE="3259"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/coreparameters.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="1961"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/mti/scripts/wave_user.do,do"
STATE="utd"
TIME="1468015119"
SIZE="912"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="4009"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="9540"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="2074"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="12455"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="82848"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="45675"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/misc.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="12780"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/textio.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="23829"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd,hdl"
STATE="utd"
TIME="1468015119"
SIZE="6172"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd,hdl"
STATE="utd"
TIME="1468015119"
SIZE="78851"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_iaddr_reg.vhd,hdl"
STATE="utd"
TIME="1468015119"
SIZE="5757"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd,hdl"
STATE="utd"
TIME="1468015119"
SIZE="9523"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/test/user/testbench.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="28895"
LIBRARY="COREAPB3_LIB"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
MODULE_UNDER_TEST="testbench"
SIMULATION_TIME="-all"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreResetP/7.0.104/CoreResetP.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="582"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd,hdl"
STATE="utd"
TIME="1468015118"
SIZE="75039"
PARENT="<project>/component/Actel/DirectCore/CoreResetP/7.0.104/CoreResetP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd,hdl"
STATE="utd"
TIME="1468015118"
SIZE="9297"
PARENT="<project>/component/Actel/DirectCore/CoreResetP/7.0.104/CoreResetP.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreSF2Config/3.0.100/CoreSF2Config.cxf,actgen_cxf"
STATE="utd"
TIME="1468015119"
SIZE="478"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd,hdl"
STATE="utd"
TIME="1468015119"
SIZE="23864"
PARENT="<project>/component/Actel/DirectCore/CoreSF2Config/3.0.100/CoreSF2Config.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbl.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="8289"
LIBRARY="COREUARTAPB_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahblapb.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="11016"
LIBRARY="COREUARTAPB_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbslave.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="2347"
LIBRARY="COREUARTAPB_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="22168"
LIBRARY="COREUARTAPB_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="4008"
LIBRARY="COREUARTAPB_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_apb.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="9539"
LIBRARY="COREUARTAPB_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_apbslave.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="2073"
LIBRARY="COREUARTAPB_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="12454"
LIBRARY="COREUARTAPB_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_apbtoapb.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="4006"
LIBRARY="COREUARTAPB_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_main.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="82846"
LIBRARY="COREUARTAPB_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_package.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="45674"
LIBRARY="COREUARTAPB_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/misc.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="12779"
LIBRARY="COREUARTAPB_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/textio.vhd,tb_hdl"
STATE="utd"
TIME="1468015119"
SIZE="23828"
LIBRARY="COREUARTAPB_LIB"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/SgCore/FCCC/2.0.200/FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="241"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/OSC/2.0.101/OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="682"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
ENDFILE
VALUE "<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd,hdl"
STATE="utd"
TIME="1468015118"
SIZE="2164"
PARENT="<project>/component/Actel/SgCore/OSC/2.0.101/OSC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps_pre.vhd,hdl"
STATE="utd"
TIME="1468015118"
SIZE="2108"
PARENT="<project>/component/Actel/SgCore/OSC/2.0.101/OSC.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.cxf,actgen_cxf"
STATE="utd"
TIME="1468015117"
SIZE="468"
PARENT="<project>/component/work/ahbmaster_testbench/ahbmaster_testbench.cxf"
PARENT="<project>/component/work/my_testbench/my_testbench.cxf"
ENDFILE
VALUE "<project>/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v,tb_hdl"
STATE="utd"
TIME="1468015117"
SIZE="451"
PARENT="<project>/component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.cxf,actgen_cxf"
STATE="utd"
TIME="1468015117"
SIZE="471"
PARENT="<project>/component/work/ahbmaster_testbench/ahbmaster_testbench.cxf"
PARENT="<project>/component/work/my_testbench/my_testbench.cxf"
PARENT="<project>/component/work/testbench/testbench.cxf"
ENDFILE
VALUE "<project>/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd,tb_hdl"
STATE="utd"
TIME="1468015117"
SIZE="538"
PARENT="<project>/component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS/1.1.400/MSS.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="526"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_CC/1.0.100/MSS_CC.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="252"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_CCC/1.0.100/MSS_CCC.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="253"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_CFGM/1.1.100/MSS_CFGM.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="254"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_CM3/1.0.200/MSS_CM3.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="253"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_DDRB/1.0.200/MSS_DDRB.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="254"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_EDAC/1.0.101/MSS_EDAC.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="254"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_ENVM/1.0.101/MSS_ENVM.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="254"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_FIC32/1.0.100/MSS_FIC32.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="255"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_INTR/1.0.100/MSS_INTR.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="254"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_MMUART/1.0.100/MSS_MMUART.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="256"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_RESET/1.0.100/MSS_RESET.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="255"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_SECURITY/1.0.100/MSS_SECURITY.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="258"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/component/Actel/SmartFusion2MSS/MSS_SWITCH/1.0.101/MSS_SWITCH.cxf,actgen_cxf"
STATE="utd"
TIME="1468015118"
SIZE="256"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/component/work/ahbmaster_testbench/ahbmaster_testbench.cxf,actgen_cxf"
STATE="utd"
TIME="1468015117"
SIZE="3742"
ENDFILE
VALUE "<project>/component/work/ahbmaster_testbench/ahbmaster_testbench.v,tb_hdl"
STATE="utd"
TIME="1468015117"
SIZE="5509"
PARENT="<project>/component/work/ahbmaster_testbench/ahbmaster_testbench.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/DESIGN_FIRMWARE/DESIGN_FIRMWARE.cxf,actgen_cxf"
STATE="utd"
TIME="1468015117"
SIZE="1701"
ENDFILE
VALUE "<project>/component/work/DESIGN_IO/DESIGN_IO.cxf,actgen_cxf"
STATE="utd"
TIME="1468015117"
SIZE="413"
ENDFILE
VALUE "<project>/component/work/my_mss/CCC_0/my_mss_CCC_0_FCCC.cxf,actgen_cxf"
STATE="utd"
TIME="1468015117"
SIZE="654"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
ENDFILE
VALUE "<project>/component/work/my_mss/CCC_0/my_mss_CCC_0_FCCC.vhd,hdl"
STATE="utd"
TIME="1468015117"
SIZE="5541"
PARENT="<project>/component/work/my_mss/CCC_0/my_mss_CCC_0_FCCC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.cxf,actgen_cxf"
STATE="utd"
TIME="1468015117"
SIZE="438"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
ENDFILE
VALUE "<project>/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.vhd,hdl"
STATE="utd"
TIME="1468015117"
SIZE="1502"
PARENT="<project>/component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/my_mss/my_mss.cxf,actgen_cxf"
STATE="utd"
TIME="1468015117"
SIZE="19269"
ENDFILE
VALUE "<project>/component/work/my_mss/my_mss.vhd,hdl"
STATE="utd"
TIME="1468015117"
SIZE="77704"
PARENT="<project>/component/work/my_mss/my_mss.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/my_mss_MSS/my_mss_MSS.cxf,actgen_cxf"
STATE="utd"
TIME="1468015117"
SIZE="29479"
ENDFILE
VALUE "<project>/component/work/my_mss_MSS/my_mss_MSS.vhd,hdl"
STATE="utd"
TIME="1468015117"
SIZE="80191"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/my_mss_MSS/my_mss_MSS_pre.vhd,hdl"
STATE="utd"
TIME="1468015117"
SIZE="74843"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="PRECISION_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/my_mss_MSS/my_mss_MSS_syn.vhd,hdl"
STATE="utd"
TIME="1468015117"
SIZE="74692"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
BEGIN_USE_CONSTRAINT
TOOL_CONSTRAINT_TYPE="ideSYNTHESIS"
TOOL_CONSTRAINT_USE="SYNPLIFY7_EXT"
END_USE_CONSTRAINT
USE_FOR_ANY_TOOL="FALSE"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/my_mss_top/my_mss_top.cxf,actgen_cxf"
STATE="utd"
TIME="1468015117"
SIZE="13651"
ENDFILE
VALUE "<project>/component/work/my_mss_top/my_mss_top.vhd,hdl"
STATE="utd"
TIME="1468015117"
SIZE="10697"
PARENT="<project>/component/work/my_mss_top/my_mss_top.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/my_testbench/my_testbench.cxf,actgen_cxf"
STATE="utd"
TIME="1468015117"
SIZE="2931"
ENDFILE
VALUE "<project>/component/work/my_testbench/my_testbench.v,tb_hdl"
STATE="utd"
TIME="1468015117"
SIZE="5071"
PARENT="<project>/component/work/my_testbench/my_testbench.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/testbench/testbench.cxf,actgen_cxf"
STATE="utd"
TIME="1468015117"
SIZE="7294"
ENDFILE
VALUE "<project>/component/work/testbench/testbench.vhd,tb_hdl"
STATE="utd"
TIME="1468015117"
SIZE="6258"
PARENT="<project>/component/work/testbench/testbench.cxf"
IS_READONLY="TRUE"
ENDFILE
VALUE "<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf,actgen_cxf"
STATE="utd"
TIME="1468015117"
SIZE="64170"
ENDFILE
VALUE "<project>/constraint/io/Top_Fabric_Master.io.pdc,io_pdc"
STATE="utd"
TIME="1468015119"
SIZE="2414"
ENDFILE
VALUE "<project>/constraint/vblox.sdc,sdc"
STATE="utd"
TIME="1468015119"
SIZE="825"
ENDFILE
VALUE "<project>/designer/impl1/debug_top.ide_des,ide_des"
STATE="utd"
TIME="1468015119"
SIZE="305"
ENDFILE
VALUE "<project>/designer/impl1/eNVM_prj0.ide_des,ide_des"
STATE="utd"
TIME="1468015119"
SIZE="206"
ENDFILE
VALUE "<project>/designer/impl1/eNVM_prj0_MSS.ide_des,ide_des"
STATE="utd"
TIME="1468015119"
SIZE="210"
ENDFILE
VALUE "<project>/designer/impl1/iram.ide_des,ide_des"
STATE="utd"
TIME="1468015119"
SIZE="182"
ENDFILE
VALUE "<project>/designer/impl1/reg_apb_wrp.ide_des,ide_des"
STATE="utd"
TIME="1468015119"
SIZE="208"
ENDFILE
VALUE "<project>/designer/impl1/Top.ide_des,ide_des"
STATE="utd"
TIME="1468015119"
SIZE="293"
ENDFILE
VALUE "<project>/designer/impl1/Top_Fabric_Master.ide_des,ide_des"
STATE="utd"
TIME="1468015119"
SIZE="362"
ENDFILE
VALUE "<project>/designer/impl1/Top_M3_Master.ide_des,ide_des"
STATE="utd"
TIME="1468015119"
SIZE="313"
ENDFILE
VALUE "<project>/designer/impl1/XTLOSC_FAB.ide_des,ide_des"
STATE="utd"
TIME="1468015119"
SIZE="226"
ENDFILE
VALUE "<project>/hdl/AHBMASTER_FIC.v,hdl"
STATE="utd"
TIME="1468015120"
SIZE="19890"
ENDFILE
VALUE "<project>/hdl/alu.vhd,hdl"
STATE="utd"
TIME="1468015121"
SIZE="26625"
ENDFILE
VALUE "<project>/hdl/apb_to_ram.vhd,hdl"
STATE="utd"
TIME="1468015121"
SIZE="3509"
ENDFILE
VALUE "<project>/hdl/axi_master.v,hdl"
STATE="utd"
TIME="1468015120"
SIZE="9369"
ENDFILE
VALUE "<project>/hdl/axi_master.vhd,hdl"
STATE="utd"
TIME="1468015120"
SIZE="10376"
ENDFILE
VALUE "<project>/hdl/axi_splitter.vhd,hdl"
STATE="utd"
TIME="1468015120"
SIZE="24692"
ENDFILE
VALUE "<project>/hdl/axi_to_apb.vhd,hdl"
STATE="utd"
TIME="1468015121"
SIZE="4817"
ENDFILE
VALUE "<project>/hdl/axi_wrapper.vhd,hdl"
STATE="utd"
TIME="1468015120"
SIZE="20619"
ENDFILE
VALUE "<project>/hdl/bram.vhd,hdl"
STATE="utd"
TIME="1468015120"
SIZE="5087"
ENDFILE
VALUE "<project>/hdl/branch_unit.vhd,hdl"
STATE="utd"
TIME="1468015120"
SIZE="6175"
ENDFILE
VALUE "<project>/hdl/components.vhd,hdl"
STATE="utd"
TIME="1468015120"
SIZE="16732"
ENDFILE
VALUE "<project>/hdl/decode.vhd,hdl"
STATE="utd"
TIME="1468015121"
SIZE="6407"
ENDFILE
VALUE "<project>/hdl/execute.vhd,hdl"
STATE="utd"
TIME="1468015120"
SIZE="14863"
ENDFILE
VALUE "<project>/hdl/fabric_master.vhd,hdl"
STATE="utd"
TIME="1468015120"
SIZE="19044"
ENDFILE
VALUE "<project>/hdl/fifo_sync_behav.vhd,hdl"
STATE="utd"
TIME="1468015120"
SIZE="3640"
ENDFILE
VALUE "<project>/hdl/i2s_apb.vhd,hdl"
STATE="utd"
TIME="1468015121"
SIZE="6753"
ENDFILE
VALUE "<project>/hdl/i2s_decode.vhd,hdl"
STATE="utd"
TIME="1468015120"
SIZE="1978"
ENDFILE
VALUE "<project>/hdl/i2s_encode.vhd,hdl"
STATE="utd"
TIME="1468015120"
SIZE="1622"
ENDFILE
VALUE "<project>/hdl/instruction_fetch.vhd,hdl"
STATE="utd"
TIME="1468015121"
SIZE="7714"
ENDFILE
VALUE "<project>/hdl/iram.vhd,hdl"
STATE="utd"
TIME="1468015120"
SIZE="2198"
ENDFILE
VALUE "<project>/hdl/load_store_unit.vhd,hdl"
STATE="utd"
TIME="1468015121"
SIZE="6633"
ENDFILE
VALUE "<project>/hdl/mem_apb_wrp.v,hdl"
STATE="utd"
TIME="1468015120"
SIZE="4066"
ENDFILE
VALUE "<project>/hdl/mux_blk.v,hdl"
STATE="utd"
TIME="1468015121"
SIZE="1497"
ENDFILE
VALUE "<project>/hdl/orca.vhd,hdl"
STATE="utd"
TIME="1468015121"
SIZE="9072"
ENDFILE
VALUE "<project>/hdl/ram_mux.vhd,hdl"
STATE="utd"
TIME="1468015120"
SIZE="2492"
ENDFILE
VALUE "<project>/hdl/register_file.vhd,hdl"
STATE="utd"
TIME="1468015120"
SIZE="4769"
ENDFILE
VALUE "<project>/hdl/shared_clocks.vhd,hdl"
STATE="utd"
TIME="1468015120"
SIZE="2884"
ENDFILE
VALUE "<project>/hdl/sys_call.vhd,hdl"
STATE="utd"
TIME="1468015121"
SIZE="16972"
ENDFILE
VALUE "<project>/hdl/top_util_pkg.vhd,hdl"
STATE="utd"
TIME="1468015121"
SIZE="3981"
ENDFILE
VALUE "<project>/hdl/utils.vhd,hdl"
STATE="utd"
TIME="1468015120"
SIZE="2877"
ENDFILE
VALUE "<project>/hdl/vectorblox_axi.vhd,hdl"
STATE="utd"
TIME="1468015121"
SIZE="22156"
ENDFILE
VALUE "<project>/simulation/bfmtovec_compile.tcl,sim"
STATE="utd"
TIME="1468015121"
SIZE="1229"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
ENDFILE
VALUE "<project>/simulation/CM3_compile_bfm.tcl,sim"
STATE="utd"
TIME="1468015121"
SIZE="487"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/simulation/coreahblite_usertb_ahb_master0.bfm,sim"
STATE="utd"
TIME="1468015121"
SIZE="5158"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/simulation/coreahblite_usertb_ahb_master1.bfm,sim"
STATE="utd"
TIME="1468015121"
SIZE="5158"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/simulation/coreahblite_usertb_ahb_master2.bfm,sim"
STATE="utd"
TIME="1468015121"
SIZE="6200"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/simulation/coreahblite_usertb_ahb_master3.bfm,sim"
STATE="utd"
TIME="1468015121"
SIZE="6200"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/simulation/coreahblite_usertb_include.bfm,sim"
STATE="utd"
TIME="1468015121"
SIZE="7984"
PARENT="<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/CoreAHBLite.cxf"
ENDFILE
VALUE "<project>/simulation/coreapb3_usertb_master.bfm,sim"
STATE="utd"
TIME="1468015121"
SIZE="6181"
PARENT="<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/CoreAPB3.cxf"
ENDFILE
VALUE "<project>/simulation/master.bfm,sim"
STATE="utd"
TIME="1468015121"
SIZE="2823"
PARENT="<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/COREAHBTOAPB3.cxf"
ENDFILE
VALUE "<project>/simulation/MDDR_init.bfm,sim"
STATE="utd"
TIME="1468015121"
SIZE="7897"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/simulation/peripheral_init.bfm,sim"
STATE="utd"
TIME="1468015121"
SIZE="8450"
PARENT="<project>/component/Actel/SmartFusion2MSS/MSS/1.1.400/MSS.cxf"
ENDFILE
VALUE "<project>/simulation/run.do,do"
STATE="utd"
TIME="1468015121"
SIZE="13107"
ENDFILE
VALUE "<project>/simulation/subsystem.bfm,sim"
STATE="utd"
TIME="1468015121"
SIZE="1565"
PARENT="<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf"
ENDFILE
VALUE "<project>/simulation/test.bfm,sim"
STATE="utd"
TIME="1468015121"
SIZE="710"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/simulation/top_fabric_master_wave.do,do"
STATE="utd"
TIME="1468015121"
SIZE="642"
ENDFILE
VALUE "<project>/simulation/user.bfm,sim"
STATE="utd"
TIME="1468015121"
SIZE="388"
PARENT="<project>/component/work/my_mss_MSS/my_mss_MSS.cxf"
ENDFILE
VALUE "<project>/simulation/wave.do,do"
STATE="utd"
TIME="1468015121"
SIZE="1521"
ENDFILE
VALUE "<project>/simulation/wave_my_testbench.do,do"
STATE="utd"
TIME="1468015121"
SIZE="5207"
ENDFILE
VALUE "<project>/simulation/wave_sd_tbench.do,do"
STATE="utd"
TIME="1468015121"
SIZE="4816"
ENDFILE
VALUE "<project>/synthesis/AHBMASTER_FIC_syn.prj,prj"
STATE="utd"
TIME="1468015151"
SIZE="0"
ENDFILE
VALUE "<project>/synthesis/AHBMASTER_FIC_synplify.sdc,sdc"
STATE="utd"
TIME="1468015127"
SIZE="210"
ENDFILE
VALUE "<project>/synthesis/debug_top.edn,syn_edn"
STATE="utd"
TIME="1468015127"
SIZE="1105959"
ENDFILE
VALUE "<project>/synthesis/debug_top_syn.prj,prj"
STATE="utd"
TIME="1468015151"
SIZE="0"
ENDFILE
VALUE "<project>/synthesis/debug_top_synplify.sdc,sdc"
STATE="utd"
TIME="1468015127"
SIZE="244"
ENDFILE
VALUE "<project>/synthesis/synwork/layer0.so,so"
STATE="utd"
TIME="1468015127"
SIZE="154"
ENDFILE
VALUE "<project>/synthesis/Top.edn,syn_edn"
STATE="ood"
TIME="1468015127"
SIZE="1093784"
ENDFILE
VALUE "<project>/synthesis/Top_Fabric_Master.edn,syn_edn"
STATE="utd"
TIME="1468015127"
SIZE="12497341"
ENDFILE
VALUE "<project>/synthesis/Top_Fabric_Master.so,so"
STATE="utd"
TIME="1468015127"
SIZE="240"
ENDFILE
VALUE "<project>/synthesis/Top_Fabric_Master.vhd,syn_hdl"
STATE="utd"
TIME="1468015127"
SIZE="6089608"
ENDFILE
VALUE "<project>/synthesis/Top_Fabric_Master_sdc.sdc,syn_sdc"
STATE="utd"
TIME="1468015127"
SIZE="1639"
ENDFILE
VALUE "<project>/synthesis/Top_Fabric_Master_syn.prj,prj"
STATE="utd"
TIME="1468015151"
SIZE="0"
ENDFILE
VALUE "<project>/synthesis/Top_M3_Master.edn,syn_edn"
STATE="utd"
TIME="1468015127"
SIZE="1093834"
ENDFILE
VALUE "<project>/synthesis/Top_M3_Master_syn.prj,prj"
STATE="utd"
TIME="1468015151"
SIZE="0"
ENDFILE
VALUE "<project>/synthesis/Top_syn.prj,prj"
STATE="utd"
TIME="1468015151"
SIZE="0"
ENDFILE
VALUE "<project>/synthesis/Top_synplify.sdc,sdc"
STATE="utd"
TIME="1468015127"
SIZE="238"
ENDFILE
VALUE "<project>/synthesis/vblox.sdc,sdc"
STATE="utd"
TIME="1468015127"
SIZE="824"
ENDFILE
VALUE "<project>/synthesis/XTLOSC_FAB_syn.prj,prj"
STATE="utd"
TIME="1468015151"
SIZE="1621"
ENDFILE
ENDLIST
LIST UsedFile
ENDLIST
LIST NewModulesInfo
LIST "my_mss_MSS::work"
FILE "<project>/component/work/my_mss_MSS/my_mss_MSS.vhd,hdl"
LIST Other_Association
VALUE "<project>/simulation/CM3_compile_bfm.tcl,sim"
VALUE "<project>/simulation/user.bfm,sim"
VALUE "<project>/simulation/test.bfm,sim"
VALUE "<project>/simulation/MDDR_init.bfm,sim"
VALUE "<project>/simulation/peripheral_init.bfm,sim"
ENDLIST
ENDLIST
LIST "Top_Fabric_Master::work"
FILE "<project>/component/work/Top_Fabric_Master/Top_Fabric_Master.cxf,actgen_cxf"
LIST ProjectState5.1
LIST Impl1
LiberoState=Post_Synthesis
ideSYNTHESIS(<project>/synthesis/Top_Fabric_Master.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
VALUE "<project>/synthesis/Top_Fabric_Master.vm,syn_vm"
VALUE "<project>/synthesis/Top_Fabric_Master_sdc.sdc,syn_sdc"
VALUE "<project>/phy_synthesis/Top_Fabric_Master_palace.edn,palace_edn"
VALUE "<project>/phy_synthesis/Top_Fabric_Master_palace.gcf,palace_gcf"
VALUE "<project>/phy_synthesis/Top_Fabric_Master_palace.pdc,palace_pdc"
VALUE "<project>/phy_synthesis/Top_Fabric_Master_palace.sdc,palace_sdc"
VALUE "<project>/phy_synthesis/Top_Fabric_Master_palace.vhd,palace_hdl"
VALUE "<project>/designer/impl1/Top_Fabric_Master.fdb,fdb"
VALUE "<project>/designer/impl1/Top_Fabric_Master.pdb,pdb"
VALUE "<project>/designer/impl1/Top_Fabric_Master.stp,stp"
VALUE "<project>/designer/impl1/Top_Fabric_Master_fp/Top_Fabric_Master.pro,pro"
VALUE "<project>/synthesis/Top_Fabric_Master.edn,syn_edn"
VALUE "<project>/synthesis/Top_Fabric_Master.vhd,syn_hdl"
VALUE "<project>/designer/impl1/Top_Fabric_Master.adb,adb"
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "XTLOSC_FAB::work"
FILE "<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd,hdl"
LIST ProjectState5.1
LIST Impl1
ideSYNTHESIS(<project>/synthesis/XTLOSC_FAB.edn,syn_edn)=StateFailure
ideSYNTHESIS(<project>/synthesis/XTLOSC_FAB.vm,syn_vm)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB::components"
FILE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd,hdl"
LIST Other_Association
VALUE "<project>/simulation/bfmtovec_compile.tcl,sim"
VALUE "<project>/simulation/coreapb3_usertb_master.bfm,sim"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/misc.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/textio.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_package.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_main.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apb.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apbslave.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/test/user/testbench.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/mti/scripts/wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/misc.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/textio.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_package.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_main.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apb.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apbslave.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/test/user/testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB::components"
FILE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd,hdl"
LIST Other_Association
VALUE "<project>/simulation/bfmtovec_compile.tcl,sim"
VALUE "<project>/simulation/coreahblite_usertb_include.bfm,sim"
VALUE "<project>/simulation/coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>/simulation/coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>/simulation/coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>/simulation/coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/misc.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/textio.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_package.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_main.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbl.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/test/user/testbench.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/mti/scripts/wave_user.do,do"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/misc.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/textio.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_package.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_main.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbl.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/test/user/testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB::components"
FILE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3.vhd,hdl"
LIST Other_Association
VALUE "<project>/simulation/bfmtovec_compile.tcl,sim"
VALUE "<project>/simulation/master.bfm,sim"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/misc.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/textio.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_package.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_main.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_ahbl.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_apbslave.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/test/user/testbench.vhd,tb_hdl"
ENDLIST
LIST AssociatedStimulus
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/misc.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/textio.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_package.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_main.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_ahbl.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_apbslave.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/test/user/testbench.vhd,tb_hdl"
ENDLIST
LIST ProjectState5.1
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
ENDLIST
LIST AssociatedStimulus
LIST CoreAHBLite
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/misc.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/textio.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_package.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_main.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbl.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/test/user/testbench.vhd,tb_hdl"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/misc.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/textio.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_package.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_main.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_ahbl.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_apbslave.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/test/user/testbench.vhd,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/misc.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/textio.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_package.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_main.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apb.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apbslave.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/test/user/testbench.vhd,tb_hdl"
ENDLIST
ENDLIST
LIST Other_Association
LIST my_mss_MSS
VALUE "<project>/simulation/CM3_compile_bfm.tcl,sim"
VALUE "<project>/simulation/user.bfm,sim"
VALUE "<project>/simulation/test.bfm,sim"
VALUE "<project>/simulation/MDDR_init.bfm,sim"
VALUE "<project>/simulation/peripheral_init.bfm,sim"
ENDLIST
LIST CoreAHBLite
VALUE "<project>/simulation/bfmtovec_compile.tcl,sim"
VALUE "<project>/simulation/coreahblite_usertb_include.bfm,sim"
VALUE "<project>/simulation/coreahblite_usertb_ahb_master0.bfm,sim"
VALUE "<project>/simulation/coreahblite_usertb_ahb_master1.bfm,sim"
VALUE "<project>/simulation/coreahblite_usertb_ahb_master2.bfm,sim"
VALUE "<project>/simulation/coreahblite_usertb_ahb_master3.bfm,sim"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/misc.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/textio.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_package.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_main.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbl.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbslaveext.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbslave.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/test/user/testbench.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/mti/scripts/wave_user.do,do"
ENDLIST
LIST COREAHBTOAPB3
VALUE "<project>/simulation/bfmtovec_compile.tcl,sim"
VALUE "<project>/simulation/master.bfm,sim"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/misc.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/textio.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_package.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_main.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_ahbl.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_apbslave.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/test/user/testbench.vhd,tb_hdl"
ENDLIST
LIST CoreAPB3
VALUE "<project>/simulation/bfmtovec_compile.tcl,sim"
VALUE "<project>/simulation/coreapb3_usertb_master.bfm,sim"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/coreparameters.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/misc.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/textio.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_package.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_main.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_ahbtoapb.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apb.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apbslave.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/test/user/testbench.vhd,tb_hdl"
VALUE "<project>/component/Actel/DirectCore/CoreAPB3/4.1.100/mti/scripts/wave_user.do,do"
ENDLIST
ENDLIST
LIST SimulationOptions
UseAutomaticDoFile=true
IncludeWaveDo=true
Type=max
RunTime=100 us
Resolution=1fs
VsimOpt=
EntityName=testbench
TopInstanceName=<top>_0
DoFileName=
DoFileName2=${PROJECT_DIR}/simulation/top_fabric_master_wave.do
DoFileParams=
DisplayDUTWave=false
LogAllSignals=true
DisablePulseFiltering=false
DumpVCD=false
VCDFileName=power.vcd
VHDL2008=false
Verilog2001=false
SystemVerilog=false
TimeUnit=1
TimeUnitBase=ns
Precision=100
PrecisionBase=ps
ENDLIST
LIST ModelSimLibPath
UseCustomPath=FALSE
LibraryPath=//Dm6/cae/mti_precompiled/main/vlog/smartfusion2_dbg
ENDLIST
LIST GlobalFlowOptions
GenerateHDLAfterSynthesis=FALSE
GenerateHDLAfterPhySynthesis=FALSE
RunDRCAfterSynthesis=FALSE
AutoCheckConstraints=TRUE
UpdateModelSimIni=TRUE
NoIOMode=FALSE
PeriInitStandalone=TRUE
EnableViewDraw=FALSE
UpdateViewDrawIni=TRUE
GenerateHDLFromSchematic=TRUE
VmNetlistFlowOn=FALSE
EnableDesignSeparationOn=FALSE
EnableSETMitigationOn=FALSE
DisplayFanoutLimit=10
AbortFlowOnPDCErrorsOn=TRUE
AbortFlowOnSDCErrorsOn=TRUE
FlashProInputFile=pdb
SmartGenCompileReport=T
ENDLIST
LIST PhySynthesisOptions
ENDLIST
LIST Profiles
NAME="SoftConsole"
FUNCTION="SoftwareIDE"
TOOL="SoftConsole"
LOCATION="eclipse.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Synplify Pro ME"
FUNCTION="Synthesis"
TOOL="Synplify Pro ME"
LOCATION="/usr/local/microsemi/Libero_v11.7/Synplify/bin/synplify_pro"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="mentor modelsim"
FUNCTION="Simulation"
TOOL="ModelSim"
LOCATION="/nfs/opt/mentor/modelsim_dlx/bin/vsim"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="FlashPro"
FUNCTION="Program"
TOOL="FlashPro"
LOCATION="/nfs/opt/microsemi/Libero_v11.7//Libero/bin/flashpro.exe"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
NAME="Identify Debugger"
FUNCTION="IdentifyDebugger"
TOOL="Identify Debugger"
LOCATION="identify_debugger"
PARAM=""
BATCH=0
LICENSE=""
IS32BIT="1"
EndProfile
ENDLIST
LIST ProjectState5.1
LIST "Top_Fabric_Master::work"
LIST Impl1
LiberoState=Post_Synthesis
ideSYNTHESIS(<project>/synthesis/Top_Fabric_Master.edn,syn_edn)=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
VALUE "<project>/synthesis/Top_Fabric_Master.vm,syn_vm"
VALUE "<project>/synthesis/Top_Fabric_Master_sdc.sdc,syn_sdc"
VALUE "<project>/phy_synthesis/Top_Fabric_Master_palace.edn,palace_edn"
VALUE "<project>/phy_synthesis/Top_Fabric_Master_palace.gcf,palace_gcf"
VALUE "<project>/phy_synthesis/Top_Fabric_Master_palace.pdc,palace_pdc"
VALUE "<project>/phy_synthesis/Top_Fabric_Master_palace.sdc,palace_sdc"
VALUE "<project>/phy_synthesis/Top_Fabric_Master_palace.vhd,palace_hdl"
VALUE "<project>/designer/impl1/Top_Fabric_Master.fdb,fdb"
VALUE "<project>/designer/impl1/Top_Fabric_Master.pdb,pdb"
VALUE "<project>/designer/impl1/Top_Fabric_Master.stp,stp"
VALUE "<project>/designer/impl1/Top_Fabric_Master_fp/Top_Fabric_Master.pro,pro"
VALUE "<project>/synthesis/Top_Fabric_Master.edn,syn_edn"
VALUE "<project>/synthesis/Top_Fabric_Master.vhd,syn_hdl"
VALUE "<project>/designer/impl1/Top_Fabric_Master.adb,adb"
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "XTLOSC_FAB::work"
LIST Impl1
ideSYNTHESIS(<project>/synthesis/XTLOSC_FAB.edn,syn_edn)=StateFailure
ideSYNTHESIS(<project>/synthesis/XTLOSC_FAB.vm,syn_vm)=StateFailure
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB::components"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB::components"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB::components"
LIST Impl1
ideSTIMULUS=StateSuccess
LIST FlowOptions
UsePhySynth=FALSE
UseSynth=TRUE
ENDLIST
Used_File_List
ENDUsed_File_List
ENDLIST
ENDLIST
ENDLIST
LIST ExcludePackageForSimulation
ENDLIST
LIST ExcludePackageForSynthesis
ENDLIST
LIST IncludeModuleForSimulation
ENDLIST
LIST CDBOrder
ENDLIST
LIST UserCustomizedFileList
ENDLIST
LIST OpenedFileList
ORIENTATION;HORIZONTAL
StartPage;StartPage;0
ACTIVEVIEW;StartPage
ENDLIST
LIST ModuleSubBlockList
LIST "AHBMASTER_FIC::work","hdl/AHBMASTER_FIC.v","FALSE","FALSE"
ENDLIST
LIST "apb_to_ram::work","hdl/apb_to_ram.vhd","FALSE","FALSE"
ENDLIST
LIST "arithmetic_unit::work::rv_components","hdl/alu.vhd","FALSE","FALSE"
SUBBLOCK "divider::work","hdl/alu.vhd","FALSE","FALSE"
SUBBLOCK "operand_creation::work","hdl/alu.vhd","FALSE","FALSE"
SUBBLOCK "shifter::work","hdl/alu.vhd","FALSE","FALSE"
ENDLIST
LIST "axi4lite_sp_slave::work","","FALSE","FALSE"
ENDLIST
LIST "axi_instr_slave::work","","FALSE","FALSE"
ENDLIST
LIST "axi_master::work","hdl/axi_master.vhd","FALSE","FALSE"
ENDLIST
LIST "AXI_MASTER_IF::work","hdl/axi_master.v","FALSE","FALSE"
ENDLIST
LIST "axi_splitter::work","hdl/axi_splitter.vhd","FALSE","FALSE"
ENDLIST
LIST "axi_to_apb::work","hdl/axi_to_apb.vhd","FALSE","FALSE"
ENDLIST
LIST "bram_microsemi::work","hdl/bram.vhd","FALSE","FALSE"
ENDLIST
LIST "branch_unit::work::rv_components","hdl/branch_unit.vhd","FALSE","FALSE"
ENDLIST
LIST "byte_enabled_true_dual_port_ram::work","","FALSE","FALSE"
ENDLIST
LIST "CoreResetP::work","component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd","FALSE","FALSE"
SUBBLOCK "coreresetp_pcie_hotreset::work","component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd","FALSE","FALSE"
ENDLIST
LIST "coreresetp_pcie_hotreset::work","component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreSF2Config::work","component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd","FALSE","FALSE"
ENDLIST
LIST "CORESPI::work","","FALSE","FALSE"
ENDLIST
LIST "CoreUARTapb::work","","FALSE","FALSE"
ENDLIST
LIST "decode::work::rv_components","hdl/decode.vhd","FALSE","FALSE"
SUBBLOCK "register_file::work::rv_components","hdl/register_file.vhd","FALSE","FALSE"
ENDLIST
LIST "DESIGN_FIRMWARE::work","component/work/DESIGN_FIRMWARE/DESIGN_FIRMWARE.cxf","TRUE","FALSE"
SUBBLOCK "SmartFusion2_CMSIS::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_MSS_HPDMA_Driver::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_MSS_MMUART_Driver::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_MSS_NVM_Driver::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_MSS_System_Services_Driver::work","","FALSE","FALSE"
SUBBLOCK "SmartFusion2_MSS_Timer_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "DESIGN_IO::work","component/work/DESIGN_IO/DESIGN_IO.cxf","TRUE","FALSE"
ENDLIST
LIST "divider::work","hdl/alu.vhd","FALSE","FALSE"
ENDLIST
LIST "dma_controller_axi::work","","FALSE","FALSE"
ENDLIST
LIST "dual_port_rom::work","","FALSE","FALSE"
ENDLIST
LIST "execute::work::rv_components","hdl/execute.vhd","FALSE","FALSE"
SUBBLOCK "arithmetic_unit::work::rv_components","hdl/alu.vhd","FALSE","FALSE"
SUBBLOCK "branch_unit::work::rv_components","hdl/branch_unit.vhd","FALSE","FALSE"
SUBBLOCK "load_store_unit::work::rv_components","hdl/load_store_unit.vhd","FALSE","FALSE"
SUBBLOCK "system_calls::work::rv_components","hdl/sys_call.vhd","FALSE","FALSE"
ENDLIST
LIST "fabric_master::work","hdl/fabric_master.vhd","FALSE","FALSE"
ENDLIST
LIST "fifo_sync::work","hdl/fifo_sync_behav.vhd","FALSE","FALSE"
ENDLIST
LIST "fsl_handler::work","","FALSE","FALSE"
ENDLIST
LIST "i2s_apb::work","hdl/i2s_apb.vhd","FALSE","FALSE"
SUBBLOCK "i2s_decode_slave::work","hdl/i2s_decode.vhd","FALSE","FALSE"
ENDLIST
LIST "i2s_decode_slave::work","hdl/i2s_decode.vhd","FALSE","FALSE"
ENDLIST
LIST "i2s_encode::work","hdl/i2s_encode.vhd","FALSE","FALSE"
ENDLIST
LIST "instruction_fetch::work::rv_components","hdl/instruction_fetch.vhd","FALSE","FALSE"
ENDLIST
LIST "instruction_legal::work","hdl/sys_call.vhd","FALSE","FALSE"
ENDLIST
LIST "instruction_rom::work","","FALSE","FALSE"
ENDLIST
LIST "iram::work","hdl/iram.vhd","FALSE","FALSE"
SUBBLOCK "bram_microsemi::work","hdl/bram.vhd","FALSE","FALSE"
ENDLIST
LIST "load_store_unit::work::rv_components","hdl/load_store_unit.vhd","FALSE","FALSE"
ENDLIST
LIST "mem_apb_wrp::work","hdl/mem_apb_wrp.v","FALSE","FALSE"
ENDLIST
LIST "MSS_010::work","component/work/my_mss_MSS/my_mss_MSS_syn.vhd","FALSE","FALSE"
ENDLIST
LIST "mux_blk::work","hdl/mux_blk.v","FALSE","FALSE"
ENDLIST
LIST "my_mss::work","component/work/my_mss/my_mss.vhd","TRUE","FALSE"
SUBBLOCK "CoreResetP::work","component/Actel/DirectCore/CoreResetP/7.0.104/rtl/vhdl/core/coreresetp.vhd","FALSE","FALSE"
SUBBLOCK "CoreSF2Config::work","component/Actel/DirectCore/CoreSF2Config/3.0.100/rtl/vhdl/core/coresf2config.vhd","FALSE","FALSE"
SUBBLOCK "my_mss_CCC_0_FCCC::work","component/work/my_mss/CCC_0/my_mss_CCC_0_FCCC.vhd","FALSE","FALSE"
SUBBLOCK "my_mss_FABOSC_0_OSC::work","component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.vhd","FALSE","FALSE"
SUBBLOCK "my_mss_MSS::work","component/work/my_mss_MSS/my_mss_MSS.vhd","TRUE","FALSE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB::components","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd","FALSE","FALSE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB::components","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3.vhd","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB::components","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd","FALSE","FALSE"
ENDLIST
LIST "my_mss_CCC_0_FCCC::work","component/work/my_mss/CCC_0/my_mss_CCC_0_FCCC.vhd","FALSE","FALSE"
ENDLIST
LIST "my_mss_FABOSC_0_OSC::work","component/work/my_mss/FABOSC_0/my_mss_FABOSC_0_OSC.vhd","FALSE","FALSE"
SUBBLOCK "RCOSC_25_50MHZ::work","component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd","FALSE","FALSE"
SUBBLOCK "RCOSC_25_50MHZ_FAB::work","component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "my_mss_MSS::work","component/work/my_mss_MSS/my_mss_MSS.vhd","TRUE","FALSE"
SUBBLOCK "MSS_010::work","component/work/my_mss_MSS/my_mss_MSS_syn.vhd","FALSE","FALSE"
ENDLIST
LIST "my_mss_top::work","component/work/my_mss_top/my_mss_top.vhd","TRUE","FALSE"
SUBBLOCK "my_mss::work","component/work/my_mss/my_mss.vhd","TRUE","FALSE"
ENDLIST
LIST "operand_creation::work","hdl/alu.vhd","FALSE","FALSE"
ENDLIST
LIST "orca::work::rv_components","hdl/orca.vhd","FALSE","FALSE"
SUBBLOCK "decode::work::rv_components","hdl/decode.vhd","FALSE","FALSE"
SUBBLOCK "execute::work::rv_components","hdl/execute.vhd","FALSE","FALSE"
SUBBLOCK "instruction_fetch::work::rv_components","hdl/instruction_fetch.vhd","FALSE","FALSE"
ENDLIST
LIST "pc_incr::work","","FALSE","FALSE"
ENDLIST
LIST "ram_mux::work","hdl/ram_mux.vhd","FALSE","FALSE"
ENDLIST
LIST "RCOSC_1MHZ::work","component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "RCOSC_1MHZ_FAB::work","component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "RCOSC_25_50MHZ::work","component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "RCOSC_25_50MHZ_FAB::work","component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "register_file::work::rv_components","hdl/register_file.vhd","FALSE","FALSE"
ENDLIST
LIST "riscV_axi::work","hdl/axi_wrapper.vhd","FALSE","FALSE"
SUBBLOCK "apb_to_ram::work","hdl/apb_to_ram.vhd","FALSE","FALSE"
SUBBLOCK "axi_master::work","hdl/axi_master.vhd","FALSE","FALSE"
SUBBLOCK "iram::work","hdl/iram.vhd","FALSE","FALSE"
SUBBLOCK "orca::work::rv_components","hdl/orca.vhd","FALSE","FALSE"
SUBBLOCK "ram_mux::work","hdl/ram_mux.vhd","FALSE","FALSE"
ENDLIST
LIST "rv_components::work","hdl/components.vhd","FALSE","FALSE"
SUBBLOCK "arithmetic_unit::work::rv_components","hdl/alu.vhd","FALSE","FALSE"
SUBBLOCK "branch_unit::work::rv_components","hdl/branch_unit.vhd","FALSE","FALSE"
SUBBLOCK "byte_enabled_true_dual_port_ram::work","","FALSE","FALSE"
SUBBLOCK "decode::work::rv_components","hdl/decode.vhd","FALSE","FALSE"
SUBBLOCK "dual_port_rom::work","","FALSE","FALSE"
SUBBLOCK "execute::work::rv_components","hdl/execute.vhd","FALSE","FALSE"
SUBBLOCK "instruction_fetch::work::rv_components","hdl/instruction_fetch.vhd","FALSE","FALSE"
SUBBLOCK "instruction_rom::work","","FALSE","FALSE"
SUBBLOCK "load_store_unit::work::rv_components","hdl/load_store_unit.vhd","FALSE","FALSE"
SUBBLOCK "orca::work::rv_components","hdl/orca.vhd","FALSE","FALSE"
SUBBLOCK "pc_incr::work","","FALSE","FALSE"
SUBBLOCK "register_file::work::rv_components","hdl/register_file.vhd","FALSE","FALSE"
SUBBLOCK "single_port_rom::work","","FALSE","FALSE"
SUBBLOCK "system_calls::work::rv_components","hdl/sys_call.vhd","FALSE","FALSE"
SUBBLOCK "true_dual_port_ram_single_clock::work","","FALSE","FALSE"
SUBBLOCK "upper_immediate::work","","FALSE","FALSE"
SUBBLOCK "wait_cycle_bram::work","","FALSE","FALSE"
ENDLIST
LIST "scratchpad::work","","FALSE","FALSE"
ENDLIST
LIST "scratchpad_arbiter::work","","FALSE","FALSE"
ENDLIST
LIST "shared_clocks::work","hdl/shared_clocks.vhd","FALSE","FALSE"
ENDLIST
LIST "shifter::work","hdl/alu.vhd","FALSE","FALSE"
ENDLIST
LIST "single_port_rom::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_CMSIS::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_MSS_HPDMA_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_MSS_MMUART_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_MSS_NVM_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_MSS_System_Services_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "SmartFusion2_MSS_Timer_Driver::work","","FALSE","FALSE"
ENDLIST
LIST "system_calls::work::rv_components","hdl/sys_call.vhd","FALSE","FALSE"
ENDLIST
LIST "Top_Fabric_Master::work","component/work/Top_Fabric_Master/Top_Fabric_Master.cxf","TRUE","FALSE"
SUBBLOCK "CORESPI::work","","FALSE","FALSE"
SUBBLOCK "CoreUARTapb::work","","FALSE","FALSE"
SUBBLOCK "my_mss_top::work","component/work/my_mss_top/my_mss_top.vhd","TRUE","FALSE"
SUBBLOCK "axi_splitter::work","hdl/axi_splitter.vhd","FALSE","FALSE"
SUBBLOCK "axi_to_apb::work","hdl/axi_to_apb.vhd","FALSE","FALSE"
SUBBLOCK "fabric_master::work","hdl/fabric_master.vhd","FALSE","FALSE"
SUBBLOCK "i2s_apb::work","hdl/i2s_apb.vhd","FALSE","FALSE"
SUBBLOCK "riscV_axi::work","hdl/axi_wrapper.vhd","FALSE","FALSE"
SUBBLOCK "vectorblox_mxp::work","hdl/vectorblox_axi.vhd","FALSE","FALSE"
ENDLIST
LIST "top_util_pkg::work","hdl/top_util_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "true_dual_port_ram_single_clock::work","","FALSE","FALSE"
ENDLIST
LIST "upper_immediate::work","","FALSE","FALSE"
ENDLIST
LIST "utils::work","hdl/utils.vhd","FALSE","FALSE"
ENDLIST
LIST "vblox1_core::work","","FALSE","FALSE"
ENDLIST
LIST "vectorblox_mxp::work","hdl/vectorblox_axi.vhd","FALSE","FALSE"
SUBBLOCK "axi4lite_sp_slave::work","","FALSE","FALSE"
SUBBLOCK "axi_instr_slave::work","","FALSE","FALSE"
SUBBLOCK "dma_controller_axi::work","","FALSE","FALSE"
SUBBLOCK "fsl_handler::work","","FALSE","FALSE"
SUBBLOCK "scratchpad::work","","FALSE","FALSE"
SUBBLOCK "scratchpad_arbiter::work","","FALSE","FALSE"
SUBBLOCK "vblox1_core::work","","FALSE","FALSE"
ENDLIST
LIST "wait_cycle_bram::work","","FALSE","FALSE"
ENDLIST
LIST "XTLOSC::work","component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "XTLOSC_FAB::work","component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbmaster_testbench::work","component/work/ahbmaster_testbench/ahbmaster_testbench.v","FALSE","TRUE"
SUBBLOCK "AHBMASTER_FIC::work","hdl/AHBMASTER_FIC.v","FALSE","FALSE"
SUBBLOCK "CLK_GEN::work","component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v","FALSE","TRUE"
SUBBLOCK "RESET_GEN::work","component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd","FALSE","TRUE"
ENDLIST
LIST "CLK_GEN::work","component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v","FALSE","TRUE"
ENDLIST
LIST "my_cnt6::work","","FALSE","FALSE"
ENDLIST
LIST "my_cnt8::work","","FALSE","FALSE"
ENDLIST
LIST "my_testbench::work","component/work/my_testbench/my_testbench.v","FALSE","TRUE"
SUBBLOCK "CLK_GEN::work","component/Actel/Simulation/CLK_GEN/1.0.1/CLK_GEN.v","FALSE","TRUE"
SUBBLOCK "RESET_GEN::work","component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd","FALSE","TRUE"
SUBBLOCK "Top_Fabric_Master::work","component/work/Top_Fabric_Master/Top_Fabric_Master.cxf","TRUE","FALSE"
SUBBLOCK "my_cnt6::work","","FALSE","FALSE"
SUBBLOCK "my_cnt8::work","","FALSE","FALSE"
SUBBLOCK "user_rd_wr::work","","FALSE","FALSE"
ENDLIST
LIST "RESET_GEN::work","component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::work","/nfs/home/ryan/work_riscV/orca/sf2plus/component/work/testbench/testbench.vhd","FALSE","TRUE"
SUBBLOCK "RESET_GEN::work","component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd","FALSE","TRUE"
SUBBLOCK "Top_Fabric_Master::work","component/work/Top_Fabric_Master/Top_Fabric_Master.cxf","TRUE","FALSE"
ENDLIST
LIST "testbench::work","component/work/testbench/testbench.vhd","TRUE","TRUE"
SUBBLOCK "RESET_GEN::work","component/Actel/Simulation/RESET_GEN/1.0.1/RESET_GEN.vhd","FALSE","TRUE"
SUBBLOCK "Top_Fabric_Master::work","component/work/Top_Fabric_Master/Top_Fabric_Master.cxf","TRUE","FALSE"
ENDLIST
LIST "user_rd_wr::work","","FALSE","FALSE"
ENDLIST
LIST "xhdl_misc::work","component/Actel/DirectCore/COREAHBLSRAM/2.2.104/rtl/vhdl/test/user/XHDL_misc.vhd","FALSE","TRUE"
ENDLIST
LIST "xhdl_std_logic::work","component/Actel/DirectCore/COREAHBLSRAM/2.2.104/rtl/vhdl/test/user/XHDL_std_logic.vhd","FALSE","TRUE"
ENDLIST
LIST "components::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd","FALSE","FALSE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB::components","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreAPB3::COREAPB3_LIB::components","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd","FALSE","FALSE"
SUBBLOCK "COREAPB3_MUXPTOB3::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd","FALSE","FALSE"
SUBBLOCK "coreapb3_iaddr_reg::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_iaddr_reg.vhd","FALSE","FALSE"
ENDLIST
LIST "coreapb3_iaddr_reg::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_iaddr_reg.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAPB3_MUXPTOB3::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfM_ahblAPB::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_ahbSLAve::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_APb::COREAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aPB2apb::COREAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_apbSLAve::COREAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "BFm_apBSLaveEXT::COREAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_Main::COREAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "BFM_apbSLAve::COREAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aPB2apb::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_Ahbl::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_ahblAPB::COREAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_APb::COREAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::COREAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "coreparameters::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAPB3_LIB","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/test/user/testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfm_APb::COREAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_apbSLAve::COREAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/amba_bfm/bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "CoreAPB3::COREAPB3_LIB::components","component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd","FALSE","FALSE"
ENDLIST
LIST "components::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/components.vhd","FALSE","FALSE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB::components","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreAHBLite::COREAHBLITE_LIB::components","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_ADDRDEC::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_DEFAULTSLAVESM::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_MATRIX4X16::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_MASTERSTAGE::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd","FALSE","FALSE"
ENDLIST
LIST "coreahblite_pkg::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAHBLITE_SLAVESTAGE::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd","FALSE","FALSE"
SUBBLOCK "COREAHBLITE_SLAVEARBITER::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd","FALSE","FALSE"
ENDLIST
LIST "coreahblite_support::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::COREAHBLITE_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREAHBLITE_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_ahblAPB::COREAHBLITE_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_ahbSLAve::COREAHBLITE_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREAHBLITE_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::COREAHBLITE_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_APb::COREAHBLITE_LIB","","FALSE","FALSE"
ENDLIST
LIST "Bfm_aPB2apb::COREAHBLITE_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_apbSLAve::COREAHBLITE_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFm_apBSLaveEXT::COREAHBLITE_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_Main::COREAHBLITE_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREAHBLITE_LIB","","FALSE","FALSE"
SUBBLOCK "BFM_ahbSLAve::COREAHBLITE_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFM_apbSLAve::COREAHBLITE_LIB","","FALSE","FALSE"
SUBBLOCK "BFm_apBSLaveEXT::COREAHBLITE_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREAHBLITE_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aPB2apb::COREAHBLITE_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_Ahbl::COREAHBLITE_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfM_ahblAPB::COREAHBLITE_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_APb::COREAHBLITE_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_Main::COREAHBLITE_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::COREAHBLITE_LIB","","FALSE","FALSE"
ENDLIST
LIST "coreparameters::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBLITE_LIB","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/test/user/testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfM_Ahbl::COREAHBLITE_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::COREAHBLITE_LIB::bfM_packAGE","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/amba_bfm/bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "CoreAHBLite::COREAHBLITE_LIB::components","component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd","FALSE","FALSE"
ENDLIST
LIST "ahbtoapb3_pkg::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/ahbtoapb3_pkg.vhd","FALSE","FALSE"
ENDLIST
LIST "components::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/components.vhd","FALSE","FALSE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB::components","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3.vhd","FALSE","FALSE"
ENDLIST
LIST "COREAHBTOAPB3::COREAHBTOAPB3_LIB::components","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3.vhd","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_ahbtoapbsm.vhd","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd","FALSE","FALSE"
SUBBLOCK "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_penablescheduler.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_AhbToApbSM::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_ahbtoapbsm.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_ApbAddrData::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_apbaddrdata.vhd","FALSE","FALSE"
ENDLIST
LIST "CoreAHBtoAPB3_PenableScheduler::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3_penablescheduler.vhd","FALSE","FALSE"
ENDLIST
LIST "bfM_Ahbl::COREAHBTOAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfm_Main::COREAHBTOAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_ahblAPB::COREAHBTOAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_ahbSLAve::COREAHBTOAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "Bfm_aHBSlavEEXt::COREAHBTOAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "bfm_APb::COREAHBTOAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "Bfm_aPB2apb::COREAHBTOAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "BFM_apbSLAve::COREAHBTOAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREAHBTOAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "BFm_apBSLaveEXT::COREAHBTOAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_Main::COREAHBTOAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "BFMA1i1lI::COREAHBTOAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "BFM_ahbSLAve::COREAHBTOAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "BFM_apbSLAve::COREAHBTOAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFm_apBSLaveEXT::COREAHBTOAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aHBSlavEEXt::COREAHBTOAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "Bfm_aPB2apb::COREAHBTOAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfM_Ahbl::COREAHBTOAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfM_ahblAPB::COREAHBTOAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_APb::COREAHBTOAPB3_LIB","","FALSE","FALSE"
SUBBLOCK "bfm_Main::COREAHBTOAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/textio.vhd","FALSE","TRUE"
ENDLIST
LIST "BFMA1i1lI::COREAHBTOAPB3_LIB","","FALSE","FALSE"
ENDLIST
LIST "coreparameters::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/coreparameters.vhd","FALSE","TRUE"
ENDLIST
LIST "testbench::COREAHBTOAPB3_LIB","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/test/user/testbench.vhd","FALSE","TRUE"
SUBBLOCK "bfM_Ahbl::COREAHBTOAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "BFM_apbSLAve::COREAHBTOAPB3_LIB::bfM_packAGE","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/amba_bfm/bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "COREAHBTOAPB3::COREAHBTOAPB3_LIB::components","component/Actel/DirectCore/COREAHBTOAPB3/3.1.100/rtl/vhdl/core/coreahbtoapb3.vhd","FALSE","FALSE"
ENDLIST
LIST "bfm_AHbl::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "bfm_main::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_ahBLApb::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_main::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "bfma1i1li::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_ahbSLAve::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "bfm_ahbslaveext::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_ahbslaveext::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_apb::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_main::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_main.vhd","FALSE","TRUE"
SUBBLOCK "bfma1i1li::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "Bfm_aPB2apb::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_apbtoapb.vhd","FALSE","TRUE"
ENDLIST
LIST "BFM_apbSLAve::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "bfm_apbslaveext::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_apbslaveext::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_main::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_misc::COREUARTAPB_LIB","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/misc.vhd","FALSE","TRUE"
ENDLIST
LIST "bfM_packAGE::COREUARTAPB_LIB","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_package.vhd","FALSE","TRUE"
SUBBLOCK "bfma1i1li::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahbSLAve::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbslave.vhd","FALSE","TRUE"
SUBBLOCK "BFM_apbSLAve::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_apbslave.vhd","FALSE","TRUE"
SUBBLOCK "bfm_apbslaveext::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_apbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "bfm_ahbslaveext::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbslaveext.vhd","FALSE","TRUE"
SUBBLOCK "Bfm_aPB2apb::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_apbtoapb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_AHbl::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbl.vhd","FALSE","TRUE"
SUBBLOCK "BFM_ahBLApb::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahblapb.vhd","FALSE","TRUE"
SUBBLOCK "BFM_apb::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_apb.vhd","FALSE","TRUE"
SUBBLOCK "bfm_main::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_main.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio::COREUARTAPB_LIB","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfm_textio_test::COREUARTAPB_LIB","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/textio.vhd","FALSE","TRUE"
ENDLIST
LIST "bfma1i1li::COREUARTAPB_LIB::bfM_packAGE","component/Actel/DirectCore/CoreUARTapb/5.5.101/rtl/vhdl/amba_bfm/bfm_ahbtoapb.vhd","FALSE","TRUE"
ENDLIST
ENDLIST
LIST ActiveTestBenchList
ENDLIST
LIST IOTabList
VALUE "constraint/io/Top_Fabric_Master.io.pdc"
ENDLIST
LIST FPTabList
ENDLIST
LIST TimingTabList
VALUE "synthesis/vblox.sdc"
VALUE "constraint/vblox.sdc"
ENDLIST
LIST FDCTabList
ENDLIST
