Timing Analyzer report for Box_Muller
Wed Apr 13 10:29:50 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_in'
 13. Slow 1200mV 85C Model Hold: 'clk_in'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clk_in'
 22. Slow 1200mV 0C Model Hold: 'clk_in'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clk_in'
 30. Fast 1200mV 0C Model Hold: 'clk_in'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Box_Muller                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.3%      ;
;     Processor 3            ;   1.0%      ;
;     Processor 4            ;   1.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; clk_in     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_in } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary             ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 95.3 MHz ; 95.3 MHz        ; clk_in     ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+--------+-------------------+
; Clock  ; Slack  ; End Point TNS     ;
+--------+--------+-------------------+
; clk_in ; -9.493 ; -214.783          ;
+--------+--------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; clk_in ; 1.484 ; 0.000             ;
+--------+-------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; clk_in ; -3.000 ; -161.259                        ;
+--------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_in'                                                                        ;
+--------+--------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+----------------+--------------+-------------+--------------+------------+------------+
; -9.493 ; U_tilde[7]   ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.816     ;
; -9.489 ; U_tilde[7]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.812     ;
; -9.486 ; U_tilde[3]   ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.809     ;
; -9.482 ; U_tilde[3]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.805     ;
; -9.477 ; shift_num[1] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.332      ; 10.807     ;
; -9.473 ; shift_num[1] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.332      ; 10.803     ;
; -9.470 ; U_tilde[24]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.794     ;
; -9.466 ; U_tilde[24]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.790     ;
; -9.453 ; U_tilde[14]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.776     ;
; -9.449 ; U_tilde[14]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.772     ;
; -9.425 ; U_tilde[12]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.748     ;
; -9.421 ; U_tilde[12]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.744     ;
; -9.361 ; U_tilde[7]   ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.684     ;
; -9.357 ; U_tilde[7]   ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.680     ;
; -9.354 ; U_tilde[3]   ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.677     ;
; -9.350 ; U_tilde[3]   ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.673     ;
; -9.345 ; shift_num[1] ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.332      ; 10.675     ;
; -9.341 ; shift_num[1] ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.332      ; 10.671     ;
; -9.338 ; U_tilde[24]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.662     ;
; -9.334 ; U_tilde[24]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.658     ;
; -9.321 ; U_tilde[11]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.644     ;
; -9.321 ; U_tilde[14]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.644     ;
; -9.317 ; U_tilde[11]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.640     ;
; -9.317 ; U_tilde[14]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.640     ;
; -9.304 ; U_tilde[9]   ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.332      ; 10.634     ;
; -9.301 ; shift_num[0] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.328      ; 10.627     ;
; -9.300 ; U_tilde[9]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.332      ; 10.630     ;
; -9.297 ; shift_num[0] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.328      ; 10.623     ;
; -9.293 ; U_tilde[12]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.616     ;
; -9.289 ; U_tilde[12]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.612     ;
; -9.288 ; U_tilde[23]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.327      ; 10.613     ;
; -9.288 ; U_tilde[22]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.612     ;
; -9.284 ; U_tilde[23]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.327      ; 10.609     ;
; -9.284 ; U_tilde[22]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.608     ;
; -9.281 ; U_tilde[17]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.605     ;
; -9.279 ; U_tilde[20]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.603     ;
; -9.277 ; U_tilde[17]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.601     ;
; -9.275 ; U_tilde[20]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.599     ;
; -9.269 ; U_tilde[2]   ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.592     ;
; -9.265 ; U_tilde[2]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.588     ;
; -9.233 ; U_tilde[13]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.556     ;
; -9.229 ; U_tilde[7]   ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.552     ;
; -9.229 ; U_tilde[13]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.552     ;
; -9.225 ; U_tilde[7]   ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.548     ;
; -9.225 ; U_tilde[21]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.549     ;
; -9.222 ; U_tilde[3]   ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.545     ;
; -9.221 ; U_tilde[21]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.545     ;
; -9.218 ; U_tilde[3]   ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.541     ;
; -9.214 ; U_tilde[10]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.537     ;
; -9.213 ; shift_num[1] ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.332      ; 10.543     ;
; -9.210 ; U_tilde[10]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.533     ;
; -9.209 ; shift_num[1] ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.332      ; 10.539     ;
; -9.206 ; U_tilde[24]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.530     ;
; -9.202 ; U_tilde[24]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.526     ;
; -9.189 ; U_tilde[11]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.512     ;
; -9.189 ; U_tilde[14]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.512     ;
; -9.185 ; U_tilde[11]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.508     ;
; -9.185 ; U_tilde[14]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.508     ;
; -9.172 ; U_tilde[9]   ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.332      ; 10.502     ;
; -9.169 ; shift_num[0] ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.328      ; 10.495     ;
; -9.168 ; U_tilde[9]   ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.332      ; 10.498     ;
; -9.165 ; shift_num[0] ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.328      ; 10.491     ;
; -9.161 ; U_tilde[12]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.484     ;
; -9.157 ; U_tilde[12]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.480     ;
; -9.156 ; U_tilde[23]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.327      ; 10.481     ;
; -9.156 ; U_tilde[22]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.480     ;
; -9.152 ; U_tilde[23]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.327      ; 10.477     ;
; -9.152 ; U_tilde[22]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.476     ;
; -9.149 ; U_tilde[17]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.473     ;
; -9.147 ; U_tilde[20]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.471     ;
; -9.145 ; U_tilde[17]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.469     ;
; -9.143 ; U_tilde[20]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.467     ;
; -9.137 ; U_tilde[2]   ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.460     ;
; -9.133 ; U_tilde[2]   ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.456     ;
; -9.115 ; U_tilde[18]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.332      ; 10.445     ;
; -9.111 ; U_tilde[18]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.332      ; 10.441     ;
; -9.101 ; U_tilde[13]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.424     ;
; -9.097 ; U_tilde[7]   ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.420     ;
; -9.097 ; U_tilde[13]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.420     ;
; -9.096 ; U_tilde[5]   ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.330      ; 10.424     ;
; -9.093 ; U_tilde[7]   ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.416     ;
; -9.093 ; U_tilde[21]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.417     ;
; -9.092 ; U_tilde[5]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.330      ; 10.420     ;
; -9.090 ; U_tilde[19]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.414     ;
; -9.090 ; U_tilde[3]   ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.413     ;
; -9.089 ; U_tilde[21]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.413     ;
; -9.086 ; U_tilde[19]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.410     ;
; -9.086 ; U_tilde[3]   ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.409     ;
; -9.082 ; U_tilde[10]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.405     ;
; -9.081 ; shift_num[1] ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.332      ; 10.411     ;
; -9.078 ; U_tilde[10]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.401     ;
; -9.077 ; shift_num[1] ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.332      ; 10.407     ;
; -9.076 ; U_tilde[4]   ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.330      ; 10.404     ;
; -9.074 ; U_tilde[24]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.398     ;
; -9.072 ; U_tilde[4]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.330      ; 10.400     ;
; -9.070 ; U_tilde[24]  ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.326      ; 10.394     ;
; -9.066 ; shift_num[4] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.333      ; 10.397     ;
; -9.062 ; shift_num[4] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.333      ; 10.393     ;
; -9.057 ; U_tilde[11]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.380     ;
; -9.057 ; U_tilde[14]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.325      ; 10.380     ;
+--------+--------------+----------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_in'                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+----------------+--------------+-------------+--------------+------------+------------+
; 1.484 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[0]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 1.849      ;
; 1.486 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[13] ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 1.849      ;
; 1.490 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[0]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 1.855      ;
; 1.495 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[12] ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 1.858      ;
; 1.498 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[3]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 1.863      ;
; 1.505 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[6]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 1.870      ;
; 1.517 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 1.880      ;
; 1.529 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[14] ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 1.892      ;
; 1.539 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[15] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 1.902      ;
; 1.557 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[1]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 1.922      ;
; 1.562 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; f_res[5]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 1.927      ;
; 1.578 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10] ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 1.941      ;
; 1.610 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[2]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 1.975      ;
; 1.683 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[3]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.048      ;
; 1.736 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[4]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.101      ;
; 1.747 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[3]  ; f_res[2]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.112      ;
; 1.762 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[2]  ; f_res[1]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.127      ;
; 1.765 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[15] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.128      ;
; 1.790 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[4]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.155      ;
; 1.791 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[12] ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.154      ;
; 1.809 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[5]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.174      ;
; 1.816 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[8]  ; f_res[7]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.179      ;
; 1.825 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[14] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.188      ;
; 1.831 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[13] ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.194      ;
; 1.843 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[11] ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.206      ;
; 1.855 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[13] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.218      ;
; 1.858 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; f_res[6]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.223      ;
; 1.862 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[6]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.227      ;
; 1.864 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[1]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.229      ;
; 1.869 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[12] ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.232      ;
; 1.870 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10] ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.233      ;
; 1.872 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[2]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.237      ;
; 1.877 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[7]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.240      ;
; 1.889 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.252      ;
; 1.889 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[5]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.254      ;
; 1.890 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]  ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.253      ;
; 1.899 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.262      ;
; 1.916 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[6]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.281      ;
; 1.917 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[12] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.280      ;
; 1.919 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[14] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.282      ;
; 1.937 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[7]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.300      ;
; 1.945 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; f_res[7]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.308      ;
; 1.957 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[13] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.320      ;
; 1.979 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10] ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.342      ;
; 1.986 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.349      ;
; 1.990 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[3]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.355      ;
; 1.990 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.353      ;
; 1.995 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[12] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.358      ;
; 1.996 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10] ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.359      ;
; 1.998 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[4]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.363      ;
; 2.003 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.366      ;
; 2.006 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[5]  ; f_res[4]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.371      ;
; 2.015 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.378      ;
; 2.016 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.379      ;
; 2.017 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[7]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.380      ;
; 2.025 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.388      ;
; 2.044 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.407      ;
; 2.058 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[2]  ; f_res[2]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.423      ;
; 2.063 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.426      ;
; 2.071 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.434      ;
; 2.105 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10] ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.468      ;
; 2.112 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[8]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.475      ;
; 2.112 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.475      ;
; 2.116 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[5]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.481      ;
; 2.116 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.479      ;
; 2.122 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.485      ;
; 2.124 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[3]  ; f_res[3]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.489      ;
; 2.124 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[6]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.489      ;
; 2.129 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[3]  ; f_res[4]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.494      ;
; 2.129 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.492      ;
; 2.141 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.504      ;
; 2.142 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.505      ;
; 2.143 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.506      ;
; 2.151 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.514      ;
; 2.170 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.533      ;
; 2.179 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[2]  ; f_res[3]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.544      ;
; 2.184 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[2]  ; f_res[4]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.549      ;
; 2.189 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.552      ;
; 2.197 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.560      ;
; 2.206 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[8]  ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.569      ;
; 2.207 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[11] ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.570      ;
; 2.212 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[11] ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.575      ;
; 2.231 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.594      ;
; 2.238 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[8]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.601      ;
; 2.238 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.601      ;
; 2.242 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.605      ;
; 2.244 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[7]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.607      ;
; 2.250 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[3]  ; f_res[5]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.615      ;
; 2.252 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.615      ;
; 2.255 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[3]  ; f_res[6]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.620      ;
; 2.255 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.618      ;
; 2.267 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.630      ;
; 2.268 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.631      ;
; 2.269 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.632      ;
; 2.296 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.659      ;
; 2.305 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[2]  ; f_res[5]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.670      ;
; 2.310 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[2]  ; f_res[6]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.179      ; 2.675      ;
; 2.315 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.678      ;
; 2.323 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.686      ;
; 2.332 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[8]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.177      ; 2.695      ;
+-------+--------------------------------------------------------------------------------------+----------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 104.83 MHz ; 104.83 MHz      ; clk_in     ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; clk_in ; -8.539 ; -190.498         ;
+--------+--------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; clk_in ; 1.308 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; clk_in ; -3.000 ; -159.807                       ;
+--------+--------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_in'                                                                         ;
+--------+--------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+----------------+--------------+-------------+--------------+------------+------------+
; -8.539 ; U_tilde[24]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.838      ;
; -8.537 ; shift_num[1] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.307      ; 9.843      ;
; -8.533 ; U_tilde[7]   ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.830      ;
; -8.518 ; U_tilde[3]   ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.815      ;
; -8.510 ; U_tilde[24]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.809      ;
; -8.508 ; shift_num[1] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.307      ; 9.814      ;
; -8.504 ; U_tilde[7]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.801      ;
; -8.500 ; U_tilde[12]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.797      ;
; -8.495 ; U_tilde[14]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.792      ;
; -8.489 ; U_tilde[3]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.786      ;
; -8.471 ; U_tilde[12]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.768      ;
; -8.466 ; U_tilde[14]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.763      ;
; -8.434 ; U_tilde[11]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.731      ;
; -8.423 ; U_tilde[24]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.722      ;
; -8.421 ; shift_num[1] ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.307      ; 9.727      ;
; -8.417 ; U_tilde[7]   ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.714      ;
; -8.413 ; U_tilde[20]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.712      ;
; -8.405 ; U_tilde[11]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.702      ;
; -8.402 ; U_tilde[3]   ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.699      ;
; -8.394 ; U_tilde[24]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.693      ;
; -8.392 ; shift_num[1] ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.307      ; 9.698      ;
; -8.389 ; shift_num[0] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.301      ; 9.689      ;
; -8.388 ; U_tilde[7]   ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.685      ;
; -8.384 ; U_tilde[12]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.681      ;
; -8.384 ; U_tilde[20]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.683      ;
; -8.379 ; U_tilde[14]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.676      ;
; -8.373 ; U_tilde[3]   ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.670      ;
; -8.365 ; U_tilde[2]   ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.662      ;
; -8.365 ; U_tilde[10]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.299      ; 9.663      ;
; -8.363 ; U_tilde[9]   ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.306      ; 9.668      ;
; -8.361 ; U_tilde[17]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.660      ;
; -8.360 ; shift_num[0] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.301      ; 9.660      ;
; -8.355 ; U_tilde[12]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.652      ;
; -8.350 ; U_tilde[14]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.647      ;
; -8.342 ; U_tilde[21]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.641      ;
; -8.336 ; U_tilde[2]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.633      ;
; -8.336 ; U_tilde[10]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.299      ; 9.634      ;
; -8.334 ; U_tilde[9]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.306      ; 9.639      ;
; -8.332 ; U_tilde[17]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.631      ;
; -8.331 ; U_tilde[23]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.301      ; 9.631      ;
; -8.318 ; U_tilde[11]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.615      ;
; -8.317 ; U_tilde[22]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.616      ;
; -8.313 ; U_tilde[21]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.612      ;
; -8.309 ; U_tilde[13]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.606      ;
; -8.307 ; U_tilde[24]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.606      ;
; -8.305 ; shift_num[1] ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.307      ; 9.611      ;
; -8.302 ; U_tilde[23]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.301      ; 9.602      ;
; -8.301 ; U_tilde[7]   ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.598      ;
; -8.297 ; U_tilde[20]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.596      ;
; -8.289 ; U_tilde[11]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.586      ;
; -8.288 ; U_tilde[22]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.587      ;
; -8.286 ; U_tilde[3]   ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.583      ;
; -8.280 ; U_tilde[13]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.577      ;
; -8.278 ; U_tilde[24]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.577      ;
; -8.276 ; shift_num[1] ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.307      ; 9.582      ;
; -8.273 ; shift_num[0] ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.301      ; 9.573      ;
; -8.272 ; U_tilde[7]   ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.569      ;
; -8.268 ; U_tilde[12]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.565      ;
; -8.268 ; U_tilde[20]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.567      ;
; -8.263 ; U_tilde[14]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.560      ;
; -8.257 ; U_tilde[3]   ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.554      ;
; -8.254 ; U_tilde[18]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.306      ; 9.559      ;
; -8.249 ; U_tilde[2]   ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.546      ;
; -8.249 ; U_tilde[10]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.299      ; 9.547      ;
; -8.247 ; U_tilde[9]   ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.306      ; 9.552      ;
; -8.245 ; U_tilde[17]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.544      ;
; -8.244 ; shift_num[0] ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.301      ; 9.544      ;
; -8.239 ; U_tilde[12]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.536      ;
; -8.234 ; U_tilde[14]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.531      ;
; -8.226 ; U_tilde[21]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.525      ;
; -8.225 ; U_tilde[18]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.306      ; 9.530      ;
; -8.220 ; U_tilde[2]   ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.517      ;
; -8.220 ; U_tilde[10]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.299      ; 9.518      ;
; -8.218 ; U_tilde[9]   ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.306      ; 9.523      ;
; -8.216 ; U_tilde[17]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.515      ;
; -8.215 ; U_tilde[23]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.301      ; 9.515      ;
; -8.207 ; U_tilde[19]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.506      ;
; -8.202 ; U_tilde[11]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.499      ;
; -8.201 ; U_tilde[22]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.500      ;
; -8.197 ; U_tilde[21]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.496      ;
; -8.195 ; U_tilde[5]   ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.303      ; 9.497      ;
; -8.193 ; U_tilde[13]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.490      ;
; -8.191 ; U_tilde[24]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.490      ;
; -8.189 ; shift_num[1] ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.307      ; 9.495      ;
; -8.186 ; U_tilde[23]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.301      ; 9.486      ;
; -8.185 ; U_tilde[7]   ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.482      ;
; -8.181 ; U_tilde[20]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.480      ;
; -8.178 ; U_tilde[19]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.477      ;
; -8.173 ; U_tilde[11]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.470      ;
; -8.172 ; U_tilde[22]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.471      ;
; -8.170 ; U_tilde[3]   ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.467      ;
; -8.166 ; U_tilde[5]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.303      ; 9.468      ;
; -8.165 ; U_tilde[4]   ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.303      ; 9.467      ;
; -8.164 ; U_tilde[13]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.461      ;
; -8.162 ; U_tilde[24]  ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.461      ;
; -8.160 ; shift_num[1] ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.307      ; 9.466      ;
; -8.157 ; shift_num[0] ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.301      ; 9.457      ;
; -8.156 ; U_tilde[7]   ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.453      ;
; -8.152 ; U_tilde[12]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.298      ; 9.449      ;
; -8.152 ; U_tilde[20]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.300      ; 9.451      ;
+--------+--------------+----------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_in'                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+----------------+--------------+-------------+--------------+------------+------------+
; 1.308 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[13] ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 1.651      ;
; 1.309 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[0]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 1.654      ;
; 1.312 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[0]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 1.657      ;
; 1.315 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[12] ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 1.658      ;
; 1.316 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[3]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 1.661      ;
; 1.320 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[6]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 1.665      ;
; 1.330 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 1.673      ;
; 1.345 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[14] ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 1.688      ;
; 1.352 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[15] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 1.695      ;
; 1.371 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; f_res[5]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 1.716      ;
; 1.386 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10] ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 1.729      ;
; 1.408 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[1]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 1.753      ;
; 1.419 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[2]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 1.764      ;
; 1.518 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[3]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 1.863      ;
; 1.529 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[4]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 1.874      ;
; 1.534 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[3]  ; f_res[2]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 1.879      ;
; 1.547 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[2]  ; f_res[1]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 1.892      ;
; 1.554 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[15] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 1.897      ;
; 1.580 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[4]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 1.925      ;
; 1.586 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[12] ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 1.929      ;
; 1.601 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[8]  ; f_res[7]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 1.944      ;
; 1.616 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[14] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 1.959      ;
; 1.625 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[11] ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 1.968      ;
; 1.628 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[5]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 1.973      ;
; 1.631 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[13] ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 1.974      ;
; 1.639 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[6]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 1.984      ;
; 1.642 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[13] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 1.985      ;
; 1.642 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; f_res[6]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 1.987      ;
; 1.646 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[1]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 1.991      ;
; 1.650 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10] ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 1.993      ;
; 1.656 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[7]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 1.999      ;
; 1.657 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[2]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 2.002      ;
; 1.664 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]  ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.007      ;
; 1.667 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.010      ;
; 1.675 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.018      ;
; 1.679 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[5]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 2.024      ;
; 1.685 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[12] ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.028      ;
; 1.690 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[6]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 2.035      ;
; 1.696 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[12] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.039      ;
; 1.715 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[14] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.058      ;
; 1.740 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[7]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.083      ;
; 1.741 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[13] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.084      ;
; 1.743 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; f_res[7]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.086      ;
; 1.749 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10] ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.092      ;
; 1.751 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.094      ;
; 1.754 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.097      ;
; 1.756 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[3]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 2.101      ;
; 1.760 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10] ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.103      ;
; 1.761 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[5]  ; f_res[4]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 2.106      ;
; 1.766 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.109      ;
; 1.767 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[4]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 2.112      ;
; 1.774 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.117      ;
; 1.777 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.120      ;
; 1.785 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.128      ;
; 1.791 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[7]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.134      ;
; 1.795 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[12] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.138      ;
; 1.802 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.145      ;
; 1.818 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[2]  ; f_res[2]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 2.163      ;
; 1.850 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.193      ;
; 1.853 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.196      ;
; 1.859 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10] ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.202      ;
; 1.861 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.204      ;
; 1.864 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.207      ;
; 1.866 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[5]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 2.211      ;
; 1.868 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[3]  ; f_res[3]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 2.213      ;
; 1.870 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.213      ;
; 1.872 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[8]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.215      ;
; 1.876 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.219      ;
; 1.877 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[6]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 2.222      ;
; 1.879 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[3]  ; f_res[4]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 2.224      ;
; 1.884 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.227      ;
; 1.887 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.230      ;
; 1.895 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.238      ;
; 1.901 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.244      ;
; 1.912 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.255      ;
; 1.917 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[2]  ; f_res[3]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 2.262      ;
; 1.928 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[2]  ; f_res[4]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 2.273      ;
; 1.948 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[11] ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.291      ;
; 1.959 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[11] ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.302      ;
; 1.960 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.303      ;
; 1.963 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.306      ;
; 1.969 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.312      ;
; 1.971 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[8]  ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.314      ;
; 1.971 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.314      ;
; 1.974 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.317      ;
; 1.978 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[3]  ; f_res[5]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 2.323      ;
; 1.978 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[7]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.321      ;
; 1.982 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[8]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.325      ;
; 1.986 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.329      ;
; 1.989 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[3]  ; f_res[6]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 2.334      ;
; 1.989 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; f_res[8]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.332      ;
; 1.994 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.337      ;
; 1.997 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.340      ;
; 2.011 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.354      ;
; 2.022 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.365      ;
; 2.027 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[2]  ; f_res[5]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 2.372      ;
; 2.038 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[2]  ; f_res[6]~reg0  ; clk_in       ; clk_in      ; 0.000        ; 0.174      ; 2.383      ;
; 2.058 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[11] ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.401      ;
; 2.069 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[11] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.412      ;
; 2.070 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 0.000        ; 0.172      ; 2.413      ;
+-------+--------------------------------------------------------------------------------------+----------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; clk_in ; -4.269 ; -74.229          ;
+--------+--------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; clk_in ; 0.725 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; clk_in ; -3.000 ; -97.817                        ;
+--------+--------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_in'                                                                         ;
+--------+--------------+----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+----------------+--------------+-------------+--------------+------------+------------+
; -4.269 ; U_tilde[7]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.398      ;
; -4.267 ; U_tilde[3]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.396      ;
; -4.262 ; shift_num[1] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.151      ; 5.400      ;
; -4.234 ; U_tilde[24]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.364      ;
; -4.215 ; U_tilde[14]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.344      ;
; -4.205 ; U_tilde[7]   ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.334      ;
; -4.205 ; U_tilde[12]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.334      ;
; -4.203 ; U_tilde[3]   ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.332      ;
; -4.201 ; U_tilde[7]   ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.330      ;
; -4.199 ; U_tilde[3]   ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.328      ;
; -4.198 ; shift_num[1] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.151      ; 5.336      ;
; -4.194 ; shift_num[1] ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.151      ; 5.332      ;
; -4.170 ; U_tilde[24]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.300      ;
; -4.166 ; U_tilde[24]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.296      ;
; -4.165 ; U_tilde[2]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.294      ;
; -4.165 ; U_tilde[20]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.295      ;
; -4.163 ; U_tilde[11]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.292      ;
; -4.159 ; U_tilde[9]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.150      ; 5.296      ;
; -4.151 ; U_tilde[14]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.280      ;
; -4.147 ; U_tilde[14]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.276      ;
; -4.141 ; U_tilde[17]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.271      ;
; -4.141 ; U_tilde[12]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.270      ;
; -4.137 ; U_tilde[7]   ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.266      ;
; -4.137 ; U_tilde[12]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.266      ;
; -4.135 ; U_tilde[3]   ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.264      ;
; -4.133 ; U_tilde[7]   ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.262      ;
; -4.133 ; shift_num[0] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.145      ; 5.265      ;
; -4.133 ; U_tilde[21]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.263      ;
; -4.131 ; U_tilde[23]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.144      ; 5.262      ;
; -4.131 ; U_tilde[3]   ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.260      ;
; -4.130 ; U_tilde[22]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.260      ;
; -4.130 ; shift_num[1] ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.151      ; 5.268      ;
; -4.126 ; shift_num[1] ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.151      ; 5.264      ;
; -4.117 ; U_tilde[13]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.246      ;
; -4.102 ; U_tilde[24]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.232      ;
; -4.101 ; U_tilde[2]   ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.230      ;
; -4.101 ; U_tilde[20]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.231      ;
; -4.099 ; U_tilde[11]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.228      ;
; -4.098 ; U_tilde[24]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.228      ;
; -4.097 ; U_tilde[2]   ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.226      ;
; -4.097 ; U_tilde[20]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.227      ;
; -4.095 ; U_tilde[9]   ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.150      ; 5.232      ;
; -4.095 ; U_tilde[11]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.224      ;
; -4.091 ; U_tilde[9]   ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.150      ; 5.228      ;
; -4.087 ; U_tilde[10]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.217      ;
; -4.083 ; U_tilde[14]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.212      ;
; -4.079 ; U_tilde[14]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.208      ;
; -4.077 ; U_tilde[17]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.207      ;
; -4.073 ; U_tilde[17]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.203      ;
; -4.073 ; U_tilde[12]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.202      ;
; -4.069 ; U_tilde[7]   ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.198      ;
; -4.069 ; shift_num[0] ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.145      ; 5.201      ;
; -4.069 ; U_tilde[21]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.199      ;
; -4.069 ; U_tilde[12]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.198      ;
; -4.067 ; U_tilde[23]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.144      ; 5.198      ;
; -4.067 ; U_tilde[3]   ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.196      ;
; -4.066 ; U_tilde[22]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.196      ;
; -4.065 ; U_tilde[7]   ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.194      ;
; -4.065 ; shift_num[0] ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.145      ; 5.197      ;
; -4.065 ; U_tilde[21]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.195      ;
; -4.063 ; U_tilde[23]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.144      ; 5.194      ;
; -4.063 ; U_tilde[3]   ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.192      ;
; -4.062 ; U_tilde[22]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.192      ;
; -4.062 ; shift_num[1] ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.151      ; 5.200      ;
; -4.060 ; U_tilde[18]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.150      ; 5.197      ;
; -4.058 ; shift_num[1] ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.151      ; 5.196      ;
; -4.053 ; U_tilde[19]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.183      ;
; -4.053 ; U_tilde[13]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.182      ;
; -4.049 ; U_tilde[13]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.178      ;
; -4.043 ; U_tilde[4]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.147      ; 5.177      ;
; -4.034 ; U_tilde[24]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.164      ;
; -4.033 ; U_tilde[2]   ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.162      ;
; -4.033 ; U_tilde[20]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.163      ;
; -4.031 ; U_tilde[11]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.160      ;
; -4.030 ; U_tilde[5]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.147      ; 5.164      ;
; -4.030 ; U_tilde[24]  ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.160      ;
; -4.029 ; U_tilde[2]   ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.158      ;
; -4.029 ; U_tilde[20]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.159      ;
; -4.027 ; U_tilde[9]   ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.150      ; 5.164      ;
; -4.027 ; U_tilde[11]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.156      ;
; -4.023 ; U_tilde[10]  ; f_res[14]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.153      ;
; -4.023 ; U_tilde[9]   ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.150      ; 5.160      ;
; -4.019 ; U_tilde[10]  ; f_res[13]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.149      ;
; -4.015 ; U_tilde[14]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.144      ;
; -4.014 ; U_tilde[26]  ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.144      ;
; -4.013 ; shift_num[4] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.152      ; 5.152      ;
; -4.011 ; U_tilde[14]  ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.140      ;
; -4.009 ; U_tilde[17]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.139      ;
; -4.005 ; U_tilde[1]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.135      ;
; -4.005 ; U_tilde[17]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.135      ;
; -4.005 ; U_tilde[12]  ; f_res[10]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.134      ;
; -4.004 ; shift_num[2] ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.146      ; 5.137      ;
; -4.001 ; shift_num[0] ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.145      ; 5.133      ;
; -4.001 ; U_tilde[21]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.131      ;
; -4.001 ; U_tilde[12]  ; f_res[9]~reg0  ; clk_in       ; clk_in      ; 1.000        ; 0.142      ; 5.130      ;
; -3.999 ; U_tilde[23]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.144      ; 5.130      ;
; -3.998 ; U_tilde[6]   ; f_res[15]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.147      ; 5.132      ;
; -3.998 ; U_tilde[22]  ; f_res[12]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.128      ;
; -3.997 ; shift_num[0] ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.145      ; 5.129      ;
; -3.997 ; U_tilde[21]  ; f_res[11]~reg0 ; clk_in       ; clk_in      ; 1.000        ; 0.143      ; 5.127      ;
+--------+--------------+----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_in'                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                    ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.725 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[13]                         ; f_res[12]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.882      ;
; 0.733 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[12]                         ; f_res[11]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.890      ;
; 0.737 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]                          ; f_res[0]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 0.897      ;
; 0.737 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]                          ; f_res[3]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 0.897      ;
; 0.739 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]                          ; f_res[0]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 0.899      ;
; 0.742 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]                          ; f_res[1]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 0.902      ;
; 0.743 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]                          ; f_res[6]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 0.903      ;
; 0.746 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]                          ; f_res[8]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.903      ;
; 0.748 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[14]                         ; f_res[13]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.905      ;
; 0.751 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[15]                         ; f_res[15]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.908      ;
; 0.761 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]                          ; f_res[5]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 0.921      ;
; 0.768 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10]                         ; f_res[9]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 0.925      ;
; 0.805 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]                          ; f_res[2]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 0.965      ;
; 0.808 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]                          ; f_res[3]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 0.968      ;
; 0.857 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[3]                          ; f_res[2]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.017      ;
; 0.865 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[15]                         ; f_res[14]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.022      ;
; 0.865 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[2]                          ; f_res[1]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.025      ;
; 0.871 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]                          ; f_res[4]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.031      ;
; 0.873 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[13]                         ; f_res[13]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.030      ;
; 0.874 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]                          ; f_res[5]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.034      ;
; 0.885 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]                          ; f_res[1]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.045      ;
; 0.892 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[12]                         ; f_res[12]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.049      ;
; 0.894 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]                          ; f_res[7]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.051      ;
; 0.894 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]                          ; f_res[9]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.051      ;
; 0.895 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[12]                         ; f_res[13]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.052      ;
; 0.895 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[8]                          ; f_res[7]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.052      ;
; 0.896 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]                          ; f_res[4]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.056      ;
; 0.899 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]                          ; f_res[5]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.059      ;
; 0.904 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[11]                         ; f_res[10]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.061      ;
; 0.907 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[14]                         ; f_res[14]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.064      ;
; 0.910 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[14]                         ; f_res[15]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.067      ;
; 0.920 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]                          ; f_res[6]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.080      ;
; 0.926 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]                          ; f_res[7]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.083      ;
; 0.927 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10]                         ; f_res[10]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.084      ;
; 0.930 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10]                         ; f_res[11]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.087      ;
; 0.936 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[13]                         ; f_res[14]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.093      ;
; 0.937 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]                          ; f_res[6]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.097      ;
; 0.939 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[13]                         ; f_res[15]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.096      ;
; 0.943 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]                          ; f_res[7]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.100      ;
; 0.948 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]                          ; f_res[2]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.108      ;
; 0.951 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]                          ; f_res[3]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.111      ;
; 0.957 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]                          ; f_res[8]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.114      ;
; 0.957 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]                          ; f_res[10]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.114      ;
; 0.958 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[12]                         ; f_res[14]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.115      ;
; 0.960 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]                          ; f_res[9]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.117      ;
; 0.960 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]                          ; f_res[11]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.117      ;
; 0.961 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[12]                         ; f_res[15]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.118      ;
; 0.962 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]                          ; f_res[6]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.122      ;
; 0.968 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]                          ; f_res[7]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.125      ;
; 0.981 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[5]                          ; f_res[4]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.141      ;
; 0.989 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]                          ; f_res[8]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.146      ;
; 0.992 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]                          ; f_res[9]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.149      ;
; 0.993 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10]                         ; f_res[12]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.150      ;
; 0.996 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10]                         ; f_res[13]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.153      ;
; 1.005 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[3]                          ; f_res[3]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.165      ;
; 1.006 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]                          ; f_res[8]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.163      ;
; 1.009 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]                          ; f_res[9]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.166      ;
; 1.014 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]                          ; f_res[4]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.174      ;
; 1.017 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]                          ; f_res[5]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.177      ;
; 1.023 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]                          ; f_res[10]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.180      ;
; 1.023 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]                          ; f_res[12]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.180      ;
; 1.024 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[2]                          ; f_res[2]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.184      ;
; 1.026 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]                          ; f_res[11]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.183      ;
; 1.026 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]                          ; f_res[13]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.183      ;
; 1.027 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[2]                          ; f_res[3]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.076      ; 1.187      ;
; 1.031 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]                          ; f_res[8]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.188      ;
; 1.034 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]                          ; f_res[9]~reg0                                                                        ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.191      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[15] ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[14] ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[13] ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[12] ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[11] ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[10] ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[9]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[8]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[7]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[6]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[5]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[4]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[3]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[2]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[1]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[0]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[15] ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[14] ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[13] ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[12] ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[11] ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[10] ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[9]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[8]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[7]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[6]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[5]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[4]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[3]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[2]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[1]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.049 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|ram_block1a0~porta_address_reg0 ; f_a_lut:LUT_a|altsyncram:altsyncram_component|altsyncram_g3s3:auto_generated|q_a[0]  ; clk_in       ; clk_in      ; 0.000        ; 0.012      ; 1.151      ;
; 1.052 ; f_b_lut:LUT_b|altsyncram:altsyncram_component|altsyncram_h3s3:auto_generated|q_a[11]                         ; f_res[11]~reg0                                                                       ; clk_in       ; clk_in      ; 0.000        ; 0.073      ; 1.209      ;
+-------+--------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -9.493   ; 0.725 ; N/A      ; N/A     ; -3.000              ;
;  clk_in          ; -9.493   ; 0.725 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -214.783 ; 0.0   ; 0.0      ; 0.0     ; -161.259            ;
;  clk_in          ; -214.783 ; 0.000 ; N/A      ; N/A     ; -161.259            ;
+------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; f_res[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_res[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_res[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_res[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_res[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_res[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_res[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_res[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_res[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_res[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_res[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_res[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_res[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_res[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_res[14]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; f_res[15]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_in                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[28]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[29]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[30]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[31]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[26]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[27]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[20]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[21]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[24]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[25]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[22]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[23]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[18]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[19]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[12]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[13]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[16]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[17]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[14]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[15]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[10]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[11]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[2]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[3]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[4]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[5]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[6]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[7]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[8]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[9]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[1]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; U[0]                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; f_res[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; f_res[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; f_res[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; f_res[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; f_res[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; f_res[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; f_res[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; f_res[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; f_res[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; f_res[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; f_res[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; f_res[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; f_res[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; f_res[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; f_res[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; f_res[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; f_res[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; f_res[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; f_res[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; f_res[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; f_res[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; f_res[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; f_res[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; f_res[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; f_res[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; f_res[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; f_res[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; f_res[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; f_res[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; f_res[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; f_res[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; f_res[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; f_res[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; f_res[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; f_res[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; f_res[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; f_res[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; f_res[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; f_res[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; f_res[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; f_res[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; f_res[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; f_res[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; f_res[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; f_res[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; f_res[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; f_res[14]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; f_res[15]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_in     ; clk_in   ; 138504   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_in     ; clk_in   ; 138504   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 777   ; 777  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+--------------------------------------+
; Clock Status Summary                 ;
+--------+--------+------+-------------+
; Target ; Clock  ; Type ; Status      ;
+--------+--------+------+-------------+
; clk_in ; clk_in ; Base ; Constrained ;
+--------+--------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; U[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[16]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[17]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[18]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[19]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[20]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[21]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[22]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[23]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[24]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[25]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[26]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[27]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[28]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[29]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[30]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[31]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; f_res[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; U[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[4]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[5]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[6]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[7]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[8]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[9]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[10]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[11]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[12]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[13]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[14]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[15]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[16]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[17]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[18]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[19]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[20]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[21]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[22]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[23]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[24]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[25]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[26]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[27]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[28]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[29]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[30]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; U[31]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; f_res[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; f_res[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 13 10:29:48 2022
Info: Command: quartus_sta Box_Muller -c Box_Muller
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Box_Muller.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_in clk_in
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.493            -214.783 clk_in 
Info (332146): Worst-case hold slack is 1.484
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.484               0.000 clk_in 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -161.259 clk_in 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.539
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.539            -190.498 clk_in 
Info (332146): Worst-case hold slack is 1.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.308               0.000 clk_in 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -159.807 clk_in 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.269
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.269             -74.229 clk_in 
Info (332146): Worst-case hold slack is 0.725
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.725               0.000 clk_in 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -97.817 clk_in 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4841 megabytes
    Info: Processing ended: Wed Apr 13 10:29:50 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


