;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	DJN -1, @-20
	ADD 210, 31
	ADD 210, 31
	SUB -207, <-120
	CMP -51, <-10
	JMN @12, #200
	SUB 12, @10
	DJN -1, @-20
	DJN -1, @-20
	SUB 12, 12
	DJN <9, @-20
	SUB @121, 103
	ADD 210, 61
	SUB 12, @10
	SPL 0, <335
	JMZ 0, <335
	MOV @121, 106
	SUB @5, @1
	SPL 0, <335
	MOV -51, <-10
	SUB @121, 103
	SUB @129, 223
	ADD #92, @200
	ADD 210, 61
	ADD -1, <-20
	DJN -1, @-20
	ADD 210, 61
	DJN -1, @-20
	SUB 12, @10
	ADD 210, 61
	SUB <0, @2
	DJN 300, 90
	JMZ 0, <402
	MOV #0, -33
	ADD 210, 61
	MOV <0, @2
	SLT 121, <71
	SUB @121, 103
	CMP -207, <-120
	MOV -51, <-10
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	ADD 210, 61
	MOV -1, <-20
