

================================================================
== Vitis HLS Report for 'myproject_axi'
================================================================
* Date:           Sun Jun 26 16:40:38 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  4.970 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.147 us|  0.147 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_myproject_axi_Pipeline_VITIS_LOOP_21_1_fu_180  |myproject_axi_Pipeline_VITIS_LOOP_21_1  |       14|       14|  98.000 ns|  98.000 ns|   14|   14|       no|
        |grp_myproject_fu_209                               |myproject                               |        1|        1|   7.000 ns|   7.000 ns|    1|    1|      yes|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_last_V_1_loc = alloca i64 1"   --->   Operation 9 'alloca' 'tmp_last_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_local_V_61_loc = alloca i64 1"   --->   Operation 10 'alloca' 'in_local_V_61_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_local_V_58_loc = alloca i64 1"   --->   Operation 11 'alloca' 'in_local_V_58_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_local_V_54_loc = alloca i64 1"   --->   Operation 12 'alloca' 'in_local_V_54_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_local_V_49_loc = alloca i64 1"   --->   Operation 13 'alloca' 'in_local_V_49_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_local_V_43_loc = alloca i64 1"   --->   Operation 14 'alloca' 'in_local_V_43_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_local_V_36_loc = alloca i64 1"   --->   Operation 15 'alloca' 'in_local_V_36_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_local_V_28_loc = alloca i64 1"   --->   Operation 16 'alloca' 'in_local_V_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_local_V_19_loc = alloca i64 1"   --->   Operation 17 'alloca' 'in_local_V_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_local_V_8_0122_loc = alloca i64 1"   --->   Operation 18 'alloca' 'in_local_V_8_0122_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_local_V_9_0123_loc = alloca i64 1"   --->   Operation 19 'alloca' 'in_local_V_9_0123_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 20 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.78>
ST_2 : Operation 21 [2/2] (2.78ns)   --->   "%call_ln0 = call void @myproject_axi_Pipeline_VITIS_LOOP_21_1, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V, i32 %in_local_V_9_0123_loc, i32 %in_local_V_8_0122_loc, i32 %in_local_V_19_loc, i32 %in_local_V_28_loc, i32 %in_local_V_36_loc, i32 %in_local_V_43_loc, i32 %in_local_V_49_loc, i32 %in_local_V_54_loc, i32 %in_local_V_58_loc, i32 %in_local_V_61_loc, i1 %tmp_last_V_1_loc"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 2.78> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln0 = call void @myproject_axi_Pipeline_VITIS_LOOP_21_1, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V, i32 %in_local_V_9_0123_loc, i32 %in_local_V_8_0122_loc, i32 %in_local_V_19_loc, i32 %in_local_V_28_loc, i32 %in_local_V_36_loc, i32 %in_local_V_43_loc, i32 %in_local_V_49_loc, i32 %in_local_V_54_loc, i32 %in_local_V_58_loc, i32 %in_local_V_61_loc, i1 %tmp_last_V_1_loc"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.97>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%in_local_V_9_0123_loc_load = load i32 %in_local_V_9_0123_loc"   --->   Operation 23 'load' 'in_local_V_9_0123_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%in_local_V_8_0122_loc_load = load i32 %in_local_V_8_0122_loc"   --->   Operation 24 'load' 'in_local_V_8_0122_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%in_local_V_19_loc_load = load i32 %in_local_V_19_loc"   --->   Operation 25 'load' 'in_local_V_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%in_local_V_28_loc_load = load i32 %in_local_V_28_loc"   --->   Operation 26 'load' 'in_local_V_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%in_local_V_36_loc_load = load i32 %in_local_V_36_loc"   --->   Operation 27 'load' 'in_local_V_36_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%in_local_V_43_loc_load = load i32 %in_local_V_43_loc"   --->   Operation 28 'load' 'in_local_V_43_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%in_local_V_49_loc_load = load i32 %in_local_V_49_loc"   --->   Operation 29 'load' 'in_local_V_49_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%in_local_V_54_loc_load = load i32 %in_local_V_54_loc"   --->   Operation 30 'load' 'in_local_V_54_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%in_local_V_58_loc_load = load i32 %in_local_V_58_loc"   --->   Operation 31 'load' 'in_local_V_58_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%in_local_V_61_loc_load = load i32 %in_local_V_61_loc"   --->   Operation 32 'load' 'in_local_V_61_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_19 = wait i32 @_ssdm_op_Wait"   --->   Operation 33 'wait' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (4.97ns)   --->   "%out_local_V = call i32 @myproject, i32 %in_local_V_61_loc_load, i32 %in_local_V_58_loc_load, i32 %in_local_V_54_loc_load, i32 %in_local_V_49_loc_load, i32 %in_local_V_43_loc_load, i32 %in_local_V_36_loc_load, i32 %in_local_V_28_loc_load, i32 %in_local_V_19_loc_load, i32 %in_local_V_8_0122_loc_load, i32 %in_local_V_9_0123_loc_load" [firmware/myproject_axi.cpp:28]   --->   Operation 34 'call' 'out_local_V' <Predicate = true> <Delay = 4.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 2.98>
ST_5 : Operation 35 [1/2] (1.77ns)   --->   "%out_local_V = call i32 @myproject, i32 %in_local_V_61_loc_load, i32 %in_local_V_58_loc_load, i32 %in_local_V_54_loc_load, i32 %in_local_V_49_loc_load, i32 %in_local_V_43_loc_load, i32 %in_local_V_36_loc_load, i32 %in_local_V_28_loc_load, i32 %in_local_V_19_loc_load, i32 %in_local_V_8_0122_loc_load, i32 %in_local_V_9_0123_loc_load" [firmware/myproject_axi.cpp:28]   --->   Operation 35 'call' 'out_local_V' <Predicate = true> <Delay = 1.77> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %out_local_V, i32 31" [firmware/myproject_axi.cpp:28]   --->   Operation 36 'bitselect' 's' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (1.20ns)   --->   "%sub_i_i = sub i32 0, i32 %out_local_V" [firmware/myproject_axi.cpp:28]   --->   Operation 37 'sub' 'sub_i_i' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.71>
ST_6 : Operation 38 [1/1] (1.11ns)   --->   "%tobool_i_i = icmp_eq  i32 %out_local_V, i32 0" [firmware/myproject_axi.cpp:28]   --->   Operation 38 'icmp' 'tobool_i_i' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.52ns)   --->   "%tmp_V = select i1 %s, i32 %sub_i_i, i32 %out_local_V"   --->   Operation 39 'select' 'tmp_V' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_3 = partselect i32 @llvm.part.select.i32, i32 %tmp_V, i32 31, i32 0"   --->   Operation 40 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_3, i1 1"   --->   Operation 41 'cttz' 'l' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (1.20ns)   --->   "%sub_ln997 = sub i32 32, i32 %l"   --->   Operation 42 'sub' 'sub_ln997' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (1.20ns)   --->   "%lsb_index = add i32 %sub_ln997, i32 4294967272"   --->   Operation 43 'add' 'lsb_index' <Predicate = true> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 44 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (1.09ns)   --->   "%icmp_ln999 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 45 'icmp' 'icmp_ln999' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln1000 = trunc i32 %sub_ln997"   --->   Operation 46 'trunc' 'trunc_ln1000' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.88ns)   --->   "%sub_ln1000 = sub i6 57, i6 %trunc_ln1000"   --->   Operation 47 'sub' 'sub_ln1000' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%zext_ln1000 = zext i6 %sub_ln1000"   --->   Operation 48 'zext' 'zext_ln1000' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%lshr_ln1000 = lshr i32 4294967295, i32 %zext_ln1000"   --->   Operation 49 'lshr' 'lshr_ln1000' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%shl_ln1002 = shl i32 1, i32 %lsb_index"   --->   Operation 50 'shl' 'shl_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%or_ln1002_1 = or i32 %lshr_ln1000, i32 %shl_ln1002"   --->   Operation 51 'or' 'or_ln1002_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1002)   --->   "%and_ln1002 = and i32 %tmp_V, i32 %or_ln1002_1"   --->   Operation 52 'and' 'and_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (1.45ns) (out node of the LUT)   --->   "%icmp_ln1002 = icmp_ne  i32 %and_ln1002, i32 0"   --->   Operation 53 'icmp' 'icmp_ln1002' <Predicate = true> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 54 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%xor_ln1002 = xor i1 %tmp_2, i1 1"   --->   Operation 55 'xor' 'xor_ln1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V, i32 %lsb_index"   --->   Operation 56 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.11ns)   --->   "%icmp_ln1011 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 57 'icmp' 'icmp_ln1011' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%and_ln1002_1 = and i1 %p_Result_4, i1 %xor_ln1002"   --->   Operation 58 'and' 'and_ln1002_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln1011)   --->   "%select_ln999 = select i1 %icmp_ln999, i1 %icmp_ln1002, i1 %p_Result_4"   --->   Operation 59 'select' 'select_ln999' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln1011 = select i1 %icmp_ln1011, i1 %select_ln999, i1 %and_ln1002_1"   --->   Operation 60 'select' 'select_ln1011' <Predicate = true> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln996 = trunc i32 %l"   --->   Operation 61 'trunc' 'trunc_ln996' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.86>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_last_V_1_loc_load = load i1 %tmp_last_V_1_loc"   --->   Operation 62 'load' 'tmp_last_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln1010 = zext i32 %tmp_V"   --->   Operation 63 'zext' 'zext_ln1010' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.20ns)   --->   "%sub_ln1012 = sub i32 25, i32 %sub_ln997"   --->   Operation 64 'sub' 'sub_ln1012' <Predicate = (!icmp_ln1011 & !tobool_i_i)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1012 = zext i32 %sub_ln1012"   --->   Operation 65 'zext' 'zext_ln1012' <Predicate = (!icmp_ln1011 & !tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln1012 = shl i64 %zext_ln1010, i64 %zext_ln1012"   --->   Operation 66 'shl' 'shl_ln1012' <Predicate = (!icmp_ln1011 & !tobool_i_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (1.20ns)   --->   "%add_ln1011 = add i32 %sub_ln997, i32 4294967271"   --->   Operation 67 'add' 'add_ln1011' <Predicate = (icmp_ln1011 & !tobool_i_i)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1011 = zext i32 %add_ln1011"   --->   Operation 68 'zext' 'zext_ln1011' <Predicate = (icmp_ln1011 & !tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln1011 = lshr i64 %zext_ln1010, i64 %zext_ln1011"   --->   Operation 69 'lshr' 'lshr_ln1011' <Predicate = (icmp_ln1011 & !tobool_i_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = select i1 %icmp_ln1011, i64 %lshr_ln1011, i64 %shl_ln1012"   --->   Operation 70 'select' 'm' <Predicate = (!tobool_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln1014 = zext i1 %select_ln1011"   --->   Operation 71 'zext' 'zext_ln1014' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_2 = add i64 %m, i64 %zext_ln1014"   --->   Operation 72 'add' 'm_2' <Predicate = (!tobool_i_i)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%m_5 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_2, i32 1, i32 63"   --->   Operation 73 'partselect' 'm_5' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1015 = zext i63 %m_5"   --->   Operation 74 'zext' 'zext_ln1015' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_2, i32 25"   --->   Operation 75 'bitselect' 'p_Result_s' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.44ns)   --->   "%select_ln996 = select i1 %p_Result_s, i8 127, i8 126"   --->   Operation 76 'select' 'select_ln996' <Predicate = (!tobool_i_i)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1017 = sub i8 16, i8 %trunc_ln996"   --->   Operation 77 'sub' 'sub_ln1017' <Predicate = (!tobool_i_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 78 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln1017 = add i8 %sub_ln1017, i8 %select_ln996"   --->   Operation 78 'add' 'add_ln1017' <Predicate = (!tobool_i_i)> <Delay = 1.22> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %s, i8 %add_ln1017"   --->   Operation 79 'bitconcatenate' 'tmp_1' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_5 = partset i64 @_ssdm_op_PartSet.i64.i64.i9.i32.i32, i64 %zext_ln1015, i9 %tmp_1, i32 23, i32 31"   --->   Operation 80 'partset' 'p_Result_5' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%LD = trunc i64 %p_Result_5"   --->   Operation 81 'trunc' 'LD' <Predicate = (!tobool_i_i)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.52ns)   --->   "%select_ln304 = select i1 %tobool_i_i, i32 0, i32 %LD"   --->   Operation 82 'select' 'select_ln304' <Predicate = true> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 83 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_user_V, i1 %out_r_V_last_V, i1 %out_r_V_id_V, i1 %out_r_V_dest_V, i32 %select_ln304, i4 15, i4 15, i1 0, i1 %tmp_last_V_1_loc_load, i1 0, i1 0"   --->   Operation 83 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 84 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r_V_data_V, i4 %in_r_V_keep_V, i4 %in_r_V_strb_V, i1 %in_r_V_user_V, i1 %in_r_V_last_V, i1 %in_r_V_id_V, i1 %in_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r_V_data_V"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_r_V_keep_V"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %in_r_V_strb_V"   --->   Operation 89 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_user_V"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_last_V"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_id_V"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_r_V_dest_V"   --->   Operation 93 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_user_V, i1 %out_r_V_last_V, i1 %out_r_V_id_V, i1 %out_r_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 94 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r_V_data_V"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_r_V_keep_V"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %out_r_V_strb_V"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_user_V"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_last_V"   --->   Operation 99 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_id_V"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_r_V_dest_V"   --->   Operation 101 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %out_r_V_data_V, i4 %out_r_V_keep_V, i4 %out_r_V_strb_V, i1 %out_r_V_user_V, i1 %out_r_V_last_V, i1 %out_r_V_id_V, i1 %out_r_V_dest_V, i32 %select_ln304, i4 15, i4 15, i1 0, i1 %tmp_last_V_1_loc_load, i1 0, i1 0"   --->   Operation 102 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [firmware/myproject_axi.cpp:41]   --->   Operation 103 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_r_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_last_V_1_loc           (alloca        ) [ 001111110]
in_local_V_61_loc          (alloca        ) [ 001110000]
in_local_V_58_loc          (alloca        ) [ 001110000]
in_local_V_54_loc          (alloca        ) [ 001110000]
in_local_V_49_loc          (alloca        ) [ 001110000]
in_local_V_43_loc          (alloca        ) [ 001110000]
in_local_V_36_loc          (alloca        ) [ 001110000]
in_local_V_28_loc          (alloca        ) [ 001110000]
in_local_V_19_loc          (alloca        ) [ 001110000]
in_local_V_8_0122_loc      (alloca        ) [ 001110000]
in_local_V_9_0123_loc      (alloca        ) [ 001110000]
empty                      (wait          ) [ 000000000]
call_ln0                   (call          ) [ 000000000]
in_local_V_9_0123_loc_load (load          ) [ 000000000]
in_local_V_8_0122_loc_load (load          ) [ 000000000]
in_local_V_19_loc_load     (load          ) [ 000000000]
in_local_V_28_loc_load     (load          ) [ 000000000]
in_local_V_36_loc_load     (load          ) [ 000000000]
in_local_V_43_loc_load     (load          ) [ 000000000]
in_local_V_49_loc_load     (load          ) [ 000000000]
in_local_V_54_loc_load     (load          ) [ 000000000]
in_local_V_58_loc_load     (load          ) [ 000000000]
in_local_V_61_loc_load     (load          ) [ 000000000]
empty_19                   (wait          ) [ 000000000]
out_local_V                (call          ) [ 000000100]
s                          (bitselect     ) [ 000000110]
sub_i_i                    (sub           ) [ 000000100]
tobool_i_i                 (icmp          ) [ 000000010]
tmp_V                      (select        ) [ 000000010]
p_Result_3                 (partselect    ) [ 000000000]
l                          (cttz          ) [ 000000000]
sub_ln997                  (sub           ) [ 000000010]
lsb_index                  (add           ) [ 000000000]
tmp                        (partselect    ) [ 000000000]
icmp_ln999                 (icmp          ) [ 000000000]
trunc_ln1000               (trunc         ) [ 000000000]
sub_ln1000                 (sub           ) [ 000000000]
zext_ln1000                (zext          ) [ 000000000]
lshr_ln1000                (lshr          ) [ 000000000]
shl_ln1002                 (shl           ) [ 000000000]
or_ln1002_1                (or            ) [ 000000000]
and_ln1002                 (and           ) [ 000000000]
icmp_ln1002                (icmp          ) [ 000000000]
tmp_2                      (bitselect     ) [ 000000000]
xor_ln1002                 (xor           ) [ 000000000]
p_Result_4                 (bitselect     ) [ 000000000]
icmp_ln1011                (icmp          ) [ 000000010]
and_ln1002_1               (and           ) [ 000000000]
select_ln999               (select        ) [ 000000000]
select_ln1011              (select        ) [ 000000010]
trunc_ln996                (trunc         ) [ 000000010]
tmp_last_V_1_loc_load      (load          ) [ 000000001]
zext_ln1010                (zext          ) [ 000000000]
sub_ln1012                 (sub           ) [ 000000000]
zext_ln1012                (zext          ) [ 000000000]
shl_ln1012                 (shl           ) [ 000000000]
add_ln1011                 (add           ) [ 000000000]
zext_ln1011                (zext          ) [ 000000000]
lshr_ln1011                (lshr          ) [ 000000000]
m                          (select        ) [ 000000000]
zext_ln1014                (zext          ) [ 000000000]
m_2                        (add           ) [ 000000000]
m_5                        (partselect    ) [ 000000000]
zext_ln1015                (zext          ) [ 000000000]
p_Result_s                 (bitselect     ) [ 000000000]
select_ln996               (select        ) [ 000000000]
sub_ln1017                 (sub           ) [ 000000000]
add_ln1017                 (add           ) [ 000000000]
tmp_1                      (bitconcatenate) [ 000000000]
p_Result_5                 (partset       ) [ 000000000]
LD                         (trunc         ) [ 000000000]
select_ln304               (select        ) [ 000000001]
spectopmodule_ln0          (spectopmodule ) [ 000000000]
specinterface_ln0          (specinterface ) [ 000000000]
specinterface_ln0          (specinterface ) [ 000000000]
specbitsmap_ln0            (specbitsmap   ) [ 000000000]
specbitsmap_ln0            (specbitsmap   ) [ 000000000]
specbitsmap_ln0            (specbitsmap   ) [ 000000000]
specbitsmap_ln0            (specbitsmap   ) [ 000000000]
specbitsmap_ln0            (specbitsmap   ) [ 000000000]
specbitsmap_ln0            (specbitsmap   ) [ 000000000]
specbitsmap_ln0            (specbitsmap   ) [ 000000000]
specinterface_ln0          (specinterface ) [ 000000000]
specbitsmap_ln0            (specbitsmap   ) [ 000000000]
specbitsmap_ln0            (specbitsmap   ) [ 000000000]
specbitsmap_ln0            (specbitsmap   ) [ 000000000]
specbitsmap_ln0            (specbitsmap   ) [ 000000000]
specbitsmap_ln0            (specbitsmap   ) [ 000000000]
specbitsmap_ln0            (specbitsmap   ) [ 000000000]
specbitsmap_ln0            (specbitsmap   ) [ 000000000]
write_ln304                (write         ) [ 000000000]
ret_ln41                   (ret           ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_r_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_r_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_r_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_r_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_r_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_r_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_r_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_r_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_r_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_r_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_r_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_r_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_axi_Pipeline_VITIS_LOOP_21_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_last_V_1_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_last_V_1_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="in_local_V_61_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_61_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="in_local_V_58_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_58_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="in_local_V_54_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_54_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="in_local_V_49_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_49_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="in_local_V_43_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_43_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="in_local_V_36_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_36_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="in_local_V_28_loc_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_28_loc/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="in_local_V_19_loc_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_19_loc/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="in_local_V_8_0122_loc_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_8_0122_loc/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="in_local_V_9_0123_loc_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_local_V_9_0123_loc/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="0"/>
<pin id="154" dir="0" index="3" bw="4" slack="0"/>
<pin id="155" dir="0" index="4" bw="1" slack="0"/>
<pin id="156" dir="0" index="5" bw="1" slack="0"/>
<pin id="157" dir="0" index="6" bw="1" slack="0"/>
<pin id="158" dir="0" index="7" bw="1" slack="0"/>
<pin id="159" dir="0" index="8" bw="32" slack="0"/>
<pin id="160" dir="0" index="9" bw="1" slack="0"/>
<pin id="161" dir="0" index="10" bw="1" slack="0"/>
<pin id="162" dir="0" index="11" bw="1" slack="0"/>
<pin id="163" dir="0" index="12" bw="1" slack="0"/>
<pin id="164" dir="0" index="13" bw="1" slack="0"/>
<pin id="165" dir="0" index="14" bw="1" slack="0"/>
<pin id="166" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_myproject_axi_Pipeline_VITIS_LOOP_21_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="0" index="3" bw="4" slack="0"/>
<pin id="185" dir="0" index="4" bw="1" slack="0"/>
<pin id="186" dir="0" index="5" bw="1" slack="0"/>
<pin id="187" dir="0" index="6" bw="1" slack="0"/>
<pin id="188" dir="0" index="7" bw="1" slack="0"/>
<pin id="189" dir="0" index="8" bw="32" slack="1"/>
<pin id="190" dir="0" index="9" bw="32" slack="1"/>
<pin id="191" dir="0" index="10" bw="32" slack="1"/>
<pin id="192" dir="0" index="11" bw="32" slack="1"/>
<pin id="193" dir="0" index="12" bw="32" slack="1"/>
<pin id="194" dir="0" index="13" bw="32" slack="1"/>
<pin id="195" dir="0" index="14" bw="32" slack="1"/>
<pin id="196" dir="0" index="15" bw="32" slack="1"/>
<pin id="197" dir="0" index="16" bw="32" slack="1"/>
<pin id="198" dir="0" index="17" bw="32" slack="1"/>
<pin id="199" dir="0" index="18" bw="1" slack="1"/>
<pin id="200" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_myproject_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="0"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="0" index="3" bw="32" slack="0"/>
<pin id="214" dir="0" index="4" bw="32" slack="0"/>
<pin id="215" dir="0" index="5" bw="32" slack="0"/>
<pin id="216" dir="0" index="6" bw="32" slack="0"/>
<pin id="217" dir="0" index="7" bw="32" slack="0"/>
<pin id="218" dir="0" index="8" bw="32" slack="0"/>
<pin id="219" dir="0" index="9" bw="32" slack="0"/>
<pin id="220" dir="0" index="10" bw="32" slack="0"/>
<pin id="221" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="out_local_V/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="in_local_V_9_0123_loc_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="3"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_9_0123_loc_load/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="in_local_V_8_0122_loc_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="3"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_8_0122_loc_load/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="in_local_V_19_loc_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="3"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_19_loc_load/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="in_local_V_28_loc_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="3"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_28_loc_load/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="in_local_V_36_loc_load_load_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="3"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_36_loc_load/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="in_local_V_43_loc_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="3"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_43_loc_load/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="in_local_V_49_loc_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="3"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_49_loc_load/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="in_local_V_54_loc_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="3"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_54_loc_load/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="in_local_V_58_loc_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="3"/>
<pin id="257" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_58_loc_load/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="in_local_V_61_loc_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="3"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_local_V_61_loc_load/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="s_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="s/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sub_i_i_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_i_i/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tobool_i_i_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tobool_i_i/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_V_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="32" slack="1"/>
<pin id="285" dir="0" index="2" bw="32" slack="1"/>
<pin id="286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_Result_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="0" index="3" bw="1" slack="0"/>
<pin id="292" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="l_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sub_ln997_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="7" slack="0"/>
<pin id="307" dir="0" index="1" bw="32" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln997/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="lsb_index_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="6" slack="0"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="31" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="1" slack="0"/>
<pin id="321" dir="0" index="3" bw="6" slack="0"/>
<pin id="322" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="327" class="1004" name="icmp_ln999_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="31" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln999/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="trunc_ln1000_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1000/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="sub_ln1000_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="6" slack="0"/>
<pin id="340" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1000/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="zext_ln1000_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1000/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="lshr_ln1000_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="0" index="1" bw="6" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1000/6 "/>
</bind>
</comp>

<comp id="353" class="1004" name="shl_ln1002_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1002/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="or_ln1002_1_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1002_1/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="and_ln1002_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1002/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln1002_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1002/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="385" class="1004" name="xor_ln1002_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1002/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_Result_4_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="0"/>
<pin id="394" dir="0" index="2" bw="32" slack="0"/>
<pin id="395" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_4/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="icmp_ln1011_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1011/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="and_ln1002_1_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1002_1/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="select_ln999_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="1" slack="0"/>
<pin id="415" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln999/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="select_ln1011_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1011/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="trunc_ln996_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln996/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_last_V_1_loc_load_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="6"/>
<pin id="433" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_last_V_1_loc_load/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln1010_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1010/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sub_ln1012_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="0"/>
<pin id="440" dir="0" index="1" bw="32" slack="1"/>
<pin id="441" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1012/7 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln1012_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1012/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="shl_ln1012_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1012/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln1011_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="1"/>
<pin id="455" dir="0" index="1" bw="6" slack="0"/>
<pin id="456" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1011/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="zext_ln1011_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1011/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="lshr_ln1011_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="32" slack="0"/>
<pin id="465" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1011/7 "/>
</bind>
</comp>

<comp id="468" class="1004" name="m_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="0" index="1" bw="64" slack="0"/>
<pin id="471" dir="0" index="2" bw="64" slack="0"/>
<pin id="472" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/7 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln1014_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="1"/>
<pin id="477" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1014/7 "/>
</bind>
</comp>

<comp id="478" class="1004" name="m_2_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="m_5_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="63" slack="0"/>
<pin id="486" dir="0" index="1" bw="64" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="0" index="3" bw="7" slack="0"/>
<pin id="489" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln1015_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="63" slack="0"/>
<pin id="496" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1015/7 "/>
</bind>
</comp>

<comp id="498" class="1004" name="p_Result_s_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="0"/>
<pin id="501" dir="0" index="2" bw="6" slack="0"/>
<pin id="502" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="select_ln996_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="8" slack="0"/>
<pin id="509" dir="0" index="2" bw="8" slack="0"/>
<pin id="510" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln996/7 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sub_ln1017_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="6" slack="0"/>
<pin id="516" dir="0" index="1" bw="8" slack="1"/>
<pin id="517" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1017/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln1017_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1017/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="2"/>
<pin id="528" dir="0" index="2" bw="8" slack="0"/>
<pin id="529" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="p_Result_5_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="0"/>
<pin id="534" dir="0" index="1" bw="63" slack="0"/>
<pin id="535" dir="0" index="2" bw="9" slack="0"/>
<pin id="536" dir="0" index="3" bw="6" slack="0"/>
<pin id="537" dir="0" index="4" bw="6" slack="0"/>
<pin id="538" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_5/7 "/>
</bind>
</comp>

<comp id="544" class="1004" name="LD_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="0"/>
<pin id="546" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="LD/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="select_ln304_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="0" index="1" bw="1" slack="0"/>
<pin id="551" dir="0" index="2" bw="32" slack="0"/>
<pin id="552" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln304/7 "/>
</bind>
</comp>

<comp id="556" class="1005" name="tmp_last_V_1_loc_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V_1_loc "/>
</bind>
</comp>

<comp id="562" class="1005" name="in_local_V_61_loc_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_61_loc "/>
</bind>
</comp>

<comp id="568" class="1005" name="in_local_V_58_loc_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_58_loc "/>
</bind>
</comp>

<comp id="574" class="1005" name="in_local_V_54_loc_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_54_loc "/>
</bind>
</comp>

<comp id="580" class="1005" name="in_local_V_49_loc_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_49_loc "/>
</bind>
</comp>

<comp id="586" class="1005" name="in_local_V_43_loc_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_43_loc "/>
</bind>
</comp>

<comp id="592" class="1005" name="in_local_V_36_loc_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_36_loc "/>
</bind>
</comp>

<comp id="598" class="1005" name="in_local_V_28_loc_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_28_loc "/>
</bind>
</comp>

<comp id="604" class="1005" name="in_local_V_19_loc_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="1"/>
<pin id="606" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_19_loc "/>
</bind>
</comp>

<comp id="610" class="1005" name="in_local_V_8_0122_loc_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_8_0122_loc "/>
</bind>
</comp>

<comp id="616" class="1005" name="in_local_V_9_0123_loc_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="in_local_V_9_0123_loc "/>
</bind>
</comp>

<comp id="622" class="1005" name="out_local_V_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_local_V "/>
</bind>
</comp>

<comp id="628" class="1005" name="s_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="1"/>
<pin id="630" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="634" class="1005" name="sub_i_i_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_i_i "/>
</bind>
</comp>

<comp id="639" class="1005" name="tobool_i_i_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tobool_i_i "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_V_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="1"/>
<pin id="646" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="649" class="1005" name="sub_ln997_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln997 "/>
</bind>
</comp>

<comp id="655" class="1005" name="icmp_ln1011_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="1"/>
<pin id="657" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1011 "/>
</bind>
</comp>

<comp id="660" class="1005" name="select_ln1011_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1011 "/>
</bind>
</comp>

<comp id="665" class="1005" name="trunc_ln996_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="1"/>
<pin id="667" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln996 "/>
</bind>
</comp>

<comp id="673" class="1005" name="select_ln304_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln304 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="167"><net_src comp="84" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="170"><net_src comp="18" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="150" pin=4"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="150" pin=5"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="150" pin=6"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="150" pin=7"/></net>

<net id="175"><net_src comp="86" pin="0"/><net_sink comp="150" pin=9"/></net>

<net id="176"><net_src comp="86" pin="0"/><net_sink comp="150" pin=10"/></net>

<net id="177"><net_src comp="88" pin="0"/><net_sink comp="150" pin=11"/></net>

<net id="178"><net_src comp="88" pin="0"/><net_sink comp="150" pin=13"/></net>

<net id="179"><net_src comp="88" pin="0"/><net_sink comp="150" pin=14"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="202"><net_src comp="0" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="204"><net_src comp="4" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="205"><net_src comp="6" pin="0"/><net_sink comp="180" pin=4"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="180" pin=5"/></net>

<net id="207"><net_src comp="10" pin="0"/><net_sink comp="180" pin=6"/></net>

<net id="208"><net_src comp="12" pin="0"/><net_sink comp="180" pin=7"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="226"><net_src comp="223" pin="1"/><net_sink comp="209" pin=10"/></net>

<net id="230"><net_src comp="227" pin="1"/><net_sink comp="209" pin=9"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="209" pin=8"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="209" pin=7"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="209" pin=6"/></net>

<net id="246"><net_src comp="243" pin="1"/><net_sink comp="209" pin=5"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="209" pin=4"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="209" pin=3"/></net>

<net id="258"><net_src comp="255" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="209" pin="11"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="38" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="275"><net_src comp="40" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="209" pin="11"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="293"><net_src comp="42" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="296"><net_src comp="40" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="287" pin="4"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="46" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="309"><net_src comp="48" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="297" pin="3"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="50" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="323"><net_src comp="52" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="311" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="325"><net_src comp="54" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="326"><net_src comp="38" pin="0"/><net_sink comp="317" pin=3"/></net>

<net id="331"><net_src comp="317" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="56" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="336"><net_src comp="305" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="58" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="60" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="54" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="311" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="347" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="353" pin="2"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="282" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="365" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="40" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="36" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="311" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="38" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="389"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="46" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="36" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="282" pin="3"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="311" pin="2"/><net_sink comp="391" pin=2"/></net>

<net id="403"><net_src comp="311" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="40" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="391" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="385" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="416"><net_src comp="327" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="371" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="391" pin="3"/><net_sink comp="411" pin=2"/></net>

<net id="424"><net_src comp="399" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="411" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="405" pin="2"/><net_sink comp="419" pin=2"/></net>

<net id="430"><net_src comp="297" pin="3"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="431" pin="1"/><net_sink comp="150" pin=12"/></net>

<net id="442"><net_src comp="62" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="438" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="435" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="64" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="453" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="435" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="458" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="468" pin=1"/></net>

<net id="474"><net_src comp="447" pin="2"/><net_sink comp="468" pin=2"/></net>

<net id="482"><net_src comp="468" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="490"><net_src comp="66" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="491"><net_src comp="478" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="54" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="493"><net_src comp="68" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="497"><net_src comp="484" pin="4"/><net_sink comp="494" pin=0"/></net>

<net id="503"><net_src comp="70" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="478" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="62" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="511"><net_src comp="498" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="72" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="74" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="76" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="514" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="506" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="78" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="519" pin="2"/><net_sink comp="525" pin=2"/></net>

<net id="539"><net_src comp="80" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="540"><net_src comp="494" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="525" pin="3"/><net_sink comp="532" pin=2"/></net>

<net id="542"><net_src comp="82" pin="0"/><net_sink comp="532" pin=3"/></net>

<net id="543"><net_src comp="38" pin="0"/><net_sink comp="532" pin=4"/></net>

<net id="547"><net_src comp="532" pin="5"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="40" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="554"><net_src comp="544" pin="1"/><net_sink comp="548" pin=2"/></net>

<net id="555"><net_src comp="548" pin="3"/><net_sink comp="150" pin=8"/></net>

<net id="559"><net_src comp="106" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="180" pin=18"/></net>

<net id="561"><net_src comp="556" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="565"><net_src comp="110" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="180" pin=17"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="571"><net_src comp="114" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="180" pin=16"/></net>

<net id="573"><net_src comp="568" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="577"><net_src comp="118" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="180" pin=15"/></net>

<net id="579"><net_src comp="574" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="583"><net_src comp="122" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="180" pin=14"/></net>

<net id="585"><net_src comp="580" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="589"><net_src comp="126" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="180" pin=13"/></net>

<net id="591"><net_src comp="586" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="595"><net_src comp="130" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="180" pin=12"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="601"><net_src comp="134" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="180" pin=11"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="607"><net_src comp="138" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="180" pin=10"/></net>

<net id="609"><net_src comp="604" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="613"><net_src comp="142" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="180" pin=9"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="619"><net_src comp="146" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="180" pin=8"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="625"><net_src comp="209" pin="11"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="627"><net_src comp="622" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="631"><net_src comp="263" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="637"><net_src comp="271" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="642"><net_src comp="277" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="647"><net_src comp="282" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="652"><net_src comp="305" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="658"><net_src comp="399" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="663"><net_src comp="419" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="668"><net_src comp="427" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="676"><net_src comp="548" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="150" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r_V_data_V | {8 }
	Port: out_r_V_keep_V | {8 }
	Port: out_r_V_strb_V | {8 }
	Port: out_r_V_user_V | {8 }
	Port: out_r_V_last_V | {8 }
	Port: out_r_V_id_V | {8 }
	Port: out_r_V_dest_V | {8 }
 - Input state : 
	Port: myproject_axi : in_r_V_data_V | {2 3 }
	Port: myproject_axi : in_r_V_keep_V | {2 3 }
	Port: myproject_axi : in_r_V_strb_V | {2 3 }
	Port: myproject_axi : in_r_V_user_V | {2 3 }
	Port: myproject_axi : in_r_V_last_V | {2 3 }
	Port: myproject_axi : in_r_V_id_V | {2 3 }
	Port: myproject_axi : in_r_V_dest_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		out_local_V : 1
	State 5
		s : 1
		sub_i_i : 1
	State 6
		p_Result_3 : 1
		l : 2
		sub_ln997 : 3
		lsb_index : 4
		tmp : 5
		icmp_ln999 : 6
		trunc_ln1000 : 4
		sub_ln1000 : 5
		zext_ln1000 : 6
		lshr_ln1000 : 7
		shl_ln1002 : 5
		or_ln1002_1 : 8
		and_ln1002 : 8
		icmp_ln1002 : 8
		tmp_2 : 5
		xor_ln1002 : 6
		p_Result_4 : 5
		icmp_ln1011 : 5
		and_ln1002_1 : 6
		select_ln999 : 9
		select_ln1011 : 10
		trunc_ln996 : 3
	State 7
		zext_ln1012 : 1
		shl_ln1012 : 2
		zext_ln1011 : 1
		lshr_ln1011 : 2
		m : 3
		m_2 : 4
		m_5 : 5
		zext_ln1015 : 6
		p_Result_s : 5
		select_ln996 : 6
		add_ln1017 : 7
		tmp_1 : 8
		p_Result_5 : 9
		LD : 10
		select_ln304 : 11
		write_ln304 : 12
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|   call   | grp_myproject_axi_Pipeline_VITIS_LOOP_21_1_fu_180 |  0.489  |   506   |   2526  |
|          |                grp_myproject_fu_209               |    0    |   160   |   2854  |
|----------|---------------------------------------------------|---------|---------|---------|
|    shl   |                 shl_ln1002_fu_353                 |    0    |    0    |   100   |
|          |                 shl_ln1012_fu_447                 |    0    |    0    |   100   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                  lsb_index_fu_311                 |    0    |    0    |    39   |
|    add   |                 add_ln1011_fu_453                 |    0    |    0    |    39   |
|          |                     m_2_fu_478                    |    0    |    0    |    71   |
|          |                 add_ln1017_fu_519                 |    0    |    0    |    19   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                   sub_i_i_fu_271                  |    0    |    0    |    39   |
|          |                  sub_ln997_fu_305                 |    0    |    0    |    39   |
|    sub   |                 sub_ln1000_fu_337                 |    0    |    0    |    13   |
|          |                 sub_ln1012_fu_438                 |    0    |    0    |    39   |
|          |                 sub_ln1017_fu_514                 |    0    |    0    |    19   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                    tmp_V_fu_282                   |    0    |    0    |    32   |
|          |                select_ln999_fu_411                |    0    |    0    |    2    |
|  select  |                select_ln1011_fu_419               |    0    |    0    |    2    |
|          |                      m_fu_468                     |    0    |    0    |    56   |
|          |                select_ln996_fu_506                |    0    |    0    |    8    |
|          |                select_ln304_fu_548                |    0    |    0    |    32   |
|----------|---------------------------------------------------|---------|---------|---------|
|   lshr   |                 lshr_ln1000_fu_347                |    0    |    0    |    13   |
|          |                 lshr_ln1011_fu_462                |    0    |    0    |   100   |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 tobool_i_i_fu_277                 |    0    |    0    |    20   |
|   icmp   |                 icmp_ln999_fu_327                 |    0    |    0    |    19   |
|          |                 icmp_ln1002_fu_371                |    0    |    0    |    20   |
|          |                 icmp_ln1011_fu_399                |    0    |    0    |    20   |
|----------|---------------------------------------------------|---------|---------|---------|
|    and   |                 and_ln1002_fu_365                 |    0    |    0    |    32   |
|          |                and_ln1002_1_fu_405                |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|    or    |                 or_ln1002_1_fu_359                |    0    |    0    |    32   |
|----------|---------------------------------------------------|---------|---------|---------|
|    xor   |                 xor_ln1002_fu_385                 |    0    |    0    |    2    |
|----------|---------------------------------------------------|---------|---------|---------|
|   write  |                  grp_write_fu_150                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                      s_fu_263                     |    0    |    0    |    0    |
| bitselect|                    tmp_2_fu_377                   |    0    |    0    |    0    |
|          |                 p_Result_4_fu_391                 |    0    |    0    |    0    |
|          |                 p_Result_s_fu_498                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 p_Result_3_fu_287                 |    0    |    0    |    0    |
|partselect|                     tmp_fu_317                    |    0    |    0    |    0    |
|          |                     m_5_fu_484                    |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   cttz   |                      l_fu_297                     |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                trunc_ln1000_fu_333                |    0    |    0    |    0    |
|   trunc  |                 trunc_ln996_fu_427                |    0    |    0    |    0    |
|          |                     LD_fu_544                     |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|          |                 zext_ln1000_fu_343                |    0    |    0    |    0    |
|          |                 zext_ln1010_fu_435                |    0    |    0    |    0    |
|   zext   |                 zext_ln1012_fu_443                |    0    |    0    |    0    |
|          |                 zext_ln1011_fu_458                |    0    |    0    |    0    |
|          |                 zext_ln1014_fu_475                |    0    |    0    |    0    |
|          |                 zext_ln1015_fu_494                |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|bitconcatenate|                    tmp_1_fu_525                   |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|  partset |                 p_Result_5_fu_532                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |  0.489  |   666   |   6289  |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     icmp_ln1011_reg_655     |    1   |
|  in_local_V_19_loc_reg_604  |   32   |
|  in_local_V_28_loc_reg_598  |   32   |
|  in_local_V_36_loc_reg_592  |   32   |
|  in_local_V_43_loc_reg_586  |   32   |
|  in_local_V_49_loc_reg_580  |   32   |
|  in_local_V_54_loc_reg_574  |   32   |
|  in_local_V_58_loc_reg_568  |   32   |
|  in_local_V_61_loc_reg_562  |   32   |
|in_local_V_8_0122_loc_reg_610|   32   |
|in_local_V_9_0123_loc_reg_616|   32   |
|     out_local_V_reg_622     |   32   |
|          s_reg_628          |    1   |
|    select_ln1011_reg_660    |    1   |
|     select_ln304_reg_673    |   32   |
|       sub_i_i_reg_634       |   32   |
|      sub_ln997_reg_649      |   32   |
|        tmp_V_reg_644        |   32   |
|   tmp_last_V_1_loc_reg_556  |    1   |
|      tobool_i_i_reg_639     |    1   |
|     trunc_ln996_reg_665     |    8   |
+-----------------------------+--------+
|            Total            |   493  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_150 |  p8  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  0.489  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   666  |  6289  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   493  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |  1159  |  6298  |
+-----------+--------+--------+--------+
