{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547583236721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547583236734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 15 12:13:56 2019 " "Processing started: Tue Jan 15 12:13:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547583236734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547583236734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_map --read_settings_files=on --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547583236735 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1547583238312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file led_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_CONT " "Found entity 1: LED_CONT" {  } { { "LED_CONT.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LED_CONT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583258335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583258335 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Basic_Organ_Solution Basic_Organ_Solution.v(40) " "Verilog Module Declaration warning at Basic_Organ_Solution.v(40): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Basic_Organ_Solution\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 40 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583258343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_organ_solution.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_organ_solution.v" { { "Info" "ISGN_ENTITY_NAME" "1 Basic_Organ_Solution " "Found entity 1: Basic_Organ_Solution" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583258344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583258344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdisplaydecoder.qxp 1 1 " "Found 1 design units, including 1 entities, in source file sevensegmentdisplaydecoder.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDisplayDecoder " "Found entity 1: SevenSegmentDisplayDecoder" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583258620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583258620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_reg_control.qxp 1 1 " "Found 1 design units, including 1 entities, in source file speed_reg_control.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 speed_reg_control " "Found entity 1: speed_reg_control" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583258880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583258880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583259154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583259154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "to_slow_clk_interface.qxp 1 1 " "Found 1 design units, including 1 entities, in source file to_slow_clk_interface.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 to_slow_clk_interface " "Found entity 1: to_slow_clk_interface" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583259431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583259431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_scope_encapsulated_pacoblaze.qxp 1 1 " "Found 1 design units, including 1 entities, in source file lcd_scope_encapsulated_pacoblaze.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583259873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583259873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_controller " "Found entity 1: audio_controller" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583260479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583260479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "async_trap_and_reset_gen_1_pulse.qxp 1 1 " "Found 1 design units, including 1 entities, in source file async_trap_and_reset_gen_1_pulse.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 async_trap_and_reset_gen_1_pulse " "Found entity 1: async_trap_and_reset_gen_1_pulse" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583261040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583261040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Basic_Organ_Solution " "Elaborating entity \"Basic_Organ_Solution\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1547583261247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Basic_Organ_Solution.v(474) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(474): truncated value with size 32 to match size of target (16)" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547583261262 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Basic_Organ_Solution.v(532) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(532): truncated value with size 32 to match size of target (16)" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547583261263 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(547) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(547): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547583261263 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(548) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(548): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547583261263 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(549) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(549): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547583261264 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(550) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(550): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547583261264 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(551) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(551): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547583261264 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Basic_Organ_Solution.v(552) " "Verilog HDL assignment warning at Basic_Organ_Solution.v(552): truncated value with size 8 to match size of target (7)" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1547583261264 "|Basic_Organ_Solution"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] Basic_Organ_Solution.v(50) " "Output port \"LEDR\[9..8\]\" at Basic_Organ_Solution.v(50) has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1547583261270 "|Basic_Organ_Solution"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_CONT LED_CONT:DANCE " "Elaborating entity \"LED_CONT\" for hierarchy \"LED_CONT:DANCE\"" {  } { { "Basic_Organ_Solution.v" "DANCE" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547583261339 ""}
{ "Warning" "WSGN_SEARCH_FILE" "doublesync.v 1 1 " "Using design file doublesync.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync " "Found entity 1: doublesync" {  } { { "doublesync.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/doublesync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583261575 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1547583261575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync doublesync:user_scope_enable_sync1 " "Elaborating entity \"doublesync\" for hierarchy \"doublesync:user_scope_enable_sync1\"" {  } { { "Basic_Organ_Solution.v" "user_scope_enable_sync1" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547583261576 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generate_arbitrary_divided_clk32.v 1 1 " "Using design file generate_arbitrary_divided_clk32.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "generate_arbitrary_divided_clk32.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/generate_arbitrary_divided_clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583261643 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1547583261643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Arbitrary_Divided_Clk32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk " "Elaborating entity \"Generate_Arbitrary_Divided_Clk32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\"" {  } { { "Basic_Organ_Solution.v" "Generate_LCD_scope_Clk" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547583261644 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "outclk_Not generate_arbitrary_divided_clk32.v(6) " "Output port \"outclk_Not\" at generate_arbitrary_divided_clk32.v(6) has no driver" {  } { { "generate_arbitrary_divided_clk32.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/generate_arbitrary_divided_clk32.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1547583261645 "|Basic_Organ_Solution|Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk"}
{ "Warning" "WSGN_SEARCH_FILE" "scope_capture.v 1 1 " "Using design file scope_capture.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 scope_capture " "Found entity 1: scope_capture" {  } { { "scope_capture.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/scope_capture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583261703 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1547583261703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scope_capture scope_capture:LCD_scope_channelA " "Elaborating entity \"scope_capture\" for hierarchy \"scope_capture:LCD_scope_channelA\"" {  } { { "Basic_Organ_Solution.v" "LCD_scope_channelA" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547583261704 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_scope_encapsulated_pacoblaze_wrapper.v 1 1 " "Using design file lcd_scope_encapsulated_pacoblaze_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Scope_Encapsulated_pacoblaze_wrapper " "Found entity 1: LCD_Scope_Encapsulated_pacoblaze_wrapper" {  } { { "lcd_scope_encapsulated_pacoblaze_wrapper.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/lcd_scope_encapsulated_pacoblaze_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583261779 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1547583261779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze_wrapper LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze_wrapper\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\"" {  } { { "Basic_Organ_Solution.v" "LCD_LED_scope" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547583261780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Scope_Encapsulated_pacoblaze LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst " "Elaborating entity \"LCD_Scope_Encapsulated_pacoblaze\" for hierarchy \"LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\"" {  } { { "lcd_scope_encapsulated_pacoblaze_wrapper.v" "LCD_Scope_Encapsulated_pacoblaze_inst" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/lcd_scope_encapsulated_pacoblaze_wrapper.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547583261834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_trap_and_reset_gen_1_pulse async_trap_and_reset_gen_1_pulse:make_speedup_pulse " "Elaborating entity \"async_trap_and_reset_gen_1_pulse\" for hierarchy \"async_trap_and_reset_gen_1_pulse:make_speedup_pulse\"" {  } { { "Basic_Organ_Solution.v" "make_speedup_pulse" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547583262025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_reg_control speed_reg_control:speed_reg_control_inst " "Elaborating entity \"speed_reg_control\" for hierarchy \"speed_reg_control:speed_reg_control_inst\"" {  } { { "Basic_Organ_Solution.v" "speed_reg_control_inst" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547583262236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegmentDisplayDecoder SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0 " "Elaborating entity \"SevenSegmentDisplayDecoder\" for hierarchy \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\"" {  } { { "Basic_Organ_Solution.v" "SevenSegmentDisplayDecoder_inst0" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547583262326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "to_slow_clk_interface to_slow_clk_interface:interface_actual_audio_data_right " "Elaborating entity \"to_slow_clk_interface\" for hierarchy \"to_slow_clk_interface:interface_actual_audio_data_right\"" {  } { { "Basic_Organ_Solution.v" "interface_actual_audio_data_right" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547583263095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_controller audio_controller:audio_control " "Elaborating entity \"audio_controller\" for hierarchy \"audio_controller:audio_control\"" {  } { { "Basic_Organ_Solution.v" "audio_control" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1547583263495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88e4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88e4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88e4 " "Found entity 1: altsyncram_88e4" {  } { { "db/altsyncram_88e4.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/altsyncram_88e4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583270096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583270096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583271111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583271111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583271378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583271378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qai " "Found entity 1: cntr_qai" {  } { { "db/cntr_qai.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/cntr_qai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583271747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583271747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h9c " "Found entity 1: cmpr_h9c" {  } { { "db/cmpr_h9c.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/cmpr_h9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583271890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583271890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583272073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583272073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583272354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583272354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583272534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583272534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583272997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583272997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583273180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583273180 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583274106 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1547583274189 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1547583295673 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1547583296139 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1547583299952 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1547583299993 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1547583300075 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1547583300124 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1547583300128 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1547583300995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld59a4f0a5/alt_sld_fab.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/ip/sld59a4f0a5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583301228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583301228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583301236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583301236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583301251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583301251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583301295 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583301295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583301295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld59a4f0a5/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld59a4f0a5/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld59a4f0a5/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/db/ip/sld59a4f0a5/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1547583301318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1547583301318 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Quartus II" 0 -1 1547583302962 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1547583305750 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1547583305945 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1547583305945 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_0\[9\] VCC pin " "The pin \"GPIO_0\[9\]\" is fed by VCC" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Quartus II" 0 -1 1547583305948 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Quartus II" 0 -1 1547583305948 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 71 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_I2C_SDAT~synth " "Node \"FPGA_I2C_SDAT~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[0\]~synth " "Node \"GPIO_0\[0\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[1\]~synth " "Node \"GPIO_0\[1\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[3\]~synth " "Node \"GPIO_0\[3\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[5\]~synth " "Node \"GPIO_0\[5\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[6\]~synth " "Node \"GPIO_0\[6\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[7\]~synth " "Node \"GPIO_0\[7\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306322 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306322 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1547583306322 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547583306324 "|Basic_Organ_Solution|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1547583306324 "|Basic_Organ_Solution|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1547583306324 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583306618 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "ScopeChannelASignal " "Logic cell \"ScopeChannelASignal\"" {  } { { "Basic_Organ_Solution.v" "ScopeChannelASignal" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 347 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583307623 ""} { "Info" "ISCL_SCL_CELL_NAME" "ScopeChannelBSignal " "Logic cell \"ScopeChannelBSignal\"" {  } { { "Basic_Organ_Solution.v" "ScopeChannelBSignal" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 348 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583307623 ""} { "Info" "ISCL_SCL_CELL_NAME" "scope_clk " "Logic cell \"scope_clk\"" {  } { { "Basic_Organ_Solution.v" "scope_clk" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 323 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583307623 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1547583307623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583308274 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 613 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 613 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1547583310372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1547583310631 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583310631 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "40 " "Optimize away 40 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst0\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst1\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst2\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst3\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst4\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5\|ssOut\[6\] " "Node: \"SevenSegmentDisplayDecoder:SevenSegmentDisplayDecoder_inst5\|ssOut\[6\]\"" {  } { { "SevenSegmentDisplayDecoder.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/SevenSegmentDisplayDecoder.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[8\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[9\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[10\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[11\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[12\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[13\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[14\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\] " "Node: \"to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[15\]\"" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311152 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Quartus II" 0 -1 1547583311152 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311689 "|Basic_Organ_Solution|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311689 "|Basic_Organ_Solution|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311689 "|Basic_Organ_Solution|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311689 "|Basic_Organ_Solution|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311689 "|Basic_Organ_Solution|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 67 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1547583311689 "|Basic_Organ_Solution|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1547583311689 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6978 " "Implemented 6978 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1547583311723 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1547583311723 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "76 " "Implemented 76 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1547583311723 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6518 " "Implemented 6518 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1547583311723 ""} { "Info" "ICUT_CUT_TM_RAMS" "308 " "Implemented 308 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1547583311723 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1547583311723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4972 " "Peak virtual memory: 4972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547583312147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 15 12:15:12 2019 " "Processing ended: Tue Jan 15 12:15:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547583312147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547583312147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:03 " "Total CPU time (on all processors): 00:02:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547583312147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547583312147 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1547583316862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547583316883 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 15 12:15:15 2019 " "Processing started: Tue Jan 15 12:15:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547583316883 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1547583316883 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution --floorplan " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution --floorplan" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1547583316883 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1547583317303 ""}
{ "Info" "0" "" "Project  = Basic_Organ_Solution" {  } {  } 0 0 "Project  = Basic_Organ_Solution" 0 0 "Fitter" 0 0 1547583317304 ""}
{ "Info" "0" "" "Revision = Basic_Organ_Solution" {  } {  } 0 0 "Revision = Basic_Organ_Solution" 0 0 "Fitter" 0 0 1547583317304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1547583317816 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Basic_Organ_Solution 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Basic_Organ_Solution\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1547583317952 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547583318054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547583318055 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1547583318916 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1547583319503 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1547583341848 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1279 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1279 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1547583342808 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1547583342808 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547583343665 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583344519 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1547583344519 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:25 " "Fitter preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547583344527 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1547583352218 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "67 " "Following 67 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 491 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 427 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 428 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 429 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 430 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 431 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 432 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 433 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 434 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 435 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 436 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 437 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 438 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 439 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 440 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 441 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 442 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 443 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 444 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 445 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 446 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 447 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 448 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 449 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 450 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 451 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 452 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 453 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 454 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 455 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 456 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 457 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 458 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 459 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 460 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 461 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 462 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 463 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 464 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 465 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 466 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 467 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 468 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 469 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 470 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 471 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 472 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 473 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 474 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 475 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 476 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 477 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 478 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 479 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 480 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 481 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 482 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 483 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 484 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 485 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 490 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 493 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 356 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 426 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 357 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 358 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 359 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583352354 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1547583352354 ""}
{ "Info" "IQFIT_LEGACY_FLOW_QID_AND_CHECK_IO_COMPILE" "" "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" {  } {  } 0 11763 "Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled" 0 0 "Fitter" 0 -1 1547583353167 ""}
{ "Info" "IQEXE_ERROR_COUNT" "I/O Assignment Analysis 0 s 116 s Quartus II 64-Bit " "Quartus II 64-Bit I/O Assignment Analysis was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5524 " "Peak virtual memory: 5524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547583353391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 15 12:15:53 2019 " "Processing ended: Tue Jan 15 12:15:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547583353391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547583353391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547583353391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1547583353391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1547583357864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547583357878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 15 12:15:56 2019 " "Processing started: Tue Jan 15 12:15:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547583357878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1547583357878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1547583357878 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1547583358260 ""}
{ "Info" "0" "" "Project  = Basic_Organ_Solution" {  } {  } 0 0 "Project  = Basic_Organ_Solution" 0 0 "Fitter" 0 0 1547583358260 ""}
{ "Info" "0" "" "Revision = Basic_Organ_Solution" {  } {  } 0 0 "Revision = Basic_Organ_Solution" 0 0 "Fitter" 0 0 1547583358261 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1547583358902 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Basic_Organ_Solution 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Basic_Organ_Solution\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1547583359076 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547583359169 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1547583359169 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1547583360270 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1547583360348 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1547583361478 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1547583361779 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1547583382156 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1279 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1279 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1547583383037 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1547583383037 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547583383927 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1547583384004 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547583384018 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1547583384059 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1547583384094 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1547583384094 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1547583384115 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386711 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386711 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386711 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1547583386711 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1547583386711 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1547583386792 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386806 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386806 ""}  } {  } 0 332105 "%1!s!" 0 0 "Fitter" 0 -1 1547583386806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1547583386807 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1547583386958 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1547583386962 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 13 clocks " "Found 13 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "  40.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "  40.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "  40.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "  40.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 doublesync:key2_doublsync\|reg2 " "  40.000 doublesync:key2_doublsync\|reg2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "  40.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "  40.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 speed_down_event_trigger " "  40.000 speed_down_event_trigger" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386966 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 speed_up_event_trigger " "  40.000 speed_up_event_trigger" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1547583386966 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1547583386966 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1547583387735 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 EC " "Packed 18 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1547583387751 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1547583387751 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1547583387958 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1547583389856 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 535 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 535 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1547583395892 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:11 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:11" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1547583398624 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1547583400343 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1547583400481 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1547583400481 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1547583400511 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1547583402107 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1547583402134 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1547583402134 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404193 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1547583404194 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1547583404193 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:43 " "Fitter preparation operations ending: elapsed time is 00:00:43" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547583404213 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1547583420392 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1547583424129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:02:10 " "Fitter placement preparation operations ending: elapsed time is 00:02:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547583551601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1547583727175 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1547583744144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:13 " "Fitter placement operations ending: elapsed time is 00:03:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547583744144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1547583750171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "2e+03 ns 1.2% " "2e+03 ns of routing delay (approximately 1.2% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1547583786333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1547583790157 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1547583790157 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:40 " "Fitter routing operations ending: elapsed time is 00:00:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547583803510 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "29.19 " "Total time spent on timing analysis during the Fitter is 29.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1547583816298 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547583816708 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547583825756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1547583825964 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1547583834253 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:39 " "Fitter post-fit operations ending: elapsed time is 00:01:39" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1547583915260 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1547583916290 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "67 " "Following 67 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 491 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 427 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 428 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 429 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 430 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 431 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 432 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 433 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 434 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 435 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 436 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 437 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 438 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 439 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 440 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 441 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 442 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 443 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 444 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 445 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 446 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 447 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 448 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 449 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 450 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 451 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 452 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 453 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 454 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 455 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 456 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 457 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 458 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 459 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 460 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 461 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 462 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 463 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 464 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 465 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 466 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 467 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 468 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 469 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 470 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 471 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 472 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 473 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 474 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 475 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 476 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 477 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 478 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 479 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 480 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 481 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 482 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 483 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 484 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 485 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently enabled " "Pin AUD_ADCLRCK has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 490 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 493 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 356 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 426 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 357 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 358 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/" { { 0 { 0 ""} 0 359 9695 10437 0 0 }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1547583916547 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1547583916547 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.fit.smsg " "Generated suppressed messages file C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1547583917973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 116 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 116 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6643 " "Peak virtual memory: 6643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547583924596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 15 12:25:24 2019 " "Processing ended: Tue Jan 15 12:25:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547583924596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:28 " "Elapsed time: 00:09:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547583924596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:14:07 " "Total CPU time (on all processors): 00:14:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547583924596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1547583924596 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1547583929462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547583929475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 15 12:25:29 2019 " "Processing started: Tue Jan 15 12:25:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547583929475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1547583929475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1547583929475 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1547583945028 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547583950104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 15 12:25:50 2019 " "Processing ended: Tue Jan 15 12:25:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547583950104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547583950104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547583950104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1547583950104 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1547583951043 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1547583954703 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1547583954718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 15 12:25:53 2019 " "Processing started: Tue Jan 15 12:25:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1547583954718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1547583954718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution " "Command: quartus_sta Basic_Organ_Solution -c Basic_Organ_Solution" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1547583954718 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1547583955170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1547583957556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547583957651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1547583957651 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547583960974 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547583960974 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1547583960974 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1547583960974 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1547583960974 ""}
{ "Info" "ISTA_SDC_FOUND" "timing_constraints.sdc " "Reading SDC File: 'timing_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1547583961077 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583961090 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2 " "create_clock -period 40.000 -name doublesync:key2_doublsync\|reg2 doublesync:key2_doublsync\|reg2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583961090 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger " "create_clock -period 40.000 -name speed_down_event_trigger speed_down_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583961090 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583961090 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger " "create_clock -period 40.000 -name speed_up_event_trigger speed_up_event_trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583961090 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "create_clock -period 40.000 -name Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583961090 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|LRCK_1X audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583961090 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583961090 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "create_clock -period 40.000 -name audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583961090 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "create_clock -period 40.000 -name audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583961090 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "create_clock -period 40.000 -name audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583961090 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1547583961090 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1547583961091 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024053 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1547584024058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.553 " "Worst-case setup slack is 5.553" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.553               0.000 CLOCK_50  " "    5.553               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.993               0.000 altera_reserved_tck  " "    9.993               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.942               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk  " "   14.942               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.001               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk  " "   15.001               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.403               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   15.403               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.635               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   15.635               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.074               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk  " "   17.074               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.520               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   17.520               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.140               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   33.140               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.124               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   34.124               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547584024814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.158 " "Worst-case hold slack is 0.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk  " "    0.158               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 altera_reserved_tck  " "    0.247               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.274               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "    0.274               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287               0.000 CLOCK_50  " "    0.287               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    0.434               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    0.496               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.556               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk  " "    0.556               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "    0.591               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.167               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk  " "    2.167               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.347               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "    2.347               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584024974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547584024974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.531 " "Worst-case recovery slack is 4.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.531               0.000 speed_up_event_trigger  " "    4.531               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.761               0.000 speed_down_event_trigger  " "    4.761               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.199               0.000 CLOCK_50  " "    6.199               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.581               0.000 doublesync:key2_doublsync\|reg2  " "   13.581               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.311               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   14.311               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.537               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   14.537               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.375               0.000 altera_reserved_tck  " "   15.375               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547584025004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.828 " "Worst-case removal slack is 0.828" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828               0.000 altera_reserved_tck  " "    0.828               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.449               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "    1.449               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.523               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "    2.523               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.356               0.000 doublesync:key2_doublsync\|reg2  " "    4.356               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.333               0.000 CLOCK_50  " "   10.333               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.484               0.000 speed_down_event_trigger  " "   13.484               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.699               0.000 speed_up_event_trigger  " "   13.699               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547584025044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.450 " "Worst-case minimum pulse width slack is 8.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.450               0.000 CLOCK_50  " "    8.450               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.136               0.000 altera_reserved_tck  " "   15.136               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.764               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk  " "   18.764               0.000 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.058               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK  " "   19.058               0.000 audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.196               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]  " "   19.196               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.348               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK  " "   19.348               0.000 audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.394               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X  " "   19.394               0.000 audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.403               0.000 doublesync:key2_doublsync\|reg2  " "   19.403               0.000 doublesync:key2_doublsync\|reg2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.406               0.000 speed_up_event_trigger  " "   19.406               0.000 speed_up_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.409               0.000 speed_down_event_trigger  " "   19.409               0.000 speed_down_event_trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.414               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk  " "   19.414               0.000 Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.414               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk  " "   19.414               0.000 Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.432               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]  " "   19.432               0.000 audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1547584025063 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 280 synchronizer chains. " "Report Metastability: Found 280 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 280 " "Number of Synchronizer Chains Found: 280" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 26.271 ns " "Worst Case Available Settling Time: 26.271 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025603 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025603 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025603 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.553 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.553" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025719 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025719 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025719 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.553  " "Path #1: Setup slack is 5.553 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[1\]_OTERM103_OTERM181 " "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[1\]_OTERM103_OTERM181" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg8 " "To Node      : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg8" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 (INVERTED) " "Latch Clock  : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.770      3.770  R        clock network delay " "     3.770      3.770  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.770      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[1\]_OTERM103_OTERM181 " "     3.770      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|pacoblaze3:led_8seg_kcpsm\|program_counter\[1\]_OTERM103_OTERM181" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.770      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[1\]_OTERM103_NEW_REG180\|q " "     3.770      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[1\]_OTERM103_NEW_REG180\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.594      0.824 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~1\|datab " "     4.594      0.824 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~1\|datab" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.410      0.816 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~1\|cout " "     5.410      0.816 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~1\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.410      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~5\|cin " "     5.410      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~5\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.410      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~5\|cout " "     5.410      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~5\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.410      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|cin " "     5.410      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.452      0.042 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|cout " "     5.452      0.042 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~9\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.452      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cin " "     5.452      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.452      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cout " "     5.452      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~13\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.452      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|cin " "     5.452      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.494      0.042 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|cout " "     5.494      0.042 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~17\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.494      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~21\|cin " "     5.494      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~21\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.494      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~21\|cout " "     5.494      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~21\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.494      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~25\|cin " "     5.494      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~25\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.536      0.042 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~25\|cout " "     5.536      0.042 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~25\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.536      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~29\|cin " "     5.536      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~29\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.536      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~29\|cout " "     5.536      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~29\|cout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.536      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~33\|cin " "     5.536      0.000 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~33\|cin" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.847      0.311 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~33\|sumout " "     5.847      0.311 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|Add0~33\|sumout" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.038      0.191 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[8\]_NEW2\|datac " "     6.038      0.191 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[8\]_NEW2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.455      0.417 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[8\]_NEW2\|combout " "     6.455      0.417 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|led_8seg_kcpsm\|program_counter\[8\]_NEW2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.596      1.141 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a4\|portaaddr\[8\] " "     7.596      1.141 FF    IC  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|pracpico_block_ROM_instrucciones\|altsyncram_component\|auto_generated\|ram_block1a4\|portaaddr\[8\]" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.916      0.320 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg8 " "     7.916      0.320 FF  CELL  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg8" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.406      3.406  F        clock network delay " "    13.406      3.406  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.779      0.373           clock pessimism removed " "    13.779      0.373           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.469     -0.310           clock uncertainty " "    13.469     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.469      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg8 " "    13.469      0.000     uTsu  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|general_rom:pracpico_block_ROM_instrucciones\|altsyncram:altsyncram_component\|altsyncram_o8h1:auto_generated\|ram_block1a4~porta_address_reg8" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.916 " "Data Arrival Time  :     7.916" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.469 " "Data Required Time :    13.469" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.553  " "Slack              :     5.553 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025731 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.993 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 9.993" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025796 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025796 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025796 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 9.993  " "Path #1: Setup slack is 9.993 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.561      2.561  R        clock network delay " "     2.561      2.561  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.561      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\] " "     2.561      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\]" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 761 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.561      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\]\|q " "     2.561      0.000 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[6\]\|q" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 761 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.079      1.518 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|datac " "     4.079      1.518 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|datac" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 958 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.519      0.440 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout " "     4.519      0.440 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|status_shift_enable~0\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 958 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.088      0.569 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datae " "     5.088      0.569 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|datae" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.272      0.184 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout " "     5.272      0.184 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~5\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.882      0.610 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|datae " "     5.882      0.610 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|datae" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.134      0.252 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout " "     6.134      0.252 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|tdo_internal~3\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 863 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.980      0.846 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|datac " "     6.980      0.846 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|datac" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.394      0.414 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|combout " "     7.394      0.414 FF  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~0\|combout" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.814      0.420 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|datad " "     7.814      0.420 FF    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|datad" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.158      0.344 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|combout " "     8.158      0.344 FR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~6\|combout" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.158      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d " "     8.158      0.000 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo\|d" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.392      0.234 RR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "     8.392      0.234 RR  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.652      1.986  F        clock network delay " "    18.652      1.986  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.695      0.043           clock pessimism removed " "    18.695      0.043           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.385     -0.310           clock uncertainty " "    18.385     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.385      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo " "    18.385      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.392 " "Data Arrival Time  :     8.392" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.385 " "Data Required Time :    18.385" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.993  " "Slack              :     9.993 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025810 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.942 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 14.942" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025822 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025822 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 14.942  " "Path #1: Setup slack is 14.942 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[7\] " "From Node    : scope_sampling_clock_count\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[7\] " "To Node      : regd_actual_7seg_output\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.774      3.774  R        clock network delay " "    23.774      3.774  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.774      0.000     uTco  scope_sampling_clock_count\[7\] " "    23.774      0.000     uTco  scope_sampling_clock_count\[7\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 530 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.774      0.000 FF  CELL  scope_sampling_clock_count\[7\]\|q " "    23.774      0.000 FF  CELL  scope_sampling_clock_count\[7\]\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 530 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.881      1.107 FF    IC  regd_actual_7seg_output\[7\]\|asdata " "    24.881      1.107 FF    IC  regd_actual_7seg_output\[7\]\|asdata" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.396      0.515 FF  CELL  regd_actual_7seg_output\[7\] " "    25.396      0.515 FF  CELL  regd_actual_7seg_output\[7\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.688      0.688  R        clock network delay " "    40.688      0.688  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.338     -0.350           clock uncertainty " "    40.338     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.338      0.000     uTsu  regd_actual_7seg_output\[7\] " "    40.338      0.000     uTsu  regd_actual_7seg_output\[7\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.396 " "Data Arrival Time  :    25.396" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.338 " "Data Required Time :    40.338" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.942  " "Slack              :    14.942 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025831 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.001 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.001" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025854 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025854 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025854 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.001  " "Path #1: Setup slack is 15.001 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|enable_scope " "From Node    : LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|enable_scope" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1 " "To Node      : scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk (INVERTED) " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.786      3.786  R        clock network delay " "     3.786      3.786  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.786      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|enable_scope " "     3.786      0.000     uTco  LCD_Scope_Encapsulated_pacoblaze_wrapper:LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze:LCD_Scope_Encapsulated_pacoblaze_inst\|LCD_SCOPE_Verilog_pacoblaze:Internal_LCD_Scope\|enable_scope" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.786      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|enable_scope\|q " "     3.786      0.000 FF  CELL  LCD_LED_scope\|LCD_Scope_Encapsulated_pacoblaze_inst\|Internal_LCD_Scope\|enable_scope\|q" {  } { { "LCD_Scope_Encapsulated_pacoblaze.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/LCD_Scope_Encapsulated_pacoblaze.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.380      1.594 FF    IC  comb~0\|datab " "     5.380      1.594 FF    IC  comb~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.853      0.473 FF  CELL  comb~0\|combout " "     5.853      0.473 FF  CELL  comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.853      0.000 FF    IC  LCD_scope_channelA\|sync_enable\|reg1\|d " "     5.853      0.000 FF    IC  LCD_scope_channelA\|sync_enable\|reg1\|d" {  } { { "doublesync.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/doublesync.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.070      0.217 FF  CELL  scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1 " "     6.070      0.217 FF  CELL  scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1" {  } { { "doublesync.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/doublesync.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.421      1.421  F        clock network delay " "    21.421      1.421  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.071     -0.350           clock uncertainty " "    21.071     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.071      0.000     uTsu  scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1 " "    21.071      0.000     uTsu  scope_capture:LCD_scope_channelA\|doublesync:sync_enable\|reg1" {  } { { "doublesync.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/doublesync.v" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.070 " "Data Arrival Time  :     6.070" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.071 " "Data Required Time :    21.071" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.001  " "Slack              :    15.001 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025862 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.403 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.403" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025867 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025867 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.403  " "Path #1: Setup slack is 15.403 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[3\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.797      3.797  R        clock network delay " "     3.797      3.797  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.797      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[3\] " "     3.797      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_right\|raw_outdata\[3\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.797      0.000 FF  CELL  interface_actual_audio_data_right\|raw_outdata\[3\]\|q " "     3.797      0.000 FF  CELL  interface_actual_audio_data_right\|raw_outdata\[3\]\|q" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.300      0.503 FF    IC  interface_actual_audio_data_right\|outdata\[3\]\|asdata " "     4.300      0.503 FF    IC  interface_actual_audio_data_right\|outdata\[3\]\|asdata" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.807      0.507 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\] " "     4.807      0.507 FF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.560      0.560  F        clock network delay " "    20.560      0.560  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.210     -0.350           clock uncertainty " "    20.210     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.210      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\] " "    20.210      0.000     uTsu  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[3\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.807 " "Data Arrival Time  :     4.807" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.210 " "Data Required Time :    20.210" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.403  " "Slack              :    15.403 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025876 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.635 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 15.635" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025882 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025882 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025882 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 15.635  " "Path #1: Setup slack is 15.635 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "From Node    : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.686      2.686 FF    IC  audio_control\|u4\|LRCK_1X~0\|datae " "    22.686      2.686 FF    IC  audio_control\|u4\|LRCK_1X~0\|datae" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.870      0.184 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout " "    22.870      0.184 FF  CELL  audio_control\|u4\|LRCK_1X~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.578      2.708 FF    IC  audio_control\|u4\|LRCK_1X~feeder\|dataf " "    25.578      2.708 FF    IC  audio_control\|u4\|LRCK_1X~feeder\|dataf" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.648      0.070 FF  CELL  audio_control\|u4\|LRCK_1X~feeder\|combout " "    25.648      0.070 FF  CELL  audio_control\|u4\|LRCK_1X~feeder\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.648      0.000 FF    IC  audio_control\|u4\|LRCK_1X\|d " "    25.648      0.000 FF    IC  audio_control\|u4\|LRCK_1X\|d" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.867      0.219 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    25.867      0.219 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.882      1.882  R        clock network delay " "    41.882      1.882  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.502     -0.380           clock uncertainty " "    41.502     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.502      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    41.502      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    25.867 " "Data Arrival Time  :    25.867" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.502 " "Data Required Time :    41.502" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.635  " "Slack              :    15.635 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025891 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.074 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.074" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025899 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025899 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025899 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 17.074  " "Path #1: Setup slack is 17.074 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_up_event_trigger " "From Node    : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_up_event_trigger " "To Node      : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : speed_up_event_trigger (INVERTED) " "Launch Clock : speed_up_event_trigger (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 480 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.586      0.586 FF    IC  speed_up_event_trigger~0\|dataa " "    20.586      0.586 FF    IC  speed_up_event_trigger~0\|dataa" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 480 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.065      0.479 FF  CELL  speed_up_event_trigger~0\|combout " "    21.065      0.479 FF  CELL  speed_up_event_trigger~0\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 480 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.860      1.795 FF    IC  speed_up_event_trigger~feeder\|dataa " "    22.860      1.795 FF    IC  speed_up_event_trigger~feeder\|dataa" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 480 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.313      0.453 FF  CELL  speed_up_event_trigger~feeder\|combout " "    23.313      0.453 FF  CELL  speed_up_event_trigger~feeder\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 480 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.313      0.000 FF    IC  speed_up_event_trigger\|d " "    23.313      0.000 FF    IC  speed_up_event_trigger\|d" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 480 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.532      0.219 FF  CELL  speed_up_event_trigger " "    23.532      0.219 FF  CELL  speed_up_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 480 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.986      0.986  R        clock network delay " "    40.986      0.986  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.606     -0.380           clock uncertainty " "    40.606     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.606      0.000     uTsu  speed_up_event_trigger " "    40.606      0.000     uTsu  speed_up_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 480 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.532 " "Data Arrival Time  :    23.532" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.606 " "Data Required Time :    40.606" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.074  " "Slack              :    17.074 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025906 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.520 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.520" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025911 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025911 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025911 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 17.520  " "Path #1: Setup slack is 17.520 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "     0.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.703      0.703 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa " "     0.703      0.703 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.206      0.503 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "     1.206      0.503 RF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.406      1.200 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|asdata " "     2.406      1.200 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.921      0.515 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "     2.921      0.515 FF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.821      0.821  F        clock network delay " "    20.821      0.821  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.441     -0.380           clock uncertainty " "    20.441     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.441      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.441      0.000     uTsu  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.921 " "Data Arrival Time  :     2.921" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    20.441 " "Data Required Time :    20.441" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.520  " "Slack              :    17.520 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025917 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 33.140 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 33.140" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025922 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025922 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025922 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 33.140  " "Path #1: Setup slack is 33.140 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.676      2.676  F        clock network delay " "    22.676      2.676  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.676      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    22.676      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.676      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q " "    22.676      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.327      3.651 FF    IC  audio_control\|u5\|Add0~1\|dataa " "    26.327      3.651 FF    IC  audio_control\|u5\|Add0~1\|dataa" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.783      0.456 FF  CELL  audio_control\|u5\|Add0~1\|combout " "    26.783      0.456 FF  CELL  audio_control\|u5\|Add0~1\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.911      1.128 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|asdata " "    27.911      1.128 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.426      0.515 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "    28.426      0.515 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    60.000     60.000           latch edge time " "    60.000     60.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    61.880      1.880  F        clock network delay " "    61.880      1.880  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    61.946      0.066           clock pessimism removed " "    61.946      0.066           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    61.566     -0.380           clock uncertainty " "    61.566     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    61.566      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "    61.566      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    28.426 " "Data Arrival Time  :    28.426" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    61.566 " "Data Required Time :    61.566" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    33.140  " "Slack              :    33.140 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025931 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 34.124 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 34.124" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025938 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025938 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025938 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 34.124  " "Path #1: Setup slack is 34.124 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[4\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_GO " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_GO" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.215      1.215  R        clock network delay " "     1.215      1.215  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.215      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[4\] " "     1.215      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|LUT_INDEX\[4\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.215      0.000 FF  CELL  audio_control\|u3\|LUT_INDEX\[4\]\|q " "     1.215      0.000 FF  CELL  audio_control\|u3\|LUT_INDEX\[4\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.738      1.523 FF    IC  audio_control\|u3\|LessThan1~0\|dataa " "     2.738      1.523 FF    IC  audio_control\|u3\|LessThan1~0\|dataa" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.218      0.480 FF  CELL  audio_control\|u3\|LessThan1~0\|combout " "     3.218      0.480 FF  CELL  audio_control\|u3\|LessThan1~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.945      0.727 FF    IC  audio_control\|u3\|mI2C_GO~0\|datac " "     3.945      0.727 FF    IC  audio_control\|u3\|mI2C_GO~0\|datac" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.380      0.435 FF  CELL  audio_control\|u3\|mI2C_GO~0\|combout " "     4.380      0.435 FF  CELL  audio_control\|u3\|mI2C_GO~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.026      1.646 FF    IC  audio_control\|u3\|mI2C_GO\|asdata " "     6.026      1.646 FF    IC  audio_control\|u3\|mI2C_GO\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.539      0.513 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_GO " "     6.539      0.513 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_GO" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.038      1.038  R        clock network delay " "    41.038      1.038  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.043      0.005           clock pessimism removed " "    41.043      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.663     -0.380           clock uncertainty " "    40.663     -0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.663      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_GO " "    40.663      0.000     uTsu  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_GO" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.539 " "Data Arrival Time  :     6.539" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.663 " "Data Required Time :    40.663" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    34.124  " "Slack              :    34.124 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025945 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.158 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.158" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025969 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025969 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025969 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.158  " "Path #1: Hold slack is 0.158 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[145\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[145\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[145\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[145\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "Launch Clock : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.067      1.067  R        clock network delay " "     1.067      1.067  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.067      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[145\] " "     1.067      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[145\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.067      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[145\]\|q " "     1.067      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[0\]\[145\]\|q" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.813      0.746 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[145\]~feeder\|dataa " "     1.813      0.746 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[145\]~feeder\|dataa" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.197      0.384 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[145\]~feeder\|combout " "     2.197      0.384 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[145\]~feeder\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.197      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[145\]\|d " "     2.197      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[145\]\|d" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.254      0.057 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[145\] " "     2.254      0.057 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[145\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.101      2.101  R        clock network delay " "     2.101      2.101  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.096     -0.005           clock pessimism removed " "     2.096     -0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.096      0.000           clock uncertainty " "     2.096      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.096      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[145\] " "     2.096      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|acq_data_in_pipe_reg\[1\]\[145\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1441 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.254 " "Data Arrival Time  :     2.254" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.096 " "Data Required Time :     2.096" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.158  " "Slack              :     0.158 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584025976 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.247 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.247" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026019 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026019 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026019 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.247  " "Path #1: Hold slack is 0.247 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\] " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]~DUPLICATE " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.155      2.155  R        clock network delay " "     2.155      2.155  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.155      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\] " "     2.155      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.155      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]\|q " "     2.155      0.000 FF  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]\|q" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.375      0.220 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr~0\|datae " "     2.375      0.220 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr~0\|datae" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1821 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.513      0.138 FR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr~0\|combout " "     2.513      0.138 FR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr~0\|combout" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1821 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.513      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]~DUPLICATE\|d " "     2.513      0.000 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]~DUPLICATE\|d" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.576      0.063 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]~DUPLICATE " "     2.576      0.063 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]~DUPLICATE" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.478      2.478  R        clock network delay " "     2.478      2.478  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.329     -0.149           clock pessimism removed " "     2.329     -0.149           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.329      0.000           clock uncertainty " "     2.329      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.329      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]~DUPLICATE " "     2.329      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|serial_crc_16:\\tdo_crc_gen:tdo_crc_calc\|lfsr\[0\]~DUPLICATE" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1825 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.576 " "Data Arrival Time  :     2.576" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.329 " "Data Required Time :     2.329" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.247  " "Slack              :     0.247 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026028 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.274 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.274" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026037 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026037 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026037 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.274  " "Path #1: Hold slack is 0.274 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[8\] " "From Node    : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[8\]~DUPLICATE " "To Node      : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[8\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Launch Clock : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Latch Clock  : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.026      1.026  R        clock network delay " "     1.026      1.026  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.026      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[8\] " "     1.026      0.000     uTco  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[8\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.026      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[8\]\|q " "     1.026      0.000 FF  CELL  audio_control\|u3\|mI2C_DATA\[8\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.226      0.200 FF    IC  audio_control\|u3\|mI2C_DATA\[8\]~DUPLICATE\|asdata " "     1.226      0.200 FF    IC  audio_control\|u3\|mI2C_DATA\[8\]~DUPLICATE\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.472      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[8\]~DUPLICATE " "     1.472      0.246 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[8\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.289      1.289  R        clock network delay " "     1.289      1.289  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198     -0.091           clock pessimism removed " "     1.198     -0.091           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.000           clock uncertainty " "     1.198      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.198      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[8\]~DUPLICATE " "     1.198      0.000      uTh  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[8\]~DUPLICATE" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.472 " "Data Arrival Time  :     1.472" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.198 " "Data Required Time :     1.198" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.274  " "Slack              :     0.274 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026046 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.287 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.287" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026148 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026148 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026148 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.287  " "Path #1: Hold slack is 0.287 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : speed_up_event_trigger " "Launch Clock : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.675      0.675  R        clock network delay " "     0.675      0.675  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.675      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "     0.675      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.675      0.000 RR  CELL  make_speedup_pulse\|async_trap\|q " "     0.675      0.000 RR  CELL  make_speedup_pulse\|async_trap\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.332      3.657 RR    IC  make_speedup_pulse\|sync1~feeder\|dataf " "     4.332      3.657 RR    IC  make_speedup_pulse\|sync1~feeder\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.381      0.049 RR  CELL  make_speedup_pulse\|sync1~feeder\|combout " "     4.381      0.049 RR  CELL  make_speedup_pulse\|sync1~feeder\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.381      0.000 RR    IC  make_speedup_pulse\|sync1\|d " "     4.381      0.000 RR    IC  make_speedup_pulse\|sync1\|d" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.436      0.055 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "     4.436      0.055 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      3.799  R        clock network delay " "     3.799      3.799  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.149      0.350           clock uncertainty " "     4.149      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.149      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1 " "     4.149      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|sync1" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.436 " "Data Arrival Time  :     4.436" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.149 " "Data Required Time :     4.149" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.287  " "Slack              :     0.287 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026160 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.434 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.434" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026212 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026212 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.434  " "Path #1: Hold slack is 0.434 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "From Node    : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "To Node      : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q " "     0.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.011      1.011 RR    IC  audio_control\|u4\|oAUD_BCK~0\|dataf " "     1.011      1.011 RR    IC  audio_control\|u4\|oAUD_BCK~0\|dataf" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.062      0.051 RR  CELL  audio_control\|u4\|oAUD_BCK~0\|combout " "     1.062      0.051 RR  CELL  audio_control\|u4\|oAUD_BCK~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.718      0.656 RR    IC  audio_control\|u4\|oAUD_BCK~feeder\|datab " "     1.718      0.656 RR    IC  audio_control\|u4\|oAUD_BCK~feeder\|datab" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.095      0.377 RR  CELL  audio_control\|u4\|oAUD_BCK~feeder\|combout " "     2.095      0.377 RR  CELL  audio_control\|u4\|oAUD_BCK~feeder\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.095      0.000 RR    IC  audio_control\|u4\|oAUD_BCK\|d " "     2.095      0.000 RR    IC  audio_control\|u4\|oAUD_BCK\|d" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.152      0.057 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     2.152      0.057 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.338      1.338  R        clock network delay " "     1.338      1.338  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.718      0.380           clock uncertainty " "     1.718      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.718      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "     1.718      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.152 " "Data Arrival Time  :     2.152" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.718 " "Data Required Time :     1.718" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.434  " "Slack              :     0.434 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026220 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.496 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.496" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026226 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026226 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.496  " "Path #1: Hold slack is 0.496 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "From Node    : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Launch Clock : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.062      2.062  F        clock network delay " "    22.062      2.062  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.062      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    22.062      0.000     uTco  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.062      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q " "    22.062      0.000 FF  CELL  audio_control\|u5\|SEL_Cont\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.368      0.306 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|dataf " "    22.368      0.306 FF    IC  audio_control\|u5\|SEL_Cont\[0\]~0\|dataf" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.423      0.055 FR  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout " "    22.423      0.055 FR  CELL  audio_control\|u5\|SEL_Cont\[0\]~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.588      0.165 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|asdata " "    22.588      0.165 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.894      0.306 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    22.894      0.306 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.676      2.676  F        clock network delay " "    22.676      2.676  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.398     -0.278           clock pessimism removed " "    22.398     -0.278           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.398      0.000           clock uncertainty " "    22.398      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.398      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    22.398      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.894 " "Data Arrival Time  :    22.894" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.398 " "Data Required Time :    22.398" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.496  " "Slack              :     0.496 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026235 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.556 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.556" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026242 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026242 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026242 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.556  " "Path #1: Hold slack is 0.556 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_down_event_trigger " "From Node    : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_down_event_trigger " "To Node      : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : speed_down_event_trigger " "Launch Clock : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR  CELL  speed_down_event_trigger\|q " "     0.000      0.000 RR  CELL  speed_down_event_trigger\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 481 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.237      0.237 RR    IC  speed_down_event_trigger~0\|dataf " "     0.237      0.237 RR    IC  speed_down_event_trigger~0\|dataf" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 481 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.288      0.051 RR  CELL  speed_down_event_trigger~0\|combout " "     0.288      0.051 RR  CELL  speed_down_event_trigger~0\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 481 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.573      1.285 RR    IC  speed_down_event_trigger~feeder\|datab " "     1.573      1.285 RR    IC  speed_down_event_trigger~feeder\|datab" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 481 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.950      0.377 RR  CELL  speed_down_event_trigger~feeder\|combout " "     1.950      0.377 RR  CELL  speed_down_event_trigger~feeder\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 481 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.950      0.000 RR    IC  speed_down_event_trigger\|d " "     1.950      0.000 RR    IC  speed_down_event_trigger\|d" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 481 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.007      0.057 RR  CELL  speed_down_event_trigger " "     2.007      0.057 RR  CELL  speed_down_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 481 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.071      1.071  R        clock network delay " "     1.071      1.071  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.451      0.380           clock uncertainty " "     1.451      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.451      0.000      uTh  speed_down_event_trigger " "     1.451      0.000      uTh  speed_down_event_trigger" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 481 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.007 " "Data Arrival Time  :     2.007" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.451 " "Data Required Time :     1.451" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.556  " "Slack              :     0.556 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026250 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.591 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.591" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026257 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026257 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.591  " "Path #1: Hold slack is 0.591 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "From Node    : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "To Node      : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED) " "Launch Clock : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000  F        clock network delay " "    20.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.685      0.685 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa " "    20.685      0.685 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|dataa" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.059      0.374 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout " "    21.059      0.374 FR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]~0\|combout" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.882      0.823 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|asdata " "    21.882      0.823 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|asdata" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.190      0.308 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    22.190      0.308 RR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.219      1.219  F        clock network delay " "    21.219      1.219  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.599      0.380           clock uncertainty " "    21.599      0.380           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.599      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    21.599      0.000      uTh  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.190 " "Data Arrival Time  :    22.190" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.599 " "Data Required Time :    21.599" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.591  " "Slack              :     0.591 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026264 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.167 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.167" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk\}\] " "-to_clock \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026270 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026270 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026270 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.167  " "Path #1: Hold slack is 2.167 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : scope_sampling_clock_count\[14\] " "From Node    : scope_sampling_clock_count\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : regd_actual_7seg_output\[14\] " "To Node      : regd_actual_7seg_output\[14\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "Latch Clock  : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.312      3.312  R        clock network delay " "     3.312      3.312  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.312      0.000     uTco  scope_sampling_clock_count\[14\] " "     3.312      0.000     uTco  scope_sampling_clock_count\[14\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 530 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.312      0.000 FF  CELL  scope_sampling_clock_count\[14\]\|q " "     3.312      0.000 FF  CELL  scope_sampling_clock_count\[14\]\|q" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 530 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.504      0.192 FF    IC  regd_actual_7seg_output\[14\]~feeder\|dataf " "     3.504      0.192 FF    IC  regd_actual_7seg_output\[14\]~feeder\|dataf" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.549      0.045 FF  CELL  regd_actual_7seg_output\[14\]~feeder\|combout " "     3.549      0.045 FF  CELL  regd_actual_7seg_output\[14\]~feeder\|combout" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.549      0.000 FF    IC  regd_actual_7seg_output\[14\]\|d " "     3.549      0.000 FF    IC  regd_actual_7seg_output\[14\]\|d" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.606      0.057 FF  CELL  regd_actual_7seg_output\[14\] " "     3.606      0.057 FF  CELL  regd_actual_7seg_output\[14\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.089      1.089  R        clock network delay " "     1.089      1.089  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.439      0.350           clock uncertainty " "     1.439      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.439      0.000      uTh  regd_actual_7seg_output\[14\] " "     1.439      0.000      uTh  regd_actual_7seg_output\[14\]" {  } { { "Basic_Organ_Solution.v" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/Basic_Organ_Solution.v" 569 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.606 " "Data Arrival Time  :     3.606" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.439 " "Data Required Time :     1.439" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.167  " "Slack              :     2.167 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026278 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.347 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 2.347" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|LRCK_1X\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026283 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026283 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026283 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 2.347  " "Path #1: Hold slack is 2.347 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[4\] " "From Node    : to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[4\] " "To Node      : to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.349      3.349  R        clock network delay " "     3.349      3.349  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.349      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[4\] " "     3.349      0.000     uTco  to_slow_clk_interface:interface_actual_audio_data_left\|raw_outdata\[4\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.349      0.000 RR  CELL  interface_actual_audio_data_left\|raw_outdata\[4\]\|q " "     3.349      0.000 RR  CELL  interface_actual_audio_data_left\|raw_outdata\[4\]\|q" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.857      0.508 RR    IC  interface_actual_audio_data_left\|outdata\[4\]~feeder\|dataf " "     3.857      0.508 RR    IC  interface_actual_audio_data_left\|outdata\[4\]~feeder\|dataf" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.906      0.049 RR  CELL  interface_actual_audio_data_left\|outdata\[4\]~feeder\|combout " "     3.906      0.049 RR  CELL  interface_actual_audio_data_left\|outdata\[4\]~feeder\|combout" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.906      0.000 RR    IC  interface_actual_audio_data_left\|outdata\[4\]\|d " "     3.906      0.000 RR    IC  interface_actual_audio_data_left\|outdata\[4\]\|d" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.963      0.057 RR  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[4\] " "     3.963      0.057 RR  CELL  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[4\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.266      1.266  R        clock network delay " "     1.266      1.266  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.616      0.350           clock uncertainty " "     1.616      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.616      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[4\] " "     1.616      0.000      uTh  to_slow_clk_interface:interface_actual_audio_data_left\|outdata\[4\]" {  } { { "to_slow_clk_interface.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/to_slow_clk_interface.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.963 " "Data Arrival Time  :     3.963" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.616 " "Data Required Time :     1.616" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.347  " "Slack              :     2.347 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026291 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.531 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.531" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026296 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026296 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026296 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.531  " "Path #1: Recovery slack is 4.531 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.010      4.010  F        clock network delay " "    34.010      4.010  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.010      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    34.010      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.010      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    34.010      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.610      0.600 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf " "    34.610      0.600 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.683      0.073 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    34.683      0.073 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.326      0.643 FF    IC  make_speedup_pulse\|async_trap\|clrn " "    35.326      0.643 FF    IC  make_speedup_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.794      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    35.794      0.468 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.675      0.675  R        clock network delay " "    40.675      0.675  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.325     -0.350           clock uncertainty " "    40.325     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.325      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    40.325      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    35.794 " "Data Arrival Time  :    35.794" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.325 " "Data Required Time :    40.325" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.531  " "Slack              :     4.531 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026303 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.761 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.761" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026309 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026309 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026309 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 4.761  " "Path #1: Recovery slack is 4.761 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.000     30.000           launch edge time " "    30.000     30.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.010      4.010  F        clock network delay " "    34.010      4.010  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.010      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    34.010      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.010      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    34.010      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.230      0.220 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf " "    34.230      0.220 FF    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.303      0.073 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    34.303      0.073 FF  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.103      0.800 FF    IC  make_speedown_pulse\|async_trap\|clrn " "    35.103      0.800 FF    IC  make_speedown_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.579      0.476 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    35.579      0.476 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.690      0.690  R        clock network delay " "    40.690      0.690  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.340     -0.350           clock uncertainty " "    40.340     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.340      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    40.340      0.000     uTsu  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    35.579 " "Data Arrival Time  :    35.579" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.340 " "Data Required Time :    40.340" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.761  " "Slack              :     4.761 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026318 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.199 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.199" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026324 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026324 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026324 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.199  " "Path #1: Recovery slack is 6.199 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\] " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|speed_control_const\[3\] " "To Node      : speed_reg_control:speed_reg_control_inst\|speed_control_const\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.981      3.981  F        clock network delay " "    13.981      3.981  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.981      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\] " "    13.981      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|sync_srl16_inferred\[1\]" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.981      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|sync_srl16_inferred\[1\]\|q " "    13.981      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|sync_srl16_inferred\[1\]\|q" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.358      2.377 FF    IC  speed_reg_control_inst\|speed_control_const\[3\]\|clrn " "    16.358      2.377 FF    IC  speed_reg_control_inst\|speed_control_const\[3\]\|clrn" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.826      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|speed_control_const\[3\] " "    16.826      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|speed_control_const\[3\]" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.295      3.295  R        clock network delay " "    23.295      3.295  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.335      0.040           clock pessimism removed " "    23.335      0.040           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.025     -0.310           clock uncertainty " "    23.025     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.025      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|speed_control_const\[3\] " "    23.025      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|speed_control_const\[3\]" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.826 " "Data Arrival Time  :    16.826" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.025 " "Data Required Time :    23.025" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.199  " "Slack              :     6.199 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026333 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.581 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.581" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026340 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026340 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026340 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026340 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 13.581  " "Path #1: Recovery slack is 13.581 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.774      3.774  R        clock network delay " "    23.774      3.774  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.774      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "    23.774      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.774      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "    23.774      0.000 FF  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.278      2.504 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "    26.278      2.504 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.746      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    26.746      0.468 FR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.677      0.677  R        clock network delay " "    40.677      0.677  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.327     -0.350           clock uncertainty " "    40.327     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.327      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    40.327      0.000     uTsu  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.746 " "Data Arrival Time  :    26.746" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    40.327 " "Data Required Time :    40.327" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.581  " "Slack              :    13.581 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026349 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.311 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.311" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026353 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026353 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026353 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.311  " "Path #1: Recovery slack is 14.311 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.791      3.791  R        clock network delay " "     3.791      3.791  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.791      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.791      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.791      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "     3.791      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.742      2.951 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|clrn " "     6.742      2.951 FF    IC  audio_control\|u5\|SEL_Cont\[2\]\|clrn" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.219      0.477 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "     7.219      0.477 FF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.880      1.880  F        clock network delay " "    21.880      1.880  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.530     -0.350           clock uncertainty " "    21.530     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.530      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\] " "    21.530      0.000     uTsu  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[2\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.219 " "Data Arrival Time  :     7.219" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.530 " "Data Required Time :    21.530" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.311  " "Slack              :    14.311 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026362 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.537 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.537" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026367 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026367 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 14.537  " "Path #1: Recovery slack is 14.537 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.791      3.791  R        clock network delay " "    23.791      3.791  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.791      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.791      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.791      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "    23.791      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.518      2.727 FF    IC  audio_control\|u4\|LRCK_1X\|clrn " "    26.518      2.727 FF    IC  audio_control\|u4\|LRCK_1X\|clrn" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.995      0.477 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    26.995      0.477 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.000     40.000           latch edge time " "    40.000     40.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.882      1.882  R        clock network delay " "    41.882      1.882  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.532     -0.350           clock uncertainty " "    41.532     -0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.532      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    41.532      0.000     uTsu  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.995 " "Data Arrival Time  :    26.995" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    41.532 " "Data Required Time :    41.532" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    14.537  " "Slack              :    14.537 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026374 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.375 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026419 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026419 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026419 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.375  " "Path #1: Recovery slack is 15.375 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "From Node    : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE " "To Node      : sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck (INVERTED) " "Latch Clock  : altera_reserved_tck (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.976      1.976  R        clock network delay " "     1.976      1.976  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.976      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "     1.976      0.000     uTco  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|sld_shadow_jsm:shadow_jsm\|state\[8\]" {  } { { "sld_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.976      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q " "     1.976      0.000 RR  CELL  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|shadow_jsm\|state\[8\]\|q" {  } { { "sld_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd" 1371 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.557      0.581 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE\|clrn " "     2.557      0.581 RR    IC  auto_hub\|\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|sldfabric\|\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE\|clrn" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.037      0.480 RF  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE " "     3.037      0.480 RF  CELL  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666     16.666           latch edge time " "    16.666     16.666           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.651      1.985  F        clock network delay " "    18.651      1.985  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.722      0.071           clock pessimism removed " "    18.722      0.071           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.412     -0.310           clock uncertainty " "    18.412     -0.310           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.412      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE " "    18.412      0.000     uTsu  sld_hub:auto_hub\|alt_sld_fab:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric\|alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|tdo~DUPLICATE" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.037 " "Data Arrival Time  :     3.037" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.412 " "Data Required Time :    18.412" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.375  " "Slack              :    15.375 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026428 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.828 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.828" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{altera_reserved_tck\}\] " "-to_clock \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026462 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026462 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026462 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.828  " "Path #1: Removal slack is 0.828 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "From Node    : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[614\] " "To Node      : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[614\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : altera_reserved_tck " "Launch Clock : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : altera_reserved_tck " "Latch Clock  : altera_reserved_tck" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.251      2.251  R        clock network delay " "     2.251      2.251  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.251      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " "     2.251      0.000     uTco  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.251      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q " "     2.251      0.000 RR  CELL  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|reset_all\|q" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.223      0.972 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[614\]\|clrn " "     3.223      0.972 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|ela_control\|\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|trigger_condition_deserialize\|dffs\[614\]\|clrn" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.654      0.431 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[614\] " "     3.654      0.431 RF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[614\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.874      2.874  R        clock network delay " "     2.874      2.874  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.826     -0.048           clock pessimism removed " "     2.826     -0.048           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.826      0.000           clock uncertainty " "     2.826      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.826      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[614\] " "     2.826      0.000      uTh  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[614\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 57 7 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.654 " "Data Arrival Time  :     3.654" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.826 " "Data Required Time :     2.826" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.828  " "Slack              :     0.828 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026471 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.449 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.449" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026483 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026483 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026483 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.449  " "Path #1: Removal slack is 1.449 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "To Node      : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Latch Clock  : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.338      3.338  R        clock network delay " "    23.338      3.338  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.338      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "    23.338      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.338      0.000 RR  CELL  audio_control\|r0\|oRESET\|q " "    23.338      0.000 RR  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.012      0.674 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|clrn " "    24.012      0.674 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|clrn" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.475      0.463 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    24.475      0.463 RR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.676      2.676  F        clock network delay " "    22.676      2.676  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.026      0.350           clock uncertainty " "    23.026      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.026      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    23.026      0.000      uTh  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.475 " "Data Arrival Time  :    24.475" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.026 " "Data Required Time :    23.026" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.449  " "Slack              :     1.449 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026493 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.523 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.523" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\] " "-to_clock \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026499 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026499 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026499 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.523  " "Path #1: Removal slack is 2.523 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "From Node    : audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[2\] " "To Node      : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Latch Clock  : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      3.338  R        clock network delay " "     3.338      3.338  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET " "     3.338      0.000     uTco  audio_controller:audio_control\|Reset_Delay:r0\|oRESET" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.338      0.000 FF  CELL  audio_control\|r0\|oRESET\|q " "     3.338      0.000 FF  CELL  audio_control\|r0\|oRESET\|q" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.805      0.467 FF    IC  audio_control\|u4\|LRCK_1X_DIV\[2\]\|clrn " "     3.805      0.467 FF    IC  audio_control\|u4\|LRCK_1X_DIV\[2\]\|clrn" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.234      0.429 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[2\] " "     4.234      0.429 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[2\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.361      1.361  R        clock network delay " "     1.361      1.361  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.711      0.350           clock uncertainty " "     1.711      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.711      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[2\] " "     1.711      0.000      uTh  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X_DIV\[2\]" {  } { { "audio_controller.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/audio_controller.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.234 " "Data Arrival Time  :     4.234" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.711 " "Data Required Time :     1.711" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.523  " "Slack              :     2.523 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026509 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.356 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.356" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "-to_clock \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026516 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 4.356  " "Path #1: Removal slack is 4.356 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "From Node    : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "To Node      : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 " "Launch Clock : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : doublesync:key2_doublsync\|reg2 " "Latch Clock  : doublesync:key2_doublsync\|reg2" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.319      3.319  R        clock network delay " "     3.319      3.319  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.319      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal " "     3.319      0.000     uTco  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|actual_auto_reset_signal" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.319      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q " "     3.319      0.000 RR  CELL  speed_reg_control_inst\|make_song_restart_signal\|actual_auto_reset_signal\|q" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.151      1.832 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn " "     5.151      1.832 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clrn" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.582      0.431 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     5.582      0.431 RF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.876      0.876  R        clock network delay " "     0.876      0.876  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.226      0.350           clock uncertainty " "     1.226      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.226      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     1.226      0.000      uTh  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } { { "speed_reg_control.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/speed_reg_control.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.582 " "Data Arrival Time  :     5.582" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.226 " "Data Required Time :     1.226" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.356  " "Slack              :     4.356 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026524 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.333 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 10.333" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{CLOCK_50\}\] " "-to_clock \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026529 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026529 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026529 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 10.333  " "Path #1: Removal slack is 10.333 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1 " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLOCK_50 " "Latch Clock  : CLOCK_50" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.397      3.397  F        clock network delay " "    13.397      3.397  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.397      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    13.397      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.397      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    13.397      0.000 FF  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.600      0.203 FF    IC  make_speedown_pulse\|sync1\|clrn " "    13.600      0.203 FF    IC  make_speedown_pulse\|sync1\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.024      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1 " "    14.024      0.424 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.806      3.806  R        clock network delay " "     3.806      3.806  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.421     -0.385           clock pessimism removed " "     3.421     -0.385           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.691      0.270           clock uncertainty " "     3.691      0.270           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.691      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1 " "     3.691      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|sync1" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.024 " "Data Arrival Time  :    14.024" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.691 " "Data Required Time :     3.691" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.333  " "Slack              :    10.333 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026537 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.484 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.484" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_down_event_trigger\}\] " "-to_clock \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026578 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026578 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026578 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.484  " "Path #1: Removal slack is 13.484 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_down_event_trigger " "Latch Clock  : speed_down_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.397      3.397  F        clock network delay " "    13.397      3.397  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.397      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal " "    13.397      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.397      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q " "    13.397      0.000 RR  CELL  make_speedown_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.624      0.227 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf " "    13.624      0.227 RR    IC  make_speedown_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.675      0.051 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout " "    13.675      0.051 RR  CELL  make_speedown_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.299      0.624 RR    IC  make_speedown_pulse\|async_trap\|clrn " "    14.299      0.624 RR    IC  make_speedown_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.725      0.426 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    14.725      0.426 RF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.891      0.891  R        clock network delay " "     0.891      0.891  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.241      0.350           clock uncertainty " "     1.241      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.241      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "     1.241      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.725 " "Data Arrival Time  :    14.725" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.241 " "Data Required Time :     1.241" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.484  " "Slack              :    13.484 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026588 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.699 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.699" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{speed_up_event_trigger\}\] " "-to_clock \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026593 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026593 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 13.699  " "Path #1: Removal slack is 13.699 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "From Node    : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "To Node      : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLOCK_50 (INVERTED) " "Launch Clock : CLOCK_50 (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : speed_up_event_trigger " "Latch Clock  : speed_up_event_trigger" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.397      3.397  F        clock network delay " "    13.397      3.397  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.397      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal " "    13.397      0.000     uTco  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|actual_auto_reset_signal" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.397      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q " "    13.397      0.000 FF  CELL  make_speedup_pulse\|actual_auto_reset_signal\|q" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.916      0.519 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf " "    13.916      0.519 FF    IC  make_speedup_pulse\|actual_async_sig_reset\|dataf" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.963      0.047 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout " "    13.963      0.047 FF  CELL  make_speedup_pulse\|actual_async_sig_reset\|combout" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.511      0.548 FF    IC  make_speedup_pulse\|async_trap\|clrn " "    14.511      0.548 FF    IC  make_speedup_pulse\|async_trap\|clrn" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.923      0.412 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    14.923      0.412 FR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.874      0.874  R        clock network delay " "     0.874      0.874  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.224      0.350           clock uncertainty " "     1.224      0.350           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.224      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "     1.224      0.000      uTh  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } { { "async_trap_and_reset_gen_1_pulse.qxp" "" { Text "C:/Users/Melika/Documents/GitHub/CPEN311/lab1_template_de1soc/async_trap_and_reset_gen_1_pulse.qxp" -1 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.923 " "Data Arrival Time  :    14.923" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.224 " "Data Required Time :     1.224" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    13.699  " "Slack              :    13.699 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026601 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.450 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 8.450" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026608 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026608 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026608 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026608 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 8.450  " "Path #1: slack is 8.450 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.991      0.991 FF  CELL  CLOCK_50~input\|o " "    10.991      0.991 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.027      5.036 FF    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk " "    16.027      5.036 FF    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.641      0.614 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    16.641      0.614 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.661      0.661 RR  CELL  CLOCK_50~input\|o " "    20.661      0.661 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.594      3.933 RR    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk " "    24.594      3.933 RR    IC  audio_control\|u3\|mI2C_CTRL_CLK\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.966      0.372 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    24.966      0.372 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    25.648      0.682           clock pessimism removed " "    25.648      0.682           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.007 " "Actual Width     :     9.007" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     8.450 " "Slack            :     8.450" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026619 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 15.136 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 15.136" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{altera_reserved_tck\}\] " "Targets: \[get_clocks \{altera_reserved_tck\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026626 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026626 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026626 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026626 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 15.136  " "Path #1: slack is 15.136 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a80~CLOCK1_ENABLE1_0 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a80~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : altera_reserved_tck " "Clock            : altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666     16.666           launch edge time " "    16.666     16.666           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000           source latency " "    16.666      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000           altera_reserved_tck " "    16.666      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    16.666      0.000 FF    IC  altera_reserved_tck~input\|i " "    16.666      0.000 FF    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.666      1.000 FF  CELL  altera_reserved_tck~input\|o " "    17.666      1.000 FF  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.666      0.000 FF    IC  altera_internal_jtag\|tck " "    17.666      0.000 FF    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.060      0.394 FF  CELL  altera_internal_jtag\|tckutap " "    18.060      0.394 FF  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.949      1.889 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a80\|clk1 " "    19.949      1.889 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a80\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.129      0.180 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a80~CLOCK1_ENABLE1_0 " "    20.129      0.180 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a80~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333     33.333           launch edge time " "    33.333     33.333           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000           source latency " "    33.333      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000           altera_reserved_tck " "    33.333      0.000           altera_reserved_tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    33.333      0.000 RR    IC  altera_reserved_tck~input\|i " "    33.333      0.000 RR    IC  altera_reserved_tck~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.003      0.670 RR  CELL  altera_reserved_tck~input\|o " "    34.003      0.670 RR  CELL  altera_reserved_tck~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.003      0.000 RR    IC  altera_internal_jtag\|tck " "    34.003      0.000 RR    IC  altera_internal_jtag\|tck" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    34.358      0.355 RR  CELL  altera_internal_jtag\|tckutap " "    34.358      0.355 RR  CELL  altera_internal_jtag\|tckutap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    35.829      1.471 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a80\|clk1 " "    35.829      1.471 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a80\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    35.969      0.140 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a80~CLOCK1_ENABLE1_0 " "    35.969      0.140 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a80~CLOCK1_ENABLE1_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    36.217      0.248           clock pessimism removed " "    36.217      0.248           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    16.088 " "Actual Width     :    16.088" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    15.136 " "Slack            :    15.136" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026637 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.764 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 18.764" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_s...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Generate_LCD_s...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026652 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026652 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026652 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026652 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 18.764  " "Path #1: slack is 18.764 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a40~porta_datain_reg19 " "Node             : sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a40~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "Clock            : Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Generate_LCD_scope_Clk\|outclk\|q " "    20.000      0.000 FF  CELL  Generate_LCD_scope_Clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.551      1.551 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a40\|clk0 " "    21.551      1.551 FF    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a40\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.111      0.560 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a40~porta_datain_reg19 " "    22.111      0.560 FF  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a40~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk " "    40.000      0.000           Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  Generate_LCD_scope_Clk\|outclk\|q " "    40.000      0.000 RR  CELL  Generate_LCD_scope_Clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.175      1.175 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a40\|clk0 " "    41.175      1.175 RR    IC  auto_signaltap_0\|sld_signaltap_body\|sld_signaltap_body\|\\stp_non_zero_ram_gen:stp_buffer_ram\|auto_generated\|ram_block1a40\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.610      0.435 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a40~porta_datain_reg19 " "    41.610      0.435 RR  CELL  sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_88e4:auto_generated\|ram_block1a40~porta_datain_reg19" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.827      0.217           clock pessimism removed " "    41.827      0.217           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.716 " "Actual Width     :    19.716" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    18.764 " "Slack            :    18.764" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026660 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.058 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.058" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|o...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|o...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026663 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026663 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026663 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026663 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.058  " "Path #1: slack is 19.058 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "Node             : audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED) " "Clock            : audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|oAUD_BCK\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.982      1.982 FF    IC  audio_control\|u5\|SEL_Cont\[0\]\|clk " "    21.982      1.982 FF    IC  audio_control\|u5\|SEL_Cont\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.676      0.694 FR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    22.676      0.694 FR  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK " "    40.000      0.000           audio_controller:audio_control\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q " "    40.000      0.000 RR  CELL  audio_control\|u4\|oAUD_BCK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.473      1.473 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|clk " "    41.473      1.473 RR    IC  audio_control\|u5\|SEL_Cont\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.768      0.295 RF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\] " "    41.768      0.295 RF  CELL  audio_controller:audio_control\|audio_converter:u5\|SEL_Cont\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.291      0.523           clock pessimism removed " "    42.291      0.523           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.615 " "Actual Width     :    19.615" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.058 " "Slack            :    19.058" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026672 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.196 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.196" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026675 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026675 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026675 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.196  " "Path #1: slack is 19.196 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "Node             : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.842      1.842 FF    IC  audio_control\|u4\|LRCK_1X\|clk " "    21.842      1.842 FF    IC  audio_control\|u4\|LRCK_1X\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.487      0.645 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    22.487      0.645 FF  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    40.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q " "    40.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.491      1.491 RR    IC  audio_control\|u4\|LRCK_1X\|clk " "    41.491      1.491 RR    IC  audio_control\|u4\|LRCK_1X\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.882      0.391 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    41.882      0.391 RR  CELL  audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.240      0.358           clock pessimism removed " "    42.240      0.358           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.753 " "Actual Width     :    19.753" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.196 " "Slack            :    19.196" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026683 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.348 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.348" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|I2C_AV_Config:u3...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026686 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026686 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.348  " "Path #1: slack is 19.348 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[8\] " "Node             : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[8\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Clock            : audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    20.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q " "    20.000      0.000 FF  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.763      0.763 FF    IC  audio_control\|u3\|mI2C_DATA\[8\]\|clk " "    20.763      0.763 FF    IC  audio_control\|u3\|mI2C_DATA\[8\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.381      0.618 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[8\] " "    21.381      0.618 FF  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[8\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "    40.000      0.000           audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q " "    40.000      0.000 RR  CELL  audio_control\|u3\|mI2C_CTRL_CLK\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.654      0.654 RR    IC  audio_control\|u3\|mI2C_DATA\[8\]\|clk " "    40.654      0.654 RR    IC  audio_control\|u3\|mI2C_DATA\[8\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.026      0.372 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[8\] " "    41.026      0.372 RR  CELL  audio_controller:audio_control\|I2C_AV_Config:u3\|mI2C_DATA\[8\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.286      0.260           clock pessimism removed " "    41.286      0.260           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.905 " "Actual Width     :    19.905" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.348 " "Slack            :    19.348" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026696 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.394 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.394" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|L...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|audio_clock:u4\|L...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026700 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026700 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026700 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026700 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.394  " "Path #1: slack is 19.394 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\] " "Node             : to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED) " "Clock            : audio_controller:audio_control\|audio_clock:u4\|LRCK_1X (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "     0.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  audio_control\|u4\|LRCK_1X\|q " "     0.000      0.000 RR  CELL  audio_control\|u4\|LRCK_1X\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.332      0.332 RR    IC  interface_actual_audio_data_right\|outdata\[0\]\|clk " "     0.332      0.332 RR    IC  interface_actual_audio_data_right\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.966      0.634 RF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\] " "     0.966      0.634 RF  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X " "    20.000      0.000           audio_controller:audio_control\|audio_clock:u4\|LRCK_1X" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q " "    20.000      0.000 FF  CELL  audio_control\|u4\|LRCK_1X\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.205      0.205 FF    IC  interface_actual_audio_data_right\|outdata\[0\]\|clk " "    20.205      0.205 FF    IC  interface_actual_audio_data_right\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.560      0.355 FR  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\] " "    20.560      0.355 FR  CELL  to_slow_clk_interface:interface_actual_audio_data_right\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.917      0.357           clock pessimism removed " "    20.917      0.357           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.951 " "Actual Width     :    19.951" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.394 " "Slack            :    19.394" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026710 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.403 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.403" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{doublesync:key2_doublsync\|reg2\}\] " "Targets: \[get_clocks \{doublesync:key2_doublsync\|reg2\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026712 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026712 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026712 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026712 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.403  " "Path #1: slack is 19.403 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "Node             : speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : doublesync:key2_doublsync\|reg2 " "Clock            : doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           doublesync:key2_doublsync\|reg2 " "     0.000      0.000           doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  key2_doublsync\|reg2\|q " "     0.000      0.000 RR  CELL  key2_doublsync\|reg2\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.326      0.326 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk " "     0.326      0.326 RR    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.876      0.550 RR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "     0.876      0.550 RR  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           doublesync:key2_doublsync\|reg2 " "    20.000      0.000           doublesync:key2_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  key2_doublsync\|reg2\|q " "    20.000      0.000 FF  CELL  key2_doublsync\|reg2\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.199      0.199 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk " "    20.199      0.199 FF    IC  speed_reg_control_inst\|make_song_restart_signal\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.640      0.441 FF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap " "    20.640      0.441 FF  CELL  speed_reg_control:speed_reg_control_inst\|async_trap_and_reset:make_song_restart_signal\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.836      0.196           clock pessimism removed " "    20.836      0.196           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.960 " "Actual Width     :    19.960" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.403 " "Slack            :    19.403" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026721 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.406 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.406" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{speed_up_event_trigger\}\] " "Targets: \[get_clocks \{speed_up_event_trigger\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026724 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026724 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026724 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026724 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.406  " "Path #1: slack is 19.406 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "Node             : async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : speed_up_event_trigger " "Clock            : speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           speed_up_event_trigger " "     0.000      0.000           speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  speed_up_event_trigger\|q " "     0.000      0.000 RR  CELL  speed_up_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.326      0.326 RR    IC  make_speedup_pulse\|async_trap\|clk " "     0.326      0.326 RR    IC  make_speedup_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.874      0.548 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "     0.874      0.548 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           speed_up_event_trigger " "    20.000      0.000           speed_up_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_up_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.199      0.199 FF    IC  make_speedup_pulse\|async_trap\|clk " "    20.199      0.199 FF    IC  make_speedup_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.641      0.442 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap " "    20.641      0.442 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedup_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.837      0.196           clock pessimism removed " "    20.837      0.196           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.963 " "Actual Width     :    19.963" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.406 " "Slack            :    19.406" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026731 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.409 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.409" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{speed_down_event_trigger\}\] " "Targets: \[get_clocks \{speed_down_event_trigger\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026735 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026735 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026735 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.409  " "Path #1: slack is 19.409 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "Node             : async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : speed_down_event_trigger " "Clock            : speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           speed_down_event_trigger " "     0.000      0.000           speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  speed_down_event_trigger\|q " "     0.000      0.000 RR  CELL  speed_down_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.341      0.341 RR    IC  make_speedown_pulse\|async_trap\|clk " "     0.341      0.341 RR    IC  make_speedown_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.891      0.550 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "     0.891      0.550 RR  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           speed_down_event_trigger " "    20.000      0.000           speed_down_event_trigger" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q " "    20.000      0.000 FF  CELL  speed_down_event_trigger\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.218      0.218 FF    IC  make_speedown_pulse\|async_trap\|clk " "    20.218      0.218 FF    IC  make_speedown_pulse\|async_trap\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.659      0.441 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap " "    20.659      0.441 FF  CELL  async_trap_and_reset_gen_1_pulse:make_speedown_pulse\|async_trap" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.857      0.198           clock pessimism removed " "    20.857      0.198           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.966 " "Actual Width     :    19.966" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.409 " "Slack            :    19.409" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026746 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.414 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.414" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|o...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|o...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026749 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026749 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026749 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026749 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.414  " "Path #1: slack is 19.414 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : doublesync:key0_doublsync\|reg2 " "Node             : doublesync:key0_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "     0.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  Gen_1KHz_clk\|outclk\|q " "     0.000      0.000 RR  CELL  Gen_1KHz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.509      0.509 RR    IC  key0_doublsync\|reg2\|clk " "     0.509      0.509 RR    IC  key0_doublsync\|reg2\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.075      0.566 RR  CELL  doublesync:key0_doublsync\|reg2 " "     1.075      0.566 RR  CELL  doublesync:key0_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_1KHz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Gen_1KHz_clk\|outclk\|q " "    20.000      0.000 FF  CELL  Gen_1KHz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.360      0.360 FF    IC  key0_doublsync\|reg2\|clk " "    20.360      0.360 FF    IC  key0_doublsync\|reg2\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.825      0.465 FF  CELL  doublesync:key0_doublsync\|reg2 " "    20.825      0.465 FF  CELL  doublesync:key0_doublsync\|reg2" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.046      0.221           clock pessimism removed " "    21.046      0.221           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.971 " "Actual Width     :    19.971" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.414 " "Slack            :    19.414" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026758 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.414 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.414" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|ou...\] " "Targets: \[get_clocks \{Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|ou...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026761 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026761 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026761 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026761 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.414  " "Path #1: slack is 19.414 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : regd_actual_7seg_output\[0\] " "Node             : regd_actual_7seg_output\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "Clock            : Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "     0.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR  CELL  Gen_2Hz_clk\|outclk\|q " "     0.000      0.000 RR  CELL  Gen_2Hz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.331      0.331 RR    IC  regd_actual_7seg_output\[0\]\|clk " "     0.331      0.331 RR    IC  regd_actual_7seg_output\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.888      0.557 RR  CELL  regd_actual_7seg_output\[0\] " "     0.888      0.557 RR  CELL  regd_actual_7seg_output\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk " "    20.000      0.000           Generate_Arbitrary_Divided_Clk32:Gen_2Hz_clk\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  Gen_2Hz_clk\|outclk\|q " "    20.000      0.000 FF  CELL  Gen_2Hz_clk\|outclk\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.215      0.215 FF    IC  regd_actual_7seg_output\[0\]\|clk " "    20.215      0.215 FF    IC  regd_actual_7seg_output\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.660      0.445 FF  CELL  regd_actual_7seg_output\[0\] " "    20.660      0.445 FF  CELL  regd_actual_7seg_output\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.859      0.199           clock pessimism removed " "    20.859      0.199           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.971 " "Actual Width     :    19.971" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.414 " "Slack            :    19.414" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026771 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.432 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.432" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\] " "Targets: \[get_clocks \{audio_controller:audio_control\|TFF_power_of_2_d...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026775 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026775 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026775 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026775 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.432  " "Path #1: slack is 19.432 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "Node             : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED) " "Clock            : audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] (INVERTED)" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "    20.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q " "    20.000      0.000 FF  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.525      0.525 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk " "    20.525      0.525 FF    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.219      0.694 FR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    21.219      0.694 FR  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\] " "    40.000      0.000           audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_reg_top\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q " "    40.000      0.000 RR  CELL  audio_control\|generate_aud_ctrl_clk\|div_reg_top\|outdata\[0\]\|q" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.509      0.509 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk " "    40.509      0.509 RR    IC  audio_control\|generate_aud_ctrl_clk\|div_regs_gen\[1\].div_reg\|outdata\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.810      0.301 RF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\] " "    40.810      0.301 RF  CELL  audio_controller:audio_control\|TFF_power_of_2_division_counter_with_auto_phase_inversion:generate_aud_ctrl_clk\|widereg:div_regs_gen\[1\].div_reg\|outdata\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.208      0.398           clock pessimism removed " "    41.208      0.398           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.557 " "Required Width   :     0.557" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.989 " "Actual Width     :    19.989" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.432 " "Slack            :    19.432" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1547584026783 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547584028398 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1547584028399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5132 " "Peak virtual memory: 5132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1547584029697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 15 12:27:09 2019 " "Processing ended: Tue Jan 15 12:27:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1547584029697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1547584029697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:14 " "Total CPU time (on all processors): 00:01:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1547584029697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547584029697 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 339 s " "Quartus II Full Compilation was successful. 0 errors, 339 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1547584032105 ""}
