

================================================================
== Vivado HLS Report for 'flow_calc'
================================================================
* Date:           Thu Aug 13 01:50:51 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        optical_flow
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.057|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  446483|  446483|  446483|  446483|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                         |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |        Loop Name        |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- FLOW_OUTER_FLOW_INNER  |  446481|  446481|        19|          1|          1|  446464|    yes   |
        +-------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     213|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     24|    2271|    3056|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     129|    -|
|Register         |        0|      -|    1856|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     24|    4127|    3462|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+-----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------+----------------------+---------+-------+-----+-----+
    |optical_flow_fdivbkb_U250  |optical_flow_fdivbkb  |        0|      0|  411|  802|
    |optical_flow_fdivbkb_U251  |optical_flow_fdivbkb  |        0|      0|  411|  802|
    |optical_flow_fmulibs_U244  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U245  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U246  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U247  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U248  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fmulibs_U249  |optical_flow_fmulibs  |        0|      3|  128|  135|
    |optical_flow_fsubDeQ_U241  |optical_flow_fsubDeQ  |        0|      2|  227|  214|
    |optical_flow_fsubDeQ_U242  |optical_flow_fsubDeQ  |        0|      2|  227|  214|
    |optical_flow_fsubDeQ_U243  |optical_flow_fsubDeQ  |        0|      2|  227|  214|
    +---------------------------+----------------------+---------+-------+-----+-----+
    |Total                      |                      |        0|     24| 2271| 3056|
    +---------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |c_4_fu_334_p2                       |     +    |      0|  0|  18|          11|           1|
    |indvar_flatten_next_fu_230_p2       |     +    |      0|  0|  26|          19|           1|
    |r_s_fu_250_p2                       |     +    |      0|  0|  16|           9|           1|
    |ap_block_state20_pp0_stage0_iter18  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_127                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op51_read_state3       |    and   |      0|  0|   2|           1|           1|
    |or_cond3_fu_328_p2                  |    and   |      0|  0|   2|           1|           1|
    |tmp1_fu_218_p2                      |    and   |      0|  0|   2|           1|           1|
    |tmp1_mid1_fu_278_p2                 |    and   |      0|  0|   2|           1|           1|
    |tmp2_fu_322_p2                      |    and   |      0|  0|   2|           1|           1|
    |exitcond7_fu_236_p2                 |   icmp   |      0|  0|  13|          11|          12|
    |exitcond_flatten_fu_224_p2          |   icmp   |      0|  0|  20|          19|          18|
    |icmp8_fu_266_p2                     |   icmp   |      0|  0|  11|           8|           1|
    |icmp9_fu_310_p2                     |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_206_p2                      |   icmp   |      0|  0|  11|           8|           1|
    |tmp_52_fu_316_p2                    |   icmp   |      0|  0|  13|          11|          10|
    |tmp_mid1_fu_272_p2                  |   icmp   |      0|  0|  13|           9|           8|
    |tmp_s_fu_212_p2                     |   icmp   |      0|  0|  13|           9|           8|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                     |    or    |      0|  0|   2|           1|           1|
    |c_mid2_fu_242_p3                    |  select  |      0|  0|  11|           1|           1|
    |r_mid2_fu_292_p3                    |  select  |      0|  0|   9|           1|           9|
    |tmp1_mid2_fu_284_p3                 |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|  0|   2|           2|           1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 213|         140|          86|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  21|          4|    1|          4|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter18                 |   9|          2|    1|          2|
    |ap_phi_mux_buf_1_load_phi_fu_134_p4      |   9|          2|   32|         64|
    |ap_phi_mux_tmp_64_phi_fu_145_p4          |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_buf_1_load_reg_130  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_tmp_64_reg_141      |   9|          2|   32|         64|
    |c_reg_119                                |   9|          2|   11|         22|
    |indvar_flatten_reg_97                    |   9|          2|   19|         38|
    |outputs_blk_n                            |   9|          2|    1|          2|
    |r_reg_108                                |   9|          2|    9|         18|
    |tensor_val_blk_n                         |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 129|         28|  173|        348|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   3|   0|    3|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                   |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_buf_1_load_reg_130  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_tmp_64_reg_141      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_buf_1_load_reg_130  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_tmp_64_reg_141      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_buf_1_load_reg_130  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_tmp_64_reg_141      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_buf_1_load_reg_130  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_tmp_64_reg_141      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_buf_1_load_reg_130  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_tmp_64_reg_141      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_buf_1_load_reg_130  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_tmp_64_reg_141      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_buf_1_load_reg_130  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_tmp_64_reg_141      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_buf_1_load_reg_130  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_tmp_64_reg_141      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_buf_1_load_reg_130  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_tmp_64_reg_141      |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_buf_1_load_reg_130   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_64_reg_141       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_buf_1_load_reg_130   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_64_reg_141       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_buf_1_load_reg_130   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_tmp_64_reg_141       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_buf_1_load_reg_130   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_tmp_64_reg_141       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_buf_1_load_reg_130   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_tmp_64_reg_141       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_buf_1_load_reg_130   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_tmp_64_reg_141       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_buf_1_load_reg_130   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_tmp_64_reg_141       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_buf_1_load_reg_130   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_tmp_64_reg_141       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_buf_1_load_reg_130   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_tmp_64_reg_141       |  32|   0|   32|          0|
    |c_reg_119                                 |  11|   0|   11|          0|
    |denom_reg_538                             |  32|   0|   32|          0|
    |exitcond_flatten_reg_428                  |   1|   0|    1|          0|
    |indvar_flatten_reg_97                     |  19|   0|   19|          0|
    |or_cond3_reg_442                          |   1|   0|    1|          0|
    |r_reg_108                                 |   9|   0|    9|          0|
    |tmp_54_reg_508                            |  32|   0|   32|          0|
    |tmp_55_reg_513                            |  32|   0|   32|          0|
    |tmp_56_reg_518                            |  32|   0|   32|          0|
    |tmp_57_reg_523                            |  32|   0|   32|          0|
    |tmp_58_reg_544                            |  32|   0|   32|          0|
    |tmp_59_reg_554                            |  32|   0|   32|          0|
    |tmp_60_reg_528                            |  32|   0|   32|          0|
    |tmp_61_reg_533                            |  32|   0|   32|          0|
    |tmp_62_reg_549                            |  32|   0|   32|          0|
    |tmp_63_reg_559                            |  32|   0|   32|          0|
    |tmp_83_reg_456                            |  32|   0|   32|          0|
    |tmp_85_reg_461                            |  32|   0|   32|          0|
    |tmp_87_reg_466                            |  32|   0|   32|          0|
    |tmp_89_reg_471                            |  32|   0|   32|          0|
    |tmp_95_reg_451                            |  32|   0|   32|          0|
    |exitcond_flatten_reg_428                  |  64|  32|    1|          0|
    |or_cond3_reg_442                          |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1856|  64| 1730|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |   flow_calc  | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |   flow_calc  | return value |
|ap_start            |  in |    1| ap_ctrl_hs |   flow_calc  | return value |
|ap_done             | out |    1| ap_ctrl_hs |   flow_calc  | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |   flow_calc  | return value |
|ap_idle             | out |    1| ap_ctrl_hs |   flow_calc  | return value |
|ap_ready            | out |    1| ap_ctrl_hs |   flow_calc  | return value |
|outputs_din         | out |   64|   ap_fifo  |    outputs   |    pointer   |
|outputs_full_n      |  in |    1|   ap_fifo  |    outputs   |    pointer   |
|outputs_write       | out |    1|   ap_fifo  |    outputs   |    pointer   |
|tensor_val_dout     |  in |  192|   ap_fifo  |  tensor_val  |    pointer   |
|tensor_val_empty_n  |  in |    1|   ap_fifo  |  tensor_val  |    pointer   |
|tensor_val_read     | out |    1|   ap_fifo  |  tensor_val  |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

