0.6
2016.3
Oct 10 2016
19:46:48
C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.sim/sim_1/synth/timing/bram_test_fpga_time_synth.v,1511033443,verilog,,,,bram;controller;glbl;top_module_bram_fpga,,,,,,,,
C:/JPEG_Thesis_2/Controller_Unit/Controller_Unit.srcs/sim_1/new/bram_test_fpga.v,1511033195,verilog,,,,bram_test_fpga,,,,,,,,
