#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Jan  3 14:22:08 2022
# Process ID: 16988
# Current directory: C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14288 C:\Users\AirCoder\Desktop\yinjian\add52\no3\step_into_mips-lab_4\lab_4\lab_4\lab_4.xpr
# Log file: C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/vivado.log
# Journal file: C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4\vivado.jou
# Running On: LAPTOP-AEPGRI6M, OS: Windows, CPU Frequency: 2894 MHz, CPU Physical cores: 16, Host memory: 16505 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/AirCoder/Desktop/yinjian/no2/step_into_mips-lab_4/lab_4/lab_4' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/yingjian/test/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe', nor could it be found using path 'C:/Users/AirCoder/Desktop/yinjian/no2/yingjian/test/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/yingjian/test/lab4/funcTest_independent/ShiftInstTest/obj/inst_ram.coe', nor could it be found using path 'C:/Users/AirCoder/Desktop/yinjian/no2/yingjian/test/lab4/funcTest_independent/ShiftInstTest/obj/inst_ram.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1384.641 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/AirCoder/Desktop/yinjian/add52/no3/yingjian/test/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe] -no_script -reset -force -quiet
remove_files  C:/Users/AirCoder/Desktop/yinjian/add52/no3/yingjian/test/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe
export_ip_user_files -of_objects  [get_files C:/Users/AirCoder/Desktop/yinjian/add52/no3/yingjian/test/lab4/funcTest_independent/ShiftInstTest/obj/inst_ram.coe] -no_script -reset -force -quiet
remove_files  C:/Users/AirCoder/Desktop/yinjian/add52/no3/yingjian/test/lab4/funcTest_independent/ShiftInstTest/obj/inst_ram.coe
file mkdir C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new
close [ open C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v w ]
add_files C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1398.262 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:123]
INFO: [VRFC 10-2458] undeclared symbol loD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:124]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:175]
INFO: [VRFC 10-2458] undeclared symbol hi_alu_outM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:177]
INFO: [VRFC 10-2458] undeclared symbol lo_alu_outM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:177]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:120]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'hi_o' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:123]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'lo_o' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:177]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1398.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:164]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:164]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:174]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:175]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:197]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'choice' on this module [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:174]
ERROR: [VRFC 10-3180] cannot find port 'choice' on this module [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:181]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.262 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:164]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:164]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:174]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:175]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:197]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'choice' on this module [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:181]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.262 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:164]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:164]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:174]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:175]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:197]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:171]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:174]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:175]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:181]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1398.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1398.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'opD' on this module [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v:55]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.262 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1398.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'hilo_we' on this module [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1398.262 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'hilo_we' on this module [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.262 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1398.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1419.301 ; gain = 21.039
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'hilo_we' on this module [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v:60]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1419.336 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1419.336 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1420.246 ; gain = 0.910
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1420.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1420.605 ; gain = 0.359
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1420.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1425.504 ; gain = 4.898
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1425.504 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1425.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1461.578 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1492.102 ; gain = 30.523
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1538.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1539.223 ; gain = 0.328
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1572.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1572.430 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1572.430 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1572.789 ; gain = 0.359
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1572.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1573.715 ; gain = 0.926
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1577.402 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1581.453 ; gain = 4.051
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:208]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1581.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1581.801 ; gain = 0.348
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:210]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1581.801 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1581.801 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol hiE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol loE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
INFO: [VRFC 10-2458] undeclared symbol hi2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
INFO: [VRFC 10-2458] undeclared symbol lo2E, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:215]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:127]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 64 for port 'q' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:167]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:182]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:185]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:186]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd0' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:192]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'y' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'hi_in' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:198]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'lo_in' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:199]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2513.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2513.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:219]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:131]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:196]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2513.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2513.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:219]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:131]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:189]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:196]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2513.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2513.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:223]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardhiloE' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:200]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2513.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2513.695 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/coe/funcTest_independent/DataMoveInstTest/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/funcTest_independent/DataMoveInstTest/obj/inst_ram.coe'
set_property -dict [list CONFIG.Coe_File {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/coe/funcTest_independent/DataMoveInstTest/obj/inst_ram.coe}] [get_ips inst_mem]
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/coe/funcTest_independent/DataMoveInstTest/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../coe/funcTest_independent/DataMoveInstTest/obj/inst_ram.coe'
generate_target all [get_files  C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_mem'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_mem'...
catch { config_ip_cache -export [get_ips -all inst_mem] }
export_ip_user_files -of_objects [get_files C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci] -no_script -sync -force -quiet
reset_run inst_mem_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.runs/inst_mem_synth_1

launch_runs inst_mem_synth_1 -jobs 8
[Mon Jan  3 17:51:52 2022] Launched inst_mem_synth_1...
Run output will be captured here: C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.runs/inst_mem_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/inst_mem.xci] -directory C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files -ipstatic_source_dir C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/modelsim} {questa=C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/questa} {riviera=C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/riviera} {activehdl=C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:223]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardhiloE' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:200]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2513.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2513.695 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/c/md/hilo_we[1]}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/c/md/hilo_we[0]}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/instrF[1]}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/instrF[2]}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/instrF[3]}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/instrF[4]}} 
save_wave_config {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg}
current_wave_config {testbench_behav.wcfg}
C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
add_wave {{/testbench/dut/mips/dp/hiD}} 
current_wave_config {testbench_behav.wcfg}
C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
add_wave {{/testbench/dut/mips/dp/loD}} 
save_wave_config {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:223]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardhiloE' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:200]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2513.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2513.695 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/dp/rf/rf[1]}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/dp/rf/rf[2]}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/dp/rf/rf[3]}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/dp/rf/rf[4]}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/dp/alu/hi_in}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/dp/alu/hi_out}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/dp/alu/lo_in}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/dp/alu/lo_out}} 
save_wave_config {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardhiloE' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:200]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2513.695 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/dp/hi_alu_outE}} 
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/dp/hi_alu_outW}} 
save_wave_config {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardhiloE' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:193]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:200]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2513.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardhiloE' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2513.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2513.695 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/dp/rf/rf[2]}} 
save_wave_config {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardhiloE' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:201]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2513.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardhiloE' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2513.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 2513.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardhiloE' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2513.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2513.695 ; gain = 0.000
save_wave_config {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardhiloE' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2928.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2928.789 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/dp/hilo_weM}} 
save_wave_config {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardhiloE' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:201]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2928.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardhiloE' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2928.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 2928.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardhiloE' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2928.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2928.789 ; gain = 0.000
current_wave_config {testbench_behav.wcfg}
testbench_behav.wcfg
add_wave {{/testbench/dut/mips/dp/hi_alu_outM}} 
save_wave_config {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardhiloE' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'we' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2928.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2928.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2021.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/data_mem_1/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/ip/inst_mem_1/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol forwardhiloE, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
INFO: [VRFC 10-2458] undeclared symbol flushM, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mips.v:43]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'forwardhiloE' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:194]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's' [C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/rtl/datapath.v:201]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=13)
Compiling module xil_defaultlib.flopr(WIDTH=3)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=10)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.floprc(WIDTH=64)
Compiling module xil_defaultlib.floprc(WIDTH=2)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=64)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_output_stage(...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_softecc_outpu...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5_mem_module(C_...
Compiling module blk_mem_gen_v8_4_5.blk_mem_gen_v8_4_5(C_FAMILY="art...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2928.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/lab_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/AirCoder/Desktop/yinjian/add52/no3/step_into_mips-lab_4/lab_4/lab_4/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_5_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 2928.789 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan  3 19:25:52 2022...
