F:/VerilogHDL/RegisterFile_32x32bit/simulation/modelsim/RegisterFile_32x32bit_fast.vo {1 {vlog -work work F:/VerilogHDL/RegisterFile_32x32bit/simulation/modelsim/RegisterFile_32x32bit_fast.vo
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module RegisterFile_32x32bit

Top level modules:
	RegisterFile_32x32bit

} {} {}} F:/VerilogHDL/RegisterFile_32x32bit/simulation/modelsim/Testbench.v {1 {vlog -work work F:/VerilogHDL/RegisterFile_32x32bit/simulation/modelsim/Testbench.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module Testbench

Top level modules:
	Testbench

} {} {}}
