#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Sep 16 19:14:26 2023
# Process ID: 15356
# Current directory: C:/Users/liyon/Desktop/TOP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14928 C:\Users\liyon\Desktop\TOP\TOP.xpr
# Log file: C:/Users/liyon/Desktop/TOP/vivado.log
# Journal file: C:/Users/liyon/Desktop/TOP\vivado.jou
# Running On: DESKTOP-L6ICV7M, OS: Windows, CPU Frequency: 1797 MHz, CPU Physical cores: 16, Host memory: 16520 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/liyon/Desktop/TOP/TOP.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/liyon/Desktop/TOP/TOP.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-151] The current board 'digilentinc.com::basys3:1.2' is from a local repo. The vivado install has a corresponding board with version greater than or equal to the local repo board. Please use boards from vivado install to avoid any upgrade/migrate issues
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1134.656 ; gain = 339.445
update_compile_order -fileset sources_1
set_property top Adder_Unsigned_2bits [current_fileset]
update_compile_order -fileset sources_1
file mkdir C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Adder_Unsigned_2bits_tb.vhd w ]
add_files -fileset sim_1 C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Adder_Unsigned_2bits_tb.vhd
update_compile_order -fileset sim_1
set_property top Adder_Unsigned_2bits_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Adder_Unsigned_2bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Adder_Unsigned_2bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L secureip --snapshot Adder_Unsigned_2bits_tb_behav xil_defaultlib.Adder_Unsigned_2bits_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L secureip --snapshot Adder_Unsigned_2bits_tb_behav xil_defaultlib.Adder_Unsigned_2bits_tb -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.Adder_Unsigned_2bits_tb in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1188.641 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Adder_Unsigned_2bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Adder_Unsigned_2bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Adder_Unsigned_2bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Adder_Unsigned_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Adder_Unsigned_2bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_2bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Adder_Unsigned_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_16bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Adder_Unsigned_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Adder_Unsigned_32bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_32bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Adder_Unsigned_44bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_44bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Adder_Unsigned_4bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_4bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Adder_Unsigned_56bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_56bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Adder_Unsigned_8bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_8bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Exponential.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Exponential'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Multiplier_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Multiplier_gamma.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_gamma'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Negate_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Negate_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Square_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Square_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Square_Difference.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Square_Difference'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Subtractor_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Subtractor_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Twos_Complement_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Twos_Complement_Inv_28bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_Inv_28bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/imports/source/Kernel_rbf.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Kernel_rbf'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Multiplier_12bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_12bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Adder_Unsigned_24bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_24bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Adder_Unsigned_2bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_2bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/imports/sim/Adder_Unsigned_1bit_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_1bit_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/imports/sim/Adder_Unsigned_28bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_28bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/imports/sim/Adder_Unsigned_44bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_44bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/imports/sim/Adder_Unsigned_4bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_4bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/imports/sim/Adder_Unsigned_56bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_56bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/imports/sim/Exponential_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Exponential_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/imports/sim/Kernel_rbf_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Kernel_rbf_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/imports/sim/Multiplier_28bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_28bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/imports/sim/Multiplier_gamma_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier_gamma_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/imports/sim/Negate_28bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Negate_28bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/imports/sim/Square_28bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Square_28bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/imports/sim/Square_Difference_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Square_Difference_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/imports/sim/Subtractor_28bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Subtractor_28bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/imports/sim/Twos_Complement_28bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_28bits_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/imports/sim/Twos_Complement_Inv_28bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Twos_Complement_Inv_28bits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Adder_Unsigned_2bits_tb_behav xil_defaultlib.Adder_Unsigned_2bits_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Adder_Unsigned_2bits_tb_behav xil_defaultlib.Adder_Unsigned_2bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3290] entity port 'input_a' does not match with type std_logic_vector of component port [C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Adder_Unsigned_2bits_tb.vhd:42]
ERROR: [VRFC 10-3290] entity port 'input_b' does not match with type std_logic_vector of component port [C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Adder_Unsigned_2bits_tb.vhd:43]
ERROR: [VRFC 10-3290] entity port 'output' does not match with type std_logic_vector of component port [C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Adder_Unsigned_2bits_tb.vhd:44]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit adder_unsigned_2bits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Adder_Unsigned_2bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Adder_Unsigned_2bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Adder_Unsigned_2bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Adder_Unsigned_2bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_2bits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Adder_Unsigned_2bits_tb_behav xil_defaultlib.Adder_Unsigned_2bits_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Adder_Unsigned_2bits_tb_behav xil_defaultlib.Adder_Unsigned_2bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_1bit [adder_unsigned_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_2bits [adder_unsigned_2bits_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_unsigned_2bits_tb
Built simulation snapshot Adder_Unsigned_2bits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Adder_Unsigned_2bits_tb_behav -key {Behavioral:sim_1:Functional:Adder_Unsigned_2bits_tb} -tclbatch {Adder_Unsigned_2bits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Adder_Unsigned_2bits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Adder_Unsigned_2bits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1230.613 ; gain = 34.348
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Adder_Unsigned_24bits_tb.vhd w ]
add_files -fileset sim_1 C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Adder_Unsigned_24bits_tb.vhd
set_property top Adder_Unsigned_24bits_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Adder_Unsigned_24bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Adder_Unsigned_24bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Adder_Unsigned_24bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Adder_Unsigned_24bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_24bits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Adder_Unsigned_24bits_tb_behav xil_defaultlib.Adder_Unsigned_24bits_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Adder_Unsigned_24bits_tb_behav xil_defaultlib.Adder_Unsigned_24bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 24 elements; expected 2 [C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Adder_Unsigned_24bits_tb.vhd:50]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit adder_unsigned_24bits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Adder_Unsigned_24bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Adder_Unsigned_24bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Adder_Unsigned_24bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Adder_Unsigned_24bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_24bits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Adder_Unsigned_24bits_tb_behav xil_defaultlib.Adder_Unsigned_24bits_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Adder_Unsigned_24bits_tb_behav xil_defaultlib.Adder_Unsigned_24bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8944] expression has 4 elements; formal 'output' expects 8 [C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Adder_Unsigned_24bits.vhd:82]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit adder_unsigned_24bits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Adder_Unsigned_24bits_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'Adder_Unsigned_24bits_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Adder_Unsigned_24bits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/liyon/Desktop/TOP/TOP.srcs/sources_1/new/Adder_Unsigned_24bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Adder_Unsigned_24bits'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Adder_Unsigned_24bits_tb_behav xil_defaultlib.Adder_Unsigned_24bits_tb -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Adder_Unsigned_24bits_tb_behav xil_defaultlib.Adder_Unsigned_24bits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_1bit [adder_unsigned_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_4bits [adder_unsigned_4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_8bits [adder_unsigned_8bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_16bits [adder_unsigned_16bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Adder_Unsigned_24bits [adder_unsigned_24bits_default]
Compiling architecture behavioral of entity xil_defaultlib.adder_unsigned_24bits_tb
Built simulation snapshot Adder_Unsigned_24bits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/liyon/Desktop/TOP/TOP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Adder_Unsigned_24bits_tb_behav -key {Behavioral:sim_1:Functional:Adder_Unsigned_24bits_tb} -tclbatch {Adder_Unsigned_24bits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source Adder_Unsigned_24bits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Adder_Unsigned_24bits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1271.301 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Multiplier_12bits_tb.vhd w ]
add_files -fileset sim_1 C:/Users/liyon/Desktop/TOP/TOP.srcs/sim_1/new/Multiplier_12bits_tb.vhd
set_property top Multiplier_12bits_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
