#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Jan 16 12:10:17 2024
# Process ID: 13112
# Current directory: /tp/xpiese5/xpiese5002/projet_fpga/pgcd_vivado/prj/pgcd.runs/synth_1
# Command line: vivado -log pgcd_simple_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pgcd_simple_top.tcl
# Log file: /tp/xpiese5/xpiese5002/projet_fpga/pgcd_vivado/prj/pgcd.runs/synth_1/pgcd_simple_top.vds
# Journal file: /tp/xpiese5/xpiese5002/projet_fpga/pgcd_vivado/prj/pgcd.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source pgcd_simple_top.tcl -notrace
Command: synth_design -top pgcd_simple_top -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13125 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1279.301 ; gain = 76.984 ; free physical = 18807 ; free virtual = 41344
---------------------------------------------------------------------------------
WARNING: [Synth 8-1090] 'sub' is not compiled in library tp_fpga [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:8]
WARNING: [Synth 8-1090] 'compn' is not compiled in library tp_fpga [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_dp.vhd:6]
WARNING: [Synth 8-1090] 'regn' is not compiled in library tp_fpga [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_dp.vhd:7]
WARNING: [Synth 8-1090] 'subn' is not compiled in library tp_fpga [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_dp.vhd:8]
WARNING: [Synth 8-1090] 'muxn' is not compiled in library tp_fpga [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_dp.vhd:9]
WARNING: [Synth 8-1090] 'compn' is not compiled in library tp_fpga [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_dp.vhd:10]
WARNING: [Synth 8-1090] 'pgcd_fsm' is not compiled in library tp_fpga [/tp/xpiese5/xpiese5002/projet_fpga/pgcd.vhd:6]
WARNING: [Synth 8-1090] 'pgcd_dp' is not compiled in library tp_fpga [/tp/xpiese5/xpiese5002/projet_fpga/pgcd.vhd:7]
INFO: [Synth 8-638] synthesizing module 'pgcd_simple_top' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_simple_top.vhd:18]
	Parameter NSTAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'signal_synchronizer' declared at '/tp/xpiese5/xpiese5002/projet_fpga/signal_synchronizer.vhd:4' bound to instance 'rst_sync_i' of component 'signal_synchronizer' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_simple_top.vhd:88]
INFO: [Synth 8-638] synthesizing module 'signal_synchronizer' [/tp/xpiese5/xpiese5002/projet_fpga/signal_synchronizer.vhd:17]
	Parameter NSTAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'signal_synchronizer' (1#1) [/tp/xpiese5/xpiese5002/projet_fpga/signal_synchronizer.vhd:17]
	Parameter NSTAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'signal_synchronizer' declared at '/tp/xpiese5/xpiese5002/projet_fpga/signal_synchronizer.vhd:4' bound to instance 'switch_sync_i' of component 'signal_synchronizer' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_simple_top.vhd:101]
INFO: [Synth 8-638] synthesizing module 'signal_synchronizer__parameterized1' [/tp/xpiese5/xpiese5002/projet_fpga/signal_synchronizer.vhd:17]
	Parameter NSTAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'signal_synchronizer__parameterized1' (1#1) [/tp/xpiese5/xpiese5002/projet_fpga/signal_synchronizer.vhd:17]
	Parameter NSTAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'signal_synchronizer' declared at '/tp/xpiese5/xpiese5002/projet_fpga/signal_synchronizer.vhd:4' bound to instance 'switch_sync_i' of component 'signal_synchronizer' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_simple_top.vhd:101]
	Parameter NSTAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'signal_synchronizer' declared at '/tp/xpiese5/xpiese5002/projet_fpga/signal_synchronizer.vhd:4' bound to instance 'switch_sync_i' of component 'signal_synchronizer' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_simple_top.vhd:101]
	Parameter NSTAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'signal_synchronizer' declared at '/tp/xpiese5/xpiese5002/projet_fpga/signal_synchronizer.vhd:4' bound to instance 'switch_sync_i' of component 'signal_synchronizer' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_simple_top.vhd:101]
	Parameter NSTAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'signal_synchronizer' declared at '/tp/xpiese5/xpiese5002/projet_fpga/signal_synchronizer.vhd:4' bound to instance 'go_sync_i' of component 'signal_synchronizer' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_simple_top.vhd:115]
	Parameter NSTAGES bound to: 2 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'signal_synchronizer' declared at '/tp/xpiese5/xpiese5002/projet_fpga/signal_synchronizer.vhd:4' bound to instance 'get_sync_i' of component 'signal_synchronizer' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_simple_top.vhd:128]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'genxy' declared at '/tp/xpiese5/xpiese5002/projet_fpga/genxy.vhd:5' bound to instance 'genxy_i' of component 'genxy' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_simple_top.vhd:141]
INFO: [Synth 8-638] synthesizing module 'genxy' [/tp/xpiese5/xpiese5002/projet_fpga/genxy.vhd:16]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/tp/xpiese5/xpiese5002/projet_fpga/genxy.vhd:44]
INFO: [Synth 8-226] default block is never used [/tp/xpiese5/xpiese5002/projet_fpga/genxy.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'genxy' (2#1) [/tp/xpiese5/xpiese5002/projet_fpga/genxy.vhd:16]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pgcd' declared at '/tp/xpiese5/xpiese5002/projet_fpga/pgcd.vhd:10' bound to instance 'pgcd_i' of component 'pgcd' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_simple_top.vhd:152]
INFO: [Synth 8-638] synthesizing module 'pgcd' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd.vhd:31]
	Parameter N bound to: 32 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'pgcd_dp' declared at '/tp/xpiese5/xpiese5002/projet_fpga/pgcd_dp.vhd:13' bound to instance 'po' of component 'pgcd_dp' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd.vhd:88]
INFO: [Synth 8-638] synthesizing module 'pgcd_dp' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_dp.vhd:37]
	Parameter N bound to: 32 - type: integer 
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'muxn' declared at '/tp/xpiese5/xpiese5002/projet_fpga/muxn.vhd:9' bound to instance 'mux1n' of component 'muxn' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_dp.vhd:120]
INFO: [Synth 8-638] synthesizing module 'muxn' [/tp/xpiese5/xpiese5002/projet_fpga/muxn.vhd:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'muxn' (3#1) [/tp/xpiese5/xpiese5002/projet_fpga/muxn.vhd:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'muxn' declared at '/tp/xpiese5/xpiese5002/projet_fpga/muxn.vhd:9' bound to instance 'mux2n' of component 'muxn' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_dp.vhd:131]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regn' declared at '/tp/xpiese5/xpiese5002/projet_fpga/regn.vhd:9' bound to instance 'reg1n' of component 'regn' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_dp.vhd:146]
INFO: [Synth 8-638] synthesizing module 'regn' [/tp/xpiese5/xpiese5002/projet_fpga/regn.vhd:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regn' (4#1) [/tp/xpiese5/xpiese5002/projet_fpga/regn.vhd:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regn' declared at '/tp/xpiese5/xpiese5002/projet_fpga/regn.vhd:9' bound to instance 'reg2n' of component 'regn' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_dp.vhd:158]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'muxn' declared at '/tp/xpiese5/xpiese5002/projet_fpga/muxn.vhd:9' bound to instance 'mux3n' of component 'muxn' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_dp.vhd:172]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'muxn' declared at '/tp/xpiese5/xpiese5002/projet_fpga/muxn.vhd:9' bound to instance 'mux4n' of component 'muxn' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_dp.vhd:183]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'subn' declared at '/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:11' bound to instance 'sub1n' of component 'subn' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_dp.vhd:196]
INFO: [Synth 8-638] synthesizing module 'subn' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-638] synthesizing module 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'sub' (5#1) [/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:20]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-3491] module 'sub' declared at '/tp/xpiese5/xpiese5002/projet_fpga/sub.vhd:9' bound to instance 'Ci' of component 'sub' [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'subn' (6#1) [/tp/xpiese5/xpiese5002/projet_fpga/subn.vhd:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'compn' declared at '/tp/xpiese5/xpiese5002/projet_fpga/compn.vhd:9' bound to instance 'comp1n' of component 'compn' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_dp.vhd:207]
INFO: [Synth 8-638] synthesizing module 'compn' [/tp/xpiese5/xpiese5002/projet_fpga/compn.vhd:23]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compn' (7#1) [/tp/xpiese5/xpiese5002/projet_fpga/compn.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'pgcd_dp' (8#1) [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_dp.vhd:37]
INFO: [Synth 8-3491] module 'pgcd_fsm' declared at '/tp/xpiese5/xpiese5002/projet_fpga/pgcd_fsm.vhd:6' bound to instance 'pc' of component 'pgcd_fsm' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd.vhd:106]
INFO: [Synth 8-638] synthesizing module 'pgcd_fsm' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_fsm.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'pgcd_fsm' (9#1) [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_fsm.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'pgcd' (10#1) [/tp/xpiese5/xpiese5002/projet_fpga/pgcd.vhd:31]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'genres' declared at '/tp/xpiese5/xpiese5002/projet_fpga/genres.vhd:5' bound to instance 'genres_i' of component 'genres' [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_simple_top.vhd:167]
INFO: [Synth 8-638] synthesizing module 'genres' [/tp/xpiese5/xpiese5002/projet_fpga/genres.vhd:21]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [/tp/xpiese5/xpiese5002/projet_fpga/genres.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'genres' (11#1) [/tp/xpiese5/xpiese5002/projet_fpga/genres.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'pgcd_simple_top' (12#1) [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_simple_top.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1318.816 ; gain = 116.500 ; free physical = 18811 ; free virtual = 41349
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1318.816 ; gain = 116.500 ; free physical = 18813 ; free virtual = 41350
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_vivado/xdc/physical.xdc]
Finished Parsing XDC File [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_vivado/xdc/physical.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_vivado/xdc/physical.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pgcd_simple_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pgcd_simple_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_vivado/xdc/timing.xdc]
Finished Parsing XDC File [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_vivado/xdc/timing.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1746.383 ; gain = 0.000 ; free physical = 18515 ; free virtual = 41053
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1746.383 ; gain = 544.066 ; free physical = 18634 ; free virtual = 41172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1746.383 ; gain = 544.066 ; free physical = 18634 ; free virtual = 41172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1746.383 ; gain = 544.066 ; free physical = 18636 ; free virtual = 41174
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_q_reg' in module 'pgcd_fsm'
WARNING: [Synth 8-6014] Unused sequential element state_q_reg was removed.  [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_fsm.vhd:38]
INFO: [Synth 8-5544] ROM "state_d" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element state_q_reg was removed.  [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_fsm.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element state_q_reg was removed.  [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_fsm.vhd:38]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                           000010 |                              000
                    init |                           000100 |                              001
                    test |                           001000 |                              010
                  iSTATE |                           000001 |                              101
*
                   xminy |                           010000 |                              011
                   yminx |                           100000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_q_reg' using encoding 'one-hot' in module 'pgcd_fsm'
WARNING: [Synth 8-6014] Unused sequential element state_q_reg was removed.  [/tp/xpiese5/xpiese5002/projet_fpga/pgcd_fsm.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1746.383 ; gain = 544.066 ; free physical = 18627 ; free virtual = 41165
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  10 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module signal_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module signal_synchronizer__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module muxn 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module regn 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sub 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module pgcd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module genres 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1746.383 ; gain = 544.066 ; free physical = 18608 ; free virtual = 41145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1746.383 ; gain = 544.066 ; free physical = 18479 ; free virtual = 41017
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1746.383 ; gain = 544.066 ; free physical = 18455 ; free virtual = 40993
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1746.383 ; gain = 544.066 ; free physical = 18456 ; free virtual = 40994
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1746.383 ; gain = 544.066 ; free physical = 18458 ; free virtual = 40995
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1746.383 ; gain = 544.066 ; free physical = 18458 ; free virtual = 40995
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1746.383 ; gain = 544.066 ; free physical = 18458 ; free virtual = 40995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1746.383 ; gain = 544.066 ; free physical = 18458 ; free virtual = 40995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1746.383 ; gain = 544.066 ; free physical = 18458 ; free virtual = 40995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1746.383 ; gain = 544.066 ; free physical = 18458 ; free virtual = 40995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT2   |     6|
|4     |LUT3   |     3|
|5     |LUT4   |    70|
|6     |LUT5   |    28|
|7     |LUT6   |    56|
|8     |FDCE   |    83|
|9     |FDPE   |     3|
|10    |IBUF   |     8|
|11    |OBUF   |     4|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------+--------------------------------------+------+
|      |Instance                             |Module                                |Cells |
+------+-------------------------------------+--------------------------------------+------+
|1     |top                                  |                                      |   269|
|2     |  genres_i                           |genres                                |     4|
|3     |  get_sync_i                         |signal_synchronizer__parameterized1   |     2|
|4     |  go_sync_i                          |signal_synchronizer__parameterized1_0 |     2|
|5     |  pgcd_i                             |pgcd                                  |   236|
|6     |    pc                               |pgcd_fsm                              |    38|
|7     |    po                               |pgcd_dp                               |   198|
|8     |      comp1n                         |compn                                 |     7|
|9     |      reg1n                          |regn                                  |   139|
|10    |      reg2n                          |regn_5                                |    52|
|11    |  rst_sync_i                         |signal_synchronizer                   |     2|
|12    |  \switch_sync_gen[0].switch_sync_i  |signal_synchronizer__parameterized1_1 |     2|
|13    |  \switch_sync_gen[1].switch_sync_i  |signal_synchronizer__parameterized1_2 |     2|
|14    |  \switch_sync_gen[2].switch_sync_i  |signal_synchronizer__parameterized1_3 |     4|
|15    |  \switch_sync_gen[3].switch_sync_i  |signal_synchronizer__parameterized1_4 |     2|
+------+-------------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1746.383 ; gain = 544.066 ; free physical = 18458 ; free virtual = 40995
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1746.383 ; gain = 116.500 ; free physical = 18517 ; free virtual = 41055
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1746.383 ; gain = 544.066 ; free physical = 18517 ; free virtual = 41055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

95 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1773.395 ; gain = 583.668 ; free physical = 18499 ; free virtual = 41036
INFO: [Common 17-1381] The checkpoint '/tp/xpiese5/xpiese5002/projet_fpga/pgcd_vivado/prj/pgcd.runs/synth_1/pgcd_simple_top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1797.414 ; gain = 0.000 ; free physical = 18499 ; free virtual = 41037
INFO: [Common 17-206] Exiting Vivado at Tue Jan 16 12:10:44 2024...
