// Seed: 3484960543
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_2;
  wire id_9;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    output tri1  id_2
);
  wire id_4;
  initial begin
    disable id_5;
  end
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
