
Baleka.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002e4c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000016c  08002fd4  08002fd4  00012fd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08003140  08003140  00013140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08003144  08003144  00013144  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08003148  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  0002000c  2**0
                  CONTENTS
  7 .bss          00004250  2000000c  2000000c  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2000425c  2000425c  0002000c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001355c  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002ebf  00000000  00000000  00033598  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000099bd  00000000  00000000  00036457  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000de0  00000000  00000000  0003fe18  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001130  00000000  00000000  00040bf8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006d5c  00000000  00000000  00041d28  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000052e6  00000000  00000000  00048a84  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  0004dd6a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002844  00000000  00000000  0004dde8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002fbc 	.word	0x08002fbc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08002fbc 	.word	0x08002fbc

080001c8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80001c8:	4a06      	ldr	r2, [pc, #24]	; (80001e4 <prvResetNextTaskUnblockTime+0x1c>)
 80001ca:	6813      	ldr	r3, [r2, #0]
 80001cc:	6819      	ldr	r1, [r3, #0]
 80001ce:	4b06      	ldr	r3, [pc, #24]	; (80001e8 <prvResetNextTaskUnblockTime+0x20>)
 80001d0:	b911      	cbnz	r1, 80001d8 <prvResetNextTaskUnblockTime+0x10>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80001d2:	f04f 32ff 	mov.w	r2, #4294967295
 80001d6:	e003      	b.n	80001e0 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80001d8:	6812      	ldr	r2, [r2, #0]
 80001da:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 80001dc:	68d2      	ldr	r2, [r2, #12]
 80001de:	6852      	ldr	r2, [r2, #4]
 80001e0:	601a      	str	r2, [r3, #0]
 80001e2:	4770      	bx	lr
 80001e4:	2000002c 	.word	0x2000002c
 80001e8:	200000f8 	.word	0x200000f8

080001ec <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 80001ec:	4b0e      	ldr	r3, [pc, #56]	; (8000228 <prvAddCurrentTaskToDelayedList+0x3c>)
 80001ee:	681a      	ldr	r2, [r3, #0]
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 80001f0:	b510      	push	{r4, lr}
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 80001f2:	6050      	str	r0, [r2, #4]

	if( xTimeToWake < xTickCount )
 80001f4:	4a0d      	ldr	r2, [pc, #52]	; (800022c <prvAddCurrentTaskToDelayedList+0x40>)
 80001f6:	6812      	ldr	r2, [r2, #0]
 80001f8:	4290      	cmp	r0, r2
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 80001fa:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );

	if( xTimeToWake < xTickCount )
 80001fc:	d207      	bcs.n	800020e <prvAddCurrentTaskToDelayedList+0x22>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 80001fe:	4a0c      	ldr	r2, [pc, #48]	; (8000230 <prvAddCurrentTaskToDelayedList+0x44>)
 8000200:	6810      	ldr	r0, [r2, #0]
 8000202:	6819      	ldr	r1, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8000204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );

	if( xTimeToWake < xTickCount )
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8000208:	3104      	adds	r1, #4
 800020a:	f000 bd53 	b.w	8000cb4 <vListInsert>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 800020e:	4a09      	ldr	r2, [pc, #36]	; (8000234 <prvAddCurrentTaskToDelayedList+0x48>)
 8000210:	6810      	ldr	r0, [r2, #0]
 8000212:	6819      	ldr	r1, [r3, #0]
 8000214:	3104      	adds	r1, #4
 8000216:	f000 fd4d 	bl	8000cb4 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 800021a:	4b07      	ldr	r3, [pc, #28]	; (8000238 <prvAddCurrentTaskToDelayedList+0x4c>)
 800021c:	681a      	ldr	r2, [r3, #0]
 800021e:	4294      	cmp	r4, r2
		{
			xNextTaskUnblockTime = xTimeToWake;
 8000220:	bf38      	it	cc
 8000222:	601c      	strcc	r4, [r3, #0]
 8000224:	bd10      	pop	{r4, pc}
 8000226:	bf00      	nop
 8000228:	200000f4 	.word	0x200000f4
 800022c:	200000fc 	.word	0x200000fc
 8000230:	20000100 	.word	0x20000100
 8000234:	2000002c 	.word	0x2000002c
 8000238:	200000f8 	.word	0x200000f8

0800023c <xTaskGenericCreate.part.5>:
	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName );

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
 800023c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000240:	469a      	mov	sl, r3
 8000242:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000244:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8000246:	4681      	mov	r9, r0
 8000248:	460e      	mov	r6, r1
 800024a:	4615      	mov	r5, r2
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800024c:	b93b      	cbnz	r3, 800025e <xTaskGenericCreate.part.5+0x22>
 800024e:	0090      	lsls	r0, r2, #2
 8000250:	f000 fd7c 	bl	8000d4c <pvPortMalloc>

		if( pxStack != NULL )
 8000254:	4683      	mov	fp, r0
 8000256:	2800      	cmp	r0, #0
 8000258:	f000 80b2 	beq.w	80003c0 <xTaskGenericCreate.part.5+0x184>
 800025c:	e000      	b.n	8000260 <xTaskGenericCreate.part.5+0x24>
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800025e:	469b      	mov	fp, r3

		if( pxStack != NULL )
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8000260:	205c      	movs	r0, #92	; 0x5c
 8000262:	f000 fd73 	bl	8000d4c <pvPortMalloc>

			if( pxNewTCB != NULL )
 8000266:	4604      	mov	r4, r0
 8000268:	b188      	cbz	r0, 800028e <xTaskGenericCreate.part.5+0x52>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 800026a:	00ad      	lsls	r5, r5, #2
 800026c:	462a      	mov	r2, r5
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );

			if( pxNewTCB != NULL )
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
 800026e:	f8c0 b030 	str.w	fp, [r0, #48]	; 0x30
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 8000272:	21a5      	movs	r1, #165	; 0xa5
 8000274:	4658      	mov	r0, fp
 8000276:	f002 fe99 	bl	8002fac <memset>
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800027a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800027c:	3d04      	subs	r5, #4
 800027e:	441d      	add	r5, r3
 8000280:	f025 0507 	bic.w	r5, r5, #7
 8000284:	1e73      	subs	r3, r6, #1
 8000286:	f104 0233 	add.w	r2, r4, #51	; 0x33
 800028a:	360f      	adds	r6, #15
 800028c:	e005      	b.n	800029a <xTaskGenericCreate.part.5+0x5e>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
 800028e:	4658      	mov	r0, fp
 8000290:	f000 fdee 	bl	8000e70 <vPortFree>
 8000294:	e094      	b.n	80003c0 <xTaskGenericCreate.part.5+0x184>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8000296:	429e      	cmp	r6, r3
 8000298:	d006      	beq.n	80002a8 <xTaskGenericCreate.part.5+0x6c>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 800029a:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 800029e:	f802 1f01 	strb.w	r1, [r2, #1]!

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80002a2:	7819      	ldrb	r1, [r3, #0]
 80002a4:	2900      	cmp	r1, #0
 80002a6:	d1f6      	bne.n	8000296 <xTaskGenericCreate.part.5+0x5a>
 80002a8:	2f06      	cmp	r7, #6
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80002aa:	f04f 0800 	mov.w	r8, #0
 80002ae:	46bb      	mov	fp, r7
		pxTCB->uxBasePriority = uxPriority;
		pxTCB->uxMutexesHeld = 0;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 80002b0:	f104 0604 	add.w	r6, r4, #4
 80002b4:	bf28      	it	cs
 80002b6:	f04f 0b06 	movcs.w	fp, #6
 80002ba:	4630      	mov	r0, r6
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80002bc:	f884 8043 	strb.w	r8, [r4, #67]	; 0x43
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
 80002c0:	f8c4 b02c 	str.w	fp, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 80002c4:	f8c4 b04c 	str.w	fp, [r4, #76]	; 0x4c
		pxTCB->uxMutexesHeld = 0;
 80002c8:	f8c4 8050 	str.w	r8, [r4, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 80002cc:	f000 fce3 	bl	8000c96 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 80002d0:	f104 0018 	add.w	r0, r4, #24
 80002d4:	f000 fcdf 	bl	8000c96 <vListInitialiseItem>
	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80002d8:	f1cb 0307 	rsb	r3, fp, #7
 80002dc:	61a3      	str	r3, [r4, #24]
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
 80002de:	f8c4 8054 	str.w	r8, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
	vListInitialiseItem( &( pxTCB->xEventListItem ) );

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 80002e2:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 80002e4:	6264      	str	r4, [r4, #36]	; 0x24
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
		pxTCB->eNotifyState = eNotWaitingNotification;
 80002e6:	f884 8058 	strb.w	r8, [r4, #88]	; 0x58
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80002ea:	4652      	mov	r2, sl
 80002ec:	4649      	mov	r1, r9
 80002ee:	4628      	mov	r0, r5
 80002f0:	f000 fb9c 	bl	8000a2c <pxPortInitialiseStack>
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 80002f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80002f6:	6020      	str	r0, [r4, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 80002f8:	b103      	cbz	r3, 80002fc <xTaskGenericCreate.part.5+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80002fa:	601c      	str	r4, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
 80002fc:	f000 fbb8 	bl	8000a70 <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 8000300:	4a31      	ldr	r2, [pc, #196]	; (80003c8 <xTaskGenericCreate.part.5+0x18c>)
			if( pxCurrentTCB == NULL )
 8000302:	4d32      	ldr	r5, [pc, #200]	; (80003cc <xTaskGenericCreate.part.5+0x190>)

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
		{
			uxCurrentNumberOfTasks++;
 8000304:	6813      	ldr	r3, [r2, #0]
 8000306:	f8df 90ec 	ldr.w	r9, [pc, #236]	; 80003f4 <xTaskGenericCreate.part.5+0x1b8>
 800030a:	3301      	adds	r3, #1
 800030c:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
 800030e:	682b      	ldr	r3, [r5, #0]
 8000310:	bb3b      	cbnz	r3, 8000362 <xTaskGenericCreate.part.5+0x126>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 8000312:	602c      	str	r4, [r5, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8000314:	6812      	ldr	r2, [r2, #0]
 8000316:	2a01      	cmp	r2, #1
 8000318:	d12b      	bne.n	8000372 <xTaskGenericCreate.part.5+0x136>
 800031a:	4698      	mov	r8, r3
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800031c:	eb09 0008 	add.w	r0, r9, r8
 8000320:	f108 0814 	add.w	r8, r8, #20
 8000324:	f000 fcac 	bl	8000c80 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8000328:	f1b8 0f8c 	cmp.w	r8, #140	; 0x8c
 800032c:	d1f6      	bne.n	800031c <xTaskGenericCreate.part.5+0xe0>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 800032e:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80003f8 <xTaskGenericCreate.part.5+0x1bc>
	vListInitialise( &xDelayedTaskList2 );
 8000332:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 80003fc <xTaskGenericCreate.part.5+0x1c0>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8000336:	4650      	mov	r0, sl
 8000338:	f000 fca2 	bl	8000c80 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800033c:	4640      	mov	r0, r8
 800033e:	f000 fc9f 	bl	8000c80 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8000342:	4823      	ldr	r0, [pc, #140]	; (80003d0 <xTaskGenericCreate.part.5+0x194>)
 8000344:	f000 fc9c 	bl	8000c80 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8000348:	4822      	ldr	r0, [pc, #136]	; (80003d4 <xTaskGenericCreate.part.5+0x198>)
 800034a:	f000 fc99 	bl	8000c80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800034e:	4822      	ldr	r0, [pc, #136]	; (80003d8 <xTaskGenericCreate.part.5+0x19c>)
 8000350:	f000 fc96 	bl	8000c80 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8000354:	4b21      	ldr	r3, [pc, #132]	; (80003dc <xTaskGenericCreate.part.5+0x1a0>)
 8000356:	f8c3 a000 	str.w	sl, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800035a:	4b21      	ldr	r3, [pc, #132]	; (80003e0 <xTaskGenericCreate.part.5+0x1a4>)
 800035c:	f8c3 8000 	str.w	r8, [r3]
 8000360:	e007      	b.n	8000372 <xTaskGenericCreate.part.5+0x136>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 8000362:	4b20      	ldr	r3, [pc, #128]	; (80003e4 <xTaskGenericCreate.part.5+0x1a8>)
 8000364:	681b      	ldr	r3, [r3, #0]
 8000366:	b923      	cbnz	r3, 8000372 <xTaskGenericCreate.part.5+0x136>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 8000368:	682b      	ldr	r3, [r5, #0]
 800036a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800036c:	429f      	cmp	r7, r3
					{
						pxCurrentTCB = pxNewTCB;
 800036e:	bf28      	it	cs
 8000370:	602c      	strcs	r4, [r5, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 8000372:	4a1d      	ldr	r2, [pc, #116]	; (80003e8 <xTaskGenericCreate.part.5+0x1ac>)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8000374:	491d      	ldr	r1, [pc, #116]	; (80003ec <xTaskGenericCreate.part.5+0x1b0>)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 8000376:	6813      	ldr	r3, [r2, #0]
 8000378:	3301      	adds	r3, #1
 800037a:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 800037c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
			uxTaskNumber++;

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
 800037e:	6463      	str	r3, [r4, #68]	; 0x44
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8000380:	680b      	ldr	r3, [r1, #0]
 8000382:	2401      	movs	r4, #1
 8000384:	fa04 f002 	lsl.w	r0, r4, r2
 8000388:	4303      	orrs	r3, r0
 800038a:	2014      	movs	r0, #20
 800038c:	600b      	str	r3, [r1, #0]
 800038e:	fb00 9002 	mla	r0, r0, r2, r9
 8000392:	4631      	mov	r1, r6
 8000394:	f000 fc82 	bl	8000c9c <vListInsertEnd>

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 8000398:	f000 fb8c 	bl	8000ab4 <vPortExitCritical>
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
 800039c:	4b11      	ldr	r3, [pc, #68]	; (80003e4 <xTaskGenericCreate.part.5+0x1a8>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	b15b      	cbz	r3, 80003ba <xTaskGenericCreate.part.5+0x17e>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 80003a2:	682b      	ldr	r3, [r5, #0]
 80003a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80003a6:	429f      	cmp	r7, r3
 80003a8:	d907      	bls.n	80003ba <xTaskGenericCreate.part.5+0x17e>
			{
				taskYIELD_IF_USING_PREEMPTION();
 80003aa:	4b11      	ldr	r3, [pc, #68]	; (80003f0 <xTaskGenericCreate.part.5+0x1b4>)
 80003ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80003b0:	601a      	str	r2, [r3, #0]
 80003b2:	f3bf 8f4f 	dsb	sy
 80003b6:	f3bf 8f6f 	isb	sy
	{
		if( xSchedulerRunning != pdFALSE )
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 80003ba:	4620      	mov	r0, r4
 80003bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80003c0:	f04f 30ff 	mov.w	r0, #4294967295
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
}
 80003c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80003c8:	20000144 	.word	0x20000144
 80003cc:	200000f4 	.word	0x200000f4
 80003d0:	20000104 	.word	0x20000104
 80003d4:	20000038 	.word	0x20000038
 80003d8:	2000004c 	.word	0x2000004c
 80003dc:	2000002c 	.word	0x2000002c
 80003e0:	20000100 	.word	0x20000100
 80003e4:	20000030 	.word	0x20000030
 80003e8:	20000118 	.word	0x20000118
 80003ec:	20000148 	.word	0x20000148
 80003f0:	e000ed04 	.word	0xe000ed04
 80003f4:	20000064 	.word	0x20000064
 80003f8:	2000011c 	.word	0x2000011c
 80003fc:	20000130 	.word	0x20000130

08000400 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8000400:	b470      	push	{r4, r5, r6}
 8000402:	ac03      	add	r4, sp, #12
 8000404:	cc70      	ldmia	r4, {r4, r5, r6}
BaseType_t xReturn;
TCB_t * pxNewTCB;
StackType_t *pxTopOfStack;

	configASSERT( pxTaskCode );
 8000406:	b940      	cbnz	r0, 800041a <xTaskGenericCreate+0x1a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800040c:	f383 8811 	msr	BASEPRI, r3
 8000410:	f3bf 8f6f 	isb	sy
 8000414:	f3bf 8f4f 	dsb	sy
 8000418:	e7fe      	b.n	8000418 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
 800041a:	2c06      	cmp	r4, #6
 800041c:	d908      	bls.n	8000430 <xTaskGenericCreate+0x30>
 800041e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000422:	f383 8811 	msr	BASEPRI, r3
 8000426:	f3bf 8f6f 	isb	sy
 800042a:	f3bf 8f4f 	dsb	sy
 800042e:	e7fe      	b.n	800042e <xTaskGenericCreate+0x2e>
 8000430:	9605      	str	r6, [sp, #20]
 8000432:	9504      	str	r5, [sp, #16]
 8000434:	9403      	str	r4, [sp, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
}
 8000436:	bc70      	pop	{r4, r5, r6}
 8000438:	f7ff bf00 	b.w	800023c <xTaskGenericCreate.part.5>

0800043c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	2400      	movs	r4, #0
 8000440:	9402      	str	r4, [sp, #8]
 8000442:	9401      	str	r4, [sp, #4]
 8000444:	9400      	str	r4, [sp, #0]
 8000446:	4623      	mov	r3, r4
 8000448:	2280      	movs	r2, #128	; 0x80
 800044a:	4913      	ldr	r1, [pc, #76]	; (8000498 <vTaskStartScheduler+0x5c>)
 800044c:	4813      	ldr	r0, [pc, #76]	; (800049c <vTaskStartScheduler+0x60>)
 800044e:	f7ff fef5 	bl	800023c <xTaskGenericCreate.part.5>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8000452:	2801      	cmp	r0, #1
 8000454:	d114      	bne.n	8000480 <vTaskStartScheduler+0x44>
 8000456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800045a:	f383 8811 	msr	BASEPRI, r3
 800045e:	f3bf 8f6f 	isb	sy
 8000462:	f3bf 8f4f 	dsb	sy
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8000466:	4b0e      	ldr	r3, [pc, #56]	; (80004a0 <vTaskStartScheduler+0x64>)
 8000468:	f04f 32ff 	mov.w	r2, #4294967295
 800046c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800046e:	4b0d      	ldr	r3, [pc, #52]	; (80004a4 <vTaskStartScheduler+0x68>)
 8000470:	6018      	str	r0, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8000472:	4b0d      	ldr	r3, [pc, #52]	; (80004a8 <vTaskStartScheduler+0x6c>)
 8000474:	601c      	str	r4, [r3, #0]
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
 8000476:	b004      	add	sp, #16
 8000478:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800047c:	f000 bb8a 	b.w	8000b94 <xPortStartScheduler>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
 8000480:	b940      	cbnz	r0, 8000494 <vTaskStartScheduler+0x58>
 8000482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000486:	f383 8811 	msr	BASEPRI, r3
 800048a:	f3bf 8f6f 	isb	sy
 800048e:	f3bf 8f4f 	dsb	sy
 8000492:	e7fe      	b.n	8000492 <vTaskStartScheduler+0x56>
	}
}
 8000494:	b004      	add	sp, #16
 8000496:	bd10      	pop	{r4, pc}
 8000498:	080030c0 	.word	0x080030c0
 800049c:	08000755 	.word	0x08000755
 80004a0:	200000f8 	.word	0x200000f8
 80004a4:	20000030 	.word	0x20000030
 80004a8:	200000fc 	.word	0x200000fc

080004ac <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80004ac:	4a02      	ldr	r2, [pc, #8]	; (80004b8 <vTaskSuspendAll+0xc>)
 80004ae:	6813      	ldr	r3, [r2, #0]
 80004b0:	3301      	adds	r3, #1
 80004b2:	6013      	str	r3, [r2, #0]
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop
 80004b8:	200000f0 	.word	0x200000f0

080004bc <xTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80004bc:	4b40      	ldr	r3, [pc, #256]	; (80005c0 <xTaskIncrementTick+0x104>)
 80004be:	681b      	ldr	r3, [r3, #0]

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80004c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80004c4:	2b00      	cmp	r3, #0
 80004c6:	d13c      	bne.n	8000542 <xTaskIncrementTick+0x86>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
 80004c8:	4b3e      	ldr	r3, [pc, #248]	; (80005c4 <xTaskIncrementTick+0x108>)
 80004ca:	681a      	ldr	r2, [r3, #0]
 80004cc:	3201      	adds	r2, #1
 80004ce:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 80004d0:	681d      	ldr	r5, [r3, #0]

			if( xConstTickCount == ( TickType_t ) 0U )
 80004d2:	b9bd      	cbnz	r5, 8000504 <xTaskIncrementTick+0x48>
			{
				taskSWITCH_DELAYED_LISTS();
 80004d4:	4b3c      	ldr	r3, [pc, #240]	; (80005c8 <xTaskIncrementTick+0x10c>)
 80004d6:	681a      	ldr	r2, [r3, #0]
 80004d8:	6812      	ldr	r2, [r2, #0]
 80004da:	b142      	cbz	r2, 80004ee <xTaskIncrementTick+0x32>
 80004dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80004e0:	f383 8811 	msr	BASEPRI, r3
 80004e4:	f3bf 8f6f 	isb	sy
 80004e8:	f3bf 8f4f 	dsb	sy
 80004ec:	e7fe      	b.n	80004ec <xTaskIncrementTick+0x30>
 80004ee:	4a37      	ldr	r2, [pc, #220]	; (80005cc <xTaskIncrementTick+0x110>)
 80004f0:	6819      	ldr	r1, [r3, #0]
 80004f2:	6810      	ldr	r0, [r2, #0]
 80004f4:	6018      	str	r0, [r3, #0]
 80004f6:	6011      	str	r1, [r2, #0]
 80004f8:	4a35      	ldr	r2, [pc, #212]	; (80005d0 <xTaskIncrementTick+0x114>)
 80004fa:	6813      	ldr	r3, [r2, #0]
 80004fc:	3301      	adds	r3, #1
 80004fe:	6013      	str	r3, [r2, #0]
 8000500:	f7ff fe62 	bl	80001c8 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
 8000504:	4c33      	ldr	r4, [pc, #204]	; (80005d4 <xTaskIncrementTick+0x118>)
 8000506:	9401      	str	r4, [sp, #4]
 8000508:	6823      	ldr	r3, [r4, #0]
 800050a:	4e33      	ldr	r6, [pc, #204]	; (80005d8 <xTaskIncrementTick+0x11c>)
 800050c:	4f33      	ldr	r7, [pc, #204]	; (80005dc <xTaskIncrementTick+0x120>)
 800050e:	429d      	cmp	r5, r3
 8000510:	f04f 0b00 	mov.w	fp, #0
 8000514:	d30b      	bcc.n	800052e <xTaskIncrementTick+0x72>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8000516:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 80005c8 <xTaskIncrementTick+0x10c>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 800051a:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 80005e8 <xTaskIncrementTick+0x12c>
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800051e:	f8d8 2000 	ldr.w	r2, [r8]
 8000522:	6812      	ldr	r2, [r2, #0]
 8000524:	b9a2      	cbnz	r2, 8000550 <xTaskIncrementTick+0x94>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
 8000526:	9b01      	ldr	r3, [sp, #4]
 8000528:	f04f 32ff 	mov.w	r2, #4294967295
 800052c:	601a      	str	r2, [r3, #0]
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800052e:	683a      	ldr	r2, [r7, #0]
 8000530:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8000532:	2214      	movs	r2, #20
 8000534:	434a      	muls	r2, r1
 8000536:	58b2      	ldr	r2, [r6, r2]
			{
				xSwitchRequired = pdTRUE;
 8000538:	2a02      	cmp	r2, #2
 800053a:	bf28      	it	cs
 800053c:	f04f 0b01 	movcs.w	fp, #1
 8000540:	e034      	b.n	80005ac <xTaskIncrementTick+0xf0>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8000542:	4a27      	ldr	r2, [pc, #156]	; (80005e0 <xTaskIncrementTick+0x124>)
 8000544:	6813      	ldr	r3, [r2, #0]
 8000546:	3301      	adds	r3, #1
 8000548:	6013      	str	r3, [r2, #0]

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800054a:	f04f 0b00 	mov.w	fp, #0
 800054e:	e02d      	b.n	80005ac <xTaskIncrementTick+0xf0>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8000550:	f8d8 2000 	ldr.w	r2, [r8]
 8000554:	68d2      	ldr	r2, [r2, #12]
 8000556:	68d4      	ldr	r4, [r2, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 8000558:	6861      	ldr	r1, [r4, #4]

						if( xConstTickCount < xItemValue )
 800055a:	428d      	cmp	r5, r1
 800055c:	d202      	bcs.n	8000564 <xTaskIncrementTick+0xa8>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
 800055e:	9b01      	ldr	r3, [sp, #4]
 8000560:	6019      	str	r1, [r3, #0]
							break;
 8000562:	e7e4      	b.n	800052e <xTaskIncrementTick+0x72>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8000564:	f104 0a04 	add.w	sl, r4, #4
 8000568:	4650      	mov	r0, sl
 800056a:	f000 fbbb 	bl	8000ce4 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800056e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000570:	b119      	cbz	r1, 800057a <xTaskIncrementTick+0xbe>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8000572:	f104 0018 	add.w	r0, r4, #24
 8000576:	f000 fbb5 	bl	8000ce4 <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 800057a:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800057c:	f8d9 1000 	ldr.w	r1, [r9]
 8000580:	2301      	movs	r3, #1
 8000582:	fa03 fe00 	lsl.w	lr, r3, r0
 8000586:	ea4e 0101 	orr.w	r1, lr, r1
 800058a:	f04f 0e14 	mov.w	lr, #20
 800058e:	f8c9 1000 	str.w	r1, [r9]
 8000592:	fb0e 6000 	mla	r0, lr, r0, r6
 8000596:	4651      	mov	r1, sl
 8000598:	f000 fb80 	bl	8000c9c <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800059c:	6838      	ldr	r0, [r7, #0]
 800059e:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80005a0:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							{
								xSwitchRequired = pdTRUE;
 80005a2:	4291      	cmp	r1, r2
 80005a4:	bf28      	it	cs
 80005a6:	f04f 0b01 	movcs.w	fp, #1
 80005aa:	e7b8      	b.n	800051e <xTaskIncrementTick+0x62>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80005ac:	4a0d      	ldr	r2, [pc, #52]	; (80005e4 <xTaskIncrementTick+0x128>)
 80005ae:	6812      	ldr	r2, [r2, #0]
		{
			xSwitchRequired = pdTRUE;
 80005b0:	2a00      	cmp	r2, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04f 0b01 	movne.w	fp, #1
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
 80005b8:	4658      	mov	r0, fp
 80005ba:	b003      	add	sp, #12
 80005bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80005c0:	200000f0 	.word	0x200000f0
 80005c4:	200000fc 	.word	0x200000fc
 80005c8:	2000002c 	.word	0x2000002c
 80005cc:	20000100 	.word	0x20000100
 80005d0:	20000028 	.word	0x20000028
 80005d4:	200000f8 	.word	0x200000f8
 80005d8:	20000064 	.word	0x20000064
 80005dc:	200000f4 	.word	0x200000f4
 80005e0:	20000060 	.word	0x20000060
 80005e4:	2000014c 	.word	0x2000014c
 80005e8:	20000148 	.word	0x20000148

080005ec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80005ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80005f0:	4c30      	ldr	r4, [pc, #192]	; (80006b4 <xTaskResumeAll+0xc8>)
 80005f2:	6823      	ldr	r3, [r4, #0]
 80005f4:	b943      	cbnz	r3, 8000608 <xTaskResumeAll+0x1c>
 80005f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005fa:	f383 8811 	msr	BASEPRI, r3
 80005fe:	f3bf 8f6f 	isb	sy
 8000602:	f3bf 8f4f 	dsb	sy
 8000606:	e7fe      	b.n	8000606 <xTaskResumeAll+0x1a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8000608:	f000 fa32 	bl	8000a70 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800060c:	6823      	ldr	r3, [r4, #0]
 800060e:	3b01      	subs	r3, #1
 8000610:	6023      	str	r3, [r4, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000612:	6823      	ldr	r3, [r4, #0]
 8000614:	b10b      	cbz	r3, 800061a <xTaskResumeAll+0x2e>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
 8000616:	2400      	movs	r4, #0
 8000618:	e047      	b.n	80006aa <xTaskResumeAll+0xbe>
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800061a:	4b27      	ldr	r3, [pc, #156]	; (80006b8 <xTaskResumeAll+0xcc>)
 800061c:	681b      	ldr	r3, [r3, #0]
 800061e:	2b00      	cmp	r3, #0
 8000620:	d0f9      	beq.n	8000616 <xTaskResumeAll+0x2a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8000622:	4d26      	ldr	r5, [pc, #152]	; (80006bc <xTaskResumeAll+0xd0>)
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyList( pxTCB );
 8000624:	4e26      	ldr	r6, [pc, #152]	; (80006c0 <xTaskResumeAll+0xd4>)
 8000626:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 80006d4 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800062a:	682b      	ldr	r3, [r5, #0]
 800062c:	b303      	cbz	r3, 8000670 <xTaskResumeAll+0x84>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800062e:	68eb      	ldr	r3, [r5, #12]
 8000630:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8000632:	f104 0904 	add.w	r9, r4, #4
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8000636:	f104 0018 	add.w	r0, r4, #24
 800063a:	f000 fb53 	bl	8000ce4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 800063e:	4648      	mov	r0, r9
 8000640:	f000 fb50 	bl	8000ce4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8000644:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000646:	6833      	ldr	r3, [r6, #0]
 8000648:	2701      	movs	r7, #1
 800064a:	fa07 f102 	lsl.w	r1, r7, r2
 800064e:	2014      	movs	r0, #20
 8000650:	430b      	orrs	r3, r1
 8000652:	fb00 8002 	mla	r0, r0, r2, r8
 8000656:	4649      	mov	r1, r9
 8000658:	6033      	str	r3, [r6, #0]
 800065a:	f000 fb1f 	bl	8000c9c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800065e:	4b19      	ldr	r3, [pc, #100]	; (80006c4 <xTaskResumeAll+0xd8>)
 8000660:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000666:	429a      	cmp	r2, r3
 8000668:	d3df      	bcc.n	800062a <xTaskResumeAll+0x3e>
					{
						xYieldPending = pdTRUE;
 800066a:	4b17      	ldr	r3, [pc, #92]	; (80006c8 <xTaskResumeAll+0xdc>)
 800066c:	601f      	str	r7, [r3, #0]
 800066e:	e7da      	b.n	8000626 <xTaskResumeAll+0x3a>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
 8000670:	4c16      	ldr	r4, [pc, #88]	; (80006cc <xTaskResumeAll+0xe0>)
 8000672:	6823      	ldr	r3, [r4, #0]
 8000674:	b963      	cbnz	r3, 8000690 <xTaskResumeAll+0xa4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
 8000676:	4b14      	ldr	r3, [pc, #80]	; (80006c8 <xTaskResumeAll+0xdc>)
 8000678:	681c      	ldr	r4, [r3, #0]
 800067a:	2c01      	cmp	r4, #1
 800067c:	d1cb      	bne.n	8000616 <xTaskResumeAll+0x2a>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800067e:	4b14      	ldr	r3, [pc, #80]	; (80006d0 <xTaskResumeAll+0xe4>)
 8000680:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000684:	601a      	str	r2, [r3, #0]
 8000686:	f3bf 8f4f 	dsb	sy
 800068a:	f3bf 8f6f 	isb	sy
 800068e:	e00c      	b.n	80006aa <xTaskResumeAll+0xbe>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
					{
						if( xTaskIncrementTick() != pdFALSE )
						{
							xYieldPending = pdTRUE;
 8000690:	4d0d      	ldr	r5, [pc, #52]	; (80006c8 <xTaskResumeAll+0xdc>)
 8000692:	2601      	movs	r6, #1
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 8000694:	6823      	ldr	r3, [r4, #0]
 8000696:	2b00      	cmp	r3, #0
 8000698:	d0ed      	beq.n	8000676 <xTaskResumeAll+0x8a>
					{
						if( xTaskIncrementTick() != pdFALSE )
 800069a:	f7ff ff0f 	bl	80004bc <xTaskIncrementTick>
 800069e:	b100      	cbz	r0, 80006a2 <xTaskResumeAll+0xb6>
						{
							xYieldPending = pdTRUE;
 80006a0:	602e      	str	r6, [r5, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
 80006a2:	6823      	ldr	r3, [r4, #0]
 80006a4:	3b01      	subs	r3, #1
 80006a6:	6023      	str	r3, [r4, #0]
 80006a8:	e7f4      	b.n	8000694 <xTaskResumeAll+0xa8>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80006aa:	f000 fa03 	bl	8000ab4 <vPortExitCritical>

	return xAlreadyYielded;
}
 80006ae:	4620      	mov	r0, r4
 80006b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80006b4:	200000f0 	.word	0x200000f0
 80006b8:	20000144 	.word	0x20000144
 80006bc:	20000104 	.word	0x20000104
 80006c0:	20000148 	.word	0x20000148
 80006c4:	200000f4 	.word	0x200000f4
 80006c8:	2000014c 	.word	0x2000014c
 80006cc:	20000060 	.word	0x20000060
 80006d0:	e000ed04 	.word	0xe000ed04
 80006d4:	20000064 	.word	0x20000064

080006d8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80006d8:	b538      	push	{r3, r4, r5, lr}
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80006da:	b940      	cbnz	r0, 80006ee <vTaskDelay+0x16>

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
		{
			portYIELD_WITHIN_API();
 80006dc:	4b18      	ldr	r3, [pc, #96]	; (8000740 <vTaskDelay+0x68>)
 80006de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80006e2:	601a      	str	r2, [r3, #0]
 80006e4:	f3bf 8f4f 	dsb	sy
 80006e8:	f3bf 8f6f 	isb	sy
 80006ec:	bd38      	pop	{r3, r4, r5, pc}


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80006ee:	4b15      	ldr	r3, [pc, #84]	; (8000744 <vTaskDelay+0x6c>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	b143      	cbz	r3, 8000706 <vTaskDelay+0x2e>
 80006f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80006f8:	f383 8811 	msr	BASEPRI, r3
 80006fc:	f3bf 8f6f 	isb	sy
 8000700:	f3bf 8f4f 	dsb	sy
 8000704:	e7fe      	b.n	8000704 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8000706:	f7ff fed1 	bl	80004ac <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 800070a:	4b0f      	ldr	r3, [pc, #60]	; (8000748 <vTaskDelay+0x70>)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 800070c:	4d0f      	ldr	r5, [pc, #60]	; (800074c <vTaskDelay+0x74>)
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	18c4      	adds	r4, r0, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8000712:	6828      	ldr	r0, [r5, #0]
 8000714:	3004      	adds	r0, #4
 8000716:	f000 fae5 	bl	8000ce4 <uxListRemove>
 800071a:	b940      	cbnz	r0, 800072e <vTaskDelay+0x56>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800071c:	682b      	ldr	r3, [r5, #0]
 800071e:	490c      	ldr	r1, [pc, #48]	; (8000750 <vTaskDelay+0x78>)
 8000720:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8000722:	680a      	ldr	r2, [r1, #0]
 8000724:	2301      	movs	r3, #1
 8000726:	4083      	lsls	r3, r0
 8000728:	ea22 0303 	bic.w	r3, r2, r3
 800072c:	600b      	str	r3, [r1, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 800072e:	4620      	mov	r0, r4
 8000730:	f7ff fd5c 	bl	80001ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8000734:	f7ff ff5a 	bl	80005ec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8000738:	2800      	cmp	r0, #0
 800073a:	d0cf      	beq.n	80006dc <vTaskDelay+0x4>
 800073c:	bd38      	pop	{r3, r4, r5, pc}
 800073e:	bf00      	nop
 8000740:	e000ed04 	.word	0xe000ed04
 8000744:	200000f0 	.word	0x200000f0
 8000748:	200000fc 	.word	0x200000fc
 800074c:	200000f4 	.word	0x200000f4
 8000750:	20000148 	.word	0x20000148

08000754 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8000754:	b580      	push	{r7, lr}
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8000756:	4d18      	ldr	r5, [pc, #96]	; (80007b8 <prvIdleTask+0x64>)
 8000758:	462e      	mov	r6, r5
		{
			vTaskSuspendAll();
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 800075a:	4f18      	ldr	r7, [pc, #96]	; (80007bc <prvIdleTask+0x68>)
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 800075c:	682b      	ldr	r3, [r5, #0]
 800075e:	b1f3      	cbz	r3, 800079e <prvIdleTask+0x4a>
		{
			vTaskSuspendAll();
 8000760:	f7ff fea4 	bl	80004ac <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8000764:	683c      	ldr	r4, [r7, #0]
			}
			( void ) xTaskResumeAll();
 8000766:	f7ff ff41 	bl	80005ec <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 800076a:	2c00      	cmp	r4, #0
 800076c:	d0f6      	beq.n	800075c <prvIdleTask+0x8>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 800076e:	f000 f97f 	bl	8000a70 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8000772:	4b12      	ldr	r3, [pc, #72]	; (80007bc <prvIdleTask+0x68>)
 8000774:	68db      	ldr	r3, [r3, #12]
 8000776:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8000778:	1d20      	adds	r0, r4, #4
 800077a:	f000 fab3 	bl	8000ce4 <uxListRemove>
					--uxCurrentNumberOfTasks;
 800077e:	4a10      	ldr	r2, [pc, #64]	; (80007c0 <prvIdleTask+0x6c>)
 8000780:	6813      	ldr	r3, [r2, #0]
 8000782:	3b01      	subs	r3, #1
 8000784:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
 8000786:	6833      	ldr	r3, [r6, #0]
 8000788:	3b01      	subs	r3, #1
 800078a:	6033      	str	r3, [r6, #0]
				}
				taskEXIT_CRITICAL();
 800078c:	f000 f992 	bl	8000ab4 <vPortExitCritical>
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
 8000790:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8000792:	f000 fb6d 	bl	8000e70 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
 8000796:	4620      	mov	r0, r4
 8000798:	f000 fb6a 	bl	8000e70 <vPortFree>
 800079c:	e7de      	b.n	800075c <prvIdleTask+0x8>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800079e:	4b09      	ldr	r3, [pc, #36]	; (80007c4 <prvIdleTask+0x70>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	2b01      	cmp	r3, #1
 80007a4:	d9d9      	bls.n	800075a <prvIdleTask+0x6>
			{
				taskYIELD();
 80007a6:	4b08      	ldr	r3, [pc, #32]	; (80007c8 <prvIdleTask+0x74>)
 80007a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80007ac:	601a      	str	r2, [r3, #0]
 80007ae:	f3bf 8f4f 	dsb	sy
 80007b2:	f3bf 8f6f 	isb	sy
 80007b6:	e7d0      	b.n	800075a <prvIdleTask+0x6>
 80007b8:	20000034 	.word	0x20000034
 80007bc:	20000038 	.word	0x20000038
 80007c0:	20000144 	.word	0x20000144
 80007c4:	20000064 	.word	0x20000064
 80007c8:	e000ed04 	.word	0xe000ed04

080007cc <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80007cc:	4b17      	ldr	r3, [pc, #92]	; (800082c <vTaskSwitchContext+0x60>)
 80007ce:	681a      	ldr	r2, [r3, #0]
 80007d0:	4b17      	ldr	r3, [pc, #92]	; (8000830 <vTaskSwitchContext+0x64>)

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80007d2:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80007d4:	b10a      	cbz	r2, 80007da <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80007d6:	2201      	movs	r2, #1
 80007d8:	e025      	b.n	8000826 <vTaskSwitchContext+0x5a>
	}
	else
	{
		xYieldPending = pdFALSE;
 80007da:	601a      	str	r2, [r3, #0]
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80007dc:	4b15      	ldr	r3, [pc, #84]	; (8000834 <vTaskSwitchContext+0x68>)
 80007de:	681b      	ldr	r3, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80007e0:	fab3 f383 	clz	r3, r3
 80007e4:	b2db      	uxtb	r3, r3
 80007e6:	f1c3 031f 	rsb	r3, r3, #31
 80007ea:	2214      	movs	r2, #20
 80007ec:	4912      	ldr	r1, [pc, #72]	; (8000838 <vTaskSwitchContext+0x6c>)
 80007ee:	435a      	muls	r2, r3
 80007f0:	1888      	adds	r0, r1, r2
 80007f2:	588c      	ldr	r4, [r1, r2]
 80007f4:	b944      	cbnz	r4, 8000808 <vTaskSwitchContext+0x3c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80007f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80007fa:	f383 8811 	msr	BASEPRI, r3
 80007fe:	f3bf 8f6f 	isb	sy
 8000802:	f3bf 8f4f 	dsb	sy
 8000806:	e7fe      	b.n	8000806 <vTaskSwitchContext+0x3a>
 8000808:	6844      	ldr	r4, [r0, #4]
 800080a:	3208      	adds	r2, #8
 800080c:	6864      	ldr	r4, [r4, #4]
 800080e:	6044      	str	r4, [r0, #4]
 8000810:	440a      	add	r2, r1
 8000812:	4294      	cmp	r4, r2
 8000814:	bf04      	itt	eq
 8000816:	6862      	ldreq	r2, [r4, #4]
 8000818:	6042      	streq	r2, [r0, #4]
 800081a:	2214      	movs	r2, #20
 800081c:	fb02 1303 	mla	r3, r2, r3, r1
 8000820:	685b      	ldr	r3, [r3, #4]
 8000822:	68da      	ldr	r2, [r3, #12]
 8000824:	4b05      	ldr	r3, [pc, #20]	; (800083c <vTaskSwitchContext+0x70>)
 8000826:	601a      	str	r2, [r3, #0]
 8000828:	bd10      	pop	{r4, pc}
 800082a:	bf00      	nop
 800082c:	200000f0 	.word	0x200000f0
 8000830:	2000014c 	.word	0x2000014c
 8000834:	20000148 	.word	0x20000148
 8000838:	20000064 	.word	0x20000064
 800083c:	200000f4 	.word	0x200000f4

08000840 <xTaskRemoveFromEventList>:
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8000840:	68c3      	ldr	r3, [r0, #12]

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8000842:	b570      	push	{r4, r5, r6, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8000844:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 8000846:	b944      	cbnz	r4, 800085a <xTaskRemoveFromEventList+0x1a>
 8000848:	f04f 0350 	mov.w	r3, #80	; 0x50
 800084c:	f383 8811 	msr	BASEPRI, r3
 8000850:	f3bf 8f6f 	isb	sy
 8000854:	f3bf 8f4f 	dsb	sy
 8000858:	e7fe      	b.n	8000858 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800085a:	f104 0518 	add.w	r5, r4, #24
 800085e:	4628      	mov	r0, r5
 8000860:	f000 fa40 	bl	8000ce4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8000864:	4b11      	ldr	r3, [pc, #68]	; (80008ac <xTaskRemoveFromEventList+0x6c>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	b983      	cbnz	r3, 800088c <xTaskRemoveFromEventList+0x4c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 800086a:	1d26      	adds	r6, r4, #4
 800086c:	4630      	mov	r0, r6
 800086e:	f000 fa39 	bl	8000ce4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8000872:	490f      	ldr	r1, [pc, #60]	; (80008b0 <xTaskRemoveFromEventList+0x70>)
 8000874:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8000876:	680a      	ldr	r2, [r1, #0]
 8000878:	2301      	movs	r3, #1
 800087a:	40ab      	lsls	r3, r5
 800087c:	4313      	orrs	r3, r2
 800087e:	600b      	str	r3, [r1, #0]
 8000880:	4b0c      	ldr	r3, [pc, #48]	; (80008b4 <xTaskRemoveFromEventList+0x74>)
 8000882:	2014      	movs	r0, #20
 8000884:	4631      	mov	r1, r6
 8000886:	fb00 3005 	mla	r0, r0, r5, r3
 800088a:	e001      	b.n	8000890 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800088c:	480a      	ldr	r0, [pc, #40]	; (80008b8 <xTaskRemoveFromEventList+0x78>)
 800088e:	4629      	mov	r1, r5
 8000890:	f000 fa04 	bl	8000c9c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8000894:	4b09      	ldr	r3, [pc, #36]	; (80008bc <xTaskRemoveFromEventList+0x7c>)
 8000896:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800089c:	429a      	cmp	r2, r3
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800089e:	bf83      	ittte	hi
 80008a0:	4b07      	ldrhi	r3, [pc, #28]	; (80008c0 <xTaskRemoveFromEventList+0x80>)
 80008a2:	2001      	movhi	r0, #1
 80008a4:	6018      	strhi	r0, [r3, #0]
	}
	else
	{
		xReturn = pdFALSE;
 80008a6:	2000      	movls	r0, #0
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
}
 80008a8:	bd70      	pop	{r4, r5, r6, pc}
 80008aa:	bf00      	nop
 80008ac:	200000f0 	.word	0x200000f0
 80008b0:	20000148 	.word	0x20000148
 80008b4:	20000064 	.word	0x20000064
 80008b8:	20000104 	.word	0x20000104
 80008bc:	200000f4 	.word	0x200000f4
 80008c0:	2000014c 	.word	0x2000014c

080008c4 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80008c4:	4b05      	ldr	r3, [pc, #20]	; (80008dc <xTaskGetSchedulerState+0x18>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	b133      	cbz	r3, 80008d8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80008ca:	4b05      	ldr	r3, [pc, #20]	; (80008e0 <xTaskGetSchedulerState+0x1c>)
 80008cc:	681b      	ldr	r3, [r3, #0]
 80008ce:	2b00      	cmp	r3, #0
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80008d0:	bf0c      	ite	eq
 80008d2:	2002      	moveq	r0, #2
 80008d4:	2000      	movne	r0, #0
 80008d6:	4770      	bx	lr
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80008d8:	2001      	movs	r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
 80008da:	4770      	bx	lr
 80008dc:	20000030 	.word	0x20000030
 80008e0:	200000f0 	.word	0x200000f0

080008e4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80008e4:	b538      	push	{r3, r4, r5, lr}
 80008e6:	460d      	mov	r5, r1
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 80008e8:	4604      	mov	r4, r0
 80008ea:	b940      	cbnz	r0, 80008fe <xQueueGenericReset+0x1a>
 80008ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80008f0:	f383 8811 	msr	BASEPRI, r3
 80008f4:	f3bf 8f6f 	isb	sy
 80008f8:	f3bf 8f4f 	dsb	sy
 80008fc:	e7fe      	b.n	80008fc <xQueueGenericReset+0x18>

	taskENTER_CRITICAL();
 80008fe:	f000 f8b7 	bl	8000a70 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8000902:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8000904:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8000906:	6822      	ldr	r2, [r4, #0]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8000908:	60a2      	str	r2, [r4, #8]

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800090a:	4343      	muls	r3, r0
 800090c:	18d1      	adds	r1, r2, r3
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800090e:	1a1b      	subs	r3, r3, r0
 8000910:	4413      	add	r3, r2

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8000912:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8000914:	60e3      	str	r3, [r4, #12]
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8000916:	2100      	movs	r1, #0
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
		pxQueue->xRxLock = queueUNLOCKED;
 8000918:	f04f 33ff 	mov.w	r3, #4294967295
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800091c:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
		pxQueue->xRxLock = queueUNLOCKED;
 800091e:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
 8000920:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
 8000922:	b985      	cbnz	r5, 8000946 <xQueueGenericReset+0x62>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8000924:	6923      	ldr	r3, [r4, #16]
 8000926:	b1b3      	cbz	r3, 8000956 <xQueueGenericReset+0x72>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8000928:	f104 0010 	add.w	r0, r4, #16
 800092c:	f7ff ff88 	bl	8000840 <xTaskRemoveFromEventList>
 8000930:	2801      	cmp	r0, #1
 8000932:	d110      	bne.n	8000956 <xQueueGenericReset+0x72>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8000934:	4b0a      	ldr	r3, [pc, #40]	; (8000960 <xQueueGenericReset+0x7c>)
 8000936:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800093a:	601a      	str	r2, [r3, #0]
 800093c:	f3bf 8f4f 	dsb	sy
 8000940:	f3bf 8f6f 	isb	sy
 8000944:	e007      	b.n	8000956 <xQueueGenericReset+0x72>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8000946:	f104 0010 	add.w	r0, r4, #16
 800094a:	f000 f999 	bl	8000c80 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800094e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8000952:	f000 f995 	bl	8000c80 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8000956:	f000 f8ad 	bl	8000ab4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
 800095a:	2001      	movs	r0, #1
 800095c:	bd38      	pop	{r3, r4, r5, pc}
 800095e:	bf00      	nop
 8000960:	e000ed04 	.word	0xe000ed04

08000964 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
 8000964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000966:	460d      	mov	r5, r1
 8000968:	4617      	mov	r7, r2

	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800096a:	4606      	mov	r6, r0
 800096c:	b940      	cbnz	r0, 8000980 <xQueueGenericCreate+0x1c>
 800096e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000972:	f383 8811 	msr	BASEPRI, r3
 8000976:	f3bf 8f6f 	isb	sy
 800097a:	f3bf 8f4f 	dsb	sy
 800097e:	e7fe      	b.n	800097e <xQueueGenericCreate+0x1a>

	if( uxItemSize == ( UBaseType_t ) 0 )
 8000980:	b111      	cbz	r1, 8000988 <xQueueGenericCreate+0x24>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8000982:	4348      	muls	r0, r1
 8000984:	3001      	adds	r0, #1
 8000986:	e000      	b.n	800098a <xQueueGenericCreate+0x26>
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
 8000988:	4608      	mov	r0, r1
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
	}

	/* Allocate the new queue structure and storage area. */
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800098a:	3054      	adds	r0, #84	; 0x54
 800098c:	f000 f9de 	bl	8000d4c <pvPortMalloc>

	if( pxNewQueue != NULL )
 8000990:	4604      	mov	r4, r0
 8000992:	b130      	cbz	r0, 80009a2 <xQueueGenericCreate+0x3e>
	{
		if( uxItemSize == ( UBaseType_t ) 0 )
 8000994:	b90d      	cbnz	r5, 800099a <xQueueGenericCreate+0x36>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8000996:	6020      	str	r0, [r4, #0]
 8000998:	e00c      	b.n	80009b4 <xQueueGenericCreate+0x50>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800099a:	f100 0354 	add.w	r3, r0, #84	; 0x54
 800099e:	6003      	str	r3, [r0, #0]
 80009a0:	e008      	b.n	80009b4 <xQueueGenericCreate+0x50>
 80009a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009a6:	f383 8811 	msr	BASEPRI, r3
 80009aa:	f3bf 8f6f 	isb	sy
 80009ae:	f3bf 8f4f 	dsb	sy
 80009b2:	e7fe      	b.n	80009b2 <xQueueGenericCreate+0x4e>
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
 80009b4:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
 80009b6:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80009b8:	2101      	movs	r1, #1
 80009ba:	4620      	mov	r0, r4
 80009bc:	f7ff ff92 	bl	80008e4 <xQueueGenericReset>

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			pxNewQueue->ucQueueType = ucQueueType;
 80009c0:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
	}

	configASSERT( xReturn );

	return xReturn;
}
 80009c4:	4620      	mov	r0, r4
 80009c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080009c8 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80009c8:	4b0a      	ldr	r3, [pc, #40]	; (80009f4 <prvTaskExitError+0x2c>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	3301      	adds	r3, #1
 80009ce:	d008      	beq.n	80009e2 <prvTaskExitError+0x1a>
 80009d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009d4:	f383 8811 	msr	BASEPRI, r3
 80009d8:	f3bf 8f6f 	isb	sy
 80009dc:	f3bf 8f4f 	dsb	sy
 80009e0:	e7fe      	b.n	80009e0 <prvTaskExitError+0x18>
 80009e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80009e6:	f383 8811 	msr	BASEPRI, r3
 80009ea:	f3bf 8f6f 	isb	sy
 80009ee:	f3bf 8f4f 	dsb	sy
 80009f2:	e7fe      	b.n	80009f2 <prvTaskExitError+0x2a>
 80009f4:	20000000 	.word	0x20000000

080009f8 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80009f8:	4806      	ldr	r0, [pc, #24]	; (8000a14 <prvPortStartFirstTask+0x1c>)
 80009fa:	6800      	ldr	r0, [r0, #0]
 80009fc:	6800      	ldr	r0, [r0, #0]
 80009fe:	f380 8808 	msr	MSP, r0
 8000a02:	b662      	cpsie	i
 8000a04:	b661      	cpsie	f
 8000a06:	f3bf 8f4f 	dsb	sy
 8000a0a:	f3bf 8f6f 	isb	sy
 8000a0e:	df00      	svc	0
 8000a10:	bf00      	nop
 8000a12:	0000      	.short	0x0000
 8000a14:	e000ed08 	.word	0xe000ed08

08000a18 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8000a18:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8000a28 <vPortEnableVFP+0x10>
 8000a1c:	6801      	ldr	r1, [r0, #0]
 8000a1e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000a22:	6001      	str	r1, [r0, #0]
 8000a24:	4770      	bx	lr
 8000a26:	0000      	.short	0x0000
 8000a28:	e000ed88 	.word	0xe000ed88

08000a2c <pxPortInitialiseStack>:

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8000a2c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8000a30:	e900 000a 	stmdb	r0, {r1, r3}
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8000a34:	4b05      	ldr	r3, [pc, #20]	; (8000a4c <pxPortInitialiseStack+0x20>)
 8000a36:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8000a3a:	f06f 0302 	mvn.w	r3, #2
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8000a3e:	f840 2c20 	str.w	r2, [r0, #-32]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8000a42:	f840 3c24 	str.w	r3, [r0, #-36]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
 8000a46:	3844      	subs	r0, #68	; 0x44
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop
 8000a4c:	080009c9 	.word	0x080009c9

08000a50 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8000a50:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <pxCurrentTCBConst2>)
 8000a52:	6819      	ldr	r1, [r3, #0]
 8000a54:	6808      	ldr	r0, [r1, #0]
 8000a56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000a5a:	f380 8809 	msr	PSP, r0
 8000a5e:	f3bf 8f6f 	isb	sy
 8000a62:	f04f 0000 	mov.w	r0, #0
 8000a66:	f380 8811 	msr	BASEPRI, r0
 8000a6a:	4770      	bx	lr

08000a6c <pxCurrentTCBConst2>:
 8000a6c:	200000f4 	.word	0x200000f4

08000a70 <vPortEnterCritical>:
 8000a70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a74:	f383 8811 	msr	BASEPRI, r3
 8000a78:	f3bf 8f6f 	isb	sy
 8000a7c:	f3bf 8f4f 	dsb	sy
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8000a80:	4a0a      	ldr	r2, [pc, #40]	; (8000aac <vPortEnterCritical+0x3c>)
 8000a82:	6813      	ldr	r3, [r2, #0]
 8000a84:	3301      	adds	r3, #1
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8000a86:	2b01      	cmp	r3, #1
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8000a88:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8000a8a:	d10d      	bne.n	8000aa8 <vPortEnterCritical+0x38>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8000a8c:	4b08      	ldr	r3, [pc, #32]	; (8000ab0 <vPortEnterCritical+0x40>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	f013 0fff 	tst.w	r3, #255	; 0xff
 8000a94:	d008      	beq.n	8000aa8 <vPortEnterCritical+0x38>
 8000a96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000a9a:	f383 8811 	msr	BASEPRI, r3
 8000a9e:	f3bf 8f6f 	isb	sy
 8000aa2:	f3bf 8f4f 	dsb	sy
 8000aa6:	e7fe      	b.n	8000aa6 <vPortEnterCritical+0x36>
 8000aa8:	4770      	bx	lr
 8000aaa:	bf00      	nop
 8000aac:	20000000 	.word	0x20000000
 8000ab0:	e000ed04 	.word	0xe000ed04

08000ab4 <vPortExitCritical>:
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
	configASSERT( uxCriticalNesting );
 8000ab4:	4a08      	ldr	r2, [pc, #32]	; (8000ad8 <vPortExitCritical+0x24>)
 8000ab6:	6813      	ldr	r3, [r2, #0]
 8000ab8:	b943      	cbnz	r3, 8000acc <vPortExitCritical+0x18>
 8000aba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000abe:	f383 8811 	msr	BASEPRI, r3
 8000ac2:	f3bf 8f6f 	isb	sy
 8000ac6:	f3bf 8f4f 	dsb	sy
 8000aca:	e7fe      	b.n	8000aca <vPortExitCritical+0x16>
	uxCriticalNesting--;
 8000acc:	3b01      	subs	r3, #1
 8000ace:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8000ad0:	b90b      	cbnz	r3, 8000ad6 <vPortExitCritical+0x22>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000ad2:	f383 8811 	msr	BASEPRI, r3
 8000ad6:	4770      	bx	lr
 8000ad8:	20000000 	.word	0x20000000

08000adc <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8000adc:	f3ef 8009 	mrs	r0, PSP
 8000ae0:	f3bf 8f6f 	isb	sy
 8000ae4:	4b14      	ldr	r3, [pc, #80]	; (8000b38 <pxCurrentTCBConst>)
 8000ae6:	681a      	ldr	r2, [r3, #0]
 8000ae8:	f01e 0f10 	tst.w	lr, #16
 8000aec:	bf08      	it	eq
 8000aee:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8000af2:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000af6:	6010      	str	r0, [r2, #0]
 8000af8:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8000afc:	f04f 0050 	mov.w	r0, #80	; 0x50
 8000b00:	f380 8811 	msr	BASEPRI, r0
 8000b04:	f3bf 8f4f 	dsb	sy
 8000b08:	f3bf 8f6f 	isb	sy
 8000b0c:	f7ff fe5e 	bl	80007cc <vTaskSwitchContext>
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	f380 8811 	msr	BASEPRI, r0
 8000b18:	bc08      	pop	{r3}
 8000b1a:	6819      	ldr	r1, [r3, #0]
 8000b1c:	6808      	ldr	r0, [r1, #0]
 8000b1e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b22:	f01e 0f10 	tst.w	lr, #16
 8000b26:	bf08      	it	eq
 8000b28:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8000b2c:	f380 8809 	msr	PSP, r0
 8000b30:	f3bf 8f6f 	isb	sy
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop

08000b38 <pxCurrentTCBConst>:
 8000b38:	200000f4 	.word	0x200000f4

08000b3c <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8000b3c:	b508      	push	{r3, lr}

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8000b3e:	f3ef 8311 	mrs	r3, BASEPRI
 8000b42:	f04f 0250 	mov.w	r2, #80	; 0x50
 8000b46:	f382 8811 	msr	BASEPRI, r2
 8000b4a:	f3bf 8f6f 	isb	sy
 8000b4e:	f3bf 8f4f 	dsb	sy
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8000b52:	f7ff fcb3 	bl	80004bc <xTaskIncrementTick>
 8000b56:	b118      	cbz	r0, 8000b60 <xPortSysTickHandler+0x24>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8000b58:	4b03      	ldr	r3, [pc, #12]	; (8000b68 <xPortSysTickHandler+0x2c>)
 8000b5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000b5e:	601a      	str	r2, [r3, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8000b60:	2300      	movs	r3, #0
 8000b62:	f383 8811 	msr	BASEPRI, r3
 8000b66:	bd08      	pop	{r3, pc}
 8000b68:	e000ed04 	.word	0xe000ed04

08000b6c <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8000b6c:	4b06      	ldr	r3, [pc, #24]	; (8000b88 <vPortSetupTimerInterrupt+0x1c>)
 8000b6e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	fbb3 f3f2 	udiv	r3, r3, r2
 8000b78:	4a04      	ldr	r2, [pc, #16]	; (8000b8c <vPortSetupTimerInterrupt+0x20>)
 8000b7a:	3b01      	subs	r3, #1
 8000b7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8000b7e:	4b04      	ldr	r3, [pc, #16]	; (8000b90 <vPortSetupTimerInterrupt+0x24>)
 8000b80:	2207      	movs	r2, #7
 8000b82:	601a      	str	r2, [r3, #0]
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	20000004 	.word	0x20000004
 8000b8c:	e000e014 	.word	0xe000e014
 8000b90:	e000e010 	.word	0xe000e010

08000b94 <xPortStartScheduler>:
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000b94:	4b31      	ldr	r3, [pc, #196]	; (8000c5c <xPortStartScheduler+0xc8>)
 8000b96:	4a32      	ldr	r2, [pc, #200]	; (8000c60 <xPortStartScheduler+0xcc>)

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000b98:	b513      	push	{r0, r1, r4, lr}
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000b9a:	6819      	ldr	r1, [r3, #0]
 8000b9c:	4291      	cmp	r1, r2
 8000b9e:	d108      	bne.n	8000bb2 <xPortStartScheduler+0x1e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000ba0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000ba4:	f383 8811 	msr	BASEPRI, r3
 8000ba8:	f3bf 8f6f 	isb	sy
 8000bac:	f3bf 8f4f 	dsb	sy
 8000bb0:	e7fe      	b.n	8000bb0 <xPortStartScheduler+0x1c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000bb2:	681a      	ldr	r2, [r3, #0]
 8000bb4:	4b2b      	ldr	r3, [pc, #172]	; (8000c64 <xPortStartScheduler+0xd0>)
 8000bb6:	429a      	cmp	r2, r3
 8000bb8:	d108      	bne.n	8000bcc <xPortStartScheduler+0x38>
 8000bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000bbe:	f383 8811 	msr	BASEPRI, r3
 8000bc2:	f3bf 8f6f 	isb	sy
 8000bc6:	f3bf 8f4f 	dsb	sy
 8000bca:	e7fe      	b.n	8000bca <xPortStartScheduler+0x36>
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000bcc:	4b26      	ldr	r3, [pc, #152]	; (8000c68 <xPortStartScheduler+0xd4>)
 8000bce:	781a      	ldrb	r2, [r3, #0]
 8000bd0:	b2d2      	uxtb	r2, r2
 8000bd2:	9201      	str	r2, [sp, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000bd4:	22ff      	movs	r2, #255	; 0xff
 8000bd6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000bd8:	781b      	ldrb	r3, [r3, #0]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000bda:	4a24      	ldr	r2, [pc, #144]	; (8000c6c <xPortStartScheduler+0xd8>)
		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000bdc:	b2db      	uxtb	r3, r3
 8000bde:	f88d 3003 	strb.w	r3, [sp, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000be2:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8000be6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000bea:	7013      	strb	r3, [r2, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000bec:	4b20      	ldr	r3, [pc, #128]	; (8000c70 <xPortStartScheduler+0xdc>)
 8000bee:	2207      	movs	r2, #7
 8000bf0:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000bf2:	2100      	movs	r1, #0
 8000bf4:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8000bf8:	0600      	lsls	r0, r0, #24
 8000bfa:	f102 34ff 	add.w	r4, r2, #4294967295
 8000bfe:	d508      	bpl.n	8000c12 <xPortStartScheduler+0x7e>
		{
			ulMaxPRIGROUPValue--;
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8000c00:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8000c04:	0052      	lsls	r2, r2, #1
 8000c06:	b2d2      	uxtb	r2, r2
 8000c08:	f88d 2003 	strb.w	r2, [sp, #3]
 8000c0c:	2101      	movs	r1, #1
 8000c0e:	4622      	mov	r2, r4
 8000c10:	e7f0      	b.n	8000bf4 <xPortStartScheduler+0x60>
 8000c12:	b101      	cbz	r1, 8000c16 <xPortStartScheduler+0x82>
 8000c14:	601a      	str	r2, [r3, #0]
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	0212      	lsls	r2, r2, #8
 8000c1a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8000c1e:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8000c20:	9b01      	ldr	r3, [sp, #4]
 8000c22:	4a11      	ldr	r2, [pc, #68]	; (8000c68 <xPortStartScheduler+0xd4>)
 8000c24:	b2db      	uxtb	r3, r3
 8000c26:	7013      	strb	r3, [r2, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8000c28:	4b12      	ldr	r3, [pc, #72]	; (8000c74 <xPortStartScheduler+0xe0>)
 8000c2a:	681a      	ldr	r2, [r3, #0]
 8000c2c:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 8000c30:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8000c32:	681a      	ldr	r2, [r3, #0]
 8000c34:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 8000c38:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8000c3a:	f7ff ff97 	bl	8000b6c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8000c3e:	4b0e      	ldr	r3, [pc, #56]	; (8000c78 <xPortStartScheduler+0xe4>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8000c44:	f7ff fee8 	bl	8000a18 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8000c48:	4a0c      	ldr	r2, [pc, #48]	; (8000c7c <xPortStartScheduler+0xe8>)
 8000c4a:	6813      	ldr	r3, [r2, #0]
 8000c4c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8000c50:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8000c52:	f7ff fed1 	bl	80009f8 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 8000c56:	f7ff feb7 	bl	80009c8 <prvTaskExitError>
 8000c5a:	bf00      	nop
 8000c5c:	e000ed00 	.word	0xe000ed00
 8000c60:	410fc271 	.word	0x410fc271
 8000c64:	410fc270 	.word	0x410fc270
 8000c68:	e000e400 	.word	0xe000e400
 8000c6c:	20000150 	.word	0x20000150
 8000c70:	20000154 	.word	0x20000154
 8000c74:	e000ed20 	.word	0xe000ed20
 8000c78:	20000000 	.word	0x20000000
 8000c7c:	e000ef34 	.word	0xe000ef34

08000c80 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000c80:	f100 0308 	add.w	r3, r0, #8
 8000c84:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000c86:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000c8a:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000c8c:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000c8e:	2300      	movs	r3, #0
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000c90:	6082      	str	r2, [r0, #8]
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000c92:	6003      	str	r3, [r0, #0]
 8000c94:	4770      	bx	lr

08000c96 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8000c96:	2300      	movs	r3, #0
 8000c98:	6103      	str	r3, [r0, #16]
 8000c9a:	4770      	bx	lr

08000c9c <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 8000c9c:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000c9e:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000ca0:	689a      	ldr	r2, [r3, #8]
 8000ca2:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000ca4:	689a      	ldr	r2, [r3, #8]
 8000ca6:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000ca8:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8000caa:	6803      	ldr	r3, [r0, #0]

	pxIndex->pxPrevious->pxNext = pxNewListItem;
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000cac:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8000cae:	3301      	adds	r3, #1
 8000cb0:	6003      	str	r3, [r0, #0]
 8000cb2:	4770      	bx	lr

08000cb4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000cb4:	680a      	ldr	r2, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000cb6:	1c53      	adds	r3, r2, #1
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000cb8:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000cba:	d101      	bne.n	8000cc0 <vListInsert+0xc>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000cbc:	6903      	ldr	r3, [r0, #16]
 8000cbe:	e007      	b.n	8000cd0 <vListInsert+0x1c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000cc0:	f100 0308 	add.w	r3, r0, #8
 8000cc4:	685c      	ldr	r4, [r3, #4]
 8000cc6:	6825      	ldr	r5, [r4, #0]
 8000cc8:	42aa      	cmp	r2, r5
 8000cca:	d301      	bcc.n	8000cd0 <vListInsert+0x1c>
 8000ccc:	4623      	mov	r3, r4
 8000cce:	e7f9      	b.n	8000cc4 <vListInsert+0x10>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000cd0:	685a      	ldr	r2, [r3, #4]
 8000cd2:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000cd4:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000cd6:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 8000cd8:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 8000cda:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = pxNewListItem;

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000cdc:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8000cde:	3301      	adds	r3, #1
 8000ce0:	6003      	str	r3, [r0, #0]
 8000ce2:	bd30      	pop	{r4, r5, pc}

08000ce4 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000ce4:	6841      	ldr	r1, [r0, #4]
 8000ce6:	6882      	ldr	r2, [r0, #8]

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8000ce8:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000cea:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000cec:	6882      	ldr	r2, [r0, #8]
 8000cee:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000cf0:	6859      	ldr	r1, [r3, #4]
 8000cf2:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000cf4:	bf08      	it	eq
 8000cf6:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 8000cfc:	6818      	ldr	r0, [r3, #0]
 8000cfe:	3801      	subs	r0, #1
 8000d00:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8000d02:	4770      	bx	lr

08000d04 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8000d04:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8000d06:	4b0f      	ldr	r3, [pc, #60]	; (8000d44 <prvInsertBlockIntoFreeList+0x40>)
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	4282      	cmp	r2, r0
 8000d0c:	d201      	bcs.n	8000d12 <prvInsertBlockIntoFreeList+0xe>
 8000d0e:	4613      	mov	r3, r2
 8000d10:	e7fa      	b.n	8000d08 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8000d12:	6859      	ldr	r1, [r3, #4]
 8000d14:	185c      	adds	r4, r3, r1
 8000d16:	42a0      	cmp	r0, r4
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8000d18:	bf01      	itttt	eq
 8000d1a:	6840      	ldreq	r0, [r0, #4]
 8000d1c:	1809      	addeq	r1, r1, r0
 8000d1e:	4618      	moveq	r0, r3
 8000d20:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8000d22:	6841      	ldr	r1, [r0, #4]
 8000d24:	1844      	adds	r4, r0, r1
 8000d26:	42a2      	cmp	r2, r4
 8000d28:	d107      	bne.n	8000d3a <prvInsertBlockIntoFreeList+0x36>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8000d2a:	4c07      	ldr	r4, [pc, #28]	; (8000d48 <prvInsertBlockIntoFreeList+0x44>)
 8000d2c:	6824      	ldr	r4, [r4, #0]
 8000d2e:	42a2      	cmp	r2, r4
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8000d30:	bf1f      	itttt	ne
 8000d32:	6854      	ldrne	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8000d34:	6812      	ldrne	r2, [r2, #0]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8000d36:	1909      	addne	r1, r1, r4
 8000d38:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8000d3a:	4298      	cmp	r0, r3
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8000d3c:	6002      	str	r2, [r0, #0]
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8000d3e:	bf18      	it	ne
 8000d40:	6018      	strne	r0, [r3, #0]
 8000d42:	bd10      	pop	{r4, pc}
 8000d44:	20000160 	.word	0x20000160
 8000d48:	2000015c 	.word	0x2000015c

08000d4c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8000d4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000d50:	4604      	mov	r4, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 8000d52:	f7ff fbab 	bl	80004ac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8000d56:	4940      	ldr	r1, [pc, #256]	; (8000e58 <pvPortMalloc+0x10c>)
 8000d58:	4d40      	ldr	r5, [pc, #256]	; (8000e5c <pvPortMalloc+0x110>)
 8000d5a:	680b      	ldr	r3, [r1, #0]
 8000d5c:	bb0b      	cbnz	r3, 8000da2 <pvPortMalloc+0x56>
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8000d5e:	4a40      	ldr	r2, [pc, #256]	; (8000e60 <pvPortMalloc+0x114>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8000d60:	0756      	lsls	r6, r2, #29
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8000d62:	bf1f      	itttt	ne
 8000d64:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000d66:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8000d6a:	f502 5370 	addne.w	r3, r2, #15360	; 0x3c00
 8000d6e:	1a1b      	subne	r3, r3, r0
	uxAddress = ( size_t ) ucHeap;

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000d70:	bf14      	ite	ne
 8000d72:	4602      	movne	r2, r0
static void prvHeapInit( void )
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8000d74:	f44f 5370 	moveq.w	r3, #15360	; 0x3c00
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8000d78:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
 8000d7a:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8000d7c:	f023 0307 	bic.w	r3, r3, #7

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8000d80:	4e38      	ldr	r6, [pc, #224]	; (8000e64 <pvPortMalloc+0x118>)
	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
 8000d82:	600b      	str	r3, [r1, #0]
	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;
 8000d84:	2000      	movs	r0, #0
 8000d86:	6070      	str	r0, [r6, #4]

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8000d88:	6032      	str	r2, [r6, #0]
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
	pxEnd->xBlockSize = 0;
 8000d8a:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8000d8c:	6018      	str	r0, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8000d8e:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8000d90:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000d92:	4b35      	ldr	r3, [pc, #212]	; (8000e68 <pvPortMalloc+0x11c>)
	pxEnd->pxNextFreeBlock = NULL;

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8000d94:	6050      	str	r0, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000d96:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8000d98:	4b34      	ldr	r3, [pc, #208]	; (8000e6c <pvPortMalloc+0x120>)
 8000d9a:	6018      	str	r0, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8000d9c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8000da0:	602b      	str	r3, [r5, #0]

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8000da2:	682f      	ldr	r7, [r5, #0]
 8000da4:	4227      	tst	r7, r4
 8000da6:	d146      	bne.n	8000e36 <pvPortMalloc+0xea>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8000da8:	2c00      	cmp	r4, #0
 8000daa:	d045      	beq.n	8000e38 <pvPortMalloc+0xec>
			{
				xWantedSize += xHeapStructSize;
 8000dac:	f104 0308 	add.w	r3, r4, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8000db0:	0758      	lsls	r0, r3, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8000db2:	bf1c      	itt	ne
 8000db4:	f023 0307 	bicne.w	r3, r3, #7
 8000db8:	3308      	addne	r3, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d039      	beq.n	8000e32 <pvPortMalloc+0xe6>
 8000dbe:	4a2b      	ldr	r2, [pc, #172]	; (8000e6c <pvPortMalloc+0x120>)
 8000dc0:	6816      	ldr	r6, [r2, #0]
 8000dc2:	42b3      	cmp	r3, r6
 8000dc4:	4690      	mov	r8, r2
 8000dc6:	d836      	bhi.n	8000e36 <pvPortMalloc+0xea>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 8000dc8:	4a26      	ldr	r2, [pc, #152]	; (8000e64 <pvPortMalloc+0x118>)
 8000dca:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000dcc:	6868      	ldr	r0, [r5, #4]
 8000dce:	4283      	cmp	r3, r0
 8000dd0:	d803      	bhi.n	8000dda <pvPortMalloc+0x8e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8000dd2:	6809      	ldr	r1, [r1, #0]
 8000dd4:	428d      	cmp	r5, r1
 8000dd6:	d106      	bne.n	8000de6 <pvPortMalloc+0x9a>
 8000dd8:	e02d      	b.n	8000e36 <pvPortMalloc+0xea>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8000dda:	682c      	ldr	r4, [r5, #0]
 8000ddc:	2c00      	cmp	r4, #0
 8000dde:	d0f8      	beq.n	8000dd2 <pvPortMalloc+0x86>
 8000de0:	462a      	mov	r2, r5
 8000de2:	4625      	mov	r5, r4
 8000de4:	e7f2      	b.n	8000dcc <pvPortMalloc+0x80>
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000de6:	6829      	ldr	r1, [r5, #0]
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8000de8:	6814      	ldr	r4, [r2, #0]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8000dea:	6011      	str	r1, [r2, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8000dec:	1ac2      	subs	r2, r0, r3
 8000dee:	2a10      	cmp	r2, #16
 8000df0:	d90f      	bls.n	8000e12 <pvPortMalloc+0xc6>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8000df2:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000df4:	0741      	lsls	r1, r0, #29
 8000df6:	d008      	beq.n	8000e0a <pvPortMalloc+0xbe>
 8000df8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000dfc:	f383 8811 	msr	BASEPRI, r3
 8000e00:	f3bf 8f6f 	isb	sy
 8000e04:	f3bf 8f4f 	dsb	sy
 8000e08:	e7fe      	b.n	8000e08 <pvPortMalloc+0xbc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8000e0a:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8000e0c:	606b      	str	r3, [r5, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8000e0e:	f7ff ff79 	bl	8000d04 <prvInsertBlockIntoFreeList>
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8000e12:	4915      	ldr	r1, [pc, #84]	; (8000e68 <pvPortMalloc+0x11c>)
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8000e14:	686b      	ldr	r3, [r5, #4]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8000e16:	6808      	ldr	r0, [r1, #0]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8000e18:	1af2      	subs	r2, r6, r3
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8000e1a:	431f      	orrs	r7, r3
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8000e1c:	4282      	cmp	r2, r0
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
					pxBlock->pxNextFreeBlock = NULL;
 8000e1e:	f04f 0300 	mov.w	r3, #0
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8000e22:	f8c8 2000 	str.w	r2, [r8]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8000e26:	bf38      	it	cc
 8000e28:	600a      	strcc	r2, [r1, #0]
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8000e2a:	3408      	adds	r4, #8
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8000e2c:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8000e2e:	602b      	str	r3, [r5, #0]
 8000e30:	e002      	b.n	8000e38 <pvPortMalloc+0xec>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8000e32:	461c      	mov	r4, r3
 8000e34:	e000      	b.n	8000e38 <pvPortMalloc+0xec>
 8000e36:	2400      	movs	r4, #0
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8000e38:	f7ff fbd8 	bl	80005ec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8000e3c:	0763      	lsls	r3, r4, #29
 8000e3e:	d008      	beq.n	8000e52 <pvPortMalloc+0x106>
 8000e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e44:	f383 8811 	msr	BASEPRI, r3
 8000e48:	f3bf 8f6f 	isb	sy
 8000e4c:	f3bf 8f4f 	dsb	sy
 8000e50:	e7fe      	b.n	8000e50 <pvPortMalloc+0x104>
	return pvReturn;
}
 8000e52:	4620      	mov	r0, r4
 8000e54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000e58:	2000015c 	.word	0x2000015c
 8000e5c:	20003d68 	.word	0x20003d68
 8000e60:	20000168 	.word	0x20000168
 8000e64:	20000160 	.word	0x20000160
 8000e68:	20003d6c 	.word	0x20003d6c
 8000e6c:	20000158 	.word	0x20000158

08000e70 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8000e70:	b510      	push	{r4, lr}
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
 8000e72:	4604      	mov	r4, r0
 8000e74:	b370      	cbz	r0, 8000ed4 <vPortFree+0x64>

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8000e76:	4a18      	ldr	r2, [pc, #96]	; (8000ed8 <vPortFree+0x68>)
 8000e78:	f850 3c04 	ldr.w	r3, [r0, #-4]
 8000e7c:	6812      	ldr	r2, [r2, #0]
 8000e7e:	4213      	tst	r3, r2
 8000e80:	d108      	bne.n	8000e94 <vPortFree+0x24>
 8000e82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e86:	f383 8811 	msr	BASEPRI, r3
 8000e8a:	f3bf 8f6f 	isb	sy
 8000e8e:	f3bf 8f4f 	dsb	sy
 8000e92:	e7fe      	b.n	8000e92 <vPortFree+0x22>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8000e94:	f850 1c08 	ldr.w	r1, [r0, #-8]
 8000e98:	b141      	cbz	r1, 8000eac <vPortFree+0x3c>
 8000e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000e9e:	f383 8811 	msr	BASEPRI, r3
 8000ea2:	f3bf 8f6f 	isb	sy
 8000ea6:	f3bf 8f4f 	dsb	sy
 8000eaa:	e7fe      	b.n	8000eaa <vPortFree+0x3a>
		{
			if( pxLink->pxNextFreeBlock == NULL )
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8000eac:	ea23 0302 	bic.w	r3, r3, r2
 8000eb0:	f840 3c04 	str.w	r3, [r0, #-4]

				vTaskSuspendAll();
 8000eb4:	f7ff fafa 	bl	80004ac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8000eb8:	4a08      	ldr	r2, [pc, #32]	; (8000edc <vPortFree+0x6c>)
 8000eba:	f854 1c04 	ldr.w	r1, [r4, #-4]
 8000ebe:	6813      	ldr	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8000ec0:	f1a4 0008 	sub.w	r0, r4, #8
				pxLink->xBlockSize &= ~xBlockAllocatedBit;

				vTaskSuspendAll();
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8000ec4:	440b      	add	r3, r1
 8000ec6:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8000ec8:	f7ff ff1c 	bl	8000d04 <prvInsertBlockIntoFreeList>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8000ecc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
				}
				( void ) xTaskResumeAll();
 8000ed0:	f7ff bb8c 	b.w	80005ec <xTaskResumeAll>
 8000ed4:	bd10      	pop	{r4, pc}
 8000ed6:	bf00      	nop
 8000ed8:	20003d68 	.word	0x20003d68
 8000edc:	20000158 	.word	0x20000158

08000ee0 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8000ee0:	b508      	push	{r3, lr}
  vTaskStartScheduler();
 8000ee2:	f7ff faab 	bl	800043c <vTaskStartScheduler>
  
  return osOK;
}
 8000ee6:	2000      	movs	r0, #0
 8000ee8:	bd08      	pop	{r3, pc}

08000eea <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8000eea:	b570      	push	{r4, r5, r6, lr}
  TaskHandle_t handle;
  
  
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8000eec:	f9b0 4008 	ldrsh.w	r4, [r0, #8]
 8000ef0:	8a02      	ldrh	r2, [r0, #16]
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8000ef2:	460b      	mov	r3, r1
  TaskHandle_t handle;
  
  
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8000ef4:	e890 0042 	ldmia.w	r0, {r1, r6}
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8000ef8:	b086      	sub	sp, #24
/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
  
  if (priority != osPriorityError) {
 8000efa:	2c84      	cmp	r4, #132	; 0x84
 8000efc:	f04f 0500 	mov.w	r5, #0
    fpriority += (priority - osPriorityIdle);
 8000f00:	bf14      	ite	ne
 8000f02:	3403      	addne	r4, #3
extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8000f04:	462c      	moveq	r4, r5
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
  TaskHandle_t handle;
  
  
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8000f06:	a805      	add	r0, sp, #20
 8000f08:	9001      	str	r0, [sp, #4]
 8000f0a:	9503      	str	r5, [sp, #12]
 8000f0c:	9502      	str	r5, [sp, #8]
 8000f0e:	9400      	str	r4, [sp, #0]
 8000f10:	4630      	mov	r0, r6
 8000f12:	f7ff fa75 	bl	8000400 <xTaskGenericCreate>
 8000f16:	2801      	cmp	r0, #1
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              &handle) != pdPASS)  {
    return NULL;
  }
  
  return handle;
 8000f18:	bf0c      	ite	eq
 8000f1a:	9805      	ldreq	r0, [sp, #20]
  
  
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              &handle) != pdPASS)  {
    return NULL;
 8000f1c:	2000      	movne	r0, #0
  }
  
  return handle;
}
 8000f1e:	b006      	add	sp, #24
 8000f20:	bd70      	pop	{r4, r5, r6, pc}

08000f22 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8000f22:	b508      	push	{r3, lr}
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8000f24:	2800      	cmp	r0, #0
 8000f26:	bf08      	it	eq
 8000f28:	2001      	moveq	r0, #1
 8000f2a:	f7ff fbd5 	bl	80006d8 <vTaskDelay>
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8000f2e:	2000      	movs	r0, #0
 8000f30:	bd08      	pop	{r3, pc}

08000f32 <osMessageCreate>:
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
  (void) thread_id;
  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8000f32:	2200      	movs	r2, #0
 8000f34:	c803      	ldmia	r0, {r0, r1}
 8000f36:	f7ff bd15 	b.w	8000964 <xQueueGenericCreate>

08000f3a <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8000f3a:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000f3c:	f7ff fcc2 	bl	80008c4 <xTaskGetSchedulerState>
 8000f40:	2801      	cmp	r0, #1
 8000f42:	d003      	beq.n	8000f4c <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8000f44:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8000f48:	f7ff bdf8 	b.w	8000b3c <xPortSysTickHandler>
 8000f4c:	bd08      	pop	{r3, pc}

08000f4e <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000f4e:	6803      	ldr	r3, [r0, #0]
 8000f50:	68da      	ldr	r2, [r3, #12]
 8000f52:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8000f56:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000f58:	695a      	ldr	r2, [r3, #20]
 8000f5a:	f022 0201 	bic.w	r2, r2, #1
 8000f5e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8000f60:	2320      	movs	r3, #32
 8000f62:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8000f66:	4770      	bx	lr

08000f68 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000f68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8000f6c:	6807      	ldr	r7, [r0, #0]
 8000f6e:	693b      	ldr	r3, [r7, #16]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000f70:	4604      	mov	r4, r0

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000f72:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8000f76:	68c3      	ldr	r3, [r0, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000f78:	68a1      	ldr	r1, [r4, #8]
 8000f7a:	69c0      	ldr	r0, [r0, #28]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8000f7c:	4313      	orrs	r3, r2
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000f7e:	6922      	ldr	r2, [r4, #16]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8000f80:	613b      	str	r3, [r7, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8000f82:	68fb      	ldr	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000f84:	4311      	orrs	r1, r2
 8000f86:	6962      	ldr	r2, [r4, #20]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8000f88:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	4302      	orrs	r2, r0

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8000f90:	f023 030c 	bic.w	r3, r3, #12
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000f94:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8000f96:	60fb      	str	r3, [r7, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8000f98:	697b      	ldr	r3, [r7, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8000f9a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8000f9e:	69a3      	ldr	r3, [r4, #24]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000fa0:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8000fa4:	ea43 0302 	orr.w	r3, r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8000fa8:	617b      	str	r3, [r7, #20]
 8000faa:	4b7c      	ldr	r3, [pc, #496]	; (800119c <UART_SetConfig+0x234>)
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000fac:	d17c      	bne.n	80010a8 <UART_SetConfig+0x140>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8000fae:	429f      	cmp	r7, r3
 8000fb0:	d003      	beq.n	8000fba <UART_SetConfig+0x52>
 8000fb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000fb6:	429f      	cmp	r7, r3
 8000fb8:	d131      	bne.n	800101e <UART_SetConfig+0xb6>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8000fba:	f000 fe2f 	bl	8001c1c <HAL_RCC_GetPCLK2Freq>
 8000fbe:	6863      	ldr	r3, [r4, #4]
 8000fc0:	2519      	movs	r5, #25
 8000fc2:	ea4f 0843 	mov.w	r8, r3, lsl #1
 8000fc6:	4368      	muls	r0, r5
 8000fc8:	fbb0 f8f8 	udiv	r8, r0, r8
 8000fcc:	f000 fe26 	bl	8001c1c <HAL_RCC_GetPCLK2Freq>
 8000fd0:	6866      	ldr	r6, [r4, #4]
 8000fd2:	4368      	muls	r0, r5
 8000fd4:	0076      	lsls	r6, r6, #1
 8000fd6:	fbb0 f6f6 	udiv	r6, r0, r6
 8000fda:	f000 fe1f 	bl	8001c1c <HAL_RCC_GetPCLK2Freq>
 8000fde:	6863      	ldr	r3, [r4, #4]
 8000fe0:	f04f 0964 	mov.w	r9, #100	; 0x64
 8000fe4:	005b      	lsls	r3, r3, #1
 8000fe6:	4368      	muls	r0, r5
 8000fe8:	fbb0 f0f3 	udiv	r0, r0, r3
 8000fec:	fbb0 f0f9 	udiv	r0, r0, r9
 8000ff0:	fb09 6610 	mls	r6, r9, r0, r6
 8000ff4:	f000 fe12 	bl	8001c1c <HAL_RCC_GetPCLK2Freq>
 8000ff8:	fbb8 f8f9 	udiv	r8, r8, r9
 8000ffc:	6861      	ldr	r1, [r4, #4]
 8000ffe:	00f6      	lsls	r6, r6, #3
 8001000:	3632      	adds	r6, #50	; 0x32
 8001002:	fbb6 f6f9 	udiv	r6, r6, r9
 8001006:	0076      	lsls	r6, r6, #1
 8001008:	4368      	muls	r0, r5
 800100a:	0049      	lsls	r1, r1, #1
 800100c:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001010:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 8001014:	fbb0 faf1 	udiv	sl, r0, r1
 8001018:	f000 fe00 	bl	8001c1c <HAL_RCC_GetPCLK2Freq>
 800101c:	e030      	b.n	8001080 <UART_SetConfig+0x118>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800101e:	f000 fde5 	bl	8001bec <HAL_RCC_GetPCLK1Freq>
 8001022:	6863      	ldr	r3, [r4, #4]
 8001024:	2519      	movs	r5, #25
 8001026:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800102a:	4368      	muls	r0, r5
 800102c:	fbb0 f8f8 	udiv	r8, r0, r8
 8001030:	f000 fddc 	bl	8001bec <HAL_RCC_GetPCLK1Freq>
 8001034:	6866      	ldr	r6, [r4, #4]
 8001036:	4368      	muls	r0, r5
 8001038:	0076      	lsls	r6, r6, #1
 800103a:	fbb0 f6f6 	udiv	r6, r0, r6
 800103e:	f000 fdd5 	bl	8001bec <HAL_RCC_GetPCLK1Freq>
 8001042:	6863      	ldr	r3, [r4, #4]
 8001044:	f04f 0964 	mov.w	r9, #100	; 0x64
 8001048:	005b      	lsls	r3, r3, #1
 800104a:	4368      	muls	r0, r5
 800104c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001050:	fbb0 f0f9 	udiv	r0, r0, r9
 8001054:	fb09 6610 	mls	r6, r9, r0, r6
 8001058:	f000 fdc8 	bl	8001bec <HAL_RCC_GetPCLK1Freq>
 800105c:	fbb8 f8f9 	udiv	r8, r8, r9
 8001060:	00f6      	lsls	r6, r6, #3
 8001062:	6861      	ldr	r1, [r4, #4]
 8001064:	3632      	adds	r6, #50	; 0x32
 8001066:	fbb6 f6f9 	udiv	r6, r6, r9
 800106a:	0076      	lsls	r6, r6, #1
 800106c:	4368      	muls	r0, r5
 800106e:	0049      	lsls	r1, r1, #1
 8001070:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001074:	f406 76f8 	and.w	r6, r6, #496	; 0x1f0
 8001078:	fbb0 faf1 	udiv	sl, r0, r1
 800107c:	f000 fdb6 	bl	8001bec <HAL_RCC_GetPCLK1Freq>
 8001080:	4345      	muls	r5, r0
 8001082:	6860      	ldr	r0, [r4, #4]
 8001084:	0040      	lsls	r0, r0, #1
 8001086:	fbb5 f0f0 	udiv	r0, r5, r0
 800108a:	fbb0 f0f9 	udiv	r0, r0, r9
 800108e:	fb09 a210 	mls	r2, r9, r0, sl
 8001092:	00d2      	lsls	r2, r2, #3
 8001094:	3232      	adds	r2, #50	; 0x32
 8001096:	fbb2 f3f9 	udiv	r3, r2, r9
 800109a:	f003 0307 	and.w	r3, r3, #7
 800109e:	4443      	add	r3, r8
 80010a0:	441e      	add	r6, r3
 80010a2:	60be      	str	r6, [r7, #8]
 80010a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    }
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 80010a8:	429f      	cmp	r7, r3
 80010aa:	d002      	beq.n	80010b2 <UART_SetConfig+0x14a>
 80010ac:	4b3c      	ldr	r3, [pc, #240]	; (80011a0 <UART_SetConfig+0x238>)
 80010ae:	429f      	cmp	r7, r3
 80010b0:	d130      	bne.n	8001114 <UART_SetConfig+0x1ac>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80010b2:	f000 fdb3 	bl	8001c1c <HAL_RCC_GetPCLK2Freq>
 80010b6:	6863      	ldr	r3, [r4, #4]
 80010b8:	2519      	movs	r5, #25
 80010ba:	ea4f 0883 	mov.w	r8, r3, lsl #2
 80010be:	4368      	muls	r0, r5
 80010c0:	fbb0 f8f8 	udiv	r8, r0, r8
 80010c4:	f000 fdaa 	bl	8001c1c <HAL_RCC_GetPCLK2Freq>
 80010c8:	6866      	ldr	r6, [r4, #4]
 80010ca:	4368      	muls	r0, r5
 80010cc:	00b6      	lsls	r6, r6, #2
 80010ce:	fbb0 f6f6 	udiv	r6, r0, r6
 80010d2:	f000 fda3 	bl	8001c1c <HAL_RCC_GetPCLK2Freq>
 80010d6:	6863      	ldr	r3, [r4, #4]
 80010d8:	f04f 0964 	mov.w	r9, #100	; 0x64
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	4368      	muls	r0, r5
 80010e0:	fbb0 f0f3 	udiv	r0, r0, r3
 80010e4:	fbb0 f0f9 	udiv	r0, r0, r9
 80010e8:	fb09 6610 	mls	r6, r9, r0, r6
 80010ec:	f000 fd96 	bl	8001c1c <HAL_RCC_GetPCLK2Freq>
 80010f0:	fbb8 f8f9 	udiv	r8, r8, r9
 80010f4:	6861      	ldr	r1, [r4, #4]
 80010f6:	0136      	lsls	r6, r6, #4
 80010f8:	4368      	muls	r0, r5
 80010fa:	0089      	lsls	r1, r1, #2
 80010fc:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001100:	3632      	adds	r6, #50	; 0x32
 8001102:	fbb0 faf1 	udiv	sl, r0, r1
 8001106:	fbb6 f6f9 	udiv	r6, r6, r9
 800110a:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 800110e:	f000 fd85 	bl	8001c1c <HAL_RCC_GetPCLK2Freq>
 8001112:	e02f      	b.n	8001174 <UART_SetConfig+0x20c>
    }
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8001114:	f000 fd6a 	bl	8001bec <HAL_RCC_GetPCLK1Freq>
 8001118:	6863      	ldr	r3, [r4, #4]
 800111a:	2519      	movs	r5, #25
 800111c:	ea4f 0883 	mov.w	r8, r3, lsl #2
 8001120:	4368      	muls	r0, r5
 8001122:	fbb0 f8f8 	udiv	r8, r0, r8
 8001126:	f000 fd61 	bl	8001bec <HAL_RCC_GetPCLK1Freq>
 800112a:	6866      	ldr	r6, [r4, #4]
 800112c:	4368      	muls	r0, r5
 800112e:	00b6      	lsls	r6, r6, #2
 8001130:	fbb0 f6f6 	udiv	r6, r0, r6
 8001134:	f000 fd5a 	bl	8001bec <HAL_RCC_GetPCLK1Freq>
 8001138:	6863      	ldr	r3, [r4, #4]
 800113a:	f04f 0964 	mov.w	r9, #100	; 0x64
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	4368      	muls	r0, r5
 8001142:	fbb0 f0f3 	udiv	r0, r0, r3
 8001146:	fbb0 f0f9 	udiv	r0, r0, r9
 800114a:	fb09 6610 	mls	r6, r9, r0, r6
 800114e:	f000 fd4d 	bl	8001bec <HAL_RCC_GetPCLK1Freq>
 8001152:	fbb8 f8f9 	udiv	r8, r8, r9
 8001156:	6861      	ldr	r1, [r4, #4]
 8001158:	0136      	lsls	r6, r6, #4
 800115a:	3632      	adds	r6, #50	; 0x32
 800115c:	4368      	muls	r0, r5
 800115e:	fbb6 f6f9 	udiv	r6, r6, r9
 8001162:	0089      	lsls	r1, r1, #2
 8001164:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8001168:	f006 06f0 	and.w	r6, r6, #240	; 0xf0
 800116c:	fbb0 faf1 	udiv	sl, r0, r1
 8001170:	f000 fd3c 	bl	8001bec <HAL_RCC_GetPCLK1Freq>
 8001174:	4345      	muls	r5, r0
 8001176:	6860      	ldr	r0, [r4, #4]
 8001178:	0080      	lsls	r0, r0, #2
 800117a:	fbb5 f0f0 	udiv	r0, r5, r0
 800117e:	fbb0 f0f9 	udiv	r0, r0, r9
 8001182:	fb09 a210 	mls	r2, r9, r0, sl
 8001186:	0112      	lsls	r2, r2, #4
 8001188:	3232      	adds	r2, #50	; 0x32
 800118a:	fbb2 f3f9 	udiv	r3, r2, r9
 800118e:	f003 030f 	and.w	r3, r3, #15
 8001192:	4433      	add	r3, r6
 8001194:	4443      	add	r3, r8
 8001196:	60bb      	str	r3, [r7, #8]
 8001198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800119c:	40011000 	.word	0x40011000
 80011a0:	40011400 	.word	0x40011400

080011a4 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80011a4:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 80011a6:	4604      	mov	r4, r0
 80011a8:	b340      	cbz	r0, 80011fc <HAL_UART_Init+0x58>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 80011aa:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 80011ae:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80011b2:	b91b      	cbnz	r3, 80011bc <HAL_UART_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80011b4:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80011b8:	f001 f954 	bl	8002464 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80011bc:	6822      	ldr	r2, [r4, #0]
    huart->Lock = HAL_UNLOCKED;
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80011be:	2324      	movs	r3, #36	; 0x24
 80011c0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80011c4:	68d3      	ldr	r3, [r2, #12]
 80011c6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80011ca:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80011cc:	4620      	mov	r0, r4
 80011ce:	f7ff fecb 	bl	8000f68 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80011d2:	6823      	ldr	r3, [r4, #0]
 80011d4:	691a      	ldr	r2, [r3, #16]
 80011d6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80011da:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80011dc:	695a      	ldr	r2, [r3, #20]
 80011de:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80011e2:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80011e4:	68da      	ldr	r2, [r3, #12]
 80011e6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80011ea:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80011ec:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 80011ee:	2320      	movs	r3, #32
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80011f0:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80011f2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80011f6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  
  return HAL_OK;
 80011fa:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 80011fc:	2001      	movs	r0, #1
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->gState= HAL_UART_STATE_READY;
  huart->RxState= HAL_UART_STATE_READY;
  
  return HAL_OK;
}
 80011fe:	bd10      	pop	{r4, pc}

08001200 <HAL_UART_Transmit_DMA>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001200:	b538      	push	{r3, r4, r5, lr}
 8001202:	4604      	mov	r4, r0
 8001204:	4613      	mov	r3, r2
  uint32_t *tmp;
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8001206:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800120a:	2a20      	cmp	r2, #32
 800120c:	d12a      	bne.n	8001264 <HAL_UART_Transmit_DMA+0x64>
  {
    if((pData == NULL ) || (Size == 0U))
 800120e:	b339      	cbz	r1, 8001260 <HAL_UART_Transmit_DMA+0x60>
 8001210:	b333      	cbz	r3, 8001260 <HAL_UART_Transmit_DMA+0x60>
    {
      return HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001212:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 8001216:	2a01      	cmp	r2, #1
 8001218:	d024      	beq.n	8001264 <HAL_UART_Transmit_DMA+0x64>
 800121a:	2201      	movs	r2, #1
 800121c:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8001220:	6b20      	ldr	r0, [r4, #48]	; 0x30

    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
 8001222:	84a3      	strh	r3, [r4, #36]	; 0x24
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001224:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001226:	2221      	movs	r2, #33	; 0x21

    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001228:	63e5      	str	r5, [r4, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800122a:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800122e:	4a0e      	ldr	r2, [pc, #56]	; (8001268 <HAL_UART_Transmit_DMA+0x68>)
    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pTxBuffPtr = pData;
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
 8001230:	84e3      	strh	r3, [r4, #38]	; 0x26
    }

    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pTxBuffPtr = pData;
 8001232:	6221      	str	r1, [r4, #32]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    huart->gState = HAL_UART_STATE_BUSY_TX;

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8001234:	63c2      	str	r2, [r0, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8001236:	4a0d      	ldr	r2, [pc, #52]	; (800126c <HAL_UART_Transmit_DMA+0x6c>)
 8001238:	6402      	str	r2, [r0, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800123a:	4a0d      	ldr	r2, [pc, #52]	; (8001270 <HAL_UART_Transmit_DMA+0x70>)
 800123c:	64c2      	str	r2, [r0, #76]	; 0x4c
    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;

    /* Enable the UART transmit DMA Stream */
    tmp = (uint32_t*)&pData;
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 800123e:	6822      	ldr	r2, [r4, #0]

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8001240:	6505      	str	r5, [r0, #80]	; 0x50

    /* Enable the UART transmit DMA Stream */
    tmp = (uint32_t*)&pData;
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t*)tmp, (uint32_t)&huart->Instance->DR, Size);
 8001242:	3204      	adds	r2, #4
 8001244:	f000 fe8c 	bl	8001f60 <HAL_DMA_Start_IT>
    
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8001248:	6823      	ldr	r3, [r4, #0]
 800124a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800124e:	601a      	str	r2, [r3, #0]
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
    
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001250:	695a      	ldr	r2, [r3, #20]
    
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001252:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
    
    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001256:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800125a:	615a      	str	r2, [r3, #20]
    
    return HAL_OK;
 800125c:	4628      	mov	r0, r5
 800125e:	bd38      	pop	{r3, r4, r5, pc}
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
  {
    if((pData == NULL ) || (Size == 0U))
    {
      return HAL_ERROR;
 8001260:	2001      	movs	r0, #1
 8001262:	bd38      	pop	{r3, r4, r5, pc}
    
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8001264:	2002      	movs	r0, #2
  }
}
 8001266:	bd38      	pop	{r3, r4, r5, pc}
 8001268:	08001275 	.word	0x08001275
 800126c:	080012a3 	.word	0x080012a3
 8001270:	08001329 	.word	0x08001329

08001274 <UART_DMATransmitCplt>:
  * @brief  DMA UART transmit process complete callback. 
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8001274:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8001276:	6803      	ldr	r3, [r0, #0]
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001278:	6b82      	ldr	r2, [r0, #56]	; 0x38
  /* DMA Normal mode*/
  if((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 8001280:	d10a      	bne.n	8001298 <UART_DMATransmitCplt+0x24>
  {
    huart->TxXferCount = 0U;
 8001282:	84d3      	strh	r3, [r2, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8001284:	6813      	ldr	r3, [r2, #0]
 8001286:	695a      	ldr	r2, [r3, #20]
 8001288:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800128c:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800128e:	68da      	ldr	r2, [r3, #12]
 8001290:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001294:	60da      	str	r2, [r3, #12]
 8001296:	bd08      	pop	{r3, pc}

  }
  /* DMA Circular mode */
  else
  {
    HAL_UART_TxCpltCallback(huart);
 8001298:	4610      	mov	r0, r2
 800129a:	f001 fe21 	bl	8002ee0 <HAL_UART_TxCpltCallback>
 800129e:	bd08      	pop	{r3, pc}

080012a0 <HAL_UART_TxHalfCpltCallback>:
 80012a0:	4770      	bx	lr

080012a2 <UART_DMATxHalfCplt>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80012a2:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)((DMA_HandleTypeDef*)hdma)->Parent;

  HAL_UART_TxHalfCpltCallback(huart);
 80012a4:	6b80      	ldr	r0, [r0, #56]	; 0x38
 80012a6:	f7ff fffb 	bl	80012a0 <HAL_UART_TxHalfCpltCallback>
 80012aa:	bd08      	pop	{r3, pc}

080012ac <HAL_UART_RxCpltCallback>:
 80012ac:	4770      	bx	lr

080012ae <UART_Receive_IT>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80012ae:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 80012b2:	2b22      	cmp	r3, #34	; 0x22
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80012b4:	b510      	push	{r4, lr}
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80012b6:	d132      	bne.n	800131e <UART_Receive_IT+0x70>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80012b8:	6883      	ldr	r3, [r0, #8]
 80012ba:	6901      	ldr	r1, [r0, #16]
 80012bc:	6802      	ldr	r2, [r0, #0]
 80012be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80012c2:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80012c4:	d10b      	bne.n	80012de <UART_Receive_IT+0x30>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 80012c6:	6852      	ldr	r2, [r2, #4]
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
 80012c8:	b921      	cbnz	r1, 80012d4 <UART_Receive_IT+0x26>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FFU);
 80012ca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80012ce:	f823 2b02 	strh.w	r2, [r3], #2
 80012d2:	e002      	b.n	80012da <UART_Receive_IT+0x2c>
        huart->pRxBuffPtr += 2U;
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FFU);
 80012d4:	b2d2      	uxtb	r2, r2
 80012d6:	f823 2b01 	strh.w	r2, [r3], #1
        huart->pRxBuffPtr += 1U;
 80012da:	6283      	str	r3, [r0, #40]	; 0x28
 80012dc:	e00a      	b.n	80012f4 <UART_Receive_IT+0x46>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 80012de:	b919      	cbnz	r1, 80012e8 <UART_Receive_IT+0x3a>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FFU);
 80012e0:	1c59      	adds	r1, r3, #1
 80012e2:	6281      	str	r1, [r0, #40]	; 0x28
 80012e4:	6852      	ldr	r2, [r2, #4]
 80012e6:	e004      	b.n	80012f2 <UART_Receive_IT+0x44>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
 80012e8:	6852      	ldr	r2, [r2, #4]
 80012ea:	1c59      	adds	r1, r3, #1
 80012ec:	6281      	str	r1, [r0, #40]	; 0x28
 80012ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80012f2:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80012f4:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 80012f6:	3c01      	subs	r4, #1
 80012f8:	b2a4      	uxth	r4, r4
 80012fa:	85c4      	strh	r4, [r0, #46]	; 0x2e
 80012fc:	b98c      	cbnz	r4, 8001322 <UART_Receive_IT+0x74>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80012fe:	6803      	ldr	r3, [r0, #0]
 8001300:	68da      	ldr	r2, [r3, #12]
 8001302:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001306:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001308:	695a      	ldr	r2, [r3, #20]
 800130a:	f022 0201 	bic.w	r2, r2, #1
 800130e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001310:	2320      	movs	r3, #32
 8001312:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
     
      HAL_UART_RxCpltCallback(huart);
 8001316:	f7ff ffc9 	bl	80012ac <HAL_UART_RxCpltCallback>
 800131a:	4620      	mov	r0, r4
 800131c:	bd10      	pop	{r4, pc}
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800131e:	2002      	movs	r0, #2
 8001320:	bd10      	pop	{r4, pc}
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007FU);
      }
    }

    if(--huart->RxXferCount == 0U)
 8001322:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8001324:	bd10      	pop	{r4, pc}

08001326 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001326:	4770      	bx	lr

08001328 <UART_DMAError>:
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  uint32_t dmarequest = 0x00U;
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001328:	6b81      	ldr	r1, [r0, #56]	; 0x38
  * @brief  DMA UART communication error callback.
  * @param  hdma: DMA handle
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800132a:	b508      	push	{r3, lr}
  uint32_t dmarequest = 0x00U;
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800132c:	680b      	ldr	r3, [r1, #0]
 800132e:	695a      	ldr	r2, [r3, #20]
  if((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001330:	f891 0039 	ldrb.w	r0, [r1, #57]	; 0x39
 8001334:	2821      	cmp	r0, #33	; 0x21
 8001336:	d10a      	bne.n	800134e <UART_DMAError+0x26>
 8001338:	0612      	lsls	r2, r2, #24
 800133a:	d508      	bpl.n	800134e <UART_DMAError+0x26>
  {
    huart->TxXferCount = 0U;
 800133c:	2200      	movs	r2, #0
 800133e:	84ca      	strh	r2, [r1, #38]	; 0x26
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8001340:	68da      	ldr	r2, [r3, #12]
 8001342:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8001346:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001348:	2220      	movs	r2, #32
 800134a:	f881 2039 	strb.w	r2, [r1, #57]	; 0x39
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR); 
 800134e:	695b      	ldr	r3, [r3, #20]
  if((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001350:	f891 203a 	ldrb.w	r2, [r1, #58]	; 0x3a
 8001354:	2a22      	cmp	r2, #34	; 0x22
 8001356:	d106      	bne.n	8001366 <UART_DMAError+0x3e>
 8001358:	065b      	lsls	r3, r3, #25
 800135a:	d504      	bpl.n	8001366 <UART_DMAError+0x3e>
  {
    huart->RxXferCount = 0U;
 800135c:	2300      	movs	r3, #0
 800135e:	85cb      	strh	r3, [r1, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8001360:	4608      	mov	r0, r1
 8001362:	f7ff fdf4 	bl	8000f4e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8001366:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8001368:	f043 0310 	orr.w	r3, r3, #16
 800136c:	63cb      	str	r3, [r1, #60]	; 0x3c
  HAL_UART_ErrorCallback(huart);
 800136e:	4608      	mov	r0, r1
 8001370:	f7ff ffd9 	bl	8001326 <HAL_UART_ErrorCallback>
 8001374:	bd08      	pop	{r3, pc}
	...

08001378 <HAL_UART_IRQHandler>:
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001378:	6803      	ldr	r3, [r0, #0]
 800137a:	681a      	ldr	r2, [r3, #0]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800137c:	68d9      	ldr	r1, [r3, #12]
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800137e:	b570      	push	{r4, r5, r6, lr}
   uint32_t errorflags = 0x00U;
   uint32_t dmarequest = 0x00U;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
 8001380:	0716      	lsls	r6, r2, #28
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001382:	4604      	mov	r4, r0
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001384:	695d      	ldr	r5, [r3, #20]
   uint32_t errorflags = 0x00U;
   uint32_t dmarequest = 0x00U;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
  if(errorflags == RESET)
 8001386:	d107      	bne.n	8001398 <HAL_UART_IRQHandler+0x20>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001388:	0696      	lsls	r6, r2, #26
 800138a:	d55a      	bpl.n	8001442 <HAL_UART_IRQHandler+0xca>
 800138c:	068d      	lsls	r5, r1, #26
 800138e:	d558      	bpl.n	8001442 <HAL_UART_IRQHandler+0xca>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 8001390:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  if(errorflags == RESET)
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
    {
      UART_Receive_IT(huart);
 8001394:	f7ff bf8b 	b.w	80012ae <UART_Receive_IT>
      return;
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001398:	f015 0001 	ands.w	r0, r5, #1
 800139c:	d102      	bne.n	80013a4 <HAL_UART_IRQHandler+0x2c>
 800139e:	f411 7f90 	tst.w	r1, #288	; 0x120
 80013a2:	d04e      	beq.n	8001442 <HAL_UART_IRQHandler+0xca>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80013a4:	07d3      	lsls	r3, r2, #31
 80013a6:	d505      	bpl.n	80013b4 <HAL_UART_IRQHandler+0x3c>
 80013a8:	05ce      	lsls	r6, r1, #23
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80013aa:	bf42      	ittt	mi
 80013ac:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 80013ae:	f043 0301 	orrmi.w	r3, r3, #1
 80013b2:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    }
    
    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80013b4:	0755      	lsls	r5, r2, #29
 80013b6:	d504      	bpl.n	80013c2 <HAL_UART_IRQHandler+0x4a>
 80013b8:	b118      	cbz	r0, 80013c2 <HAL_UART_IRQHandler+0x4a>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80013ba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80013bc:	f043 0302 	orr.w	r3, r3, #2
 80013c0:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
    
    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80013c2:	0793      	lsls	r3, r2, #30
 80013c4:	d504      	bpl.n	80013d0 <HAL_UART_IRQHandler+0x58>
 80013c6:	b118      	cbz	r0, 80013d0 <HAL_UART_IRQHandler+0x58>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80013c8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80013ca:	f043 0304 	orr.w	r3, r3, #4
 80013ce:	63e3      	str	r3, [r4, #60]	; 0x3c
    }
    
    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80013d0:	0716      	lsls	r6, r2, #28
 80013d2:	d504      	bpl.n	80013de <HAL_UART_IRQHandler+0x66>
 80013d4:	b118      	cbz	r0, 80013de <HAL_UART_IRQHandler+0x66>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80013d6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80013d8:	f043 0308 	orr.w	r3, r3, #8
 80013dc:	63e3      	str	r3, [r4, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/    
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80013de:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d066      	beq.n	80014b2 <HAL_UART_IRQHandler+0x13a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80013e4:	0695      	lsls	r5, r2, #26
 80013e6:	d504      	bpl.n	80013f2 <HAL_UART_IRQHandler+0x7a>
 80013e8:	0688      	lsls	r0, r1, #26
 80013ea:	d502      	bpl.n	80013f2 <HAL_UART_IRQHandler+0x7a>
      {
        UART_Receive_IT(huart);
 80013ec:	4620      	mov	r0, r4
 80013ee:	f7ff ff5e 	bl	80012ae <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80013f2:	6823      	ldr	r3, [r4, #0]
 80013f4:	695b      	ldr	r3, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80013f6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80013f8:	0711      	lsls	r1, r2, #28
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80013fa:	4620      	mov	r0, r4
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80013fc:	d402      	bmi.n	8001404 <HAL_UART_IRQHandler+0x8c>
 80013fe:	f013 0540 	ands.w	r5, r3, #64	; 0x40
 8001402:	d01a      	beq.n	800143a <HAL_UART_IRQHandler+0xc2>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001404:	f7ff fda3 	bl	8000f4e <UART_EndRxTransfer>
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001408:	6823      	ldr	r3, [r4, #0]
 800140a:	695a      	ldr	r2, [r3, #20]
 800140c:	0652      	lsls	r2, r2, #25
 800140e:	d510      	bpl.n	8001432 <HAL_UART_IRQHandler+0xba>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001410:	695a      	ldr	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8001412:	6b60      	ldr	r0, [r4, #52]	; 0x34
        UART_EndRxTransfer(huart);
        
        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001414:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001418:	615a      	str	r2, [r3, #20]
          
          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800141a:	b150      	cbz	r0, 8001432 <HAL_UART_IRQHandler+0xba>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800141c:	4b25      	ldr	r3, [pc, #148]	; (80014b4 <HAL_UART_IRQHandler+0x13c>)
 800141e:	6503      	str	r3, [r0, #80]	; 0x50
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001420:	f000 fdde 	bl	8001fe0 <HAL_DMA_Abort_IT>
 8001424:	2800      	cmp	r0, #0
 8001426:	d044      	beq.n	80014b2 <HAL_UART_IRQHandler+0x13a>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001428:	6b60      	ldr	r0, [r4, #52]	; 0x34
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
  {
    UART_EndTransmit_IT(huart);
    return;
  }
}
 800142a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800142e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8001430:	4718      	bx	r3
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8001432:	4620      	mov	r0, r4
 8001434:	f7ff ff77 	bl	8001326 <HAL_UART_ErrorCallback>
 8001438:	bd70      	pop	{r4, r5, r6, pc}
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800143a:	f7ff ff74 	bl	8001326 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800143e:	63e5      	str	r5, [r4, #60]	; 0x3c
 8001440:	bd70      	pop	{r4, r5, r6, pc}
    }
    return;
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001442:	0616      	lsls	r6, r2, #24
 8001444:	d527      	bpl.n	8001496 <HAL_UART_IRQHandler+0x11e>
 8001446:	060d      	lsls	r5, r1, #24
 8001448:	d525      	bpl.n	8001496 <HAL_UART_IRQHandler+0x11e>
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800144a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800144e:	2a21      	cmp	r2, #33	; 0x21
 8001450:	d12f      	bne.n	80014b2 <HAL_UART_IRQHandler+0x13a>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001452:	68a2      	ldr	r2, [r4, #8]
 8001454:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001458:	6a22      	ldr	r2, [r4, #32]
 800145a:	d10a      	bne.n	8001472 <HAL_UART_IRQHandler+0xfa>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FFU);
 800145c:	8811      	ldrh	r1, [r2, #0]
 800145e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001462:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001464:	6921      	ldr	r1, [r4, #16]
 8001466:	b909      	cbnz	r1, 800146c <HAL_UART_IRQHandler+0xf4>
      {
        huart->pTxBuffPtr += 2U;
 8001468:	3202      	adds	r2, #2
 800146a:	e000      	b.n	800146e <HAL_UART_IRQHandler+0xf6>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800146c:	3201      	adds	r2, #1
 800146e:	6222      	str	r2, [r4, #32]
 8001470:	e003      	b.n	800147a <HAL_UART_IRQHandler+0x102>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FFU);
 8001472:	1c51      	adds	r1, r2, #1
 8001474:	6221      	str	r1, [r4, #32]
 8001476:	7812      	ldrb	r2, [r2, #0]
 8001478:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 800147a:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800147c:	3a01      	subs	r2, #1
 800147e:	b292      	uxth	r2, r2
 8001480:	84e2      	strh	r2, [r4, #38]	; 0x26
 8001482:	b9b2      	cbnz	r2, 80014b2 <HAL_UART_IRQHandler+0x13a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8001484:	68da      	ldr	r2, [r3, #12]
 8001486:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800148a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800148c:	68da      	ldr	r2, [r3, #12]
 800148e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001492:	60da      	str	r2, [r3, #12]
 8001494:	bd70      	pop	{r4, r5, r6, pc}
    UART_Transmit_IT(huart);
    return;
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001496:	0650      	lsls	r0, r2, #25
 8001498:	d50b      	bpl.n	80014b2 <HAL_UART_IRQHandler+0x13a>
 800149a:	064a      	lsls	r2, r1, #25
 800149c:	d509      	bpl.n	80014b2 <HAL_UART_IRQHandler+0x13a>
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */    
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800149e:	68da      	ldr	r2, [r3, #12]
 80014a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80014a4:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80014a6:	2320      	movs	r3, #32
 80014a8:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
  HAL_UART_TxCpltCallback(huart);
 80014ac:	4620      	mov	r0, r4
 80014ae:	f001 fd17 	bl	8002ee0 <HAL_UART_TxCpltCallback>
 80014b2:	bd70      	pop	{r4, r5, r6, pc}
 80014b4:	080014b9 	.word	0x080014b9

080014b8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80014b8:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80014ba:	6b80      	ldr	r0, [r0, #56]	; 0x38
  huart->RxXferCount = 0;
 80014bc:	2300      	movs	r3, #0
 80014be:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0;
 80014c0:	84c3      	strh	r3, [r0, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80014c2:	f7ff ff30 	bl	8001326 <HAL_UART_ErrorCallback>
 80014c6:	bd08      	pop	{r3, pc}

080014c8 <HAL_TIMEx_CommutationCallback>:
 80014c8:	4770      	bx	lr

080014ca <HAL_TIMEx_BreakCallback>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80014ca:	4770      	bx	lr

080014cc <HAL_TIM_Base_MspInit>:
 80014cc:	4770      	bx	lr

080014ce <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80014ce:	6803      	ldr	r3, [r0, #0]
 80014d0:	68da      	ldr	r2, [r3, #12]
 80014d2:	f042 0201 	orr.w	r2, r2, #1
 80014d6:	60da      	str	r2, [r3, #12]
      
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	f042 0201 	orr.w	r2, r2, #1
 80014de:	601a      	str	r2, [r3, #0]
      
  /* Return function status */
  return HAL_OK;
}
 80014e0:	2000      	movs	r0, #0
 80014e2:	4770      	bx	lr

080014e4 <HAL_TIM_OC_DelayElapsedCallback>:
 80014e4:	4770      	bx	lr

080014e6 <HAL_TIM_IC_CaptureCallback>:
 80014e6:	4770      	bx	lr

080014e8 <HAL_TIM_PWM_PulseFinishedCallback>:
 80014e8:	4770      	bx	lr

080014ea <HAL_TIM_TriggerCallback>:
 80014ea:	4770      	bx	lr

080014ec <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80014ec:	6803      	ldr	r3, [r0, #0]
 80014ee:	691a      	ldr	r2, [r3, #16]
 80014f0:	0791      	lsls	r1, r2, #30
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80014f2:	b510      	push	{r4, lr}
 80014f4:	4604      	mov	r4, r0
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80014f6:	d514      	bpl.n	8001522 <HAL_TIM_IRQHandler+0x36>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80014f8:	68da      	ldr	r2, [r3, #12]
 80014fa:	0792      	lsls	r2, r2, #30
 80014fc:	d511      	bpl.n	8001522 <HAL_TIM_IRQHandler+0x36>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80014fe:	f06f 0202 	mvn.w	r2, #2
 8001502:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001504:	699b      	ldr	r3, [r3, #24]
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001506:	2201      	movs	r2, #1
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001508:	079b      	lsls	r3, r3, #30
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800150a:	7602      	strb	r2, [r0, #24]
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800150c:	d002      	beq.n	8001514 <HAL_TIM_IRQHandler+0x28>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800150e:	f7ff ffea 	bl	80014e6 <HAL_TIM_IC_CaptureCallback>
 8001512:	e004      	b.n	800151e <HAL_TIM_IRQHandler+0x32>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001514:	f7ff ffe6 	bl	80014e4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001518:	4620      	mov	r0, r4
 800151a:	f7ff ffe5 	bl	80014e8 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800151e:	2300      	movs	r3, #0
 8001520:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001522:	6823      	ldr	r3, [r4, #0]
 8001524:	691a      	ldr	r2, [r3, #16]
 8001526:	0750      	lsls	r0, r2, #29
 8001528:	d516      	bpl.n	8001558 <HAL_TIM_IRQHandler+0x6c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800152a:	68da      	ldr	r2, [r3, #12]
 800152c:	0751      	lsls	r1, r2, #29
 800152e:	d513      	bpl.n	8001558 <HAL_TIM_IRQHandler+0x6c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001530:	f06f 0204 	mvn.w	r2, #4
 8001534:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001536:	699b      	ldr	r3, [r3, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001538:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800153a:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800153e:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001540:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001542:	d002      	beq.n	800154a <HAL_TIM_IRQHandler+0x5e>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001544:	f7ff ffcf 	bl	80014e6 <HAL_TIM_IC_CaptureCallback>
 8001548:	e004      	b.n	8001554 <HAL_TIM_IRQHandler+0x68>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800154a:	f7ff ffcb 	bl	80014e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800154e:	4620      	mov	r0, r4
 8001550:	f7ff ffca 	bl	80014e8 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001554:	2300      	movs	r3, #0
 8001556:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001558:	6823      	ldr	r3, [r4, #0]
 800155a:	691a      	ldr	r2, [r3, #16]
 800155c:	0712      	lsls	r2, r2, #28
 800155e:	d515      	bpl.n	800158c <HAL_TIM_IRQHandler+0xa0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001560:	68da      	ldr	r2, [r3, #12]
 8001562:	0710      	lsls	r0, r2, #28
 8001564:	d512      	bpl.n	800158c <HAL_TIM_IRQHandler+0xa0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001566:	f06f 0208 	mvn.w	r2, #8
 800156a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800156c:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800156e:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001570:	0799      	lsls	r1, r3, #30
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001572:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001574:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001576:	d002      	beq.n	800157e <HAL_TIM_IRQHandler+0x92>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001578:	f7ff ffb5 	bl	80014e6 <HAL_TIM_IC_CaptureCallback>
 800157c:	e004      	b.n	8001588 <HAL_TIM_IRQHandler+0x9c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800157e:	f7ff ffb1 	bl	80014e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 8001582:	4620      	mov	r0, r4
 8001584:	f7ff ffb0 	bl	80014e8 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001588:	2300      	movs	r3, #0
 800158a:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800158c:	6823      	ldr	r3, [r4, #0]
 800158e:	691a      	ldr	r2, [r3, #16]
 8001590:	06d2      	lsls	r2, r2, #27
 8001592:	d516      	bpl.n	80015c2 <HAL_TIM_IRQHandler+0xd6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001594:	68da      	ldr	r2, [r3, #12]
 8001596:	06d0      	lsls	r0, r2, #27
 8001598:	d513      	bpl.n	80015c2 <HAL_TIM_IRQHandler+0xd6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800159a:	f06f 0210 	mvn.w	r2, #16
 800159e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80015a0:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80015a2:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80015a4:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80015a8:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80015aa:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80015ac:	d002      	beq.n	80015b4 <HAL_TIM_IRQHandler+0xc8>
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 80015ae:	f7ff ff9a 	bl	80014e6 <HAL_TIM_IC_CaptureCallback>
 80015b2:	e004      	b.n	80015be <HAL_TIM_IRQHandler+0xd2>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015b4:	f7ff ff96 	bl	80014e4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015b8:	4620      	mov	r0, r4
 80015ba:	f7ff ff95 	bl	80014e8 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015be:	2300      	movs	r3, #0
 80015c0:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80015c2:	6823      	ldr	r3, [r4, #0]
 80015c4:	691a      	ldr	r2, [r3, #16]
 80015c6:	07d1      	lsls	r1, r2, #31
 80015c8:	d508      	bpl.n	80015dc <HAL_TIM_IRQHandler+0xf0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80015ca:	68da      	ldr	r2, [r3, #12]
 80015cc:	07d2      	lsls	r2, r2, #31
 80015ce:	d505      	bpl.n	80015dc <HAL_TIM_IRQHandler+0xf0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80015d0:	f06f 0201 	mvn.w	r2, #1
 80015d4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80015d6:	4620      	mov	r0, r4
 80015d8:	f001 fc8c 	bl	8002ef4 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80015dc:	6823      	ldr	r3, [r4, #0]
 80015de:	691a      	ldr	r2, [r3, #16]
 80015e0:	0610      	lsls	r0, r2, #24
 80015e2:	d508      	bpl.n	80015f6 <HAL_TIM_IRQHandler+0x10a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80015e4:	68da      	ldr	r2, [r3, #12]
 80015e6:	0611      	lsls	r1, r2, #24
 80015e8:	d505      	bpl.n	80015f6 <HAL_TIM_IRQHandler+0x10a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80015ea:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80015ee:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80015f0:	4620      	mov	r0, r4
 80015f2:	f7ff ff6a 	bl	80014ca <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80015f6:	6823      	ldr	r3, [r4, #0]
 80015f8:	691a      	ldr	r2, [r3, #16]
 80015fa:	0652      	lsls	r2, r2, #25
 80015fc:	d508      	bpl.n	8001610 <HAL_TIM_IRQHandler+0x124>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80015fe:	68da      	ldr	r2, [r3, #12]
 8001600:	0650      	lsls	r0, r2, #25
 8001602:	d505      	bpl.n	8001610 <HAL_TIM_IRQHandler+0x124>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001604:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001608:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800160a:	4620      	mov	r0, r4
 800160c:	f7ff ff6d 	bl	80014ea <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001610:	6823      	ldr	r3, [r4, #0]
 8001612:	691a      	ldr	r2, [r3, #16]
 8001614:	0691      	lsls	r1, r2, #26
 8001616:	d50a      	bpl.n	800162e <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001618:	68da      	ldr	r2, [r3, #12]
 800161a:	0692      	lsls	r2, r2, #26
 800161c:	d507      	bpl.n	800162e <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800161e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8001622:	4620      	mov	r0, r4
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001624:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
    }
  }
}
 8001626:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
      HAL_TIMEx_CommutationCallback(htim);
 800162a:	f7ff bf4d 	b.w	80014c8 <HAL_TIMEx_CommutationCallback>
 800162e:	bd10      	pop	{r4, pc}

08001630 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001630:	4a2e      	ldr	r2, [pc, #184]	; (80016ec <TIM_Base_SetConfig+0xbc>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
 8001632:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
 8001634:	4290      	cmp	r0, r2
 8001636:	d012      	beq.n	800165e <TIM_Base_SetConfig+0x2e>
 8001638:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800163c:	d00f      	beq.n	800165e <TIM_Base_SetConfig+0x2e>
 800163e:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001642:	4290      	cmp	r0, r2
 8001644:	d00b      	beq.n	800165e <TIM_Base_SetConfig+0x2e>
 8001646:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800164a:	4290      	cmp	r0, r2
 800164c:	d007      	beq.n	800165e <TIM_Base_SetConfig+0x2e>
 800164e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001652:	4290      	cmp	r0, r2
 8001654:	d003      	beq.n	800165e <TIM_Base_SetConfig+0x2e>
 8001656:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800165a:	4290      	cmp	r0, r2
 800165c:	d118      	bne.n	8001690 <TIM_Base_SetConfig+0x60>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 800165e:	684a      	ldr	r2, [r1, #4]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC3_INSTANCE(TIMx) != RESET)   
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001660:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001664:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8001666:	4a21      	ldr	r2, [pc, #132]	; (80016ec <TIM_Base_SetConfig+0xbc>)
 8001668:	4290      	cmp	r0, r2
 800166a:	d037      	beq.n	80016dc <TIM_Base_SetConfig+0xac>
 800166c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001670:	d034      	beq.n	80016dc <TIM_Base_SetConfig+0xac>
 8001672:	4a1f      	ldr	r2, [pc, #124]	; (80016f0 <TIM_Base_SetConfig+0xc0>)
 8001674:	4290      	cmp	r0, r2
 8001676:	d031      	beq.n	80016dc <TIM_Base_SetConfig+0xac>
 8001678:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800167c:	4290      	cmp	r0, r2
 800167e:	d02d      	beq.n	80016dc <TIM_Base_SetConfig+0xac>
 8001680:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001684:	4290      	cmp	r0, r2
 8001686:	d029      	beq.n	80016dc <TIM_Base_SetConfig+0xac>
 8001688:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800168c:	4290      	cmp	r0, r2
 800168e:	d025      	beq.n	80016dc <TIM_Base_SetConfig+0xac>
 8001690:	4a18      	ldr	r2, [pc, #96]	; (80016f4 <TIM_Base_SetConfig+0xc4>)
 8001692:	4290      	cmp	r0, r2
 8001694:	d022      	beq.n	80016dc <TIM_Base_SetConfig+0xac>
 8001696:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800169a:	4290      	cmp	r0, r2
 800169c:	d01e      	beq.n	80016dc <TIM_Base_SetConfig+0xac>
 800169e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80016a2:	4290      	cmp	r0, r2
 80016a4:	d01a      	beq.n	80016dc <TIM_Base_SetConfig+0xac>
 80016a6:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80016aa:	4290      	cmp	r0, r2
 80016ac:	d016      	beq.n	80016dc <TIM_Base_SetConfig+0xac>
 80016ae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80016b2:	4290      	cmp	r0, r2
 80016b4:	d012      	beq.n	80016dc <TIM_Base_SetConfig+0xac>
 80016b6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80016ba:	4290      	cmp	r0, r2
 80016bc:	d00e      	beq.n	80016dc <TIM_Base_SetConfig+0xac>
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  TIMx->CR1 = tmpcr1;
 80016be:	6003      	str	r3, [r0, #0]

  /* Set the Auto-reload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80016c0:	688b      	ldr	r3, [r1, #8]
 80016c2:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80016c4:	680b      	ldr	r3, [r1, #0]
 80016c6:	6283      	str	r3, [r0, #40]	; 0x28
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
 80016c8:	4b08      	ldr	r3, [pc, #32]	; (80016ec <TIM_Base_SetConfig+0xbc>)
 80016ca:	4298      	cmp	r0, r3
 80016cc:	d00b      	beq.n	80016e6 <TIM_Base_SetConfig+0xb6>
 80016ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80016d2:	4298      	cmp	r0, r3
 80016d4:	d007      	beq.n	80016e6 <TIM_Base_SetConfig+0xb6>
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80016d6:	2301      	movs	r3, #1
 80016d8:	6143      	str	r3, [r0, #20]
}
 80016da:	4770      	bx	lr
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80016dc:	68ca      	ldr	r2, [r1, #12]
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80016de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80016e2:	4313      	orrs	r3, r2
 80016e4:	e7eb      	b.n	80016be <TIM_Base_SetConfig+0x8e>
  TIMx->PSC = (uint32_t)Structure->Prescaler;
    
  if(IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET)  
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80016e6:	690b      	ldr	r3, [r1, #16]
 80016e8:	6303      	str	r3, [r0, #48]	; 0x30
 80016ea:	e7f4      	b.n	80016d6 <TIM_Base_SetConfig+0xa6>
 80016ec:	40010000 	.word	0x40010000
 80016f0:	40000400 	.word	0x40000400
 80016f4:	40014000 	.word	0x40014000

080016f8 <HAL_TIM_Base_Init>:
  * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
 80016f8:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 80016fa:	4604      	mov	r4, r0
 80016fc:	b1a0      	cbz	r0, 8001728 <HAL_TIM_Base_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 80016fe:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8001702:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001706:	b91b      	cbnz	r3, 8001710 <HAL_TIM_Base_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001708:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800170c:	f7ff fede 	bl	80014cc <HAL_TIM_Base_MspInit>
  }
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8001710:	2302      	movs	r3, #2
 8001712:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8001716:	6820      	ldr	r0, [r4, #0]
 8001718:	1d21      	adds	r1, r4, #4
 800171a:	f7ff ff89 	bl	8001630 <TIM_Base_SetConfig>
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 800171e:	2301      	movs	r3, #1
 8001720:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 8001724:	2000      	movs	r0, #0
 8001726:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8001728:	2001      	movs	r0, #1
  
  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
  
  return HAL_OK;
}
 800172a:	bd10      	pop	{r4, pc}

0800172c <HAL_RCC_OscConfig>:
 uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800172c:	6803      	ldr	r3, [r0, #0]
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800172e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001732:	4604      	mov	r4, r0
 uint32_t tickstart = 0U;  
 
  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001734:	07d8      	lsls	r0, r3, #31
 8001736:	d403      	bmi.n	8001740 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001738:	6823      	ldr	r3, [r4, #0]
 800173a:	0799      	lsls	r1, r3, #30
 800173c:	d437      	bmi.n	80017ae <HAL_RCC_OscConfig+0x82>
 800173e:	e087      	b.n	8001850 <HAL_RCC_OscConfig+0x124>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001740:	4ba7      	ldr	r3, [pc, #668]	; (80019e0 <HAL_RCC_OscConfig+0x2b4>)
 8001742:	689a      	ldr	r2, [r3, #8]
 8001744:	f002 020c 	and.w	r2, r2, #12
 8001748:	2a04      	cmp	r2, #4
 800174a:	d007      	beq.n	800175c <HAL_RCC_OscConfig+0x30>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800174c:	689a      	ldr	r2, [r3, #8]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800174e:	f002 020c 	and.w	r2, r2, #12
 8001752:	2a08      	cmp	r2, #8
 8001754:	d10b      	bne.n	800176e <HAL_RCC_OscConfig+0x42>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	025a      	lsls	r2, r3, #9
 800175a:	d508      	bpl.n	800176e <HAL_RCC_OscConfig+0x42>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800175c:	4ba0      	ldr	r3, [pc, #640]	; (80019e0 <HAL_RCC_OscConfig+0x2b4>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	039b      	lsls	r3, r3, #14
 8001762:	d5e9      	bpl.n	8001738 <HAL_RCC_OscConfig+0xc>
 8001764:	6863      	ldr	r3, [r4, #4]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d1e6      	bne.n	8001738 <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 800176a:	2001      	movs	r0, #1
 800176c:	e134      	b.n	80019d8 <HAL_RCC_OscConfig+0x2ac>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800176e:	4b9d      	ldr	r3, [pc, #628]	; (80019e4 <HAL_RCC_OscConfig+0x2b8>)
 8001770:	7922      	ldrb	r2, [r4, #4]
 8001772:	701a      	strb	r2, [r3, #0]
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001774:	6863      	ldr	r3, [r4, #4]
 8001776:	b16b      	cbz	r3, 8001794 <HAL_RCC_OscConfig+0x68>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001778:	f000 fd98 	bl	80022ac <HAL_GetTick>
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800177c:	4d98      	ldr	r5, [pc, #608]	; (80019e0 <HAL_RCC_OscConfig+0x2b4>)
      
      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800177e:	4606      	mov	r6, r0
      
        /* Wait till HSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001780:	682b      	ldr	r3, [r5, #0]
 8001782:	039f      	lsls	r7, r3, #14
 8001784:	d4d8      	bmi.n	8001738 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001786:	f000 fd91 	bl	80022ac <HAL_GetTick>
 800178a:	1b80      	subs	r0, r0, r6
 800178c:	2864      	cmp	r0, #100	; 0x64
 800178e:	d9f7      	bls.n	8001780 <HAL_RCC_OscConfig+0x54>
          {
            return HAL_TIMEOUT;
 8001790:	2003      	movs	r0, #3
 8001792:	e121      	b.n	80019d8 <HAL_RCC_OscConfig+0x2ac>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001794:	f000 fd8a 	bl	80022ac <HAL_GetTick>

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001798:	4d91      	ldr	r5, [pc, #580]	; (80019e0 <HAL_RCC_OscConfig+0x2b4>)
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800179a:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800179c:	682b      	ldr	r3, [r5, #0]
 800179e:	0398      	lsls	r0, r3, #14
 80017a0:	d5ca      	bpl.n	8001738 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017a2:	f000 fd83 	bl	80022ac <HAL_GetTick>
 80017a6:	1b80      	subs	r0, r0, r6
 80017a8:	2864      	cmp	r0, #100	; 0x64
 80017aa:	d9f7      	bls.n	800179c <HAL_RCC_OscConfig+0x70>
 80017ac:	e7f0      	b.n	8001790 <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017ae:	4b8c      	ldr	r3, [pc, #560]	; (80019e0 <HAL_RCC_OscConfig+0x2b4>)
 80017b0:	689a      	ldr	r2, [r3, #8]
 80017b2:	f012 0f0c 	tst.w	r2, #12
 80017b6:	d007      	beq.n	80017c8 <HAL_RCC_OscConfig+0x9c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017b8:	689a      	ldr	r2, [r3, #8]
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017ba:	f002 020c 	and.w	r2, r2, #12
 80017be:	2a08      	cmp	r2, #8
 80017c0:	d117      	bne.n	80017f2 <HAL_RCC_OscConfig+0xc6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	0259      	lsls	r1, r3, #9
 80017c6:	d414      	bmi.n	80017f2 <HAL_RCC_OscConfig+0xc6>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017c8:	4b85      	ldr	r3, [pc, #532]	; (80019e0 <HAL_RCC_OscConfig+0x2b4>)
 80017ca:	681a      	ldr	r2, [r3, #0]
 80017cc:	0792      	lsls	r2, r2, #30
 80017ce:	d502      	bpl.n	80017d6 <HAL_RCC_OscConfig+0xaa>
 80017d0:	68e2      	ldr	r2, [r4, #12]
 80017d2:	2a01      	cmp	r2, #1
 80017d4:	d1c9      	bne.n	800176a <HAL_RCC_OscConfig+0x3e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017d6:	681a      	ldr	r2, [r3, #0]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017d8:	21f8      	movs	r1, #248	; 0xf8
 80017da:	fa91 f1a1 	rbit	r1, r1
 80017de:	6920      	ldr	r0, [r4, #16]
 80017e0:	fab1 f181 	clz	r1, r1
 80017e4:	fa00 f101 	lsl.w	r1, r0, r1
 80017e8:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80017ec:	430a      	orrs	r2, r1
 80017ee:	601a      	str	r2, [r3, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017f0:	e02e      	b.n	8001850 <HAL_RCC_OscConfig+0x124>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80017f2:	68e2      	ldr	r2, [r4, #12]
 80017f4:	4b7c      	ldr	r3, [pc, #496]	; (80019e8 <HAL_RCC_OscConfig+0x2bc>)
 80017f6:	b1ea      	cbz	r2, 8001834 <HAL_RCC_OscConfig+0x108>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017f8:	2201      	movs	r2, #1
 80017fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017fc:	f000 fd56 	bl	80022ac <HAL_GetTick>

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001800:	4d77      	ldr	r5, [pc, #476]	; (80019e0 <HAL_RCC_OscConfig+0x2b4>)
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001802:	4606      	mov	r6, r0

        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001804:	682b      	ldr	r3, [r5, #0]
 8001806:	4876      	ldr	r0, [pc, #472]	; (80019e0 <HAL_RCC_OscConfig+0x2b4>)
 8001808:	079b      	lsls	r3, r3, #30
 800180a:	d405      	bmi.n	8001818 <HAL_RCC_OscConfig+0xec>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800180c:	f000 fd4e 	bl	80022ac <HAL_GetTick>
 8001810:	1b80      	subs	r0, r0, r6
 8001812:	2802      	cmp	r0, #2
 8001814:	d9f6      	bls.n	8001804 <HAL_RCC_OscConfig+0xd8>
 8001816:	e7bb      	b.n	8001790 <HAL_RCC_OscConfig+0x64>
            return HAL_TIMEOUT;
          }       
        } 
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001818:	6803      	ldr	r3, [r0, #0]
 800181a:	22f8      	movs	r2, #248	; 0xf8
 800181c:	fa92 f2a2 	rbit	r2, r2
 8001820:	6921      	ldr	r1, [r4, #16]
 8001822:	fab2 f282 	clz	r2, r2
 8001826:	fa01 f202 	lsl.w	r2, r1, r2
 800182a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800182e:	4313      	orrs	r3, r2
 8001830:	6003      	str	r3, [r0, #0]
 8001832:	e00d      	b.n	8001850 <HAL_RCC_OscConfig+0x124>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001834:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001836:	f000 fd39 	bl	80022ac <HAL_GetTick>
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800183a:	4d69      	ldr	r5, [pc, #420]	; (80019e0 <HAL_RCC_OscConfig+0x2b4>)
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800183c:	4606      	mov	r6, r0
      
        /* Wait till HSI is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800183e:	682b      	ldr	r3, [r5, #0]
 8001840:	079f      	lsls	r7, r3, #30
 8001842:	d505      	bpl.n	8001850 <HAL_RCC_OscConfig+0x124>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001844:	f000 fd32 	bl	80022ac <HAL_GetTick>
 8001848:	1b80      	subs	r0, r0, r6
 800184a:	2802      	cmp	r0, #2
 800184c:	d9f7      	bls.n	800183e <HAL_RCC_OscConfig+0x112>
 800184e:	e79f      	b.n	8001790 <HAL_RCC_OscConfig+0x64>
        } 
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001850:	6823      	ldr	r3, [r4, #0]
 8001852:	071e      	lsls	r6, r3, #28
 8001854:	d403      	bmi.n	800185e <HAL_RCC_OscConfig+0x132>
        }       
      } 
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001856:	6823      	ldr	r3, [r4, #0]
 8001858:	075d      	lsls	r5, r3, #29
 800185a:	d545      	bpl.n	80018e8 <HAL_RCC_OscConfig+0x1bc>
 800185c:	e01f      	b.n	800189e <HAL_RCC_OscConfig+0x172>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800185e:	6962      	ldr	r2, [r4, #20]
 8001860:	4b62      	ldr	r3, [pc, #392]	; (80019ec <HAL_RCC_OscConfig+0x2c0>)
 8001862:	b172      	cbz	r2, 8001882 <HAL_RCC_OscConfig+0x156>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001864:	2201      	movs	r2, #1
 8001866:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001868:	f000 fd20 	bl	80022ac <HAL_GetTick>
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800186c:	4d5c      	ldr	r5, [pc, #368]	; (80019e0 <HAL_RCC_OscConfig+0x2b4>)
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800186e:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001870:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001872:	0798      	lsls	r0, r3, #30
 8001874:	d4ef      	bmi.n	8001856 <HAL_RCC_OscConfig+0x12a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001876:	f000 fd19 	bl	80022ac <HAL_GetTick>
 800187a:	1b80      	subs	r0, r0, r6
 800187c:	2802      	cmp	r0, #2
 800187e:	d9f7      	bls.n	8001870 <HAL_RCC_OscConfig+0x144>
 8001880:	e786      	b.n	8001790 <HAL_RCC_OscConfig+0x64>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001882:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001884:	f000 fd12 	bl	80022ac <HAL_GetTick>
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001888:	4d55      	ldr	r5, [pc, #340]	; (80019e0 <HAL_RCC_OscConfig+0x2b4>)
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
      
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800188a:	4606      	mov	r6, r0
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800188c:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800188e:	0799      	lsls	r1, r3, #30
 8001890:	d5e1      	bpl.n	8001856 <HAL_RCC_OscConfig+0x12a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001892:	f000 fd0b 	bl	80022ac <HAL_GetTick>
 8001896:	1b80      	subs	r0, r0, r6
 8001898:	2802      	cmp	r0, #2
 800189a:	d9f7      	bls.n	800188c <HAL_RCC_OscConfig+0x160>
 800189c:	e778      	b.n	8001790 <HAL_RCC_OscConfig+0x64>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800189e:	2300      	movs	r3, #0
 80018a0:	9301      	str	r3, [sp, #4]
 80018a2:	4b4f      	ldr	r3, [pc, #316]	; (80019e0 <HAL_RCC_OscConfig+0x2b4>)
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80018a4:	4d52      	ldr	r5, [pc, #328]	; (80019f0 <HAL_RCC_OscConfig+0x2c4>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80018a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80018a8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80018ac:	641a      	str	r2, [r3, #64]	; 0x40
 80018ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018b4:	9301      	str	r3, [sp, #4]
 80018b6:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80018b8:	682b      	ldr	r3, [r5, #0]
 80018ba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018be:	602b      	str	r3, [r5, #0]
    
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
 80018c0:	f000 fcf4 	bl	80022ac <HAL_GetTick>
 80018c4:	4606      	mov	r6, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80018c6:	682b      	ldr	r3, [r5, #0]
 80018c8:	05da      	lsls	r2, r3, #23
 80018ca:	d510      	bpl.n	80018ee <HAL_RCC_OscConfig+0x1c2>
        return HAL_TIMEOUT;
      }      
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018cc:	4b49      	ldr	r3, [pc, #292]	; (80019f4 <HAL_RCC_OscConfig+0x2c8>)
 80018ce:	7a22      	ldrb	r2, [r4, #8]
 80018d0:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018d2:	68a3      	ldr	r3, [r4, #8]
 80018d4:	b1bb      	cbz	r3, 8001906 <HAL_RCC_OscConfig+0x1da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018d6:	f000 fce9 	bl	80022ac <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018da:	4d41      	ldr	r5, [pc, #260]	; (80019e0 <HAL_RCC_OscConfig+0x2b4>)
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018dc:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018de:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018e2:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80018e4:	079b      	lsls	r3, r3, #30
 80018e6:	d508      	bpl.n	80018fa <HAL_RCC_OscConfig+0x1ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018e8:	69a2      	ldr	r2, [r4, #24]
 80018ea:	b9da      	cbnz	r2, 8001924 <HAL_RCC_OscConfig+0x1f8>
 80018ec:	e059      	b.n	80019a2 <HAL_RCC_OscConfig+0x276>
    /* Wait for Backup domain Write protection enable */
    tickstart = HAL_GetTick();
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80018ee:	f000 fcdd 	bl	80022ac <HAL_GetTick>
 80018f2:	1b80      	subs	r0, r0, r6
 80018f4:	2802      	cmp	r0, #2
 80018f6:	d9e6      	bls.n	80018c6 <HAL_RCC_OscConfig+0x19a>
 80018f8:	e74a      	b.n	8001790 <HAL_RCC_OscConfig+0x64>
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018fa:	f000 fcd7 	bl	80022ac <HAL_GetTick>
 80018fe:	1b80      	subs	r0, r0, r6
 8001900:	42b8      	cmp	r0, r7
 8001902:	d9ee      	bls.n	80018e2 <HAL_RCC_OscConfig+0x1b6>
 8001904:	e744      	b.n	8001790 <HAL_RCC_OscConfig+0x64>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001906:	f000 fcd1 	bl	80022ac <HAL_GetTick>
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800190a:	4d35      	ldr	r5, [pc, #212]	; (80019e0 <HAL_RCC_OscConfig+0x2b4>)
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800190c:	4606      	mov	r6, r0
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800190e:	f241 3788 	movw	r7, #5000	; 0x1388
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001912:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001914:	0798      	lsls	r0, r3, #30
 8001916:	d5e7      	bpl.n	80018e8 <HAL_RCC_OscConfig+0x1bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001918:	f000 fcc8 	bl	80022ac <HAL_GetTick>
 800191c:	1b80      	subs	r0, r0, r6
 800191e:	42b8      	cmp	r0, r7
 8001920:	d9f7      	bls.n	8001912 <HAL_RCC_OscConfig+0x1e6>
 8001922:	e735      	b.n	8001790 <HAL_RCC_OscConfig+0x64>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001924:	4d2e      	ldr	r5, [pc, #184]	; (80019e0 <HAL_RCC_OscConfig+0x2b4>)
 8001926:	68ab      	ldr	r3, [r5, #8]
 8001928:	f003 030c 	and.w	r3, r3, #12
 800192c:	2b08      	cmp	r3, #8
 800192e:	f43f af1c 	beq.w	800176a <HAL_RCC_OscConfig+0x3e>
 8001932:	4e31      	ldr	r6, [pc, #196]	; (80019f8 <HAL_RCC_OscConfig+0x2cc>)
 8001934:	2300      	movs	r3, #0
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001936:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001938:	6033      	str	r3, [r6, #0]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800193a:	d141      	bne.n	80019c0 <HAL_RCC_OscConfig+0x294>
      
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
        
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800193c:	f000 fcb6 	bl	80022ac <HAL_GetTick>
 8001940:	4680      	mov	r8, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001942:	682b      	ldr	r3, [r5, #0]
 8001944:	4f26      	ldr	r7, [pc, #152]	; (80019e0 <HAL_RCC_OscConfig+0x2b4>)
 8001946:	0199      	lsls	r1, r3, #6
 8001948:	d42d      	bmi.n	80019a6 <HAL_RCC_OscConfig+0x27a>
 800194a:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 800194e:	fa92 f2a2 	rbit	r2, r2
 8001952:	f44f 3340 	mov.w	r3, #196608	; 0x30000
            return HAL_TIMEOUT;
          }
        }        

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001956:	fab2 fe82 	clz	lr, r2
 800195a:	fa93 f3a3 	rbit	r3, r3
 800195e:	f04f 6270 	mov.w	r2, #251658240	; 0xf000000
 8001962:	fab3 f583 	clz	r5, r3
 8001966:	fa92 f2a2 	rbit	r2, r2
 800196a:	69e0      	ldr	r0, [r4, #28]
 800196c:	6a23      	ldr	r3, [r4, #32]
 800196e:	fab2 f182 	clz	r1, r2
 8001972:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001974:	4303      	orrs	r3, r0
 8001976:	fa02 f20e 	lsl.w	r2, r2, lr
 800197a:	ea43 0002 	orr.w	r0, r3, r2
 800197e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001980:	085a      	lsrs	r2, r3, #1
 8001982:	3a01      	subs	r2, #1
 8001984:	fa02 f305 	lsl.w	r3, r2, r5
 8001988:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800198a:	4303      	orrs	r3, r0
 800198c:	408a      	lsls	r2, r1
 800198e:	4313      	orrs	r3, r2
 8001990:	607b      	str	r3, [r7, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN))             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001992:	2301      	movs	r3, #1
 8001994:	6033      	str	r3, [r6, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001996:	f000 fc89 	bl	80022ac <HAL_GetTick>
 800199a:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	019a      	lsls	r2, r3, #6
 80019a0:	d508      	bpl.n	80019b4 <HAL_RCC_OscConfig+0x288>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80019a2:	2000      	movs	r0, #0
 80019a4:	e018      	b.n	80019d8 <HAL_RCC_OscConfig+0x2ac>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019a6:	f000 fc81 	bl	80022ac <HAL_GetTick>
 80019aa:	ebc8 0000 	rsb	r0, r8, r0
 80019ae:	2802      	cmp	r0, #2
 80019b0:	d9c7      	bls.n	8001942 <HAL_RCC_OscConfig+0x216>
 80019b2:	e6ed      	b.n	8001790 <HAL_RCC_OscConfig+0x64>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019b4:	f000 fc7a 	bl	80022ac <HAL_GetTick>
 80019b8:	1b00      	subs	r0, r0, r4
 80019ba:	2802      	cmp	r0, #2
 80019bc:	d9ee      	bls.n	800199c <HAL_RCC_OscConfig+0x270>
 80019be:	e6e7      	b.n	8001790 <HAL_RCC_OscConfig+0x64>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019c0:	f000 fc74 	bl	80022ac <HAL_GetTick>
 80019c4:	4604      	mov	r4, r0
        
        /* Wait till PLL is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019c6:	682b      	ldr	r3, [r5, #0]
 80019c8:	019b      	lsls	r3, r3, #6
 80019ca:	d5ea      	bpl.n	80019a2 <HAL_RCC_OscConfig+0x276>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019cc:	f000 fc6e 	bl	80022ac <HAL_GetTick>
 80019d0:	1b00      	subs	r0, r0, r4
 80019d2:	2802      	cmp	r0, #2
 80019d4:	d9f7      	bls.n	80019c6 <HAL_RCC_OscConfig+0x29a>
 80019d6:	e6db      	b.n	8001790 <HAL_RCC_OscConfig+0x64>
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80019d8:	b002      	add	sp, #8
 80019da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80019de:	bf00      	nop
 80019e0:	40023800 	.word	0x40023800
 80019e4:	40023802 	.word	0x40023802
 80019e8:	42470000 	.word	0x42470000
 80019ec:	42470e80 	.word	0x42470e80
 80019f0:	40007000 	.word	0x40007000
 80019f4:	40023870 	.word	0x40023870
 80019f8:	42470060 	.word	0x42470060

080019fc <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019fc:	491b      	ldr	r1, [pc, #108]	; (8001a6c <HAL_RCC_GetSysClockFreq+0x70>)
 80019fe:	688b      	ldr	r3, [r1, #8]
 8001a00:	f003 030c 	and.w	r3, r3, #12
 8001a04:	2b04      	cmp	r3, #4
 8001a06:	d02c      	beq.n	8001a62 <HAL_RCC_GetSysClockFreq+0x66>
 8001a08:	2b08      	cmp	r3, #8
 8001a0a:	d12c      	bne.n	8001a66 <HAL_RCC_GetSysClockFreq+0x6a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a0c:	6848      	ldr	r0, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a0e:	684b      	ldr	r3, [r1, #4]
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a10:	f000 003f 	and.w	r0, r0, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a14:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8001a18:	f647 72c0 	movw	r2, #32704	; 0x7fc0
      {
        /* HSE used as PLL clock source */
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 8001a1c:	684b      	ldr	r3, [r1, #4]
 8001a1e:	fa92 f2a2 	rbit	r2, r2
 8001a22:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8001a26:	fab2 f282 	clz	r2, r2
 8001a2a:	ea01 0103 	and.w	r1, r1, r3
 8001a2e:	fa21 f102 	lsr.w	r1, r1, r2
 8001a32:	bf14      	ite	ne
 8001a34:	4a0e      	ldrne	r2, [pc, #56]	; (8001a70 <HAL_RCC_GetSysClockFreq+0x74>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8001a36:	4a0f      	ldreq	r2, [pc, #60]	; (8001a74 <HAL_RCC_GetSysClockFreq+0x78>)
 8001a38:	fbb2 f0f0 	udiv	r0, r2, r0
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8001a3c:	4a0b      	ldr	r2, [pc, #44]	; (8001a6c <HAL_RCC_GetSysClockFreq+0x70>)
        pllvco = ((HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
 8001a3e:	fb00 f301 	mul.w	r3, r0, r1
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8001a42:	6852      	ldr	r2, [r2, #4]
 8001a44:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8001a48:	fa90 f0a0 	rbit	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8001a4c:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
      else
      {
        /* HSI used as PLL clock source */
        pllvco = ((HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> POSITION_VAL(RCC_PLLCFGR_PLLN)));    
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1U) *2U);
 8001a50:	fab0 f080 	clz	r0, r0
      
      sysclockfreq = pllvco/pllp;
 8001a54:	fa22 f000 	lsr.w	r0, r2, r0
 8001a58:	3001      	adds	r0, #1
 8001a5a:	0040      	lsls	r0, r0, #1
 8001a5c:	fbb3 f0f0 	udiv	r0, r3, r0
 8001a60:	4770      	bx	lr
      sysclockfreq = HSI_VALUE;
       break;
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a62:	4803      	ldr	r0, [pc, #12]	; (8001a70 <HAL_RCC_GetSysClockFreq+0x74>)
 8001a64:	4770      	bx	lr
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a66:	4803      	ldr	r0, [pc, #12]	; (8001a74 <HAL_RCC_GetSysClockFreq+0x78>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop
 8001a6c:	40023800 	.word	0x40023800
 8001a70:	017d7840 	.word	0x017d7840
 8001a74:	00f42400 	.word	0x00f42400

08001a78 <HAL_RCC_ClockConfig>:
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a78:	4b55      	ldr	r3, [pc, #340]	; (8001bd0 <HAL_RCC_ClockConfig+0x158>)
 8001a7a:	681a      	ldr	r2, [r3, #0]
 8001a7c:	f002 020f 	and.w	r2, r2, #15
 8001a80:	428a      	cmp	r2, r1
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a86:	4605      	mov	r5, r0
 8001a88:	460e      	mov	r6, r1
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
    must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) and the supply voltage of the device. */
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001a8a:	d30a      	bcc.n	8001aa2 <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
    }
  }
 
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a8c:	6829      	ldr	r1, [r5, #0]
 8001a8e:	0788      	lsls	r0, r1, #30
 8001a90:	d511      	bpl.n	8001ab6 <HAL_RCC_ClockConfig+0x3e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a92:	4850      	ldr	r0, [pc, #320]	; (8001bd4 <HAL_RCC_ClockConfig+0x15c>)
 8001a94:	6883      	ldr	r3, [r0, #8]
 8001a96:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001a9a:	68ab      	ldr	r3, [r5, #8]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	6083      	str	r3, [r0, #8]
 8001aa0:	e009      	b.n	8001ab6 <HAL_RCC_ClockConfig+0x3e>
  
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aa2:	b2ca      	uxtb	r2, r1
 8001aa4:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f003 030f 	and.w	r3, r3, #15
 8001aac:	4299      	cmp	r1, r3
 8001aae:	d0ed      	beq.n	8001a8c <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 8001ab0:	2001      	movs	r0, #1
 8001ab2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }
  
  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ab6:	07c9      	lsls	r1, r1, #31
 8001ab8:	d406      	bmi.n	8001ac8 <HAL_RCC_ClockConfig+0x50>
      }
    }
  }    
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001aba:	4b45      	ldr	r3, [pc, #276]	; (8001bd0 <HAL_RCC_ClockConfig+0x158>)
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	f002 020f 	and.w	r2, r2, #15
 8001ac2:	4296      	cmp	r6, r2
 8001ac4:	d351      	bcc.n	8001b6a <HAL_RCC_ClockConfig+0xf2>
 8001ac6:	e057      	b.n	8001b78 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ac8:	686b      	ldr	r3, [r5, #4]
 8001aca:	4a42      	ldr	r2, [pc, #264]	; (8001bd4 <HAL_RCC_ClockConfig+0x15c>)
 8001acc:	2b01      	cmp	r3, #1
 8001ace:	d103      	bne.n	8001ad8 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ad0:	6812      	ldr	r2, [r2, #0]
 8001ad2:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 8001ad6:	e008      	b.n	8001aea <HAL_RCC_ClockConfig+0x72>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8001ad8:	1e99      	subs	r1, r3, #2
 8001ada:	2901      	cmp	r1, #1
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001adc:	6812      	ldr	r2, [r2, #0]
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   || 
 8001ade:	d802      	bhi.n	8001ae6 <HAL_RCC_ClockConfig+0x6e>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ae0:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 8001ae4:	e001      	b.n	8001aea <HAL_RCC_ClockConfig+0x72>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ae6:	f012 0f02 	tst.w	r2, #2
 8001aea:	d0e1      	beq.n	8001ab0 <HAL_RCC_ClockConfig+0x38>
      {
        return HAL_ERROR;
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aec:	4c39      	ldr	r4, [pc, #228]	; (8001bd4 <HAL_RCC_ClockConfig+0x15c>)
 8001aee:	68a2      	ldr	r2, [r4, #8]
 8001af0:	f022 0203 	bic.w	r2, r2, #3
 8001af4:	4313      	orrs	r3, r2
 8001af6:	60a3      	str	r3, [r4, #8]
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001af8:	f000 fbd8 	bl	80022ac <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001afc:	686b      	ldr	r3, [r5, #4]
 8001afe:	2b01      	cmp	r3, #1
      }
    }
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001b00:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b02:	f241 3888 	movw	r8, #5000	; 0x1388
    
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b06:	d10c      	bne.n	8001b22 <HAL_RCC_ClockConfig+0xaa>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001b08:	68a3      	ldr	r3, [r4, #8]
 8001b0a:	f003 030c 	and.w	r3, r3, #12
 8001b0e:	2b04      	cmp	r3, #4
 8001b10:	d0d3      	beq.n	8001aba <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b12:	f000 fbcb 	bl	80022ac <HAL_GetTick>
 8001b16:	1bc0      	subs	r0, r0, r7
 8001b18:	4540      	cmp	r0, r8
 8001b1a:	d9f5      	bls.n	8001b08 <HAL_RCC_ClockConfig+0x90>
        {
          return HAL_TIMEOUT;
 8001b1c:	2003      	movs	r0, #3
 8001b1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d10a      	bne.n	8001b3c <HAL_RCC_ClockConfig+0xc4>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b26:	68a3      	ldr	r3, [r4, #8]
 8001b28:	f003 030c 	and.w	r3, r3, #12
 8001b2c:	2b08      	cmp	r3, #8
 8001b2e:	d0c4      	beq.n	8001aba <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b30:	f000 fbbc 	bl	80022ac <HAL_GetTick>
 8001b34:	1bc0      	subs	r0, r0, r7
 8001b36:	4540      	cmp	r0, r8
 8001b38:	d9f5      	bls.n	8001b26 <HAL_RCC_ClockConfig+0xae>
 8001b3a:	e7ef      	b.n	8001b1c <HAL_RCC_ClockConfig+0xa4>
        {
          return HAL_TIMEOUT;
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK)
 8001b3c:	2b03      	cmp	r3, #3
 8001b3e:	d10f      	bne.n	8001b60 <HAL_RCC_ClockConfig+0xe8>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLRCLK)
 8001b40:	68a3      	ldr	r3, [r4, #8]
 8001b42:	f003 030c 	and.w	r3, r3, #12
 8001b46:	2b0c      	cmp	r3, #12
 8001b48:	d0b7      	beq.n	8001aba <HAL_RCC_ClockConfig+0x42>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b4a:	f000 fbaf 	bl	80022ac <HAL_GetTick>
 8001b4e:	1bc0      	subs	r0, r0, r7
 8001b50:	4540      	cmp	r0, r8
 8001b52:	d9f5      	bls.n	8001b40 <HAL_RCC_ClockConfig+0xc8>
 8001b54:	e7e2      	b.n	8001b1c <HAL_RCC_ClockConfig+0xa4>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b56:	f000 fba9 	bl	80022ac <HAL_GetTick>
 8001b5a:	1bc0      	subs	r0, r0, r7
 8001b5c:	4540      	cmp	r0, r8
 8001b5e:	d8dd      	bhi.n	8001b1c <HAL_RCC_ClockConfig+0xa4>
        }
      }
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b60:	68a3      	ldr	r3, [r4, #8]
 8001b62:	f013 0f0c 	tst.w	r3, #12
 8001b66:	d1f6      	bne.n	8001b56 <HAL_RCC_ClockConfig+0xde>
 8001b68:	e7a7      	b.n	8001aba <HAL_RCC_ClockConfig+0x42>
  
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  { 
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b6a:	b2f2      	uxtb	r2, r6
 8001b6c:	701a      	strb	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 030f 	and.w	r3, r3, #15
 8001b74:	429e      	cmp	r6, r3
 8001b76:	d19b      	bne.n	8001ab0 <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b78:	6829      	ldr	r1, [r5, #0]
 8001b7a:	074a      	lsls	r2, r1, #29
 8001b7c:	d506      	bpl.n	8001b8c <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b7e:	4815      	ldr	r0, [pc, #84]	; (8001bd4 <HAL_RCC_ClockConfig+0x15c>)
 8001b80:	6883      	ldr	r3, [r0, #8]
 8001b82:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001b86:	68eb      	ldr	r3, [r5, #12]
 8001b88:	4313      	orrs	r3, r2
 8001b8a:	6083      	str	r3, [r0, #8]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b8c:	070b      	lsls	r3, r1, #28
 8001b8e:	d507      	bpl.n	8001ba0 <HAL_RCC_ClockConfig+0x128>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b90:	4a10      	ldr	r2, [pc, #64]	; (8001bd4 <HAL_RCC_ClockConfig+0x15c>)
 8001b92:	6929      	ldr	r1, [r5, #16]
 8001b94:	6893      	ldr	r3, [r2, #8]
 8001b96:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001b9a:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001b9e:	6093      	str	r3, [r2, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8001ba0:	f7ff ff2c 	bl	80019fc <HAL_RCC_GetSysClockFreq>
 8001ba4:	4b0b      	ldr	r3, [pc, #44]	; (8001bd4 <HAL_RCC_ClockConfig+0x15c>)
 8001ba6:	22f0      	movs	r2, #240	; 0xf0
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	fa92 f2a2 	rbit	r2, r2
 8001bae:	fab2 f282 	clz	r2, r2
 8001bb2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bb6:	40d3      	lsrs	r3, r2
 8001bb8:	4a07      	ldr	r2, [pc, #28]	; (8001bd8 <HAL_RCC_ClockConfig+0x160>)
 8001bba:	5cd3      	ldrb	r3, [r2, r3]
 8001bbc:	40d8      	lsrs	r0, r3
 8001bbe:	4b07      	ldr	r3, [pc, #28]	; (8001bdc <HAL_RCC_ClockConfig+0x164>)
 8001bc0:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001bc2:	2000      	movs	r0, #0
 8001bc4:	f000 fbe2 	bl	800238c <HAL_InitTick>
  
  return HAL_OK;
 8001bc8:	2000      	movs	r0, #0
}
 8001bca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001bce:	bf00      	nop
 8001bd0:	40023c00 	.word	0x40023c00
 8001bd4:	40023800 	.word	0x40023800
 8001bd8:	080030c5 	.word	0x080030c5
 8001bdc:	20000004 	.word	0x20000004

08001be0 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001be0:	4b01      	ldr	r3, [pc, #4]	; (8001be8 <HAL_RCC_GetHCLKFreq+0x8>)
 8001be2:	6818      	ldr	r0, [r3, #0]
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	20000004 	.word	0x20000004

08001bec <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{  
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8001bec:	4b08      	ldr	r3, [pc, #32]	; (8001c10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bee:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	fa92 f2a2 	rbit	r2, r2
 8001bf8:	fab2 f282 	clz	r2, r2
 8001bfc:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001c00:	40d3      	lsrs	r3, r2
 8001c02:	4a04      	ldr	r2, [pc, #16]	; (8001c14 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001c04:	5cd3      	ldrb	r3, [r2, r3]
 8001c06:	4a04      	ldr	r2, [pc, #16]	; (8001c18 <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001c08:	6810      	ldr	r0, [r2, #0]
}
 8001c0a:	40d8      	lsrs	r0, r3
 8001c0c:	4770      	bx	lr
 8001c0e:	bf00      	nop
 8001c10:	40023800 	.word	0x40023800
 8001c14:	080030c5 	.word	0x080030c5
 8001c18:	20000004 	.word	0x20000004

08001c1c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8001c1c:	4b08      	ldr	r3, [pc, #32]	; (8001c40 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c1e:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 8001c22:	689b      	ldr	r3, [r3, #8]
 8001c24:	fa92 f2a2 	rbit	r2, r2
 8001c28:	fab2 f282 	clz	r2, r2
 8001c2c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001c30:	40d3      	lsrs	r3, r2
 8001c32:	4a04      	ldr	r2, [pc, #16]	; (8001c44 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001c34:	5cd3      	ldrb	r3, [r2, r3]
 8001c36:	4a04      	ldr	r2, [pc, #16]	; (8001c48 <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001c38:	6810      	ldr	r0, [r2, #0]
} 
 8001c3a:	40d8      	lsrs	r0, r3
 8001c3c:	4770      	bx	lr
 8001c3e:	bf00      	nop
 8001c40:	40023800 	.word	0x40023800
 8001c44:	080030c5 	.word	0x080030c5
 8001c48:	20000004 	.word	0x20000004

08001c4c <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001c4c:	230f      	movs	r3, #15
 8001c4e:	6003      	str	r3, [r0, #0]
   
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001c50:	4b0b      	ldr	r3, [pc, #44]	; (8001c80 <HAL_RCC_GetClockConfig+0x34>)
 8001c52:	689a      	ldr	r2, [r3, #8]
 8001c54:	f002 0203 	and.w	r2, r2, #3
 8001c58:	6042      	str	r2, [r0, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8001c5a:	689a      	ldr	r2, [r3, #8]
 8001c5c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8001c60:	6082      	str	r2, [r0, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8001c62:	689a      	ldr	r2, [r3, #8]
 8001c64:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8001c68:	60c2      	str	r2, [r0, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001c6a:	689b      	ldr	r3, [r3, #8]
 8001c6c:	08db      	lsrs	r3, r3, #3
 8001c6e:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001c72:	6103      	str	r3, [r0, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8001c74:	4b03      	ldr	r3, [pc, #12]	; (8001c84 <HAL_RCC_GetClockConfig+0x38>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f003 030f 	and.w	r3, r3, #15
 8001c7c:	600b      	str	r3, [r1, #0]
 8001c7e:	4770      	bx	lr
 8001c80:	40023800 	.word	0x40023800
 8001c84:	40023c00 	.word	0x40023c00

08001c88 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001c8c:	4f6a      	ldr	r7, [pc, #424]	; (8001e38 <HAL_GPIO_Init+0x1b0>)
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c8e:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c90:	f8df c1ac 	ldr.w	ip, [pc, #428]	; 8001e40 <HAL_GPIO_Init+0x1b8>

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c94:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8001e44 <HAL_GPIO_Init+0x1bc>
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c98:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c9a:	2200      	movs	r2, #0
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c9c:	9301      	str	r3, [sp, #4]
 8001c9e:	46be      	mov	lr, r7

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8001ca0:	2401      	movs	r4, #1
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 8001ca2:	9b01      	ldr	r3, [sp, #4]

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01U) << position;
 8001ca4:	4094      	lsls	r4, r2
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if(iocurrent == ioposition)
 8001ca6:	ea34 0303 	bics.w	r3, r4, r3
 8001caa:	f040 80bd 	bne.w	8001e28 <HAL_GPIO_Init+0x1a0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001cae:	684d      	ldr	r5, [r1, #4]
 8001cb0:	f025 0a10 	bic.w	sl, r5, #16
 8001cb4:	f1ba 0f02 	cmp.w	sl, #2
 8001cb8:	d114      	bne.n	8001ce4 <HAL_GPIO_Init+0x5c>
 8001cba:	ea4f 09d2 	mov.w	r9, r2, lsr #3
 8001cbe:	eb00 0989 	add.w	r9, r0, r9, lsl #2
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001cc2:	f002 0b07 	and.w	fp, r2, #7
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001cc6:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8001cca:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001cce:	230f      	movs	r3, #15
 8001cd0:	fa03 f30b 	lsl.w	r3, r3, fp
 8001cd4:	ea26 0603 	bic.w	r6, r6, r3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001cd8:	690b      	ldr	r3, [r1, #16]
 8001cda:	fa03 f30b 	lsl.w	r3, r3, fp
 8001cde:	4333      	orrs	r3, r6
        GPIOx->AFR[position >> 3U] = temp;
 8001ce0:	f8c9 3020 	str.w	r3, [r9, #32]
 8001ce4:	ea4f 0b42 	mov.w	fp, r2, lsl #1
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ce8:	f04f 0903 	mov.w	r9, #3
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cec:	6803      	ldr	r3, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cee:	fa09 f90b 	lsl.w	r9, r9, fp
 8001cf2:	ea6f 0909 	mvn.w	r9, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cf6:	f005 0603 	and.w	r6, r5, #3
        GPIOx->AFR[position >> 3U] = temp;
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001cfa:	ea03 0309 	and.w	r3, r3, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001cfe:	fa06 f60b 	lsl.w	r6, r6, fp
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d02:	f10a 3aff 	add.w	sl, sl, #4294967295
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d06:	4333      	orrs	r3, r6
      GPIOx->MODER = temp;

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d08:	f1ba 0f01 	cmp.w	sl, #1

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
      GPIOx->MODER = temp;
 8001d0c:	6003      	str	r3, [r0, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001d0e:	d80f      	bhi.n	8001d30 <HAL_GPIO_Init+0xa8>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d10:	6883      	ldr	r3, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d12:	68ce      	ldr	r6, [r1, #12]
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d14:	ea09 0303 	and.w	r3, r9, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d18:	fa06 f60b 	lsl.w	r6, r6, fp
 8001d1c:	431e      	orrs	r6, r3
        GPIOx->OSPEEDR = temp;
 8001d1e:	6086      	str	r6, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d20:	6843      	ldr	r3, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001d22:	f3c5 1600 	ubfx	r6, r5, #4, #1
        temp |= (GPIO_Init->Speed << (position * 2U));
        GPIOx->OSPEEDR = temp;

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d26:	ea23 0304 	bic.w	r3, r3, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001d2a:	4096      	lsls	r6, r2
 8001d2c:	4333      	orrs	r3, r6
        GPIOx->OTYPER = temp;
 8001d2e:	6043      	str	r3, [r0, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d30:	68c3      	ldr	r3, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001d32:	ea09 0903 	and.w	r9, r9, r3
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d36:	688b      	ldr	r3, [r1, #8]
 8001d38:	fa03 f30b 	lsl.w	r3, r3, fp
 8001d3c:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->PUPDR = temp;
 8001d40:	60c3      	str	r3, [r0, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001d42:	00eb      	lsls	r3, r5, #3
 8001d44:	d570      	bpl.n	8001e28 <HAL_GPIO_Init+0x1a0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d46:	2300      	movs	r3, #0
 8001d48:	9303      	str	r3, [sp, #12]
 8001d4a:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d4e:	4b3b      	ldr	r3, [pc, #236]	; (8001e3c <HAL_GPIO_Init+0x1b4>)
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d50:	f446 4680 	orr.w	r6, r6, #16384	; 0x4000
 8001d54:	f8cc 6044 	str.w	r6, [ip, #68]	; 0x44
 8001d58:	f8dc 6044 	ldr.w	r6, [ip, #68]	; 0x44
 8001d5c:	f022 0903 	bic.w	r9, r2, #3
 8001d60:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
 8001d64:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
 8001d68:	f509 399c 	add.w	r9, r9, #79872	; 0x13800
 8001d6c:	9603      	str	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001d6e:	f002 0a03 	and.w	sl, r2, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d72:	9e03      	ldr	r6, [sp, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d74:	f8d9 b008 	ldr.w	fp, [r9, #8]
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001d78:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8001d7c:	260f      	movs	r6, #15
 8001d7e:	fa06 f60a 	lsl.w	r6, r6, sl
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d82:	4298      	cmp	r0, r3
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 8001d84:	ea2b 0606 	bic.w	r6, fp, r6
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d88:	d01c      	beq.n	8001dc4 <HAL_GPIO_Init+0x13c>
 8001d8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001d8e:	4298      	cmp	r0, r3
 8001d90:	d01a      	beq.n	8001dc8 <HAL_GPIO_Init+0x140>
 8001d92:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001d96:	4298      	cmp	r0, r3
 8001d98:	d018      	beq.n	8001dcc <HAL_GPIO_Init+0x144>
 8001d9a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001d9e:	4298      	cmp	r0, r3
 8001da0:	d016      	beq.n	8001dd0 <HAL_GPIO_Init+0x148>
 8001da2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001da6:	4298      	cmp	r0, r3
 8001da8:	d014      	beq.n	8001dd4 <HAL_GPIO_Init+0x14c>
 8001daa:	4540      	cmp	r0, r8
 8001dac:	d014      	beq.n	8001dd8 <HAL_GPIO_Init+0x150>
 8001dae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001db2:	4298      	cmp	r0, r3
 8001db4:	d012      	beq.n	8001ddc <HAL_GPIO_Init+0x154>
 8001db6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001dba:	4298      	cmp	r0, r3
 8001dbc:	bf14      	ite	ne
 8001dbe:	2308      	movne	r3, #8
 8001dc0:	2307      	moveq	r3, #7
 8001dc2:	e00c      	b.n	8001dde <HAL_GPIO_Init+0x156>
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	e00a      	b.n	8001dde <HAL_GPIO_Init+0x156>
 8001dc8:	2301      	movs	r3, #1
 8001dca:	e008      	b.n	8001dde <HAL_GPIO_Init+0x156>
 8001dcc:	2302      	movs	r3, #2
 8001dce:	e006      	b.n	8001dde <HAL_GPIO_Init+0x156>
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	e004      	b.n	8001dde <HAL_GPIO_Init+0x156>
 8001dd4:	2304      	movs	r3, #4
 8001dd6:	e002      	b.n	8001dde <HAL_GPIO_Init+0x156>
 8001dd8:	2305      	movs	r3, #5
 8001dda:	e000      	b.n	8001dde <HAL_GPIO_Init+0x156>
 8001ddc:	2306      	movs	r3, #6
 8001dde:	fa03 f30a 	lsl.w	r3, r3, sl
 8001de2:	4333      	orrs	r3, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001de4:	f8c9 3008 	str.w	r3, [r9, #8]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001de8:	683b      	ldr	r3, [r7, #0]
        temp &= ~((uint32_t)iocurrent);
 8001dea:	43e6      	mvns	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001dec:	f415 3f80 	tst.w	r5, #65536	; 0x10000
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
        temp &= ~((uint32_t)iocurrent);
 8001df0:	bf0c      	ite	eq
 8001df2:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
 8001df4:	4323      	orrne	r3, r4
        }
        EXTI->IMR = temp;
 8001df6:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 8001dfa:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001dfe:	f415 3f00 	tst.w	r5, #131072	; 0x20000
          temp |= iocurrent;
        }
        EXTI->IMR = temp;

        temp = EXTI->EMR;
        temp &= ~((uint32_t)iocurrent);
 8001e02:	bf0c      	ite	eq
 8001e04:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          temp |= iocurrent;
 8001e06:	4323      	orrne	r3, r4
        }
        EXTI->EMR = temp;
 8001e08:	607b      	str	r3, [r7, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e0a:	68bb      	ldr	r3, [r7, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e0c:	f415 1f80 	tst.w	r5, #1048576	; 0x100000
        }
        EXTI->EMR = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
        temp &= ~((uint32_t)iocurrent);
 8001e10:	bf0c      	ite	eq
 8001e12:	4033      	andeq	r3, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
 8001e14:	4323      	orrne	r3, r4
        }
        EXTI->RTSR = temp;
 8001e16:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 8001e1a:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e1e:	02ad      	lsls	r5, r5, #10
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;

        temp = EXTI->FTSR;
        temp &= ~((uint32_t)iocurrent);
 8001e20:	bf54      	ite	pl
 8001e22:	4033      	andpl	r3, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          temp |= iocurrent;
 8001e24:	4323      	orrmi	r3, r4
        }
        EXTI->FTSR = temp;
 8001e26:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e28:	3201      	adds	r2, #1
 8001e2a:	2a10      	cmp	r2, #16
 8001e2c:	f47f af38 	bne.w	8001ca0 <HAL_GPIO_Init+0x18>
        }
        EXTI->FTSR = temp;
      }
    }
  }
}
 8001e30:	b005      	add	sp, #20
 8001e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001e36:	bf00      	nop
 8001e38:	40013c00 	.word	0x40013c00
 8001e3c:	40020000 	.word	0x40020000
 8001e40:	40023800 	.word	0x40023800
 8001e44:	40021400 	.word	0x40021400

08001e48 <DMA_CalcBaseAndBitshift>:
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001e48:	6803      	ldr	r3, [r0, #0]
 8001e4a:	b2da      	uxtb	r2, r3
 8001e4c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001e50:	f023 0303 	bic.w	r3, r3, #3
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001e54:	2118      	movs	r1, #24
 8001e56:	3a10      	subs	r2, #16
 8001e58:	fbb2 f2f1 	udiv	r2, r2, r1
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001e5c:	4904      	ldr	r1, [pc, #16]	; (8001e70 <DMA_CalcBaseAndBitshift+0x28>)
  
  if (stream_number > 3U)
 8001e5e:	2a03      	cmp	r2, #3
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001e60:	bf88      	it	hi
 8001e62:	3304      	addhi	r3, #4
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001e64:	5c89      	ldrb	r1, [r1, r2]
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001e66:	6583      	str	r3, [r0, #88]	; 0x58
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001e68:	65c1      	str	r1, [r0, #92]	; 0x5c
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8001e6a:	6d80      	ldr	r0, [r0, #88]	; 0x58
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	080030d5 	.word	0x080030d5

08001e74 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001e74:	b570      	push	{r4, r5, r6, lr}
 8001e76:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8001e78:	f000 fa18 	bl	80022ac <HAL_GetTick>
 8001e7c:	4605      	mov	r5, r0
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001e7e:	2c00      	cmp	r4, #0
 8001e80:	d064      	beq.n	8001f4c <HAL_DMA_Init+0xd8>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001e82:	2300      	movs	r3, #0
 8001e84:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e88:	6822      	ldr	r2, [r4, #0]
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001e90:	6813      	ldr	r3, [r2, #0]
 8001e92:	f023 0301 	bic.w	r3, r3, #1
 8001e96:	6013      	str	r3, [r2, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001e98:	6821      	ldr	r1, [r4, #0]
 8001e9a:	680b      	ldr	r3, [r1, #0]
 8001e9c:	07d8      	lsls	r0, r3, #31
 8001e9e:	d508      	bpl.n	8001eb2 <HAL_DMA_Init+0x3e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001ea0:	f000 fa04 	bl	80022ac <HAL_GetTick>
 8001ea4:	1b40      	subs	r0, r0, r5
 8001ea6:	2805      	cmp	r0, #5
 8001ea8:	d9f6      	bls.n	8001e98 <HAL_DMA_Init+0x24>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001eaa:	2320      	movs	r3, #32
 8001eac:	6563      	str	r3, [r4, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001eae:	2003      	movs	r0, #3
 8001eb0:	e051      	b.n	8001f56 <HAL_DMA_Init+0xe2>
      return HAL_TIMEOUT;
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001eb2:	680b      	ldr	r3, [r1, #0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001eb4:	4a29      	ldr	r2, [pc, #164]	; (8001f5c <HAL_DMA_Init+0xe8>)
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001eb6:	6865      	ldr	r5, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001eb8:	69a0      	ldr	r0, [r4, #24]
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001eba:	401a      	ands	r2, r3
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ebc:	68a3      	ldr	r3, [r4, #8]
 8001ebe:	431d      	orrs	r5, r3
 8001ec0:	68e3      	ldr	r3, [r4, #12]
 8001ec2:	431d      	orrs	r5, r3
 8001ec4:	6923      	ldr	r3, [r4, #16]
 8001ec6:	431d      	orrs	r5, r3
 8001ec8:	6963      	ldr	r3, [r4, #20]
 8001eca:	432b      	orrs	r3, r5
 8001ecc:	69e5      	ldr	r5, [r4, #28]
 8001ece:	4303      	orrs	r3, r0
 8001ed0:	432b      	orrs	r3, r5
 8001ed2:	6a25      	ldr	r5, [r4, #32]
 8001ed4:	432b      	orrs	r3, r5
 8001ed6:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ed8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001eda:	2a04      	cmp	r2, #4
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001edc:	bf01      	itttt	eq
 8001ede:	6b25      	ldreq	r5, [r4, #48]	; 0x30
 8001ee0:	6ae6      	ldreq	r6, [r4, #44]	; 0x2c
 8001ee2:	4335      	orreq	r5, r6
 8001ee4:	432b      	orreq	r3, r5
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001ee6:	600b      	str	r3, [r1, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001ee8:	694b      	ldr	r3, [r1, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001eea:	2a04      	cmp	r2, #4

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001eec:	f023 0307 	bic.w	r3, r3, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ef0:	ea43 0302 	orr.w	r3, r3, r2

  /* the FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ef4:	d11c      	bne.n	8001f30 <HAL_DMA_Init+0xbc>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001ef6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001ef8:	4313      	orrs	r3, r2
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001efa:	b920      	cbnz	r0, 8001f06 <HAL_DMA_Init+0x92>
  {
    switch (tmp)
 8001efc:	2a01      	cmp	r2, #1
 8001efe:	d00b      	beq.n	8001f18 <HAL_DMA_Init+0xa4>
 8001f00:	d313      	bcc.n	8001f2a <HAL_DMA_Init+0xb6>
 8001f02:	2a02      	cmp	r2, #2
 8001f04:	e010      	b.n	8001f28 <HAL_DMA_Init+0xb4>
        break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001f06:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 8001f0a:	d10a      	bne.n	8001f22 <HAL_DMA_Init+0xae>
  {
    switch (tmp)
 8001f0c:	2a03      	cmp	r2, #3
 8001f0e:	d80f      	bhi.n	8001f30 <HAL_DMA_Init+0xbc>
 8001f10:	e8df f002 	tbb	[pc, r2]
 8001f14:	021e0b1e 	.word	0x021e0b1e
        break;
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;
      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f18:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001f1a:	f1b2 7fc0 	cmp.w	r2, #25165824	; 0x1800000
 8001f1e:	d107      	bne.n	8001f30 <HAL_DMA_Init+0xbc>
 8001f20:	e016      	b.n	8001f50 <HAL_DMA_Init+0xdc>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001f22:	2a02      	cmp	r2, #2
 8001f24:	d914      	bls.n	8001f50 <HAL_DMA_Init+0xdc>
 8001f26:	2a03      	cmp	r2, #3
 8001f28:	d102      	bne.n	8001f30 <HAL_DMA_Init+0xbc>
      case DMA_FIFO_THRESHOLD_HALFFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
        break;
      case DMA_FIFO_THRESHOLD_FULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f2a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001f2c:	01d2      	lsls	r2, r2, #7
 8001f2e:	d40f      	bmi.n	8001f50 <HAL_DMA_Init+0xdc>
      return HAL_ERROR; 
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001f30:	614b      	str	r3, [r1, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001f32:	4620      	mov	r0, r4
 8001f34:	f7ff ff88 	bl	8001e48 <DMA_CalcBaseAndBitshift>
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001f38:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001f3a:	233f      	movs	r3, #63	; 0x3f
 8001f3c:	4093      	lsls	r3, r2
 8001f3e:	6083      	str	r3, [r0, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f40:	2000      	movs	r0, #0
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f42:	2301      	movs	r3, #1
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f44:	6560      	str	r0, [r4, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f46:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

  return HAL_OK;
 8001f4a:	bd70      	pop	{r4, r5, r6, pc}
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8001f4c:	2001      	movs	r0, #1
 8001f4e:	bd70      	pop	{r4, r5, r6, pc}
    tmp |= hdma->Init.FIFOThreshold;
    
    if(DMA_CheckFifoParam(hdma) != HAL_OK)
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001f50:	2340      	movs	r3, #64	; 0x40
 8001f52:	6563      	str	r3, [r4, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f54:	2001      	movs	r0, #1
 8001f56:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;

  return HAL_OK;
}
 8001f5a:	bd70      	pop	{r4, r5, r6, pc}
 8001f5c:	f010803f 	.word	0xf010803f

08001f60 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f60:	b570      	push	{r4, r5, r6, lr}
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001f62:	f890 4034 	ldrb.w	r4, [r0, #52]	; 0x34
 8001f66:	2c01      	cmp	r4, #1
 8001f68:	d038      	beq.n	8001fdc <HAL_DMA_Start_IT+0x7c>
 8001f6a:	2401      	movs	r4, #1
 8001f6c:	f880 4034 	strb.w	r4, [r0, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001f70:	f890 4035 	ldrb.w	r4, [r0, #53]	; 0x35
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  HAL_StatusTypeDef status = HAL_OK;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f74:	6d86      	ldr	r6, [r0, #88]	; 0x58
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001f76:	2c01      	cmp	r4, #1
 8001f78:	f04f 0500 	mov.w	r5, #0
 8001f7c:	f04f 0402 	mov.w	r4, #2
 8001f80:	d128      	bne.n	8001fd4 <HAL_DMA_Start_IT+0x74>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001f82:	f880 4035 	strb.w	r4, [r0, #53]	; 0x35
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001f86:	6804      	ldr	r4, [r0, #0]
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001f88:	6545      	str	r5, [r0, #84]	; 0x54
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001f8a:	6825      	ldr	r5, [r4, #0]
 8001f8c:	f425 2580 	bic.w	r5, r5, #262144	; 0x40000
 8001f90:	6025      	str	r5, [r4, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001f92:	6063      	str	r3, [r4, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f94:	6883      	ldr	r3, [r0, #8]
 8001f96:	2b40      	cmp	r3, #64	; 0x40
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001f98:	bf0e      	itee	eq
 8001f9a:	60a2      	streq	r2, [r4, #8]
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8001f9c:	60a1      	strne	r1, [r4, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8001f9e:	60e2      	strne	r2, [r4, #12]
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fa0:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001fa2:	bf08      	it	eq
 8001fa4:	60e1      	streq	r1, [r4, #12]
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001fa6:	233f      	movs	r3, #63	; 0x3f
 8001fa8:	4093      	lsls	r3, r2
 8001faa:	60b3      	str	r3, [r6, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001fac:	6823      	ldr	r3, [r4, #0]
 8001fae:	f043 0316 	orr.w	r3, r3, #22
 8001fb2:	6023      	str	r3, [r4, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001fb4:	6963      	ldr	r3, [r4, #20]
 8001fb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fba:	6163      	str	r3, [r4, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001fbc:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001fbe:	b11b      	cbz	r3, 8001fc8 <HAL_DMA_Start_IT+0x68>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001fc0:	6823      	ldr	r3, [r4, #0]
 8001fc2:	f043 0308 	orr.w	r3, r3, #8
 8001fc6:	6023      	str	r3, [r4, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001fc8:	6823      	ldr	r3, [r4, #0]
 8001fca:	f043 0301 	orr.w	r3, r3, #1
 8001fce:	6023      	str	r3, [r4, #0]
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  HAL_StatusTypeDef status = HAL_OK;
 8001fd0:	2000      	movs	r0, #0
 8001fd2:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_DMA_ENABLE(hdma);
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001fd4:	f880 5034 	strb.w	r5, [r0, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001fd8:	4620      	mov	r0, r4
 8001fda:	bd70      	pop	{r4, r5, r6, pc}
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001fdc:	2002      	movs	r0, #2
    /* Return error status */
    status = HAL_BUSY;
  }
  
  return status;
}
 8001fde:	bd70      	pop	{r4, r5, r6, pc}

08001fe0 <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001fe0:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001fe4:	2b02      	cmp	r3, #2
 8001fe6:	d003      	beq.n	8001ff0 <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fe8:	2380      	movs	r3, #128	; 0x80
 8001fea:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001fec:	2001      	movs	r0, #1
 8001fee:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ff0:	6802      	ldr	r2, [r0, #0]
    return HAL_ERROR;
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001ff2:	2305      	movs	r3, #5
 8001ff4:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001ff8:	6813      	ldr	r3, [r2, #0]
 8001ffa:	f023 0301 	bic.w	r3, r3, #1
 8001ffe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8002000:	2000      	movs	r0, #0
}
 8002002:	4770      	bx	lr

08002004 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002004:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002006:	2300      	movs	r3, #0
 8002008:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600;

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800200a:	6d85      	ldr	r5, [r0, #88]	; 0x58
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 800200c:	4b59      	ldr	r3, [pc, #356]	; (8002174 <HAL_DMA_IRQHandler+0x170>)
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800200e:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 8002010:	681f      	ldr	r7, [r3, #0]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;
 8002012:	682e      	ldr	r6, [r5, #0]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002014:	2308      	movs	r3, #8
 8002016:	4093      	lsls	r3, r2
 8002018:	421e      	tst	r6, r3
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800201a:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;

  tmpisr = regs->ISR;

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800201c:	d00c      	beq.n	8002038 <HAL_DMA_IRQHandler+0x34>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800201e:	6801      	ldr	r1, [r0, #0]
 8002020:	6808      	ldr	r0, [r1, #0]
 8002022:	0740      	lsls	r0, r0, #29
 8002024:	d508      	bpl.n	8002038 <HAL_DMA_IRQHandler+0x34>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002026:	6808      	ldr	r0, [r1, #0]
 8002028:	f020 0004 	bic.w	r0, r0, #4
 800202c:	6008      	str	r0, [r1, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800202e:	60ab      	str	r3, [r5, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002030:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002032:	f043 0301 	orr.w	r3, r3, #1
 8002036:	6563      	str	r3, [r4, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002038:	4b4f      	ldr	r3, [pc, #316]	; (8002178 <HAL_DMA_IRQHandler+0x174>)
 800203a:	4093      	lsls	r3, r2
 800203c:	421e      	tst	r6, r3
 800203e:	d008      	beq.n	8002052 <HAL_DMA_IRQHandler+0x4e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002040:	6821      	ldr	r1, [r4, #0]
 8002042:	6949      	ldr	r1, [r1, #20]
 8002044:	0609      	lsls	r1, r1, #24
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002046:	bf41      	itttt	mi
 8002048:	60ab      	strmi	r3, [r5, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800204a:	6d63      	ldrmi	r3, [r4, #84]	; 0x54
 800204c:	f043 0302 	orrmi.w	r3, r3, #2
 8002050:	6563      	strmi	r3, [r4, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002052:	4b4a      	ldr	r3, [pc, #296]	; (800217c <HAL_DMA_IRQHandler+0x178>)
 8002054:	4093      	lsls	r3, r2
 8002056:	421e      	tst	r6, r3
 8002058:	d008      	beq.n	800206c <HAL_DMA_IRQHandler+0x68>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800205a:	6821      	ldr	r1, [r4, #0]
 800205c:	6809      	ldr	r1, [r1, #0]
 800205e:	0788      	lsls	r0, r1, #30
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002060:	bf41      	itttt	mi
 8002062:	60ab      	strmi	r3, [r5, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002064:	6d63      	ldrmi	r3, [r4, #84]	; 0x54
 8002066:	f043 0304 	orrmi.w	r3, r3, #4
 800206a:	6563      	strmi	r3, [r4, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800206c:	2310      	movs	r3, #16
 800206e:	fa03 f202 	lsl.w	r2, r3, r2
 8002072:	4216      	tst	r6, r2
 8002074:	d017      	beq.n	80020a6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002076:	6823      	ldr	r3, [r4, #0]
 8002078:	6819      	ldr	r1, [r3, #0]
 800207a:	0709      	lsls	r1, r1, #28
 800207c:	d513      	bpl.n	80020a6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800207e:	60aa      	str	r2, [r5, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	0350      	lsls	r0, r2, #13
 8002084:	d504      	bpl.n	8002090 <HAL_DMA_IRQHandler+0x8c>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	0319      	lsls	r1, r3, #12
 800208a:	d508      	bpl.n	800209e <HAL_DMA_IRQHandler+0x9a>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800208c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800208e:	e007      	b.n	80020a0 <HAL_DMA_IRQHandler+0x9c>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	05d2      	lsls	r2, r2, #23
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002094:	bf5e      	ittt	pl
 8002096:	681a      	ldrpl	r2, [r3, #0]
 8002098:	f022 0208 	bicpl.w	r2, r2, #8
 800209c:	601a      	strpl	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800209e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80020a0:	b10b      	cbz	r3, 80020a6 <HAL_DMA_IRQHandler+0xa2>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80020a2:	4620      	mov	r0, r4
 80020a4:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80020a6:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80020a8:	2220      	movs	r2, #32
 80020aa:	408a      	lsls	r2, r1
 80020ac:	4216      	tst	r6, r2
 80020ae:	d03b      	beq.n	8002128 <HAL_DMA_IRQHandler+0x124>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80020b0:	6823      	ldr	r3, [r4, #0]
 80020b2:	6818      	ldr	r0, [r3, #0]
 80020b4:	06c6      	lsls	r6, r0, #27
 80020b6:	d537      	bpl.n	8002128 <HAL_DMA_IRQHandler+0x124>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80020b8:	60aa      	str	r2, [r5, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80020ba:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 80020be:	2a05      	cmp	r2, #5
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020c0:	681a      	ldr	r2, [r3, #0]
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80020c2:	d119      	bne.n	80020f8 <HAL_DMA_IRQHandler+0xf4>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020c4:	f022 0216 	bic.w	r2, r2, #22
 80020c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020ca:	695a      	ldr	r2, [r3, #20]
 80020cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80020d0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020d2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80020d4:	b90a      	cbnz	r2, 80020da <HAL_DMA_IRQHandler+0xd6>
 80020d6:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80020d8:	b11a      	cbz	r2, 80020e2 <HAL_DMA_IRQHandler+0xde>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	f022 0208 	bic.w	r2, r2, #8
 80020e0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020e2:	233f      	movs	r3, #63	; 0x3f
 80020e4:	408b      	lsls	r3, r1
 80020e6:	60ab      	str	r3, [r5, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80020e8:	2300      	movs	r3, #0
 80020ea:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80020ee:	2301      	movs	r3, #1
 80020f0:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80020f4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80020f6:	e037      	b.n	8002168 <HAL_DMA_IRQHandler+0x164>
          hdma->XferAbortCallback(hdma);
        }
        return;
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80020f8:	0350      	lsls	r0, r2, #13
 80020fa:	d504      	bpl.n	8002106 <HAL_DMA_IRQHandler+0x102>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	0319      	lsls	r1, r3, #12
 8002100:	d40e      	bmi.n	8002120 <HAL_DMA_IRQHandler+0x11c>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002102:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002104:	e00d      	b.n	8002122 <HAL_DMA_IRQHandler+0x11e>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 800210c:	d108      	bne.n	8002120 <HAL_DMA_IRQHandler+0x11c>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800210e:	6819      	ldr	r1, [r3, #0]
 8002110:	f021 0110 	bic.w	r1, r1, #16
 8002114:	6019      	str	r1, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002116:	2301      	movs	r3, #1
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002118:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800211c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8002120:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002122:	b10b      	cbz	r3, 8002128 <HAL_DMA_IRQHandler+0x124>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002124:	4620      	mov	r0, r4
 8002126:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002128:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800212a:	b303      	cbz	r3, 800216e <HAL_DMA_IRQHandler+0x16a>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800212c:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800212e:	07da      	lsls	r2, r3, #31
 8002130:	d519      	bpl.n	8002166 <HAL_DMA_IRQHandler+0x162>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002132:	2305      	movs	r3, #5

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002134:	6822      	ldr	r2, [r4, #0]
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002136:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800213a:	6813      	ldr	r3, [r2, #0]
 800213c:	f023 0301 	bic.w	r3, r3, #1
 8002140:	6013      	str	r3, [r2, #0]
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t tmpisr;
  __IO uint32_t count = 0;
  uint32_t timeout = SystemCoreClock / 9600;
 8002142:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8002146:	fbb7 f7f3 	udiv	r7, r7, r3
      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);

      do
      {
        if (++count > timeout)
 800214a:	9b01      	ldr	r3, [sp, #4]
 800214c:	3301      	adds	r3, #1
 800214e:	429f      	cmp	r7, r3
 8002150:	9301      	str	r3, [sp, #4]
 8002152:	d302      	bcc.n	800215a <HAL_DMA_IRQHandler+0x156>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002154:	6813      	ldr	r3, [r2, #0]
 8002156:	07db      	lsls	r3, r3, #31
 8002158:	d4f7      	bmi.n	800214a <HAL_DMA_IRQHandler+0x146>

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800215a:	2300      	movs	r3, #0
 800215c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002160:	2301      	movs	r3, #1
 8002162:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002166:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8002168:	b10b      	cbz	r3, 800216e <HAL_DMA_IRQHandler+0x16a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800216a:	4620      	mov	r0, r4
 800216c:	4798      	blx	r3
    }
  }
}
 800216e:	b003      	add	sp, #12
 8002170:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002172:	bf00      	nop
 8002174:	20000004 	.word	0x20000004
 8002178:	00800001 	.word	0x00800001
 800217c:	00800004 	.word	0x00800004

08002180 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002180:	4a07      	ldr	r2, [pc, #28]	; (80021a0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002182:	68d3      	ldr	r3, [r2, #12]
 8002184:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002188:	041b      	lsls	r3, r3, #16
 800218a:	0c1b      	lsrs	r3, r3, #16
 800218c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8002190:	0200      	lsls	r0, r0, #8
 8002192:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002196:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 800219a:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 800219c:	60d3      	str	r3, [r2, #12]
 800219e:	4770      	bx	lr
 80021a0:	e000ed00 	.word	0xe000ed00

080021a4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80021a4:	4b17      	ldr	r3, [pc, #92]	; (8002204 <HAL_NVIC_SetPriority+0x60>)
 80021a6:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80021a8:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021ac:	b530      	push	{r4, r5, lr}
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021ae:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021b2:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80021b4:	2c04      	cmp	r4, #4
 80021b6:	bf28      	it	cs
 80021b8:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021ba:	2d06      	cmp	r5, #6

  return (
 80021bc:	f04f 0501 	mov.w	r5, #1
 80021c0:	fa05 f404 	lsl.w	r4, r5, r4
 80021c4:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80021c8:	bf8c      	ite	hi
 80021ca:	3b03      	subhi	r3, #3
 80021cc:	2300      	movls	r3, #0

  return (
 80021ce:	400c      	ands	r4, r1
 80021d0:	409c      	lsls	r4, r3
 80021d2:	fa05 f303 	lsl.w	r3, r5, r3
 80021d6:	3b01      	subs	r3, #1
 80021d8:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 80021da:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 80021dc:	ea42 0204 	orr.w	r2, r2, r4
 80021e0:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021e4:	bfaf      	iteee	ge
 80021e6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ea:	f000 000f 	andlt.w	r0, r0, #15
 80021ee:	4b06      	ldrlt	r3, [pc, #24]	; (8002208 <HAL_NVIC_SetPriority+0x64>)
 80021f0:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021f2:	bfa5      	ittet	ge
 80021f4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80021f8:	b2d2      	uxtbge	r2, r2
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021fa:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021fc:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8002200:	bd30      	pop	{r4, r5, pc}
 8002202:	bf00      	nop
 8002204:	e000ed00 	.word	0xe000ed00
 8002208:	e000ed14 	.word	0xe000ed14

0800220c <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800220c:	0942      	lsrs	r2, r0, #5
 800220e:	2301      	movs	r3, #1
 8002210:	f000 001f 	and.w	r0, r0, #31
 8002214:	fa03 f000 	lsl.w	r0, r3, r0
 8002218:	4b01      	ldr	r3, [pc, #4]	; (8002220 <HAL_NVIC_EnableIRQ+0x14>)
 800221a:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800221e:	4770      	bx	lr
 8002220:	e000e100 	.word	0xe000e100

08002224 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002224:	3801      	subs	r0, #1
 8002226:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800222a:	d20a      	bcs.n	8002242 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800222c:	4b06      	ldr	r3, [pc, #24]	; (8002248 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800222e:	4a07      	ldr	r2, [pc, #28]	; (800224c <HAL_SYSTICK_Config+0x28>)
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002230:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002232:	21f0      	movs	r1, #240	; 0xf0
 8002234:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002238:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800223a:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800223c:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800223e:	601a      	str	r2, [r3, #0]
 8002240:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 8002242:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8002244:	4770      	bx	lr
 8002246:	bf00      	nop
 8002248:	e000e010 	.word	0xe000e010
 800224c:	e000ed00 	.word	0xe000ed00

08002250 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002250:	4b04      	ldr	r3, [pc, #16]	; (8002264 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002252:	681a      	ldr	r2, [r3, #0]
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8002254:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8002256:	bf0c      	ite	eq
 8002258:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800225c:	f022 0204 	bicne.w	r2, r2, #4
 8002260:	601a      	str	r2, [r3, #0]
 8002262:	4770      	bx	lr
 8002264:	e000e010 	.word	0xe000e010

08002268 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002268:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800226a:	4b0b      	ldr	r3, [pc, #44]	; (8002298 <HAL_Init+0x30>)
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002272:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800227a:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002282:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002284:	2003      	movs	r0, #3
 8002286:	f7ff ff7b 	bl	8002180 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800228a:	2000      	movs	r0, #0
 800228c:	f000 f87e 	bl	800238c <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002290:	f000 f8b8 	bl	8002404 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
}
 8002294:	2000      	movs	r0, #0
 8002296:	bd08      	pop	{r3, pc}
 8002298:	40023c00 	.word	0x40023c00

0800229c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 800229c:	4a02      	ldr	r2, [pc, #8]	; (80022a8 <HAL_IncTick+0xc>)
 800229e:	6813      	ldr	r3, [r2, #0]
 80022a0:	3301      	adds	r3, #1
 80022a2:	6013      	str	r3, [r2, #0]
 80022a4:	4770      	bx	lr
 80022a6:	bf00      	nop
 80022a8:	20003d74 	.word	0x20003d74

080022ac <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80022ac:	4b01      	ldr	r3, [pc, #4]	; (80022b4 <HAL_GetTick+0x8>)
 80022ae:	6818      	ldr	r0, [r3, #0]
}
 80022b0:	4770      	bx	lr
 80022b2:	bf00      	nop
 80022b4:	20003d74 	.word	0x20003d74

080022b8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80022b8:	490f      	ldr	r1, [pc, #60]	; (80022f8 <SystemInit+0x40>)
 80022ba:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80022be:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022c2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80022c6:	4b0d      	ldr	r3, [pc, #52]	; (80022fc <SystemInit+0x44>)
 80022c8:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80022ca:	2000      	movs	r0, #0
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80022cc:	f042 0201 	orr.w	r2, r2, #1
 80022d0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80022d2:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80022d4:	681a      	ldr	r2, [r3, #0]
 80022d6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80022da:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80022de:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80022e0:	4a07      	ldr	r2, [pc, #28]	; (8002300 <SystemInit+0x48>)
 80022e2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80022ea:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80022ec:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80022ee:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80022f2:	608b      	str	r3, [r1, #8]
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	e000ed00 	.word	0xe000ed00
 80022fc:	40023800 	.word	0x40023800
 8002300:	24003010 	.word	0x24003010

08002304 <NMI_Handler>:
 8002304:	4770      	bx	lr

08002306 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8002306:	e7fe      	b.n	8002306 <HardFault_Handler>

08002308 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8002308:	e7fe      	b.n	8002308 <MemManage_Handler>

0800230a <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800230a:	e7fe      	b.n	800230a <BusFault_Handler>

0800230c <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800230c:	e7fe      	b.n	800230c <UsageFault_Handler>

0800230e <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 800230e:	4770      	bx	lr

08002310 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  osSystickHandler();
 8002310:	f7fe be13 	b.w	8000f3a <osSystickHandler>

08002314 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002314:	4801      	ldr	r0, [pc, #4]	; (800231c <DMA1_Stream1_IRQHandler+0x8>)
 8002316:	f7ff be75 	b.w	8002004 <HAL_DMA_IRQHandler>
 800231a:	bf00      	nop
 800231c:	20003eb4 	.word	0x20003eb4

08002320 <DMA1_Stream3_IRQHandler>:
void DMA1_Stream3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 8002320:	4801      	ldr	r0, [pc, #4]	; (8002328 <DMA1_Stream3_IRQHandler+0x8>)
 8002322:	f7ff be6f 	b.w	8002004 <HAL_DMA_IRQHandler>
 8002326:	bf00      	nop
 8002328:	20003f70 	.word	0x20003f70

0800232c <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 800232c:	4801      	ldr	r0, [pc, #4]	; (8002334 <DMA1_Stream5_IRQHandler+0x8>)
 800232e:	f7ff be69 	b.w	8002004 <HAL_DMA_IRQHandler>
 8002332:	bf00      	nop
 8002334:	20003db8 	.word	0x20003db8

08002338 <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002338:	4801      	ldr	r0, [pc, #4]	; (8002340 <DMA1_Stream6_IRQHandler+0x8>)
 800233a:	f7ff be63 	b.w	8002004 <HAL_DMA_IRQHandler>
 800233e:	bf00      	nop
 8002340:	200040a8 	.word	0x200040a8

08002344 <TIM1_UP_TIM10_IRQHandler>:
void TIM1_UP_TIM10_IRQHandler(void)
{
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002344:	4801      	ldr	r0, [pc, #4]	; (800234c <TIM1_UP_TIM10_IRQHandler+0x8>)
 8002346:	f7ff b8d1 	b.w	80014ec <HAL_TIM_IRQHandler>
 800234a:	bf00      	nop
 800234c:	20003d78 	.word	0x20003d78

08002350 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002350:	4801      	ldr	r0, [pc, #4]	; (8002358 <USART2_IRQHandler+0x8>)
 8002352:	f7ff b811 	b.w	8001378 <HAL_UART_IRQHandler>
 8002356:	bf00      	nop
 8002358:	20004208 	.word	0x20004208

0800235c <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800235c:	4801      	ldr	r0, [pc, #4]	; (8002364 <USART3_IRQHandler+0x8>)
 800235e:	f7ff b80b 	b.w	8001378 <HAL_UART_IRQHandler>
 8002362:	bf00      	nop
 8002364:	20003f14 	.word	0x20003f14

08002368 <DMA2_Stream1_IRQHandler>:
void DMA2_Stream1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8002368:	4801      	ldr	r0, [pc, #4]	; (8002370 <DMA2_Stream1_IRQHandler+0x8>)
 800236a:	f7ff be4b 	b.w	8002004 <HAL_DMA_IRQHandler>
 800236e:	bf00      	nop
 8002370:	20003e2c 	.word	0x20003e2c

08002374 <DMA2_Stream2_IRQHandler>:
void DMA2_Stream2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */
	
  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002374:	4801      	ldr	r0, [pc, #4]	; (800237c <DMA2_Stream2_IRQHandler+0x8>)
 8002376:	f7ff be45 	b.w	8002004 <HAL_DMA_IRQHandler>
 800237a:	bf00      	nop
 800237c:	20004048 	.word	0x20004048

08002380 <DMA2_Stream7_IRQHandler>:
void DMA2_Stream7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002380:	4801      	ldr	r0, [pc, #4]	; (8002388 <DMA2_Stream7_IRQHandler+0x8>)
 8002382:	f7ff be3f 	b.w	8002004 <HAL_DMA_IRQHandler>
 8002386:	bf00      	nop
 8002388:	20003fe8 	.word	0x20003fe8

0800238c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800238c:	b530      	push	{r4, r5, lr}
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 800238e:	4601      	mov	r1, r0
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priorty.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002390:	b089      	sub	sp, #36	; 0x24
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0); 
 8002392:	2200      	movs	r2, #0
 8002394:	2019      	movs	r0, #25
 8002396:	f7ff ff05 	bl	80021a4 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
 800239a:	2019      	movs	r0, #25
 800239c:	f7ff ff36 	bl	800220c <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80023a0:	2500      	movs	r5, #0
 80023a2:	4b14      	ldr	r3, [pc, #80]	; (80023f4 <HAL_InitTick+0x68>)
 80023a4:	9502      	str	r5, [sp, #8]
 80023a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80023a8:	4c13      	ldr	r4, [pc, #76]	; (80023f8 <HAL_InitTick+0x6c>)
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80023aa:	f042 0201 	orr.w	r2, r2, #1
 80023ae:	645a      	str	r2, [r3, #68]	; 0x44
 80023b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	9302      	str	r3, [sp, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80023b8:	a901      	add	r1, sp, #4
 80023ba:	a803      	add	r0, sp, #12
  
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn); 
  
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80023bc:	9b02      	ldr	r3, [sp, #8]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80023be:	f7ff fc45 	bl	8001c4c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80023c2:	f7ff fc2b 	bl	8001c1c <HAL_RCC_GetPCLK2Freq>
   
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
  
  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80023c6:	4b0d      	ldr	r3, [pc, #52]	; (80023fc <HAL_InitTick+0x70>)
 80023c8:	6023      	str	r3, [r4, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
 80023ca:	f240 33e7 	movw	r3, #999	; 0x3e7
 80023ce:	60e3      	str	r3, [r4, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80023d0:	4b0b      	ldr	r3, [pc, #44]	; (8002400 <HAL_InitTick+0x74>)
 80023d2:	fbb0 f0f3 	udiv	r0, r0, r3
 80023d6:	3801      	subs	r0, #1
 80023d8:	6060      	str	r0, [r4, #4]
  htim1.Init.ClockDivision = 0;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80023da:	4620      	mov	r0, r4
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000 / 1000) - 1;
  htim1.Init.Prescaler = uwPrescalerValue;
  htim1.Init.ClockDivision = 0;
 80023dc:	6125      	str	r5, [r4, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023de:	60a5      	str	r5, [r4, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80023e0:	f7ff f98a 	bl	80016f8 <HAL_TIM_Base_Init>
 80023e4:	b918      	cbnz	r0, 80023ee <HAL_InitTick+0x62>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80023e6:	4620      	mov	r0, r4
 80023e8:	f7ff f871 	bl	80014ce <HAL_TIM_Base_Start_IT>
 80023ec:	e000      	b.n	80023f0 <HAL_InitTick+0x64>
  }
  
  /* Return function status */
  return HAL_ERROR;
 80023ee:	2001      	movs	r0, #1
}
 80023f0:	b009      	add	sp, #36	; 0x24
 80023f2:	bd30      	pop	{r4, r5, pc}
 80023f4:	40023800 	.word	0x40023800
 80023f8:	20003d78 	.word	0x20003d78
 80023fc:	40010000 	.word	0x40010000
 8002400:	000f4240 	.word	0x000f4240

08002404 <HAL_MspInit>:

/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002404:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002406:	2003      	movs	r0, #3
 8002408:	f7ff feba 	bl	8002180 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800240c:	2200      	movs	r2, #0
 800240e:	4611      	mov	r1, r2
 8002410:	f06f 000b 	mvn.w	r0, #11
 8002414:	f7ff fec6 	bl	80021a4 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002418:	2200      	movs	r2, #0
 800241a:	4611      	mov	r1, r2
 800241c:	f06f 000a 	mvn.w	r0, #10
 8002420:	f7ff fec0 	bl	80021a4 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002424:	2200      	movs	r2, #0
 8002426:	4611      	mov	r1, r2
 8002428:	f06f 0009 	mvn.w	r0, #9
 800242c:	f7ff feba 	bl	80021a4 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002430:	2200      	movs	r2, #0
 8002432:	4611      	mov	r1, r2
 8002434:	f06f 0004 	mvn.w	r0, #4
 8002438:	f7ff feb4 	bl	80021a4 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800243c:	2200      	movs	r2, #0
 800243e:	4611      	mov	r1, r2
 8002440:	f06f 0003 	mvn.w	r0, #3
 8002444:	f7ff feae 	bl	80021a4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002448:	2200      	movs	r2, #0
 800244a:	210f      	movs	r1, #15
 800244c:	f06f 0001 	mvn.w	r0, #1
 8002450:	f7ff fea8 	bl	80021a4 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8002454:	2200      	movs	r2, #0
 8002456:	210f      	movs	r1, #15
 8002458:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800245c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8002460:	f7ff bea0 	b.w	80021a4 <HAL_NVIC_SetPriority>

08002464 <HAL_UART_MspInit>:

  /* USER CODE END MspInit 1 */
}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002464:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8002466:	6803      	ldr	r3, [r0, #0]
 8002468:	4aa6      	ldr	r2, [pc, #664]	; (8002704 <HAL_UART_MspInit+0x2a0>)
 800246a:	4293      	cmp	r3, r2

  /* USER CODE END MspInit 1 */
}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800246c:	b08a      	sub	sp, #40	; 0x28
 800246e:	4605      	mov	r5, r0

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8002470:	d153      	bne.n	800251a <HAL_UART_MspInit+0xb6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002472:	2600      	movs	r6, #0
 8002474:	4ba4      	ldr	r3, [pc, #656]	; (8002708 <HAL_UART_MspInit+0x2a4>)
 8002476:	9601      	str	r6, [sp, #4]
 8002478:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = PC_TX_Pin|PC_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800247a:	48a4      	ldr	r0, [pc, #656]	; (800270c <HAL_UART_MspInit+0x2a8>)

    /* Peripheral DMA init*/
  
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800247c:	4ca4      	ldr	r4, [pc, #656]	; (8002710 <HAL_UART_MspInit+0x2ac>)
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800247e:	f042 0210 	orr.w	r2, r2, #16
 8002482:	645a      	str	r2, [r3, #68]	; 0x44
 8002484:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002486:	f003 0310 	and.w	r3, r3, #16
 800248a:	9301      	str	r3, [sp, #4]
 800248c:	9b01      	ldr	r3, [sp, #4]
  
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = PC_TX_Pin|PC_RX_Pin;
 800248e:	23c0      	movs	r3, #192	; 0xc0
 8002490:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002492:	2302      	movs	r3, #2
 8002494:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002496:	2301      	movs	r3, #1
 8002498:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800249a:	2303      	movs	r3, #3
 800249c:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800249e:	a905      	add	r1, sp, #20
    */
    GPIO_InitStruct.Pin = PC_TX_Pin|PC_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80024a0:	2307      	movs	r3, #7
 80024a2:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024a4:	f7ff fbf0 	bl	8001c88 <HAL_GPIO_Init>

    /* Peripheral DMA init*/
  
    hdma_usart1_rx.Instance = DMA2_Stream2;
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80024a8:	4a9a      	ldr	r2, [pc, #616]	; (8002714 <HAL_UART_MspInit+0x2b0>)
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024aa:	60a6      	str	r6, [r4, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* Peripheral DMA init*/
  
    hdma_usart1_rx.Instance = DMA2_Stream2;
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80024ac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80024b0:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024b8:	6123      	str	r3, [r4, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80024ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80024be:	61e3      	str	r3, [r4, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80024c0:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80024c2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    /* Peripheral DMA init*/
  
    hdma_usart1_rx.Instance = DMA2_Stream2;
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024c6:	60e6      	str	r6, [r4, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024c8:	6166      	str	r6, [r4, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024ca:	61a6      	str	r6, [r4, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80024cc:	6223      	str	r3, [r4, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024ce:	6266      	str	r6, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80024d0:	f7ff fcd0 	bl	8001e74 <HAL_DMA_Init>
 80024d4:	b108      	cbz	r0, 80024da <HAL_UART_MspInit+0x76>
    {
      Error_Handler();
 80024d6:	f000 fd17 	bl	8002f08 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80024da:	636c      	str	r4, [r5, #52]	; 0x34
 80024dc:	63a5      	str	r5, [r4, #56]	; 0x38

    hdma_usart1_tx.Instance = DMA2_Stream7;
 80024de:	4c8e      	ldr	r4, [pc, #568]	; (8002718 <HAL_UART_MspInit+0x2b4>)
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024e0:	4b8e      	ldr	r3, [pc, #568]	; (800271c <HAL_UART_MspInit+0x2b8>)
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80024e2:	f44f 6280 	mov.w	r2, #1024	; 0x400

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    hdma_usart1_tx.Instance = DMA2_Stream7;
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024e6:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
 80024ea:	f04f 0e40 	mov.w	lr, #64	; 0x40
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80024ee:	6122      	str	r2, [r4, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 80024f0:	f44f 7280 	mov.w	r2, #256	; 0x100

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    hdma_usart1_tx.Instance = DMA2_Stream7;
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80024f4:	e884 5008 	stmia.w	r4, {r3, ip, lr}
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 80024f8:	61e2      	str	r2, [r4, #28]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    hdma_usart1_tx.Instance = DMA2_Stream7;
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024fa:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 80024fc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002500:	4620      	mov	r0, r4
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    hdma_usart1_tx.Instance = DMA2_Stream7;
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002502:	60e3      	str	r3, [r4, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002504:	6163      	str	r3, [r4, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002506:	61a3      	str	r3, [r4, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8002508:	6222      	str	r2, [r4, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800250a:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800250c:	f7ff fcb2 	bl	8001e74 <HAL_DMA_Init>
 8002510:	b108      	cbz	r0, 8002516 <HAL_UART_MspInit+0xb2>
    {
      Error_Handler();
 8002512:	f000 fcf9 	bl	8002f08 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8002516:	632c      	str	r4, [r5, #48]	; 0x30
 8002518:	e0f0      	b.n	80026fc <HAL_UART_MspInit+0x298>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 800251a:	4a81      	ldr	r2, [pc, #516]	; (8002720 <HAL_UART_MspInit+0x2bc>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d158      	bne.n	80025d2 <HAL_UART_MspInit+0x16e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002520:	2600      	movs	r6, #0
 8002522:	4b79      	ldr	r3, [pc, #484]	; (8002708 <HAL_UART_MspInit+0x2a4>)
 8002524:	9602      	str	r6, [sp, #8]
 8002526:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = Motor1_TX_Pin|Motor1_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002528:	487e      	ldr	r0, [pc, #504]	; (8002724 <HAL_UART_MspInit+0x2c0>)

    /* Peripheral DMA init*/
  
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800252a:	4c7f      	ldr	r4, [pc, #508]	; (8002728 <HAL_UART_MspInit+0x2c4>)
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800252c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002530:	641a      	str	r2, [r3, #64]	; 0x40
 8002532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002534:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002538:	9302      	str	r3, [sp, #8]
 800253a:	9b02      	ldr	r3, [sp, #8]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = Motor1_TX_Pin|Motor1_RX_Pin;
 800253c:	230c      	movs	r3, #12
 800253e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002540:	2302      	movs	r3, #2
 8002542:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002544:	2301      	movs	r3, #1
 8002546:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002548:	2303      	movs	r3, #3
 800254a:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800254c:	a905      	add	r1, sp, #20
    */
    GPIO_InitStruct.Pin = Motor1_TX_Pin|Motor1_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800254e:	2307      	movs	r3, #7
 8002550:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002552:	f7ff fb99 	bl	8001c88 <HAL_GPIO_Init>

    /* Peripheral DMA init*/
  
    hdma_usart2_rx.Instance = DMA1_Stream5;
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002556:	4a75      	ldr	r2, [pc, #468]	; (800272c <HAL_UART_MspInit+0x2c8>)
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002558:	60a6      	str	r6, [r4, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral DMA init*/
  
    hdma_usart2_rx.Instance = DMA1_Stream5;
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800255a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800255e:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002562:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002566:	6123      	str	r3, [r4, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8002568:	f44f 7380 	mov.w	r3, #256	; 0x100
 800256c:	61e3      	str	r3, [r4, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800256e:	4620      	mov	r0, r4
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002570:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    /* Peripheral DMA init*/
  
    hdma_usart2_rx.Instance = DMA1_Stream5;
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002574:	60e6      	str	r6, [r4, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002576:	6166      	str	r6, [r4, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002578:	61a6      	str	r6, [r4, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800257a:	6223      	str	r3, [r4, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800257c:	6266      	str	r6, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800257e:	f7ff fc79 	bl	8001e74 <HAL_DMA_Init>
 8002582:	b108      	cbz	r0, 8002588 <HAL_UART_MspInit+0x124>
    {
      Error_Handler();
 8002584:	f000 fcc0 	bl	8002f08 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002588:	636c      	str	r4, [r5, #52]	; 0x34

    hdma_usart2_tx.Instance = DMA1_Stream6;
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800258a:	4b69      	ldr	r3, [pc, #420]	; (8002730 <HAL_UART_MspInit+0x2cc>)
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800258c:	63a5      	str	r5, [r4, #56]	; 0x38

    hdma_usart2_tx.Instance = DMA1_Stream6;
 800258e:	4c69      	ldr	r4, [pc, #420]	; (8002734 <HAL_UART_MspInit+0x2d0>)
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002590:	f44f 6280 	mov.w	r2, #1024	; 0x400

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);

    hdma_usart2_tx.Instance = DMA1_Stream6;
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002594:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
 8002598:	f04f 0e40 	mov.w	lr, #64	; 0x40
 800259c:	e884 5008 	stmia.w	r4, {r3, ip, lr}
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80025a0:	6122      	str	r2, [r4, #16]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);

    hdma_usart2_tx.Instance = DMA1_Stream6;
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025a2:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80025a4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80025a8:	4620      	mov	r0, r4
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);

    hdma_usart2_tx.Instance = DMA1_Stream6;
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80025aa:	60e3      	str	r3, [r4, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80025ac:	6163      	str	r3, [r4, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80025ae:	61a3      	str	r3, [r4, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80025b0:	61e3      	str	r3, [r4, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80025b2:	6222      	str	r2, [r4, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80025b4:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80025b6:	f7ff fc5d 	bl	8001e74 <HAL_DMA_Init>
 80025ba:	b108      	cbz	r0, 80025c0 <HAL_UART_MspInit+0x15c>
    {
      Error_Handler();
 80025bc:	f000 fca4 	bl	8002f08 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80025c0:	632c      	str	r4, [r5, #48]	; 0x30

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80025c2:	2026      	movs	r0, #38	; 0x26
 80025c4:	2200      	movs	r2, #0
 80025c6:	2105      	movs	r1, #5
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80025c8:	63a5      	str	r5, [r4, #56]	; 0x38

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80025ca:	f7ff fdeb 	bl	80021a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80025ce:	2026      	movs	r0, #38	; 0x26
 80025d0:	e05b      	b.n	800268a <HAL_UART_MspInit+0x226>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(huart->Instance==USART3)
 80025d2:	4a59      	ldr	r2, [pc, #356]	; (8002738 <HAL_UART_MspInit+0x2d4>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	d15b      	bne.n	8002690 <HAL_UART_MspInit+0x22c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80025d8:	2600      	movs	r6, #0
 80025da:	4b4b      	ldr	r3, [pc, #300]	; (8002708 <HAL_UART_MspInit+0x2a4>)
 80025dc:	9603      	str	r6, [sp, #12]
 80025de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = Motor2_TX_Pin|Motor2_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025e0:	484a      	ldr	r0, [pc, #296]	; (800270c <HAL_UART_MspInit+0x2a8>)

    /* Peripheral DMA init*/
  
    hdma_usart3_rx.Instance = DMA1_Stream1;
 80025e2:	4c56      	ldr	r4, [pc, #344]	; (800273c <HAL_UART_MspInit+0x2d8>)
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80025e4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 80025e8:	641a      	str	r2, [r3, #64]	; 0x40
 80025ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ec:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80025f0:	9303      	str	r3, [sp, #12]
 80025f2:	9b03      	ldr	r3, [sp, #12]
  
    /**USART3 GPIO Configuration    
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = Motor2_TX_Pin|Motor2_RX_Pin;
 80025f4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80025f8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025fa:	2302      	movs	r3, #2
 80025fc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025fe:	2301      	movs	r3, #1
 8002600:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002602:	2303      	movs	r3, #3
 8002604:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002606:	a905      	add	r1, sp, #20
    */
    GPIO_InitStruct.Pin = Motor2_TX_Pin|Motor2_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002608:	2307      	movs	r3, #7
 800260a:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800260c:	f7ff fb3c 	bl	8001c88 <HAL_GPIO_Init>

    /* Peripheral DMA init*/
  
    hdma_usart3_rx.Instance = DMA1_Stream1;
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002610:	4a4b      	ldr	r2, [pc, #300]	; (8002740 <HAL_UART_MspInit+0x2dc>)
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002612:	60a6      	str	r6, [r4, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    /* Peripheral DMA init*/
  
    hdma_usart3_rx.Instance = DMA1_Stream1;
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8002614:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002618:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800261c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002620:	6123      	str	r3, [r4, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8002622:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002626:	61e3      	str	r3, [r4, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002628:	4620      	mov	r0, r4
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800262a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    /* Peripheral DMA init*/
  
    hdma_usart3_rx.Instance = DMA1_Stream1;
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800262e:	60e6      	str	r6, [r4, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002630:	6166      	str	r6, [r4, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002632:	61a6      	str	r6, [r4, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8002634:	6223      	str	r3, [r4, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002636:	6266      	str	r6, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8002638:	f7ff fc1c 	bl	8001e74 <HAL_DMA_Init>
 800263c:	b108      	cbz	r0, 8002642 <HAL_UART_MspInit+0x1de>
    {
      Error_Handler();
 800263e:	f000 fc63 	bl	8002f08 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002642:	636c      	str	r4, [r5, #52]	; 0x34

    hdma_usart3_tx.Instance = DMA1_Stream3;
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002644:	4b3f      	ldr	r3, [pc, #252]	; (8002744 <HAL_UART_MspInit+0x2e0>)
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8002646:	63a5      	str	r5, [r4, #56]	; 0x38

    hdma_usart3_tx.Instance = DMA1_Stream3;
 8002648:	4c3f      	ldr	r4, [pc, #252]	; (8002748 <HAL_UART_MspInit+0x2e4>)
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800264a:	f44f 6280 	mov.w	r2, #1024	; 0x400

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);

    hdma_usart3_tx.Instance = DMA1_Stream3;
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800264e:	f04f 6c00 	mov.w	ip, #134217728	; 0x8000000
 8002652:	f04f 0e40 	mov.w	lr, #64	; 0x40
 8002656:	e884 5008 	stmia.w	r4, {r3, ip, lr}
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800265a:	6122      	str	r2, [r4, #16]
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);

    hdma_usart3_tx.Instance = DMA1_Stream3;
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800265c:	2300      	movs	r3, #0
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800265e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002662:	4620      	mov	r0, r4
    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);

    hdma_usart3_tx.Instance = DMA1_Stream3;
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002664:	60e3      	str	r3, [r4, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002666:	6163      	str	r3, [r4, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002668:	61a3      	str	r3, [r4, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 800266a:	61e3      	str	r3, [r4, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800266c:	6222      	str	r2, [r4, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800266e:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8002670:	f7ff fc00 	bl	8001e74 <HAL_DMA_Init>
 8002674:	b108      	cbz	r0, 800267a <HAL_UART_MspInit+0x216>
    {
      Error_Handler();
 8002676:	f000 fc47 	bl	8002f08 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 800267a:	632c      	str	r4, [r5, #48]	; 0x30

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 800267c:	2027      	movs	r0, #39	; 0x27
 800267e:	2200      	movs	r2, #0
 8002680:	2105      	movs	r1, #5
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8002682:	63a5      	str	r5, [r4, #56]	; 0x38

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002684:	f7ff fd8e 	bl	80021a4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002688:	2027      	movs	r0, #39	; 0x27
 800268a:	f7ff fdbf 	bl	800220c <HAL_NVIC_EnableIRQ>
 800268e:	e036      	b.n	80026fe <HAL_UART_MspInit+0x29a>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
  else if(huart->Instance==USART6)
 8002690:	4a2e      	ldr	r2, [pc, #184]	; (800274c <HAL_UART_MspInit+0x2e8>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d133      	bne.n	80026fe <HAL_UART_MspInit+0x29a>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 8002696:	2600      	movs	r6, #0
 8002698:	4b1b      	ldr	r3, [pc, #108]	; (8002708 <HAL_UART_MspInit+0x2a4>)
 800269a:	9604      	str	r6, [sp, #16]
 800269c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    GPIO_InitStruct.Pin = iNemo_TX_Pin|iNemo_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800269e:	482c      	ldr	r0, [pc, #176]	; (8002750 <HAL_UART_MspInit+0x2ec>)

    /* Peripheral DMA init*/
  
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80026a0:	4c2c      	ldr	r4, [pc, #176]	; (8002754 <HAL_UART_MspInit+0x2f0>)
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80026a2:	f042 0220 	orr.w	r2, r2, #32
 80026a6:	645a      	str	r2, [r3, #68]	; 0x44
 80026a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026aa:	f003 0320 	and.w	r3, r3, #32
 80026ae:	9304      	str	r3, [sp, #16]
 80026b0:	9b04      	ldr	r3, [sp, #16]
  
    /**USART6 GPIO Configuration    
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX 
    */
    GPIO_InitStruct.Pin = iNemo_TX_Pin|iNemo_RX_Pin;
 80026b2:	23c0      	movs	r3, #192	; 0xc0
 80026b4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b6:	2302      	movs	r3, #2
 80026b8:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026ba:	2301      	movs	r3, #1
 80026bc:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026be:	2303      	movs	r3, #3
 80026c0:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026c2:	a905      	add	r1, sp, #20
    */
    GPIO_InitStruct.Pin = iNemo_TX_Pin|iNemo_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80026c4:	2308      	movs	r3, #8
 80026c6:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026c8:	f7ff fade 	bl	8001c88 <HAL_GPIO_Init>

    /* Peripheral DMA init*/
  
    hdma_usart6_rx.Instance = DMA2_Stream1;
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80026cc:	4a22      	ldr	r2, [pc, #136]	; (8002758 <HAL_UART_MspInit+0x2f4>)
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80026ce:	60a6      	str	r6, [r4, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

    /* Peripheral DMA init*/
  
    hdma_usart6_rx.Instance = DMA2_Stream1;
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80026d0:	f04f 6320 	mov.w	r3, #167772160	; 0xa000000
 80026d4:	e884 000c 	stmia.w	r4, {r2, r3}
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 80026d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026dc:	6123      	str	r3, [r4, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80026de:	4620      	mov	r0, r4
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 80026e0:	f44f 7380 	mov.w	r3, #256	; 0x100
    /* Peripheral DMA init*/
  
    hdma_usart6_rx.Instance = DMA2_Stream1;
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80026e4:	60e6      	str	r6, [r4, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80026e6:	6166      	str	r6, [r4, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80026e8:	61a6      	str	r6, [r4, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 80026ea:	61e3      	str	r3, [r4, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 80026ec:	6226      	str	r6, [r4, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026ee:	6266      	str	r6, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 80026f0:	f7ff fbc0 	bl	8001e74 <HAL_DMA_Init>
 80026f4:	b108      	cbz	r0, 80026fa <HAL_UART_MspInit+0x296>
    {
      Error_Handler();
 80026f6:	f000 fc07 	bl	8002f08 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 80026fa:	636c      	str	r4, [r5, #52]	; 0x34
 80026fc:	63a5      	str	r5, [r4, #56]	; 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80026fe:	b00a      	add	sp, #40	; 0x28
 8002700:	bd70      	pop	{r4, r5, r6, pc}
 8002702:	bf00      	nop
 8002704:	40011000 	.word	0x40011000
 8002708:	40023800 	.word	0x40023800
 800270c:	40020400 	.word	0x40020400
 8002710:	20004048 	.word	0x20004048
 8002714:	40026440 	.word	0x40026440
 8002718:	20003fe8 	.word	0x20003fe8
 800271c:	400264b8 	.word	0x400264b8
 8002720:	40004400 	.word	0x40004400
 8002724:	40020000 	.word	0x40020000
 8002728:	20003db8 	.word	0x20003db8
 800272c:	40026088 	.word	0x40026088
 8002730:	400260a0 	.word	0x400260a0
 8002734:	200040a8 	.word	0x200040a8
 8002738:	40004800 	.word	0x40004800
 800273c:	20003eb4 	.word	0x20003eb4
 8002740:	40026028 	.word	0x40026028
 8002744:	40026058 	.word	0x40026058
 8002748:	20003f70 	.word	0x20003f70
 800274c:	40011400 	.word	0x40011400
 8002750:	40020800 	.word	0x40020800
 8002754:	20003e2c 	.word	0x20003e2c
 8002758:	40026428 	.word	0x40026428

0800275c <hdma_usart6_rx_cmplt>:
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800275c:	bf00      	nop
 800275e:	4770      	bx	lr

08002760 <StartCombineiNemo>:
  /* USER CODE END StartRXMotor2 */
}

/* StartCombineiNemo function */
void StartCombineiNemo(void const * argument)
{
 8002760:	e7fe      	b.n	8002760 <StartCombineiNemo>

08002762 <StartCombineM1>:
  /* USER CODE END StartCombineiNemo */
}

/* StartCombineM1 function */
void StartCombineM1(void const * argument)
{
 8002762:	e7fe      	b.n	8002762 <StartCombineM1>

08002764 <StartCombineM2>:
  /* USER CODE END StartCombineM1 */
}

/* StartCombineM2 function */
void StartCombineM2(void const * argument)
{
 8002764:	e7fe      	b.n	8002764 <StartCombineM2>

08002766 <StartDefaultTask>:

/* USER CODE END 4 */

/* StartDefaultTask function */
void StartDefaultTask(void const * argument)
{
 8002766:	b508      	push	{r3, lr}
        // osDelay(100);
        // HAL_UART_Transmit_DMA(&huart1,(uint8_t *)test, strlen(test));
        for(;; )
        {

                osDelay(500); //TODO Remove
 8002768:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800276c:	f7fe fbd9 	bl	8000f22 <osDelay>
 8002770:	e7fa      	b.n	8002768 <StartDefaultTask+0x2>
	...

08002774 <StartRXMotor2>:
  /* USER CODE END StartRXMotor1 */
}

/* StartRXMotor2 function */
void StartRXMotor2(void const * argument)
{
 8002774:	b508      	push	{r3, lr}
                   mptr->velocity[1] = 7.7;
                   mptr->position[1] = 7.7;                             //TODO Put code here: mptr->voltage = 223.72;
                   osMessagePut(RXBoxM2Handle, (uint32_t)mptr, osWaitForever); // Send Message
                   osThreadYield(); // Cooperative multitasking
                   // We are done here, exit this thread*/
                osDelay(Ts);
 8002776:	4c02      	ldr	r4, [pc, #8]	; (8002780 <StartRXMotor2+0xc>)
 8002778:	7820      	ldrb	r0, [r4, #0]
 800277a:	f7fe fbd2 	bl	8000f22 <osDelay>
 800277e:	e7fb      	b.n	8002778 <StartRXMotor2+0x4>
 8002780:	20000008 	.word	0x20000008

08002784 <StartRXMotor1>:
 8002784:	b508      	push	{r3, lr}
 8002786:	f7ff fff5 	bl	8002774 <StartRXMotor2>

0800278a <StartTXMotor2>:
 800278a:	b508      	push	{r3, lr}
 800278c:	f7ff fff2 	bl	8002774 <StartRXMotor2>

08002790 <StartTXMotor1>:
 8002790:	b508      	push	{r3, lr}
 8002792:	f7ff ffef 	bl	8002774 <StartRXMotor2>

08002796 <StartRXiNemo>:
 8002796:	b508      	push	{r3, lr}
 8002798:	f7ff ffec 	bl	8002774 <StartRXMotor2>

0800279c <StartRXPC>:
 800279c:	b508      	push	{r3, lr}
 800279e:	f7ff ffe9 	bl	8002774 <StartRXMotor2>

080027a2 <hdma_usart3_tx_cmplt>:
 80027a2:	bf00      	nop
 80027a4:	4770      	bx	lr

080027a6 <hdma_usart1_rx_cmplt>:
 80027a6:	bf00      	nop
 80027a8:	4770      	bx	lr

080027aa <hdma_usart1_tx_cmplt>:
 80027aa:	bf00      	nop
 80027ac:	4770      	bx	lr

080027ae <hdma_usart2_rx_cmplt>:
 80027ae:	bf00      	nop
 80027b0:	4770      	bx	lr

080027b2 <hdma_usart2_tx_cmplt>:
 80027b2:	bf00      	nop
 80027b4:	4770      	bx	lr

080027b6 <hdma_usart3_rx_cmplt>:
 80027b6:	bf00      	nop
 80027b8:	4770      	bx	lr
	...

080027bc <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80027bc:	b530      	push	{r4, r5, lr}
 80027be:	b095      	sub	sp, #84	; 0x54

  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();
 80027c0:	2300      	movs	r3, #0
 80027c2:	4a21      	ldr	r2, [pc, #132]	; (8002848 <SystemClock_Config+0x8c>)
 80027c4:	9301      	str	r3, [sp, #4]
 80027c6:	6c11      	ldr	r1, [r2, #64]	; 0x40
 80027c8:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 80027cc:	6411      	str	r1, [r2, #64]	; 0x40
 80027ce:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80027d0:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 80027d4:	9201      	str	r2, [sp, #4]
 80027d6:	9a01      	ldr	r2, [sp, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80027d8:	4a1c      	ldr	r2, [pc, #112]	; (800284c <SystemClock_Config+0x90>)
 80027da:	9302      	str	r3, [sp, #8]
 80027dc:	6811      	ldr	r1, [r2, #0]
 80027de:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80027e2:	6011      	str	r1, [r2, #0]
 80027e4:	6812      	ldr	r2, [r2, #0]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80027e6:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

  __HAL_RCC_PWR_CLK_ENABLE();

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80027e8:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80027ec:	9202      	str	r2, [sp, #8]
 80027ee:	9a02      	ldr	r2, [sp, #8]

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80027f0:	2202      	movs	r2, #2
 80027f2:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80027f4:	2201      	movs	r2, #1
 80027f6:	920b      	str	r2, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027f8:	a808      	add	r0, sp, #32

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
 80027fa:	2210      	movs	r2, #16
 80027fc:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80027fe:	f7fe ff95 	bl	800172c <HAL_RCC_OscConfig>
 8002802:	4601      	mov	r1, r0
 8002804:	b100      	cbz	r0, 8002808 <SystemClock_Config+0x4c>
 8002806:	e7fe      	b.n	8002806 <SystemClock_Config+0x4a>
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002808:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800280a:	9005      	str	r0, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800280c:	9006      	str	r0, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800280e:	9007      	str	r0, [sp, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002810:	240f      	movs	r4, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002812:	a803      	add	r0, sp, #12
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  {
    Error_Handler();
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002814:	9403      	str	r4, [sp, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002816:	f7ff f92f 	bl	8001a78 <HAL_RCC_ClockConfig>
 800281a:	4605      	mov	r5, r0
 800281c:	b100      	cbz	r0, 8002820 <SystemClock_Config+0x64>
 800281e:	e7fe      	b.n	800281e <SystemClock_Config+0x62>
  {
    Error_Handler();
  }

  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002820:	f7ff f9de 	bl	8001be0 <HAL_RCC_GetHCLKFreq>
 8002824:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002828:	fbb0 f0f3 	udiv	r0, r0, r3
 800282c:	f7ff fcfa 	bl	8002224 <HAL_SYSTICK_Config>

  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002830:	2004      	movs	r0, #4
 8002832:	f7ff fd0d 	bl	8002250 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8002836:	462a      	mov	r2, r5
 8002838:	4621      	mov	r1, r4
 800283a:	f04f 30ff 	mov.w	r0, #4294967295
 800283e:	f7ff fcb1 	bl	80021a4 <HAL_NVIC_SetPriority>
}
 8002842:	b015      	add	sp, #84	; 0x54
 8002844:	bd30      	pop	{r4, r5, pc}
 8002846:	bf00      	nop
 8002848:	40023800 	.word	0x40023800
 800284c:	40007000 	.word	0x40007000

08002850 <Motor_Commands>:
        SetBuf(buf, Current_Command, 14);
        SetBytes(buf, 8, RXBuf[0], 9, RXBuf[1], 10, RXBuf[2], 11, RXBuf[3]);
}

void Motor_Commands(void){
        Write_Access[0] = 0xA5;
 8002850:	4b37      	ldr	r3, [pc, #220]	; (8002930 <Motor_Commands+0xe0>)
void SetCurrent(uint8_t buf[]){
        SetBuf(buf, Current_Command, 14);
        SetBytes(buf, 8, RXBuf[0], 9, RXBuf[1], 10, RXBuf[2], 11, RXBuf[3]);
}

void Motor_Commands(void){
 8002852:	b5f0      	push	{r4, r5, r6, r7, lr}
        Write_Access[1] = 0x3F;
        Write_Access[2] = 0x02;
        Write_Access[3] = 0x07;
        Write_Access[4] = 0x00;
        Write_Access[5] = 0x01;
        Write_Access[6] = 0xB3;
 8002854:	26b3      	movs	r6, #179	; 0xb3
 8002856:	719e      	strb	r6, [r3, #6]
        Write_Access[7] = 0xE7;
 8002858:	26e7      	movs	r6, #231	; 0xe7
 800285a:	71de      	strb	r6, [r3, #7]

void Motor_Commands(void){
        Write_Access[0] = 0xA5;
        Write_Access[1] = 0x3F;
        Write_Access[2] = 0x02;
        Write_Access[3] = 0x07;
 800285c:	2207      	movs	r2, #7
        Write_Access[4] = 0x00;
        Write_Access[5] = 0x01;
        Write_Access[6] = 0xB3;
        Write_Access[7] = 0xE7;
        Write_Access[8] = 0x0F;
 800285e:	260f      	movs	r6, #15
        Write_Access[0] = 0xA5;
        Write_Access[1] = 0x3F;
        Write_Access[2] = 0x02;
        Write_Access[3] = 0x07;
        Write_Access[4] = 0x00;
        Write_Access[5] = 0x01;
 8002860:	2101      	movs	r1, #1
}

void Motor_Commands(void){
        Write_Access[0] = 0xA5;
        Write_Access[1] = 0x3F;
        Write_Access[2] = 0x02;
 8002862:	2002      	movs	r0, #2
        SetBuf(buf, Current_Command, 14);
        SetBytes(buf, 8, RXBuf[0], 9, RXBuf[1], 10, RXBuf[2], 11, RXBuf[3]);
}

void Motor_Commands(void){
        Write_Access[0] = 0xA5;
 8002864:	25a5      	movs	r5, #165	; 0xa5
        Write_Access[1] = 0x3F;
 8002866:	243f      	movs	r4, #63	; 0x3f
        Write_Access[2] = 0x02;
        Write_Access[3] = 0x07;
 8002868:	70da      	strb	r2, [r3, #3]
        Write_Access[4] = 0x00;
        Write_Access[5] = 0x01;
        Write_Access[6] = 0xB3;
        Write_Access[7] = 0xE7;
        Write_Access[8] = 0x0F;
 800286a:	721e      	strb	r6, [r3, #8]
void Motor_Commands(void){
        Write_Access[0] = 0xA5;
        Write_Access[1] = 0x3F;
        Write_Access[2] = 0x02;
        Write_Access[3] = 0x07;
        Write_Access[4] = 0x00;
 800286c:	2200      	movs	r2, #0
        Write_Access[5] = 0x01;
        Write_Access[6] = 0xB3;
        Write_Access[7] = 0xE7;
        Write_Access[8] = 0x0F;
        Write_Access[9] = 0x00;
        Write_Access[10] = 0x10;
 800286e:	2610      	movs	r6, #16
        Write_Access[11] = 0x3E;
 8002870:	273e      	movs	r7, #62	; 0x3e
void Motor_Commands(void){
        Write_Access[0] = 0xA5;
        Write_Access[1] = 0x3F;
        Write_Access[2] = 0x02;
        Write_Access[3] = 0x07;
        Write_Access[4] = 0x00;
 8002872:	711a      	strb	r2, [r3, #4]
        Write_Access[5] = 0x01;
 8002874:	7159      	strb	r1, [r3, #5]
        SetBuf(buf, Current_Command, 14);
        SetBytes(buf, 8, RXBuf[0], 9, RXBuf[1], 10, RXBuf[2], 11, RXBuf[3]);
}

void Motor_Commands(void){
        Write_Access[0] = 0xA5;
 8002876:	701d      	strb	r5, [r3, #0]
        Write_Access[1] = 0x3F;
 8002878:	705c      	strb	r4, [r3, #1]
        Write_Access[2] = 0x02;
 800287a:	7098      	strb	r0, [r3, #2]
        Write_Access[4] = 0x00;
        Write_Access[5] = 0x01;
        Write_Access[6] = 0xB3;
        Write_Access[7] = 0xE7;
        Write_Access[8] = 0x0F;
        Write_Access[9] = 0x00;
 800287c:	725a      	strb	r2, [r3, #9]
        Write_Access[10] = 0x10;
 800287e:	729e      	strb	r6, [r3, #10]
        Write_Access[11] = 0x3E;
 8002880:	72df      	strb	r7, [r3, #11]

        Enable_Bridge[0] = 0xA5;
 8002882:	4b2c      	ldr	r3, [pc, #176]	; (8002934 <Motor_Commands+0xe4>)
        Enable_Bridge[2] = 0x02;
        Enable_Bridge[3] = 0x01;
        Enable_Bridge[4] = 0x00;
        Enable_Bridge[5] = 0x01;
        Enable_Bridge[6] = 0x01;
        Enable_Bridge[7] = 0x47;
 8002884:	2747      	movs	r7, #71	; 0x47
        Write_Access[11] = 0x3E;

        Enable_Bridge[0] = 0xA5;
        Enable_Bridge[1] = 0x3F;
        Enable_Bridge[2] = 0x02;
        Enable_Bridge[3] = 0x01;
 8002886:	70d9      	strb	r1, [r3, #3]
        Enable_Bridge[4] = 0x00;
 8002888:	711a      	strb	r2, [r3, #4]
        Enable_Bridge[5] = 0x01;
 800288a:	7159      	strb	r1, [r3, #5]
        Enable_Bridge[6] = 0x01;
 800288c:	7199      	strb	r1, [r3, #6]
        Write_Access[8] = 0x0F;
        Write_Access[9] = 0x00;
        Write_Access[10] = 0x10;
        Write_Access[11] = 0x3E;

        Enable_Bridge[0] = 0xA5;
 800288e:	701d      	strb	r5, [r3, #0]
        Enable_Bridge[1] = 0x3F;
 8002890:	705c      	strb	r4, [r3, #1]
        Enable_Bridge[2] = 0x02;
 8002892:	7098      	strb	r0, [r3, #2]
        Enable_Bridge[3] = 0x01;
        Enable_Bridge[4] = 0x00;
        Enable_Bridge[5] = 0x01;
        Enable_Bridge[6] = 0x01;
        Enable_Bridge[7] = 0x47;
 8002894:	71df      	strb	r7, [r3, #7]
        Enable_Bridge[8] = 0x00;
 8002896:	721a      	strb	r2, [r3, #8]
        Enable_Bridge[9] = 0x00;
 8002898:	725a      	strb	r2, [r3, #9]
        Enable_Bridge[10] = 0x00;
 800289a:	729a      	strb	r2, [r3, #10]
        Enable_Bridge[11] = 0x00;
 800289c:	72da      	strb	r2, [r3, #11]

        Disable_Bridge[0] = 0xA5;
 800289e:	4b26      	ldr	r3, [pc, #152]	; (8002938 <Motor_Commands+0xe8>)
        Disable_Bridge[1] = 0x3F;
        Disable_Bridge[2] = 0x02;
        Disable_Bridge[3] = 0x01;
 80028a0:	70d9      	strb	r1, [r3, #3]
        Disable_Bridge[4] = 0x00;
 80028a2:	711a      	strb	r2, [r3, #4]
        Disable_Bridge[5] = 0x01;
 80028a4:	7159      	strb	r1, [r3, #5]
        Disable_Bridge[6] = 0x01;
 80028a6:	7199      	strb	r1, [r3, #6]
        Enable_Bridge[8] = 0x00;
        Enable_Bridge[9] = 0x00;
        Enable_Bridge[10] = 0x00;
        Enable_Bridge[11] = 0x00;

        Disable_Bridge[0] = 0xA5;
 80028a8:	701d      	strb	r5, [r3, #0]
        Disable_Bridge[1] = 0x3F;
 80028aa:	705c      	strb	r4, [r3, #1]
        Disable_Bridge[2] = 0x02;
 80028ac:	7098      	strb	r0, [r3, #2]
        Disable_Bridge[3] = 0x01;
        Disable_Bridge[4] = 0x00;
        Disable_Bridge[5] = 0x01;
        Disable_Bridge[6] = 0x01;
        Disable_Bridge[7] = 0x47;
 80028ae:	71df      	strb	r7, [r3, #7]
        Disable_Bridge[8] = 0x01;
        Disable_Bridge[9] = 0x00;
        Disable_Bridge[10] = 0x33;
 80028b0:	2733      	movs	r7, #51	; 0x33
 80028b2:	729f      	strb	r7, [r3, #10]
        Disable_Bridge[11] = 0x31;
 80028b4:	2731      	movs	r7, #49	; 0x31
        Disable_Bridge[3] = 0x01;
        Disable_Bridge[4] = 0x00;
        Disable_Bridge[5] = 0x01;
        Disable_Bridge[6] = 0x01;
        Disable_Bridge[7] = 0x47;
        Disable_Bridge[8] = 0x01;
 80028b6:	7219      	strb	r1, [r3, #8]
        Disable_Bridge[9] = 0x00;
 80028b8:	725a      	strb	r2, [r3, #9]
        Disable_Bridge[10] = 0x33;
        Disable_Bridge[11] = 0x31;
 80028ba:	72df      	strb	r7, [r3, #11]

        Current_Command[0] = 0xA5;
 80028bc:	4b1f      	ldr	r3, [pc, #124]	; (800293c <Motor_Commands+0xec>)
        Current_Command[1] = 0x3F;
        Current_Command[2] = 0x02;
        Current_Command[3] = 0x45;
 80028be:	2745      	movs	r7, #69	; 0x45
 80028c0:	70df      	strb	r7, [r3, #3]
        Current_Command[4] = 0x00;
        Current_Command[5] = 0x02;
        Current_Command[6] = 0xF0;
 80028c2:	27f0      	movs	r7, #240	; 0xf0
 80028c4:	719f      	strb	r7, [r3, #6]
        Current_Command[7] = 0x49;
 80028c6:	2749      	movs	r7, #73	; 0x49
 80028c8:	71df      	strb	r7, [r3, #7]
        Current_Command[8] = 0x48; //Data to be set
 80028ca:	2748      	movs	r7, #72	; 0x48
 80028cc:	721f      	strb	r7, [r3, #8]
        Current_Command[9] = 0x01; //Data to be set
        Current_Command[10] = 0x00; //Data to be set
        Current_Command[11] = 0x00; //Data to be set
        Current_Command[12] = 0xDC;
 80028ce:	27dc      	movs	r7, #220	; 0xdc
 80028d0:	731f      	strb	r7, [r3, #12]
        Current_Command[13] = 0x6F;
 80028d2:	276f      	movs	r7, #111	; 0x6f

        Current_Command[0] = 0xA5;
        Current_Command[1] = 0x3F;
        Current_Command[2] = 0x02;
        Current_Command[3] = 0x45;
        Current_Command[4] = 0x00;
 80028d4:	711a      	strb	r2, [r3, #4]
        Disable_Bridge[8] = 0x01;
        Disable_Bridge[9] = 0x00;
        Disable_Bridge[10] = 0x33;
        Disable_Bridge[11] = 0x31;

        Current_Command[0] = 0xA5;
 80028d6:	701d      	strb	r5, [r3, #0]
        Current_Command[1] = 0x3F;
 80028d8:	705c      	strb	r4, [r3, #1]
        Current_Command[2] = 0x02;
 80028da:	7098      	strb	r0, [r3, #2]
        Current_Command[3] = 0x45;
        Current_Command[4] = 0x00;
        Current_Command[5] = 0x02;
 80028dc:	7158      	strb	r0, [r3, #5]
        Current_Command[6] = 0xF0;
        Current_Command[7] = 0x49;
        Current_Command[8] = 0x48; //Data to be set
        Current_Command[9] = 0x01; //Data to be set
 80028de:	7259      	strb	r1, [r3, #9]
        Current_Command[10] = 0x00; //Data to be set
 80028e0:	729a      	strb	r2, [r3, #10]
        Current_Command[11] = 0x00; //Data to be set
 80028e2:	72da      	strb	r2, [r3, #11]
        Current_Command[12] = 0xDC;
        Current_Command[13] = 0x6F;
 80028e4:	735f      	strb	r7, [r3, #13]

        Read_Current[0] = 0xA5;
 80028e6:	4b16      	ldr	r3, [pc, #88]	; (8002940 <Motor_Commands+0xf0>)
        Read_Current[1] = 0x3F;
        Read_Current[2] = 0x01;
        Read_Current[3] = 0x10;
 80028e8:	70de      	strb	r6, [r3, #3]
        Read_Current[4] = 0x03;
 80028ea:	2603      	movs	r6, #3
 80028ec:	711e      	strb	r6, [r3, #4]
        Read_Current[5] = 0x01;
        Read_Current[6] = 0xBB;
 80028ee:	26bb      	movs	r6, #187	; 0xbb
 80028f0:	719e      	strb	r6, [r3, #6]
        Read_Current[7] = 0x9B;
 80028f2:	269b      	movs	r6, #155	; 0x9b
        Current_Command[12] = 0xDC;
        Current_Command[13] = 0x6F;

        Read_Current[0] = 0xA5;
        Read_Current[1] = 0x3F;
        Read_Current[2] = 0x01;
 80028f4:	7099      	strb	r1, [r3, #2]
        Read_Current[3] = 0x10;
        Read_Current[4] = 0x03;
        Read_Current[5] = 0x01;
 80028f6:	7159      	strb	r1, [r3, #5]
        Current_Command[10] = 0x00; //Data to be set
        Current_Command[11] = 0x00; //Data to be set
        Current_Command[12] = 0xDC;
        Current_Command[13] = 0x6F;

        Read_Current[0] = 0xA5;
 80028f8:	701d      	strb	r5, [r3, #0]
        Read_Current[1] = 0x3F;
 80028fa:	705c      	strb	r4, [r3, #1]
        Read_Current[2] = 0x01;
        Read_Current[3] = 0x10;
        Read_Current[4] = 0x03;
        Read_Current[5] = 0x01;
        Read_Current[6] = 0xBB;
        Read_Current[7] = 0x9B;
 80028fc:	71de      	strb	r6, [r3, #7]

        Read_Velocity[0] = 0xA5;
 80028fe:	4b11      	ldr	r3, [pc, #68]	; (8002944 <Motor_Commands+0xf4>)
        Read_Velocity[1] = 0x3F;
        Read_Velocity[2] = 0x01;
        Read_Velocity[3] = 0x11;
 8002900:	2611      	movs	r6, #17
 8002902:	70de      	strb	r6, [r3, #3]
        Read_Velocity[4] = 0x02;
        Read_Velocity[5] = 0x02;
        Read_Velocity[6] = 0x8F;
 8002904:	268f      	movs	r6, #143	; 0x8f
        Read_Current[6] = 0xBB;
        Read_Current[7] = 0x9B;

        Read_Velocity[0] = 0xA5;
        Read_Velocity[1] = 0x3F;
        Read_Velocity[2] = 0x01;
 8002906:	7099      	strb	r1, [r3, #2]
        Read_Current[4] = 0x03;
        Read_Current[5] = 0x01;
        Read_Current[6] = 0xBB;
        Read_Current[7] = 0x9B;

        Read_Velocity[0] = 0xA5;
 8002908:	701d      	strb	r5, [r3, #0]
        Read_Velocity[1] = 0x3F;
 800290a:	705c      	strb	r4, [r3, #1]
        Read_Velocity[2] = 0x01;
        Read_Velocity[3] = 0x11;
        Read_Velocity[4] = 0x02;
 800290c:	7118      	strb	r0, [r3, #4]
        Read_Velocity[5] = 0x02;
 800290e:	7158      	strb	r0, [r3, #5]
        Read_Velocity[6] = 0x8F;
 8002910:	719e      	strb	r6, [r3, #6]
        Read_Velocity[7] = 0xF9;
 8002912:	26f9      	movs	r6, #249	; 0xf9
 8002914:	71de      	strb	r6, [r3, #7]

        Read_Position[0] = 0xA5;
 8002916:	4b0c      	ldr	r3, [pc, #48]	; (8002948 <Motor_Commands+0xf8>)
        Read_Position[1] = 0x3F;
        Read_Position[2] = 0x01;
        Read_Position[3] = 0x12;
        Read_Position[4] = 0x00;
 8002918:	711a      	strb	r2, [r3, #4]
        Read_Position[5] = 0x02;
        Read_Position[6] = 0xB0;
 800291a:	22b0      	movs	r2, #176	; 0xb0
        Read_Velocity[6] = 0x8F;
        Read_Velocity[7] = 0xF9;

        Read_Position[0] = 0xA5;
        Read_Position[1] = 0x3F;
        Read_Position[2] = 0x01;
 800291c:	7099      	strb	r1, [r3, #2]
        Read_Position[3] = 0x12;
        Read_Position[4] = 0x00;
        Read_Position[5] = 0x02;
        Read_Position[6] = 0xB0;
 800291e:	719a      	strb	r2, [r3, #6]
        Read_Velocity[7] = 0xF9;

        Read_Position[0] = 0xA5;
        Read_Position[1] = 0x3F;
        Read_Position[2] = 0x01;
        Read_Position[3] = 0x12;
 8002920:	2112      	movs	r1, #18
        Read_Position[4] = 0x00;
        Read_Position[5] = 0x02;
        Read_Position[6] = 0xB0;
        Read_Position[7] = 0xCB;
 8002922:	22cb      	movs	r2, #203	; 0xcb
        Read_Velocity[4] = 0x02;
        Read_Velocity[5] = 0x02;
        Read_Velocity[6] = 0x8F;
        Read_Velocity[7] = 0xF9;

        Read_Position[0] = 0xA5;
 8002924:	701d      	strb	r5, [r3, #0]
        Read_Position[1] = 0x3F;
 8002926:	705c      	strb	r4, [r3, #1]
        Read_Position[2] = 0x01;
        Read_Position[3] = 0x12;
 8002928:	70d9      	strb	r1, [r3, #3]
        Read_Position[4] = 0x00;
        Read_Position[5] = 0x02;
 800292a:	7158      	strb	r0, [r3, #5]
        Read_Position[6] = 0xB0;
        Read_Position[7] = 0xCB;
 800292c:	71da      	strb	r2, [r3, #7]
 800292e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002930:	200041e4 	.word	0x200041e4
 8002934:	20004108 	.word	0x20004108
 8002938:	20003f64 	.word	0x20003f64
 800293c:	20003ea4 	.word	0x20003ea4
 8002940:	20003f5c 	.word	0x20003f5c
 8002944:	20004168 	.word	0x20004168
 8002948:	20004160 	.word	0x20004160

0800294c <main>:
/* USER CODE BEGIN 0 */

/* USER CODE END 0 */

int main(void)
{
 800294c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800294e:	b0c9      	sub	sp, #292	; 0x124
*/
static void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002950:	2400      	movs	r4, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002952:	f7ff fc89 	bl	8002268 <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8002956:	f7ff ff31 	bl	80027bc <SystemClock_Config>
*/
static void MX_GPIO_Init(void)
{

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800295a:	4b56      	ldr	r3, [pc, #344]	; (8002ab4 <main+0x168>)
 800295c:	9402      	str	r4, [sp, #8]
 800295e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002960:	f042 0201 	orr.w	r2, r2, #1
 8002964:	631a      	str	r2, [r3, #48]	; 0x30
 8002966:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002968:	f002 0201 	and.w	r2, r2, #1
 800296c:	9202      	str	r2, [sp, #8]
 800296e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002970:	9403      	str	r4, [sp, #12]
 8002972:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002974:	f042 0202 	orr.w	r2, r2, #2
 8002978:	631a      	str	r2, [r3, #48]	; 0x30
 800297a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800297c:	f002 0202 	and.w	r2, r2, #2
 8002980:	9203      	str	r2, [sp, #12]
 8002982:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002984:	9404      	str	r4, [sp, #16]
 8002986:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002988:	f042 0204 	orr.w	r2, r2, #4
 800298c:	631a      	str	r2, [r3, #48]	; 0x30
 800298e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002990:	f002 0204 	and.w	r2, r2, #4
 8002994:	9204      	str	r2, [sp, #16]
 8002996:	9a04      	ldr	r2, [sp, #16]
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002998:	9400      	str	r4, [sp, #0]
 800299a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800299c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80029a0:	631a      	str	r2, [r3, #48]	; 0x30
 80029a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029a4:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 80029a8:	9200      	str	r2, [sp, #0]
 80029aa:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80029ac:	9401      	str	r4, [sp, #4]
 80029ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029b0:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80029b4:	631a      	str	r2, [r3, #48]	; 0x30
 80029b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80029bc:	4622      	mov	r2, r4
 80029be:	2105      	movs	r1, #5
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
  __HAL_RCC_DMA1_CLK_ENABLE();
 80029c0:	9301      	str	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80029c2:	200c      	movs	r0, #12
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
  __HAL_RCC_DMA1_CLK_ENABLE();
 80029c4:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 80029c6:	f7ff fbed 	bl	80021a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 80029ca:	200c      	movs	r0, #12
 80029cc:	f7ff fc1e 	bl	800220c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 80029d0:	4622      	mov	r2, r4
 80029d2:	2105      	movs	r1, #5
 80029d4:	200e      	movs	r0, #14
 80029d6:	f7ff fbe5 	bl	80021a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80029da:	200e      	movs	r0, #14
 80029dc:	f7ff fc16 	bl	800220c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 80029e0:	4622      	mov	r2, r4
 80029e2:	2105      	movs	r1, #5
 80029e4:	2010      	movs	r0, #16
 80029e6:	f7ff fbdd 	bl	80021a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80029ea:	2010      	movs	r0, #16
 80029ec:	f7ff fc0e 	bl	800220c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 80029f0:	4622      	mov	r2, r4
 80029f2:	2105      	movs	r1, #5
 80029f4:	2011      	movs	r0, #17
 80029f6:	f7ff fbd5 	bl	80021a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80029fa:	2011      	movs	r0, #17
 80029fc:	f7ff fc06 	bl	800220c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 5, 0);
 8002a00:	4622      	mov	r2, r4
 8002a02:	2105      	movs	r1, #5
 8002a04:	2039      	movs	r0, #57	; 0x39
 8002a06:	f7ff fbcd 	bl	80021a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8002a0a:	2039      	movs	r0, #57	; 0x39
 8002a0c:	f7ff fbfe 	bl	800220c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 5, 0);
 8002a10:	4622      	mov	r2, r4
 8002a12:	2105      	movs	r1, #5
 8002a14:	203a      	movs	r0, #58	; 0x3a
 8002a16:	f7ff fbc5 	bl	80021a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002a1a:	203a      	movs	r0, #58	; 0x3a
 8002a1c:	f7ff fbf6 	bl	800220c <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 5, 0);
 8002a20:	4622      	mov	r2, r4
 8002a22:	2105      	movs	r1, #5
 8002a24:	2046      	movs	r0, #70	; 0x46
 8002a26:	f7ff fbbd 	bl	80021a4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 8002a2a:	2046      	movs	r0, #70	; 0x46
 8002a2c:	f7ff fbee 	bl	800220c <HAL_NVIC_EnableIRQ>

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 8002a30:	4821      	ldr	r0, [pc, #132]	; (8002ab8 <main+0x16c>)
  huart2.Init.BaudRate = 9600;
 8002a32:	4b22      	ldr	r3, [pc, #136]	; (8002abc <main+0x170>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a34:	6084      	str	r4, [r0, #8]
/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 9600;
 8002a36:	f44f 5616 	mov.w	r6, #9600	; 0x2580
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a3a:	250c      	movs	r5, #12
/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 9600;
 8002a3c:	e880 0048 	stmia.w	r0, {r3, r6}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a40:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002a42:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a44:	6145      	str	r5, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a46:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a48:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a4a:	f7fe fbab 	bl	80011a4 <HAL_UART_Init>
 8002a4e:	b100      	cbz	r0, 8002a52 <main+0x106>
 8002a50:	e7fe      	b.n	8002a50 <main+0x104>

/* USART3 init function */
static void MX_USART3_UART_Init(void)
{

  huart3.Instance = USART3;
 8002a52:	4b1b      	ldr	r3, [pc, #108]	; (8002ac0 <main+0x174>)
 8002a54:	4a1b      	ldr	r2, [pc, #108]	; (8002ac4 <main+0x178>)
  huart3.Init.BaudRate = 9600;
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002a56:	6098      	str	r0, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002a58:	60d8      	str	r0, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002a5a:	6118      	str	r0, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a5c:	6198      	str	r0, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a5e:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002a60:	4618      	mov	r0, r3
/* USART3 init function */
static void MX_USART3_UART_Init(void)
{

  huart3.Instance = USART3;
  huart3.Init.BaudRate = 9600;
 8002a62:	e883 0044 	stmia.w	r3, {r2, r6}
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_NONE;
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002a66:	615d      	str	r5, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002a68:	f7fe fb9c 	bl	80011a4 <HAL_UART_Init>
 8002a6c:	b100      	cbz	r0, 8002a70 <main+0x124>
 8002a6e:	e7fe      	b.n	8002a6e <main+0x122>

/* USART6 init function */
static void MX_USART6_UART_Init(void)
{

  huart6.Instance = USART6;
 8002a70:	4b15      	ldr	r3, [pc, #84]	; (8002ac8 <main+0x17c>)
  huart6.Init.BaudRate = 115200;
 8002a72:	4916      	ldr	r1, [pc, #88]	; (8002acc <main+0x180>)
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002a74:	6098      	str	r0, [r3, #8]
/* USART6 init function */
static void MX_USART6_UART_Init(void)
{

  huart6.Instance = USART6;
  huart6.Init.BaudRate = 115200;
 8002a76:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002a7a:	60d8      	str	r0, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002a7c:	6118      	str	r0, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a7e:	6198      	str	r0, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a80:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002a82:	4618      	mov	r0, r3
/* USART6 init function */
static void MX_USART6_UART_Init(void)
{

  huart6.Instance = USART6;
  huart6.Init.BaudRate = 115200;
 8002a84:	e883 0006 	stmia.w	r3, {r1, r2}
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
  huart6.Init.StopBits = UART_STOPBITS_1;
  huart6.Init.Parity = UART_PARITY_NONE;
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002a88:	615d      	str	r5, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002a8a:	f7fe fb8b 	bl	80011a4 <HAL_UART_Init>
 8002a8e:	b100      	cbz	r0, 8002a92 <main+0x146>
 8002a90:	e7fe      	b.n	8002a90 <main+0x144>

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8002a92:	4b0f      	ldr	r3, [pc, #60]	; (8002ad0 <main+0x184>)
 8002a94:	4a0f      	ldr	r2, [pc, #60]	; (8002ad4 <main+0x188>)
  huart1.Init.BaudRate = 9600;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002a96:	6098      	str	r0, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002a98:	60d8      	str	r0, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002a9a:	6118      	str	r0, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a9c:	6198      	str	r0, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a9e:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002aa0:	4618      	mov	r0, r3
  huart1.Instance = USART1;
  huart1.Init.BaudRate = 9600;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002aa2:	615d      	str	r5, [r3, #20]
/* USART1 init function */
static void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 9600;
 8002aa4:	e883 0044 	stmia.w	r3, {r2, r6}
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002aa8:	f7fe fb7c 	bl	80011a4 <HAL_UART_Init>
 8002aac:	4605      	mov	r5, r0
 8002aae:	b198      	cbz	r0, 8002ad8 <main+0x18c>
 8002ab0:	e7fe      	b.n	8002ab0 <main+0x164>
 8002ab2:	bf00      	nop
 8002ab4:	40023800 	.word	0x40023800
 8002ab8:	20004208 	.word	0x20004208
 8002abc:	40004400 	.word	0x40004400
 8002ac0:	20003f14 	.word	0x20003f14
 8002ac4:	40004800 	.word	0x40004800
 8002ac8:	200041a4 	.word	0x200041a4
 8002acc:	40011400 	.word	0x40011400
 8002ad0:	20004118 	.word	0x20004118
 8002ad4:	40011000 	.word	0x40011000
  MX_USART3_UART_Init();
  MX_USART6_UART_Init();
  MX_USART1_UART_Init();

  /* USER CODE BEGIN 2 */
        Motor_Commands();
 8002ad8:	f7ff feba 	bl	8002850 <Motor_Commands>
//        HAL_DMA_RegisterCallback(&hdma_usart2_tx, HAL_UART_TxCpltCallback, hdma_usart2_tx_cmplt);
//        HAL_DMA_RegisterCallback(&hdma_usart3_rx, HAL_UART_TxCpltCallback, hdma_usart3_rx_cmplt);
//        HAL_DMA_RegisterCallback(&hdma_usart3_tx, HAL_UART_TxCpltCallback, hdma_usart3_tx_cmplt);
//        HAL_DMA_RegisterCallback(&hdma_usart6_rx, HAL_UART_TxCpltCallback, hdma_usart6_rx_cmplt);

        hdma_usart1_rx.XferCpltCallback = hdma_usart1_rx_cmplt;
 8002adc:	4b75      	ldr	r3, [pc, #468]	; (8002cb4 <main+0x368>)
 8002ade:	4a76      	ldr	r2, [pc, #472]	; (8002cb8 <main+0x36c>)
 8002ae0:	63da      	str	r2, [r3, #60]	; 0x3c
        hdma_usart1_tx.XferCpltCallback = hdma_usart1_tx_cmplt;
 8002ae2:	4b76      	ldr	r3, [pc, #472]	; (8002cbc <main+0x370>)
 8002ae4:	4a76      	ldr	r2, [pc, #472]	; (8002cc0 <main+0x374>)
 8002ae6:	63da      	str	r2, [r3, #60]	; 0x3c
        hdma_usart2_rx.XferCpltCallback = hdma_usart2_rx_cmplt;
 8002ae8:	4b76      	ldr	r3, [pc, #472]	; (8002cc4 <main+0x378>)
 8002aea:	4a77      	ldr	r2, [pc, #476]	; (8002cc8 <main+0x37c>)
 8002aec:	63da      	str	r2, [r3, #60]	; 0x3c
        hdma_usart2_tx.XferCpltCallback = hdma_usart2_tx_cmplt;
 8002aee:	4b77      	ldr	r3, [pc, #476]	; (8002ccc <main+0x380>)
 8002af0:	4a77      	ldr	r2, [pc, #476]	; (8002cd0 <main+0x384>)
 8002af2:	63da      	str	r2, [r3, #60]	; 0x3c
        hdma_usart3_rx.XferCpltCallback = hdma_usart3_rx_cmplt;
 8002af4:	4b77      	ldr	r3, [pc, #476]	; (8002cd4 <main+0x388>)
 8002af6:	4a78      	ldr	r2, [pc, #480]	; (8002cd8 <main+0x38c>)
 8002af8:	63da      	str	r2, [r3, #60]	; 0x3c
        hdma_usart3_tx.XferCpltCallback = hdma_usart3_tx_cmplt;
 8002afa:	4b78      	ldr	r3, [pc, #480]	; (8002cdc <main+0x390>)
 8002afc:	4a78      	ldr	r2, [pc, #480]	; (8002ce0 <main+0x394>)
 8002afe:	63da      	str	r2, [r3, #60]	; 0x3c
        /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityBelowNormal, 0, 128);
 8002b00:	4c78      	ldr	r4, [pc, #480]	; (8002ce4 <main+0x398>)
        hdma_usart1_tx.XferCpltCallback = hdma_usart1_tx_cmplt;
        hdma_usart2_rx.XferCpltCallback = hdma_usart2_rx_cmplt;
        hdma_usart2_tx.XferCpltCallback = hdma_usart2_tx_cmplt;
        hdma_usart3_rx.XferCpltCallback = hdma_usart3_rx_cmplt;
        hdma_usart3_tx.XferCpltCallback = hdma_usart3_tx_cmplt;
        hdma_usart6_rx.XferCpltCallback = hdma_usart6_rx_cmplt;
 8002b02:	4b79      	ldr	r3, [pc, #484]	; (8002ce8 <main+0x39c>)
 8002b04:	4a79      	ldr	r2, [pc, #484]	; (8002cec <main+0x3a0>)
 8002b06:	63da      	str	r2, [r3, #60]	; 0x3c
        /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityBelowNormal, 0, 128);
 8002b08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b0a:	af11      	add	r7, sp, #68	; 0x44
 8002b0c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8002b0e:	4626      	mov	r6, r4
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002b10:	4629      	mov	r1, r5
        /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityBelowNormal, 0, 128);
 8002b12:	f856 3b04 	ldr.w	r3, [r6], #4
 8002b16:	603b      	str	r3, [r7, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8002b18:	a811      	add	r0, sp, #68	; 0x44
 8002b1a:	f7fe f9e6 	bl	8000eea <osThreadCreate>
 8002b1e:	4b74      	ldr	r3, [pc, #464]	; (8002cf0 <main+0x3a4>)
 8002b20:	6018      	str	r0, [r3, #0]

  /* definition and creation of TXPC */
  osThreadDef(TXPC, StartTXPC, osPriorityRealtime, 0, 128);
 8002b22:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8002b24:	af16      	add	r7, sp, #88	; 0x58
 8002b26:	c70f      	stmia	r7!, {r0, r1, r2, r3}
 8002b28:	6833      	ldr	r3, [r6, #0]
 8002b2a:	603b      	str	r3, [r7, #0]
  TXPCHandle = osThreadCreate(osThread(TXPC), NULL);
 8002b2c:	4629      	mov	r1, r5
 8002b2e:	a816      	add	r0, sp, #88	; 0x58
 8002b30:	f7fe f9db 	bl	8000eea <osThreadCreate>
 8002b34:	4b6f      	ldr	r3, [pc, #444]	; (8002cf4 <main+0x3a8>)

  /* definition and creation of RXPC */
  osThreadDef(RXPC, StartRXPC, osPriorityRealtime, 0, 128);
 8002b36:	f104 0718 	add.w	r7, r4, #24
  osThreadDef(defaultTask, StartDefaultTask, osPriorityBelowNormal, 0, 128);
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);

  /* definition and creation of TXPC */
  osThreadDef(TXPC, StartTXPC, osPriorityRealtime, 0, 128);
  TXPCHandle = osThreadCreate(osThread(TXPC), NULL);
 8002b3a:	6018      	str	r0, [r3, #0]

  /* definition and creation of RXPC */
  osThreadDef(RXPC, StartRXPC, osPriorityRealtime, 0, 128);
 8002b3c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8002b3e:	ae1b      	add	r6, sp, #108	; 0x6c
 8002b40:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	6033      	str	r3, [r6, #0]
  RXPCHandle = osThreadCreate(osThread(RXPC), NULL);
 8002b46:	4629      	mov	r1, r5
 8002b48:	a81b      	add	r0, sp, #108	; 0x6c
 8002b4a:	f7fe f9ce 	bl	8000eea <osThreadCreate>
 8002b4e:	4b6a      	ldr	r3, [pc, #424]	; (8002cf8 <main+0x3ac>)

  /* definition and creation of RXiNemo */
  osThreadDef(RXiNemo, StartRXiNemo, osPriorityNormal, 0, 128);
 8002b50:	f104 072c 	add.w	r7, r4, #44	; 0x2c
  osThreadDef(TXPC, StartTXPC, osPriorityRealtime, 0, 128);
  TXPCHandle = osThreadCreate(osThread(TXPC), NULL);

  /* definition and creation of RXPC */
  osThreadDef(RXPC, StartRXPC, osPriorityRealtime, 0, 128);
  RXPCHandle = osThreadCreate(osThread(RXPC), NULL);
 8002b54:	6018      	str	r0, [r3, #0]

  /* definition and creation of RXiNemo */
  osThreadDef(RXiNemo, StartRXiNemo, osPriorityNormal, 0, 128);
 8002b56:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8002b58:	ae20      	add	r6, sp, #128	; 0x80
 8002b5a:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	6033      	str	r3, [r6, #0]
  RXiNemoHandle = osThreadCreate(osThread(RXiNemo), NULL);
 8002b60:	4629      	mov	r1, r5
 8002b62:	a820      	add	r0, sp, #128	; 0x80
 8002b64:	f7fe f9c1 	bl	8000eea <osThreadCreate>
 8002b68:	4b64      	ldr	r3, [pc, #400]	; (8002cfc <main+0x3b0>)

  /* definition and creation of TXMotor1 */
  osThreadDef(TXMotor1, StartTXMotor1, osPriorityHigh, 0, 128);
 8002b6a:	f104 0740 	add.w	r7, r4, #64	; 0x40
  osThreadDef(RXPC, StartRXPC, osPriorityRealtime, 0, 128);
  RXPCHandle = osThreadCreate(osThread(RXPC), NULL);

  /* definition and creation of RXiNemo */
  osThreadDef(RXiNemo, StartRXiNemo, osPriorityNormal, 0, 128);
  RXiNemoHandle = osThreadCreate(osThread(RXiNemo), NULL);
 8002b6e:	6018      	str	r0, [r3, #0]

  /* definition and creation of TXMotor1 */
  osThreadDef(TXMotor1, StartTXMotor1, osPriorityHigh, 0, 128);
 8002b70:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8002b72:	ae25      	add	r6, sp, #148	; 0x94
 8002b74:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	6033      	str	r3, [r6, #0]
  TXMotor1Handle = osThreadCreate(osThread(TXMotor1), NULL);
 8002b7a:	4629      	mov	r1, r5
 8002b7c:	a825      	add	r0, sp, #148	; 0x94
 8002b7e:	f7fe f9b4 	bl	8000eea <osThreadCreate>
 8002b82:	4b5f      	ldr	r3, [pc, #380]	; (8002d00 <main+0x3b4>)

  /* definition and creation of TXMotor2 */
  osThreadDef(TXMotor2, StartTXMotor2, osPriorityHigh, 0, 128);
 8002b84:	f104 0754 	add.w	r7, r4, #84	; 0x54
  osThreadDef(RXiNemo, StartRXiNemo, osPriorityNormal, 0, 128);
  RXiNemoHandle = osThreadCreate(osThread(RXiNemo), NULL);

  /* definition and creation of TXMotor1 */
  osThreadDef(TXMotor1, StartTXMotor1, osPriorityHigh, 0, 128);
  TXMotor1Handle = osThreadCreate(osThread(TXMotor1), NULL);
 8002b88:	6018      	str	r0, [r3, #0]

  /* definition and creation of TXMotor2 */
  osThreadDef(TXMotor2, StartTXMotor2, osPriorityHigh, 0, 128);
 8002b8a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8002b8c:	ae2a      	add	r6, sp, #168	; 0xa8
 8002b8e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	6033      	str	r3, [r6, #0]
  TXMotor2Handle = osThreadCreate(osThread(TXMotor2), NULL);
 8002b94:	4629      	mov	r1, r5
 8002b96:	a82a      	add	r0, sp, #168	; 0xa8
 8002b98:	f7fe f9a7 	bl	8000eea <osThreadCreate>
 8002b9c:	4b59      	ldr	r3, [pc, #356]	; (8002d04 <main+0x3b8>)

  /* definition and creation of RXMotor1 */
  osThreadDef(RXMotor1, StartRXMotor1, osPriorityAboveNormal, 0, 128);
 8002b9e:	f104 0768 	add.w	r7, r4, #104	; 0x68
  osThreadDef(TXMotor1, StartTXMotor1, osPriorityHigh, 0, 128);
  TXMotor1Handle = osThreadCreate(osThread(TXMotor1), NULL);

  /* definition and creation of TXMotor2 */
  osThreadDef(TXMotor2, StartTXMotor2, osPriorityHigh, 0, 128);
  TXMotor2Handle = osThreadCreate(osThread(TXMotor2), NULL);
 8002ba2:	6018      	str	r0, [r3, #0]

  /* definition and creation of RXMotor1 */
  osThreadDef(RXMotor1, StartRXMotor1, osPriorityAboveNormal, 0, 128);
 8002ba4:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8002ba6:	ae2f      	add	r6, sp, #188	; 0xbc
 8002ba8:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	6033      	str	r3, [r6, #0]
  RXMotor1Handle = osThreadCreate(osThread(RXMotor1), NULL);
 8002bae:	4629      	mov	r1, r5
 8002bb0:	a82f      	add	r0, sp, #188	; 0xbc
 8002bb2:	f7fe f99a 	bl	8000eea <osThreadCreate>
 8002bb6:	4b54      	ldr	r3, [pc, #336]	; (8002d08 <main+0x3bc>)

  /* definition and creation of RXMotor2 */
  osThreadDef(RXMotor2, StartRXMotor2, osPriorityAboveNormal, 0, 128);
 8002bb8:	f104 077c 	add.w	r7, r4, #124	; 0x7c
  osThreadDef(TXMotor2, StartTXMotor2, osPriorityHigh, 0, 128);
  TXMotor2Handle = osThreadCreate(osThread(TXMotor2), NULL);

  /* definition and creation of RXMotor1 */
  osThreadDef(RXMotor1, StartRXMotor1, osPriorityAboveNormal, 0, 128);
  RXMotor1Handle = osThreadCreate(osThread(RXMotor1), NULL);
 8002bbc:	6018      	str	r0, [r3, #0]

  /* definition and creation of RXMotor2 */
  osThreadDef(RXMotor2, StartRXMotor2, osPriorityAboveNormal, 0, 128);
 8002bbe:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8002bc0:	ae34      	add	r6, sp, #208	; 0xd0
 8002bc2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	6033      	str	r3, [r6, #0]
  RXMotor2Handle = osThreadCreate(osThread(RXMotor2), NULL);
 8002bc8:	4629      	mov	r1, r5
 8002bca:	a834      	add	r0, sp, #208	; 0xd0
 8002bcc:	f7fe f98d 	bl	8000eea <osThreadCreate>
 8002bd0:	4b4e      	ldr	r3, [pc, #312]	; (8002d0c <main+0x3c0>)

  /* definition and creation of CombineiNemo */
  osThreadDef(CombineiNemo, StartCombineiNemo, osPriorityRealtime, 0, 128);
 8002bd2:	f104 0790 	add.w	r7, r4, #144	; 0x90
  osThreadDef(RXMotor1, StartRXMotor1, osPriorityAboveNormal, 0, 128);
  RXMotor1Handle = osThreadCreate(osThread(RXMotor1), NULL);

  /* definition and creation of RXMotor2 */
  osThreadDef(RXMotor2, StartRXMotor2, osPriorityAboveNormal, 0, 128);
  RXMotor2Handle = osThreadCreate(osThread(RXMotor2), NULL);
 8002bd6:	6018      	str	r0, [r3, #0]

  /* definition and creation of CombineiNemo */
  osThreadDef(CombineiNemo, StartCombineiNemo, osPriorityRealtime, 0, 128);
 8002bd8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8002bda:	ae39      	add	r6, sp, #228	; 0xe4
 8002bdc:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	6033      	str	r3, [r6, #0]
  CombineiNemoHandle = osThreadCreate(osThread(CombineiNemo), NULL);
 8002be2:	4629      	mov	r1, r5
 8002be4:	a839      	add	r0, sp, #228	; 0xe4
 8002be6:	f7fe f980 	bl	8000eea <osThreadCreate>
 8002bea:	4b49      	ldr	r3, [pc, #292]	; (8002d10 <main+0x3c4>)

  /* definition and creation of CombineM1 */
  osThreadDef(CombineM1, StartCombineM1, osPriorityRealtime, 0, 128);
 8002bec:	f104 07a4 	add.w	r7, r4, #164	; 0xa4
  osThreadDef(RXMotor2, StartRXMotor2, osPriorityAboveNormal, 0, 128);
  RXMotor2Handle = osThreadCreate(osThread(RXMotor2), NULL);

  /* definition and creation of CombineiNemo */
  osThreadDef(CombineiNemo, StartCombineiNemo, osPriorityRealtime, 0, 128);
  CombineiNemoHandle = osThreadCreate(osThread(CombineiNemo), NULL);
 8002bf0:	6018      	str	r0, [r3, #0]

  /* definition and creation of CombineM1 */
  osThreadDef(CombineM1, StartCombineM1, osPriorityRealtime, 0, 128);
 8002bf2:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8002bf4:	ae3e      	add	r6, sp, #248	; 0xf8
 8002bf6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	6033      	str	r3, [r6, #0]
  CombineM1Handle = osThreadCreate(osThread(CombineM1), NULL);
 8002bfc:	4629      	mov	r1, r5
 8002bfe:	a83e      	add	r0, sp, #248	; 0xf8
 8002c00:	f7fe f973 	bl	8000eea <osThreadCreate>
 8002c04:	4b43      	ldr	r3, [pc, #268]	; (8002d14 <main+0x3c8>)

  /* definition and creation of CombineM2 */
  osThreadDef(CombineM2, StartCombineM2, osPriorityRealtime, 0, 128);
 8002c06:	f104 07b8 	add.w	r7, r4, #184	; 0xb8
  osThreadDef(CombineiNemo, StartCombineiNemo, osPriorityRealtime, 0, 128);
  CombineiNemoHandle = osThreadCreate(osThread(CombineiNemo), NULL);

  /* definition and creation of CombineM1 */
  osThreadDef(CombineM1, StartCombineM1, osPriorityRealtime, 0, 128);
  CombineM1Handle = osThreadCreate(osThread(CombineM1), NULL);
 8002c0a:	6018      	str	r0, [r3, #0]

  /* definition and creation of CombineM2 */
  osThreadDef(CombineM2, StartCombineM2, osPriorityRealtime, 0, 128);
 8002c0c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8002c0e:	ae43      	add	r6, sp, #268	; 0x10c
 8002c10:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	6033      	str	r3, [r6, #0]
  CombineM2Handle = osThreadCreate(osThread(CombineM2), NULL);
 8002c16:	4629      	mov	r1, r5
 8002c18:	a843      	add	r0, sp, #268	; 0x10c
 8002c1a:	f7fe f966 	bl	8000eea <osThreadCreate>
 8002c1e:	4b3e      	ldr	r3, [pc, #248]	; (8002d18 <main+0x3cc>)
        /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the queue(s) */
  /* definition and creation of TXBox */
  osMessageQDef(TXBox, 6, float);
 8002c20:	f104 02cc 	add.w	r2, r4, #204	; 0xcc
  osThreadDef(CombineM1, StartCombineM1, osPriorityRealtime, 0, 128);
  CombineM1Handle = osThreadCreate(osThread(CombineM1), NULL);

  /* definition and creation of CombineM2 */
  osThreadDef(CombineM2, StartCombineM2, osPriorityRealtime, 0, 128);
  CombineM2Handle = osThreadCreate(osThread(CombineM2), NULL);
 8002c24:	6018      	str	r0, [r3, #0]
        /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Create the queue(s) */
  /* definition and creation of TXBox */
  osMessageQDef(TXBox, 6, float);
 8002c26:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002c2a:	ab05      	add	r3, sp, #20
 8002c2c:	e883 0003 	stmia.w	r3, {r0, r1}
  TXBoxHandle = osMessageCreate(osMessageQ(TXBox), NULL);
 8002c30:	4629      	mov	r1, r5
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7fe f97d 	bl	8000f32 <osMessageCreate>
 8002c38:	4b38      	ldr	r3, [pc, #224]	; (8002d1c <main+0x3d0>)

  /* definition and creation of TXBoxM1 */
  osMessageQDef(TXBoxM1, 16, uint16_t);
 8002c3a:	34d4      	adds	r4, #212	; 0xd4
  /* USER CODE END RTOS_THREADS */

  /* Create the queue(s) */
  /* definition and creation of TXBox */
  osMessageQDef(TXBox, 6, float);
  TXBoxHandle = osMessageCreate(osMessageQ(TXBox), NULL);
 8002c3c:	6018      	str	r0, [r3, #0]

  /* definition and creation of TXBoxM1 */
  osMessageQDef(TXBoxM1, 16, uint16_t);
 8002c3e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002c42:	ab07      	add	r3, sp, #28
 8002c44:	e883 0003 	stmia.w	r3, {r0, r1}
  TXBoxM1Handle = osMessageCreate(osMessageQ(TXBoxM1), NULL);
 8002c48:	4629      	mov	r1, r5
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	f7fe f971 	bl	8000f32 <osMessageCreate>
 8002c50:	4b33      	ldr	r3, [pc, #204]	; (8002d20 <main+0x3d4>)
 8002c52:	6018      	str	r0, [r3, #0]

  /* definition and creation of TXBoxM2 */
  osMessageQDef(TXBoxM2, 16, uint16_t);
 8002c54:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002c58:	ab09      	add	r3, sp, #36	; 0x24
 8002c5a:	e883 0003 	stmia.w	r3, {r0, r1}
  TXBoxM2Handle = osMessageCreate(osMessageQ(TXBoxM2), NULL);
 8002c5e:	4629      	mov	r1, r5
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7fe f966 	bl	8000f32 <osMessageCreate>
 8002c66:	4b2f      	ldr	r3, [pc, #188]	; (8002d24 <main+0x3d8>)
 8002c68:	6018      	str	r0, [r3, #0]

  /* definition and creation of RXBoxiNemo */
  osMessageQDef(RXBoxiNemo, 16, uint16_t);
 8002c6a:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002c6e:	ab0b      	add	r3, sp, #44	; 0x2c
 8002c70:	e883 0003 	stmia.w	r3, {r0, r1}
  RXBoxiNemoHandle = osMessageCreate(osMessageQ(RXBoxiNemo), NULL);
 8002c74:	4629      	mov	r1, r5
 8002c76:	4618      	mov	r0, r3
 8002c78:	f7fe f95b 	bl	8000f32 <osMessageCreate>
 8002c7c:	4b2a      	ldr	r3, [pc, #168]	; (8002d28 <main+0x3dc>)
 8002c7e:	6018      	str	r0, [r3, #0]

  /* definition and creation of RXBoxM1 */
  osMessageQDef(RXBoxM1, 16, uint16_t);
 8002c80:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002c84:	ab0d      	add	r3, sp, #52	; 0x34
 8002c86:	e883 0003 	stmia.w	r3, {r0, r1}
  RXBoxM1Handle = osMessageCreate(osMessageQ(RXBoxM1), NULL);
 8002c8a:	4629      	mov	r1, r5
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7fe f950 	bl	8000f32 <osMessageCreate>
 8002c92:	4b26      	ldr	r3, [pc, #152]	; (8002d2c <main+0x3e0>)
 8002c94:	6018      	str	r0, [r3, #0]

  /* definition and creation of RXBoxM2 */
  osMessageQDef(RXBoxM2, 16, uint16_t);
 8002c96:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002c9a:	ab0f      	add	r3, sp, #60	; 0x3c
 8002c9c:	e883 0003 	stmia.w	r3, {r0, r1}
  RXBoxM2Handle = osMessageCreate(osMessageQ(RXBoxM2), NULL);
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	4629      	mov	r1, r5
 8002ca4:	f7fe f945 	bl	8000f32 <osMessageCreate>
 8002ca8:	4b21      	ldr	r3, [pc, #132]	; (8002d30 <main+0x3e4>)
 8002caa:	6018      	str	r0, [r3, #0]
        /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */
 

  /* Start scheduler */
  osKernelStart();
 8002cac:	f7fe f918 	bl	8000ee0 <osKernelStart>
 8002cb0:	e7fe      	b.n	8002cb0 <main+0x364>
 8002cb2:	bf00      	nop
 8002cb4:	20004048 	.word	0x20004048
 8002cb8:	080027a7 	.word	0x080027a7
 8002cbc:	20003fe8 	.word	0x20003fe8
 8002cc0:	080027ab 	.word	0x080027ab
 8002cc4:	20003db8 	.word	0x20003db8
 8002cc8:	080027af 	.word	0x080027af
 8002ccc:	200040a8 	.word	0x200040a8
 8002cd0:	080027b3 	.word	0x080027b3
 8002cd4:	20003eb4 	.word	0x20003eb4
 8002cd8:	080027b7 	.word	0x080027b7
 8002cdc:	20003f70 	.word	0x20003f70
 8002ce0:	080027a3 	.word	0x080027a3
 8002ce4:	08002fd4 	.word	0x08002fd4
 8002ce8:	20003e2c 	.word	0x20003e2c
 8002cec:	0800275d 	.word	0x0800275d
 8002cf0:	20003db4 	.word	0x20003db4
 8002cf4:	20004180 	.word	0x20004180
 8002cf8:	20004254 	.word	0x20004254
 8002cfc:	2000417c 	.word	0x2000417c
 8002d00:	20003fe0 	.word	0x20003fe0
 8002d04:	20003e8c 	.word	0x20003e8c
 8002d08:	20004190 	.word	0x20004190
 8002d0c:	20004184 	.word	0x20004184
 8002d10:	2000418c 	.word	0x2000418c
 8002d14:	20004258 	.word	0x20004258
 8002d18:	2000415c 	.word	0x2000415c
 8002d1c:	20003fe4 	.word	0x20003fe4
 8002d20:	20004174 	.word	0x20004174
 8002d24:	20003e18 	.word	0x20003e18
 8002d28:	20003f58 	.word	0x20003f58
 8002d2c:	20003f54 	.word	0x20003f54
 8002d30:	20004188 	.word	0x20004188

08002d34 <ClearBuf>:
        Read_Position[5] = 0x02;
        Read_Position[6] = 0xB0;
        Read_Position[7] = 0xCB;
}

void ClearBuf(uint8_t buf[], uint8_t size){
 8002d34:	b510      	push	{r4, lr}
        uint8_t i;
        for (i = 0; i < size; i++) {
 8002d36:	4602      	mov	r2, r0
                buf[i] = 0;
 8002d38:	2400      	movs	r4, #0
        Read_Position[7] = 0xCB;
}

void ClearBuf(uint8_t buf[], uint8_t size){
        uint8_t i;
        for (i = 0; i < size; i++) {
 8002d3a:	1a13      	subs	r3, r2, r0
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	4299      	cmp	r1, r3
 8002d40:	d902      	bls.n	8002d48 <ClearBuf+0x14>
                buf[i] = 0;
 8002d42:	f802 4b01 	strb.w	r4, [r2], #1
 8002d46:	e7f8      	b.n	8002d3a <ClearBuf+0x6>
        }
}
 8002d48:	bd10      	pop	{r4, pc}

08002d4a <SetBuf>:

void SetBuf(uint8_t buf[], uint8_t set[], uint8_t size){
 8002d4a:	b570      	push	{r4, r5, r6, lr}
 8002d4c:	460e      	mov	r6, r1
        ClearBuf(buf, 14);
 8002d4e:	210e      	movs	r1, #14
        for (i = 0; i < size; i++) {
                buf[i] = 0;
        }
}

void SetBuf(uint8_t buf[], uint8_t set[], uint8_t size){
 8002d50:	4614      	mov	r4, r2
        ClearBuf(buf, 14);
 8002d52:	f7ff ffef 	bl	8002d34 <ClearBuf>
 8002d56:	3c01      	subs	r4, #1
 8002d58:	1e73      	subs	r3, r6, #1
 8002d5a:	3801      	subs	r0, #1
 8002d5c:	4434      	add	r4, r6
        uint8_t i;
        for (i = 0; i < size; i++) {
 8002d5e:	42a3      	cmp	r3, r4
 8002d60:	d004      	beq.n	8002d6c <SetBuf+0x22>
                buf[i] = set[i];
 8002d62:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8002d66:	f800 2f01 	strb.w	r2, [r0, #1]!
 8002d6a:	e7f8      	b.n	8002d5e <SetBuf+0x14>
        }
}
 8002d6c:	bd70      	pop	{r4, r5, r6, pc}
	...

08002d70 <Motor_Init>:
//
// uint8_t Read_Current[7];
// uint8_t Read_Velocity[7];
// uint8_t Read_Position[7];

void Motor_Init(void){
 8002d70:	b538      	push	{r3, r4, r5, lr}
        //HAL_UART_Init(&huart2);
        //HAL_UART_Init(&huart3);

        //TODO Try osDelay()...?

        SetBuf(TXBufM1, Write_Access, 12);
 8002d72:	220c      	movs	r2, #12
 8002d74:	4928      	ldr	r1, [pc, #160]	; (8002e18 <Motor_Init+0xa8>)
 8002d76:	4829      	ldr	r0, [pc, #164]	; (8002e1c <Motor_Init+0xac>)
 8002d78:	f7ff ffe7 	bl	8002d4a <SetBuf>
        //HAL_DMA_Start(&hdma_usart2_tx, (uint32_t)&TXBufM1, (uint32_t)huart2.Instance->DR, (uint32_t)14);
        //TXM1Complete = 0;
        if(HAL_UART_Transmit_DMA(&huart2, TXBufM1, 14) != HAL_OK) { Error_Handler();}
 8002d7c:	220e      	movs	r2, #14
 8002d7e:	4927      	ldr	r1, [pc, #156]	; (8002e1c <Motor_Init+0xac>)
 8002d80:	4827      	ldr	r0, [pc, #156]	; (8002e20 <Motor_Init+0xb0>)
 8002d82:	f7fe fa3d 	bl	8001200 <HAL_UART_Transmit_DMA>
 8002d86:	b908      	cbnz	r0, 8002d8c <Motor_Init+0x1c>
        while(huart2.gState != HAL_UART_STATE_READY);
 8002d88:	4a25      	ldr	r2, [pc, #148]	; (8002e20 <Motor_Init+0xb0>)
 8002d8a:	e000      	b.n	8002d8e <Motor_Init+0x1e>
 8002d8c:	e7fe      	b.n	8002d8c <Motor_Init+0x1c>
 8002d8e:	f892 3039 	ldrb.w	r3, [r2, #57]	; 0x39
 8002d92:	4d23      	ldr	r5, [pc, #140]	; (8002e20 <Motor_Init+0xb0>)
 8002d94:	2b20      	cmp	r3, #32
 8002d96:	d1fa      	bne.n	8002d8e <Motor_Init+0x1e>
        //while(huart2->gState != HAL_UART_STATE_READY){};
        //while(HAL_UART_GetState(&huart2) != HAL_UART_STATE_READY);
        //while(__HAL_DMA_GET_IT_SOURCE(&hdma_usart2_tx, DMA_IT_TC) != RESET);
        //HAL_UART_Transmit(&huart2, TXBufM1, 14, 1000);

        SetBuf(TXBufM2, Write_Access, 12);
 8002d98:	220c      	movs	r2, #12
 8002d9a:	491f      	ldr	r1, [pc, #124]	; (8002e18 <Motor_Init+0xa8>)
 8002d9c:	4821      	ldr	r0, [pc, #132]	; (8002e24 <Motor_Init+0xb4>)
 8002d9e:	f7ff ffd4 	bl	8002d4a <SetBuf>
        //TXM2Complete = 0;
        //HAL_DMA_Start(&hdma_usart3_tx, (uint32_t)&TXBufM2, (uint32_t)huart3.Instance->DR, (uint32_t)14);
        if(HAL_UART_Transmit_DMA(&huart3, TXBufM2, 14) != HAL_OK) { Error_Handler();}
 8002da2:	220e      	movs	r2, #14
 8002da4:	491f      	ldr	r1, [pc, #124]	; (8002e24 <Motor_Init+0xb4>)
 8002da6:	4820      	ldr	r0, [pc, #128]	; (8002e28 <Motor_Init+0xb8>)
 8002da8:	f7fe fa2a 	bl	8001200 <HAL_UART_Transmit_DMA>
 8002dac:	b908      	cbnz	r0, 8002db2 <Motor_Init+0x42>
        while(huart3.gState != HAL_UART_STATE_READY);
 8002dae:	4a1e      	ldr	r2, [pc, #120]	; (8002e28 <Motor_Init+0xb8>)
 8002db0:	e000      	b.n	8002db4 <Motor_Init+0x44>
 8002db2:	e7fe      	b.n	8002db2 <Motor_Init+0x42>
 8002db4:	f892 3039 	ldrb.w	r3, [r2, #57]	; 0x39
 8002db8:	4c1b      	ldr	r4, [pc, #108]	; (8002e28 <Motor_Init+0xb8>)
 8002dba:	2b20      	cmp	r3, #32
 8002dbc:	d1fa      	bne.n	8002db4 <Motor_Init+0x44>
        //while(TXM2Complete!=1);
        //while(HAL_UART_GetState(&huart3) != HAL_UART_STATE_READY);
        //while(__HAL_DMA_GET_IT_SOURCE(&hdma_usart3_tx, DMA_IT_TC) != RESET);
        //HAL_UART_Transmit(&huart3, TXBufM2, 14, 1000);

        SetBuf(TXBufM1, Enable_Bridge, 12);
 8002dbe:	220c      	movs	r2, #12
 8002dc0:	491a      	ldr	r1, [pc, #104]	; (8002e2c <Motor_Init+0xbc>)
 8002dc2:	4816      	ldr	r0, [pc, #88]	; (8002e1c <Motor_Init+0xac>)
 8002dc4:	f7ff ffc1 	bl	8002d4a <SetBuf>
        //TXM1Complete = 0;
        if(HAL_UART_Transmit_DMA(&huart2, TXBufM1, 14) != HAL_OK) { Error_Handler();}
 8002dc8:	220e      	movs	r2, #14
 8002dca:	4914      	ldr	r1, [pc, #80]	; (8002e1c <Motor_Init+0xac>)
 8002dcc:	4814      	ldr	r0, [pc, #80]	; (8002e20 <Motor_Init+0xb0>)
 8002dce:	f7fe fa17 	bl	8001200 <HAL_UART_Transmit_DMA>
 8002dd2:	b100      	cbz	r0, 8002dd6 <Motor_Init+0x66>
 8002dd4:	e7fe      	b.n	8002dd4 <Motor_Init+0x64>
        while(huart2.gState != HAL_UART_STATE_READY);
 8002dd6:	f895 3039 	ldrb.w	r3, [r5, #57]	; 0x39
 8002dda:	2b20      	cmp	r3, #32
 8002ddc:	d1fb      	bne.n	8002dd6 <Motor_Init+0x66>
        //osDelay(1000);
        //while(HAL_DMA_GetState(&hdma_usart2_tx) != HAL_DMA_STATE_READY);
        //while(TXM1Complete!=1);
        //HAL_UART_Transmit(&huart2, TXBufM1, 14, 1000);

        SetBuf(TXBufM2, Enable_Bridge, 12);
 8002dde:	220c      	movs	r2, #12
 8002de0:	4912      	ldr	r1, [pc, #72]	; (8002e2c <Motor_Init+0xbc>)
 8002de2:	4810      	ldr	r0, [pc, #64]	; (8002e24 <Motor_Init+0xb4>)
 8002de4:	f7ff ffb1 	bl	8002d4a <SetBuf>
        //TXM2Complete = 0;
        if(HAL_UART_Transmit_DMA(&huart3, TXBufM2, 14) != HAL_OK) { Error_Handler();}
 8002de8:	220e      	movs	r2, #14
 8002dea:	490e      	ldr	r1, [pc, #56]	; (8002e24 <Motor_Init+0xb4>)
 8002dec:	480e      	ldr	r0, [pc, #56]	; (8002e28 <Motor_Init+0xb8>)
 8002dee:	f7fe fa07 	bl	8001200 <HAL_UART_Transmit_DMA>
 8002df2:	b100      	cbz	r0, 8002df6 <Motor_Init+0x86>
 8002df4:	e7fe      	b.n	8002df4 <Motor_Init+0x84>
        while(huart3.gState != HAL_UART_STATE_READY);
 8002df6:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8002dfa:	2b20      	cmp	r3, #32
 8002dfc:	d1fb      	bne.n	8002df6 <Motor_Init+0x86>
        //osDelay(1000);
        //while(HAL_DMA_GetState(&hdma_usart3_tx) != HAL_DMA_STATE_READY);
        //while(TXM2Complete!=1);
        //HAL_UART_Transmit(&huart3, TXBufM2, 14, 1000);

        SetBuf(TXBufM1, Current_Command, 12);
 8002dfe:	220c      	movs	r2, #12
 8002e00:	490b      	ldr	r1, [pc, #44]	; (8002e30 <Motor_Init+0xc0>)
 8002e02:	4806      	ldr	r0, [pc, #24]	; (8002e1c <Motor_Init+0xac>)
 8002e04:	f7ff ffa1 	bl	8002d4a <SetBuf>
        SetBuf(TXBufM2, Current_Command, 12);
 8002e08:	220c      	movs	r2, #12
 8002e0a:	4909      	ldr	r1, [pc, #36]	; (8002e30 <Motor_Init+0xc0>)
 8002e0c:	4805      	ldr	r0, [pc, #20]	; (8002e24 <Motor_Init+0xb4>)
        //HAL_UART_DMAResume(&huart2);
        //HAL_UART_DMAResume(&huart3);

        //if(HAL_UART_Transmit_DMA(&huart2, TXBufM1, 14) != HAL_OK) {Error_Handler(); }
        //if(HAL_UART_Transmit_DMA(&huart3, TXBufM2, 14) != HAL_OK) {Error_Handler(); }
}
 8002e0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
        //while(HAL_DMA_GetState(&hdma_usart3_tx) != HAL_DMA_STATE_READY);
        //while(TXM2Complete!=1);
        //HAL_UART_Transmit(&huart3, TXBufM2, 14, 1000);

        SetBuf(TXBufM1, Current_Command, 12);
        SetBuf(TXBufM2, Current_Command, 12);
 8002e12:	f7ff bf9a 	b.w	8002d4a <SetBuf>
 8002e16:	bf00      	nop
 8002e18:	200041e4 	.word	0x200041e4
 8002e1c:	20003e1c 	.word	0x20003e1c
 8002e20:	20004208 	.word	0x20004208
 8002e24:	20003e90 	.word	0x20003e90
 8002e28:	20003f14 	.word	0x20003f14
 8002e2c:	20004108 	.word	0x20004108
 8002e30:	20003ea4 	.word	0x20003ea4

08002e34 <SetBytes>:
}

//void ClearBit; //TODO
//void SetBit; //TODO

void SetBytes(uint8_t buf[], uint8_t pos1, uint8_t val1, uint8_t pos2, uint8_t val2, uint8_t pos3, uint8_t val3, uint8_t pos4, uint8_t val4){
 8002e34:	b530      	push	{r4, r5, lr}
 8002e36:	f89d 5010 	ldrb.w	r5, [sp, #16]
 8002e3a:	f89d 4018 	ldrb.w	r4, [sp, #24]
        if (pos1 != NULL) {buf[pos1] = buf[val1]; }
 8002e3e:	b109      	cbz	r1, 8002e44 <SetBytes+0x10>
 8002e40:	5c82      	ldrb	r2, [r0, r2]
 8002e42:	5442      	strb	r2, [r0, r1]
        if (pos2 != NULL) {buf[pos2] = buf[val2]; }
 8002e44:	b11b      	cbz	r3, 8002e4e <SetBytes+0x1a>
 8002e46:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8002e4a:	5c82      	ldrb	r2, [r0, r2]
 8002e4c:	54c2      	strb	r2, [r0, r3]
        if (pos3 != NULL) {buf[pos3] = buf[val3]; }
 8002e4e:	b11d      	cbz	r5, 8002e58 <SetBytes+0x24>
 8002e50:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8002e54:	5cc3      	ldrb	r3, [r0, r3]
 8002e56:	5543      	strb	r3, [r0, r5]
        if (pos4 != NULL) {buf[pos4] = buf[val4]; }
 8002e58:	b11c      	cbz	r4, 8002e62 <SetBytes+0x2e>
 8002e5a:	f89d 301c 	ldrb.w	r3, [sp, #28]
 8002e5e:	5cc3      	ldrb	r3, [r0, r3]
 8002e60:	5503      	strb	r3, [r0, r4]
 8002e62:	bd30      	pop	{r4, r5, pc}

08002e64 <SetCurrent>:

        __HAL_DMA_DISABLE(&hdma_usart2_tx);
        __HAL_DMA_DISABLE(&hdma_usart3_tx);
}

void SetCurrent(uint8_t buf[]){
 8002e64:	b510      	push	{r4, lr}
        SetBuf(buf, Current_Command, 14);
 8002e66:	220e      	movs	r2, #14

        __HAL_DMA_DISABLE(&hdma_usart2_tx);
        __HAL_DMA_DISABLE(&hdma_usart3_tx);
}

void SetCurrent(uint8_t buf[]){
 8002e68:	b086      	sub	sp, #24
        SetBuf(buf, Current_Command, 14);
 8002e6a:	490b      	ldr	r1, [pc, #44]	; (8002e98 <SetCurrent+0x34>)

        __HAL_DMA_DISABLE(&hdma_usart2_tx);
        __HAL_DMA_DISABLE(&hdma_usart3_tx);
}

void SetCurrent(uint8_t buf[]){
 8002e6c:	4604      	mov	r4, r0
        SetBuf(buf, Current_Command, 14);
 8002e6e:	f7ff ff6c 	bl	8002d4a <SetBuf>
        SetBytes(buf, 8, RXBuf[0], 9, RXBuf[1], 10, RXBuf[2], 11, RXBuf[3]);
 8002e72:	4b0a      	ldr	r3, [pc, #40]	; (8002e9c <SetCurrent+0x38>)
 8002e74:	78d9      	ldrb	r1, [r3, #3]
 8002e76:	781a      	ldrb	r2, [r3, #0]
 8002e78:	9104      	str	r1, [sp, #16]
 8002e7a:	210b      	movs	r1, #11
 8002e7c:	9103      	str	r1, [sp, #12]
 8002e7e:	7899      	ldrb	r1, [r3, #2]
 8002e80:	9102      	str	r1, [sp, #8]
 8002e82:	210a      	movs	r1, #10
 8002e84:	9101      	str	r1, [sp, #4]
 8002e86:	785b      	ldrb	r3, [r3, #1]
 8002e88:	9300      	str	r3, [sp, #0]
 8002e8a:	2108      	movs	r1, #8
 8002e8c:	2309      	movs	r3, #9
 8002e8e:	4620      	mov	r0, r4
 8002e90:	f7ff ffd0 	bl	8002e34 <SetBytes>
}
 8002e94:	b006      	add	sp, #24
 8002e96:	bd10      	pop	{r4, pc}
 8002e98:	20003ea4 	.word	0x20003ea4
 8002e9c:	200041f0 	.word	0x200041f0

08002ea0 <StartTXPC>:
  /* USER CODE END 5 */ 
}

/* StartTXPC function */
void StartTXPC(void const * argument)
{
 8002ea0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN StartTXPC */
        //osDelay(1000);
        Motor_Init();
 8002ea2:	f7ff ff65 	bl	8002d70 <Motor_Init>
        osDelay(1000);
 8002ea6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002eaa:	f7fe f83a 	bl	8000f22 <osDelay>
        SetCurrent(TXBufM1);
 8002eae:	4809      	ldr	r0, [pc, #36]	; (8002ed4 <StartTXPC+0x34>)
        //Motor_Kill();
        /* Infinite loop */
        for(;; )
        {
                //HAL_UART_Transmit_DMA(&huart1,(uint8_t *)TXBuf, strlen(TXBuf)); //TODO ...
                osDelay(Ts);
 8002eb0:	4c09      	ldr	r4, [pc, #36]	; (8002ed8 <StartTXPC+0x38>)
{
  /* USER CODE BEGIN StartTXPC */
        //osDelay(1000);
        Motor_Init();
        osDelay(1000);
        SetCurrent(TXBufM1);
 8002eb2:	f7ff ffd7 	bl	8002e64 <SetCurrent>
        osDelay(500);
 8002eb6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002eba:	f7fe f832 	bl	8000f22 <osDelay>
        SetCurrent(TXBufM2);
 8002ebe:	4807      	ldr	r0, [pc, #28]	; (8002edc <StartTXPC+0x3c>)
 8002ec0:	f7ff ffd0 	bl	8002e64 <SetCurrent>
        osDelay(1000);
 8002ec4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002ec8:	f7fe f82b 	bl	8000f22 <osDelay>
        //Motor_Kill();
        /* Infinite loop */
        for(;; )
        {
                //HAL_UART_Transmit_DMA(&huart1,(uint8_t *)TXBuf, strlen(TXBuf)); //TODO ...
                osDelay(Ts);
 8002ecc:	7820      	ldrb	r0, [r4, #0]
 8002ece:	f7fe f828 	bl	8000f22 <osDelay>
 8002ed2:	e7fb      	b.n	8002ecc <StartTXPC+0x2c>
 8002ed4:	20003e1c 	.word	0x20003e1c
 8002ed8:	20000008 	.word	0x20000008
 8002edc:	20003e90 	.word	0x20003e90

08002ee0 <HAL_UART_TxCpltCallback>:
static void dmaError(DMA_HandleTypeDef *hdma){
        printf("DMA Error!");
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
  TXM1Complete=1;
 8002ee0:	4a02      	ldr	r2, [pc, #8]	; (8002eec <HAL_UART_TxCpltCallback+0xc>)
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	7013      	strb	r3, [r2, #0]
  TXM2Complete=1;
 8002ee6:	4a02      	ldr	r2, [pc, #8]	; (8002ef0 <HAL_UART_TxCpltCallback+0x10>)
 8002ee8:	7013      	strb	r3, [r2, #0]
 8002eea:	4770      	bx	lr
 8002eec:	20003d71 	.word	0x20003d71
 8002ef0:	20003d70 	.word	0x20003d70

08002ef4 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
/* USER CODE BEGIN Callback 0 */

/* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8002ef4:	6802      	ldr	r2, [r0, #0]
 8002ef6:	4b03      	ldr	r3, [pc, #12]	; (8002f04 <HAL_TIM_PeriodElapsedCallback+0x10>)
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	d101      	bne.n	8002f00 <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
 8002efc:	f7ff b9ce 	b.w	800229c <HAL_IncTick>
 8002f00:	4770      	bx	lr
 8002f02:	bf00      	nop
 8002f04:	40010000 	.word	0x40010000

08002f08 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8002f08:	e7fe      	b.n	8002f08 <Error_Handler>
	...

08002f0c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002f0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f44 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002f10:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002f12:	e003      	b.n	8002f1c <LoopCopyDataInit>

08002f14 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002f14:	4b0c      	ldr	r3, [pc, #48]	; (8002f48 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002f16:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002f18:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002f1a:	3104      	adds	r1, #4

08002f1c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002f1c:	480b      	ldr	r0, [pc, #44]	; (8002f4c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002f1e:	4b0c      	ldr	r3, [pc, #48]	; (8002f50 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002f20:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002f22:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002f24:	d3f6      	bcc.n	8002f14 <CopyDataInit>
  ldr  r2, =_sbss
 8002f26:	4a0b      	ldr	r2, [pc, #44]	; (8002f54 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002f28:	e002      	b.n	8002f30 <LoopFillZerobss>

08002f2a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002f2a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002f2c:	f842 3b04 	str.w	r3, [r2], #4

08002f30 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002f30:	4b09      	ldr	r3, [pc, #36]	; (8002f58 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002f32:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002f34:	d3f9      	bcc.n	8002f2a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002f36:	f7ff f9bf 	bl	80022b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f3a:	f000 f811 	bl	8002f60 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f3e:	f7ff fd05 	bl	800294c <main>
  bx  lr    
 8002f42:	4770      	bx	lr

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002f44:	20020000 	.word	0x20020000
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
  b  LoopCopyDataInit

CopyDataInit:
  ldr  r3, =_sidata
 8002f48:	08003148 	.word	0x08003148
  ldr  r3, [r3, r1]
  str  r3, [r0, r1]
  adds  r1, r1, #4
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002f4c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002f50:	2000000c 	.word	0x2000000c
  adds  r2, r0, r1
  cmp  r2, r3
  bcc  CopyDataInit
  ldr  r2, =_sbss
 8002f54:	2000000c 	.word	0x2000000c
FillZerobss:
  movs  r3, #0
  str  r3, [r2], #4
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002f58:	2000425c 	.word	0x2000425c

08002f5c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f5c:	e7fe      	b.n	8002f5c <ADC_IRQHandler>
	...

08002f60 <__libc_init_array>:
 8002f60:	b570      	push	{r4, r5, r6, lr}
 8002f62:	4b0e      	ldr	r3, [pc, #56]	; (8002f9c <__libc_init_array+0x3c>)
 8002f64:	4c0e      	ldr	r4, [pc, #56]	; (8002fa0 <__libc_init_array+0x40>)
 8002f66:	1ae4      	subs	r4, r4, r3
 8002f68:	10a4      	asrs	r4, r4, #2
 8002f6a:	2500      	movs	r5, #0
 8002f6c:	461e      	mov	r6, r3
 8002f6e:	42a5      	cmp	r5, r4
 8002f70:	d004      	beq.n	8002f7c <__libc_init_array+0x1c>
 8002f72:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002f76:	4798      	blx	r3
 8002f78:	3501      	adds	r5, #1
 8002f7a:	e7f8      	b.n	8002f6e <__libc_init_array+0xe>
 8002f7c:	f000 f81e 	bl	8002fbc <_init>
 8002f80:	4c08      	ldr	r4, [pc, #32]	; (8002fa4 <__libc_init_array+0x44>)
 8002f82:	4b09      	ldr	r3, [pc, #36]	; (8002fa8 <__libc_init_array+0x48>)
 8002f84:	1ae4      	subs	r4, r4, r3
 8002f86:	10a4      	asrs	r4, r4, #2
 8002f88:	2500      	movs	r5, #0
 8002f8a:	461e      	mov	r6, r3
 8002f8c:	42a5      	cmp	r5, r4
 8002f8e:	d004      	beq.n	8002f9a <__libc_init_array+0x3a>
 8002f90:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002f94:	4798      	blx	r3
 8002f96:	3501      	adds	r5, #1
 8002f98:	e7f8      	b.n	8002f8c <__libc_init_array+0x2c>
 8002f9a:	bd70      	pop	{r4, r5, r6, pc}
 8002f9c:	08003140 	.word	0x08003140
 8002fa0:	08003140 	.word	0x08003140
 8002fa4:	08003144 	.word	0x08003144
 8002fa8:	08003140 	.word	0x08003140

08002fac <memset>:
 8002fac:	4402      	add	r2, r0
 8002fae:	4603      	mov	r3, r0
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d002      	beq.n	8002fba <memset+0xe>
 8002fb4:	f803 1b01 	strb.w	r1, [r3], #1
 8002fb8:	e7fa      	b.n	8002fb0 <memset+0x4>
 8002fba:	4770      	bx	lr

08002fbc <_init>:
 8002fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fbe:	bf00      	nop
 8002fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fc2:	bc08      	pop	{r3}
 8002fc4:	469e      	mov	lr, r3
 8002fc6:	4770      	bx	lr

08002fc8 <_fini>:
 8002fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fca:	bf00      	nop
 8002fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fce:	bc08      	pop	{r3}
 8002fd0:	469e      	mov	lr, r3
 8002fd2:	4770      	bx	lr
