INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Sun Jul 21 20:36:08 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.23 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.36 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.406 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 3.137 seconds; current allocated memory: 176.215 MB.
Execute       set_directive_top xf_cv_subtract -name=xf_cv_subtract 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'xf_cv_subtract.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling xf_cv_subtract.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang xf_cv_subtract.cpp -foptimization-record-file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Xilinx/Vitis_HLS/2024.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/all.directive.json -E -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp {-hls-platform-db-name=D:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.cpp.clang.out.log 2> D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 4.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp {-hls-platform-db-name=D:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/clang.out.log 2> D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/clang.err.log
WARNING: [HLS 207-5541] 'factor' in '#pragma HLS array_reshape' is ignored (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_video_mem.hpp:759:47)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp std=c++14 -target fpga  -directive=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/.systemc_flag -fix-errors D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.306 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp std=c++14 -target fpga  -directive=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/all.directive.json -fix-errors D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.023 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp std=c++14 -target fpga  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 > D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp.clang-tidy.loop-label.out.log 2> D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source D:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.738 sec.
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp -- -std=c++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1141:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1411:9)
Execute       send_msg_by_id WARNING @200-471@%s%s 2 xf_cv_subtract.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file xf_cv_subtract.cpp
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I D:/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.bc {-hls-platform-db-name=D:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp.clang.out.log 2> D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'src' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:517:30)
WARNING: [HLS 207-5292] unused parameter '_data' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:528:30)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:541:14)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:552:20)
WARNING: [HLS 207-5292] unused parameter 'stride' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1036:41)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1224:102)
WARNING: [HLS 207-5292] unused parameter 'index' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1530:34)
WARNING: [HLS 207-5292] unused parameter '_policytype' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:134:138)
WARNING: [HLS 207-5292] unused parameter '_policytype' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:152:138)
WARNING: [HLS 207-5292] unused parameter 'p' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:202:57)
WARNING: [HLS 207-5292] unused parameter 'comp_op' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:202:138)
WARNING: [HLS 207-5292] unused parameter 'p' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:213:57)
WARNING: [HLS 207-5292] unused parameter 'q' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:213:94)
WARNING: [HLS 207-5292] unused parameter 'comp_op' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:213:138)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.979 seconds; current allocated memory: 184.301 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.0.bc -args  "D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.g.bc"  
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.g.bc -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.0.bc > D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 0.541 sec.
Execute       run_link_or_opt -opt -out D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.1.lower.bc -args D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.1.lower.bc > D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.654 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.2.m1.bc -args D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsm_39.bc D:/Xilinx/Vitis_HLS/2024.1/win64/lib/libhlsmc++_39.bc -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.2.m1.bc > D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.58 sec.
Execute       run_link_or_opt -opt -out D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.3.fpc.bc -args D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=xf_cv_subtract -reflow-float-conversion 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=xf_cv_subtract -reflow-float-conversion -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.3.fpc.bc > D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.712 sec.
Execute       run_link_or_opt -out D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.4.m2.bc -args D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/llvm-link D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Xilinx/Vitis_HLS/2024.1/win64/lib/libfloatconversion_39.bc -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.4.m2.bc > D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.5.gdce.bc -args D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=xf_cv_subtract 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=xf_cv_subtract -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.5.gdce.bc > D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: D:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=xf_cv_subtract -mllvm -hls-db-dir -mllvm D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.5.gdce.bc -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Xilinx\Vitis_HLS\2024.1\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 8,321 Compile/Link D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,321 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 694 Unroll/Inline (step 1) D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 694 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 541 Unroll/Inline (step 2) D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 541 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 528 Unroll/Inline (step 3) D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 528 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 498 Unroll/Inline (step 4) D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 498 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 400 Array/Struct (step 1) D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 400 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 400 Array/Struct (step 2) D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 400 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 400 Array/Struct (step 3) D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 400 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 400 Array/Struct (step 4) D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 400 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 315 Array/Struct (step 5) D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 315 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 311 Performance (step 1) D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 311 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 307 Performance (step 2) D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 307 Performance (step 3) D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 307 Performance (step 4) D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 307 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 316 HW Transforms (step 1) D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 316 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 1.055 sec.
Execute       send_msg_by_id INFO @200-1995@%s%s%s 377 HW Transforms (step 2) D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-273] In function 'xf::cv::Mat<16, 1920, 1080, 1, 2>::Mat(int, int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:670:0)
WARNING: [HLS 214-273] In function 'xf::cv::Mat<16, 1920, 1080, 1, 2>::init(int, int, bool)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:605:0)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1920, 1080, 1, 2>::init(int, int, bool)' into 'xf::cv::Mat<16, 1920, 1080, 1, 2>::Mat(int, int)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:675:2)
INFO: [HLS 214-131] Inlining function 'void kernel_sub::apply<16>(PixelType<16>::name&, PixelType<16>::name&, PixelType<16>::name&, int)' into 'void xf::cv::xFarithm_proc<16, 1920, 1080, 3, 16, 1, 2, 2, 2, 10, 10, 1080, kernel_sub, 1>(xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Scalar<DataType<16, 1>::channel, unsigned char>, xf::cv::Mat<16, 1920, 1080, 1, 2>&, int, unsigned short, unsigned short)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:849:17)
INFO: [HLS 214-131] Inlining function 'xf::cv::Scalar<3, unsigned char>::Scalar(unsigned char)' into 'void xf::cv::subtract<0, 16, 1920, 1080, 1, 2, 2, 2>(xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Mat<16, 1920, 1080, 1, 2>&)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1017:48)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1920, 1080, 1, 2>::Mat(int, int)' into 'xf_cv_subtract(ap_uint<32>*, ap_uint<32>*, ap_uint<32>*)' (xf_cv_subtract.cpp:32:49)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1920, 1080, 1, 2>::Mat(int, int)' into 'xf_cv_subtract(ap_uint<32>*, ap_uint<32>*, ap_uint<32>*)' (xf_cv_subtract.cpp:33:52)
INFO: [HLS 214-131] Inlining function 'xf::cv::Mat<16, 1920, 1080, 1, 2>::Mat(int, int)' into 'xf_cv_subtract(ap_uint<32>*, ap_uint<32>*, ap_uint<32>*)' (xf_cv_subtract.cpp:34:52)
INFO: [HLS 214-377] Adding 'imgOutput' into disaggregation list because there's stream pragma applied on the struct field (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:468:5)
INFO: [HLS 214-377] Adding 'imgInput2' into disaggregation list because there's stream pragma applied on the struct field (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:468:5)
INFO: [HLS 214-377] Adding 'imgInput1' into disaggregation list because there's stream pragma applied on the struct field (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:468:5)
INFO: [HLS 214-377] Adding 'agg.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:253:9)
INFO: [HLS 214-210] Disaggregating variable 'imgOutput' (xf_cv_subtract.cpp:34:52)
INFO: [HLS 214-210] Disaggregating variable 'imgInput2' (xf_cv_subtract.cpp:33:52)
INFO: [HLS 214-210] Disaggregating variable 'imgInput1' (xf_cv_subtract.cpp:32:49)
INFO: [HLS 214-210] Disaggregating variable 'agg.tmp'
INFO: [HLS 214-291] Loop 'procLoop' is marked as complete unroll implied by the pipeline pragma (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:838:13)
WARNING: [HLS 214-398] Updating loop upper bound from 1920 to 1 for loop 'MMIterInLoop1' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1017:9) in function 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::Axi2AxiStream'. (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1011:0)
INFO: [HLS 214-186] Unrolling loop 'procLoop' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:838:13) in function 'xf::cv::xFarithm_proc<16, 1920, 1080, 3, 16, 1, 2, 2, 2, 10, 10, 1080, kernel_sub, 1>' completely with a factor of 3 (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:810:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIter<32, 16, 1920, 1080, 1, 2>::addrbound(int, int)' into 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::Axi2AxiStream(ap_uint<32>*, hls::stream<ap_uint<32>, 0>&, int, int, int, int) (.106)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1011:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::Array2xfMat(ap_uint<32>*, xf::cv::Mat<16, 1920, 1080, 1, 2>&, int) (.35.58.100)' into 'void xf::cv::Array2xfMat<32, 16, 1920, 1080, 1, 2>(ap_uint<32>*, xf::cv::Mat<16, 1920, 1080, 1, 2>&, int)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:834:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<24> xf::cv::Mat<16, 1920, 1080, 1, 2>::read<2, (void*)0>(int)' into 'void xf::cv::xFarithm_proc<16, 1920, 1080, 3, 16, 1, 2, 2, 2, 10, 10, 1080, kernel_sub, 1>(xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Scalar<DataType<16, 1>::channel, unsigned char>, xf::cv::Mat<16, 1920, 1080, 1, 2>&, int, unsigned short, unsigned short)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:810:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::Mat<16, 1920, 1080, 1, 2>::write<2, (void*)0>(int, ap_uint<24>)' into 'void xf::cv::xFarithm_proc<16, 1920, 1080, 3, 16, 1, 2, 2, 2, 10, 10, 1080, kernel_sub, 1>(xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Scalar<DataType<16, 1>::channel, unsigned char>, xf::cv::Mat<16, 1920, 1080, 1, 2>&, int, unsigned short, unsigned short)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:810:0)
INFO: [HLS 214-178] Inlining function 'void xf::cv::xFarithm_proc<16, 1920, 1080, 3, 16, 1, 2, 2, 2, 10, 10, 1080, kernel_sub, 1>(xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Scalar<DataType<16, 1>::channel, unsigned char>, xf::cv::Mat<16, 1920, 1080, 1, 2>&, int, unsigned short, unsigned short)' into 'void xf::cv::subtract<0, 16, 1920, 1080, 1, 2, 2, 2>(xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Mat<16, 1920, 1080, 1, 2>&, xf::cv::Mat<16, 1920, 1080, 1, 2>&)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:1000:0)
INFO: [HLS 214-178] Inlining function 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::xfMat2Array(xf::cv::Mat<16, 1920, 1080, 1, 2>&, ap_uint<32>*, int)' into 'void xf::cv::xfMat2Array<32, 16, 1920, 1080, 1, 2, 1>(xf::cv::Mat<16, 1920, 1080, 1, 2>&, ap_uint<32>*, int)' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_utility.hpp:824:0)
INFO: [HLS 214-115] Multiple burst reads of length 1555200 and bit width 32 in loop 'VITIS_LOOP_1021_1'(D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021:21)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'MMIterOutLoop2'(D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 13.87 seconds; current allocated memory: 185.965 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 185.965 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top xf_cv_subtract -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.0.bc -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 193.699 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.1.bc -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.2.prechk.bc -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 200.215 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.g.1.bc to D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.o.1.bc -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 1080 for loop 'MMIterOutCol' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1308:9) in function 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::MatStream2AxiStream<2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 1920 for loop 'MMIterOutRow' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1303:9) in function 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::MatStream2AxiStream<2>'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 1555200 for loop 'MMIterOutLoop2' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1381:9) in function 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::AxiStream2Axi'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 2073600 for loop 'MMIterInLoopRow' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1056:9) in function 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::AxiStream2MatStream<2>'.
WARNING: [XFORM 203-561] Updating loop upper bound from 810 to 1555200 for loop 'VITIS_LOOP_1021_1' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1023:9) in function 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::Axi2AxiStream'.
WARNING: [XFORM 203-561] Updating loop lower bound from 1 to 1555200 for loop 'VITIS_LOOP_1021_1' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1023:9) in function 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::Axi2AxiStream'.
WARNING: [HLS 200-805] An internal stream 'ldata' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1420) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'ldata' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1143) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::AxiStream2Mat' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1117:5), detected/extracted 1 process function(s): 
	 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::AxiStream2MatStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::Axi2Mat' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1143:5), detected/extracted 2 process function(s): 
	 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::Axi2AxiStream'
	 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::AxiStream2Mat'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::Mat2AxiStream' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1355:5), detected/extracted 1 process function(s): 
	 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::MatStream2AxiStream<2>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::Mat2Axi' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1420:5), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::Mat2AxiStream'
	 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::AxiStream2Axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf_cv_subtract' (xf_cv_subtract.cpp:21:1), detected/extracted 5 process function(s): 
	 'entry_proc1'
	 'xf::cv::Array2xfMat<32, 16, 1920, 1080, 1, 2>'
	 'xf::cv::Array2xfMat<32, 16, 1920, 1080, 1, 2>.1'
	 'xf::cv::subtract<0, 16, 1920, 1080, 1, 2, 2, 2>'
	 'xf::cv::xfMat2Array<32, 16, 1920, 1080, 1, 2, 1>'.
Command         transform done; 1.845 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.o.1.tmp.bc -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1066:25) to (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1073:13) in function 'xf::cv::MMIterIn<32, 16, 1920, 1080, 1, 2>::AxiStream2MatStream<2>'... converting 3 basic blocks.
Command         transform done; 0.103 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.952 seconds; current allocated memory: 225.934 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.o.2.bc -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'MMIterOutRow'(D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301:9) and 'MMIterOutCol'(D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1306:13) in function 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::MatStream2AxiStream<2>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'MMIterOutRow' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301:9) in function 'xf::cv::MMIterOut<32, 16, 1920, 1080, 1, 1, 2>::MatStream2AxiStream<2>'.
Execute           auto_get_db
Command         transform done; 0.12 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.o.3.bc -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 378.852 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 2.328 sec.
Command     elaborate done; 28.209 sec.
Execute     ap_eval exec zip -j D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.262 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'xf_cv_subtract' ...
Execute       ap_set_top_model xf_cv_subtract 
WARNING: [SYN 201-103] Legalizing function name 'AxiStream2MatStream<2>' to 'AxiStream2MatStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Array2xfMat<32, 16, 1920, 1080, 1, 2>' to 'Array2xfMat_32_16_1920_1080_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'Array2xfMat<32, 16, 1920, 1080, 1, 2>.1' to 'Array2xfMat_32_16_1920_1080_1_2_1'.
WARNING: [SYN 201-103] Legalizing function name 'subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop' to 'subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop'.
WARNING: [SYN 201-103] Legalizing function name 'subtract<0, 16, 1920, 1080, 1, 2, 2, 2>' to 'subtract_0_16_1920_1080_1_2_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol' to 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
WARNING: [SYN 201-103] Legalizing function name 'MatStream2AxiStream<2>' to 'MatStream2AxiStream_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'xfMat2Array<32, 16, 1920, 1080, 1, 2, 1>' to 'xfMat2Array_32_16_1920_1080_1_2_1_s'.
Execute       get_model_list xf_cv_subtract -filter all-wo-channel -topdown 
Execute       preproc_iomode -model xf_cv_subtract 
Execute       preproc_iomode -model xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> 
Execute       preproc_iomode -model Mat2Axi 
Execute       preproc_iomode -model AxiStream2Axi 
Execute       preproc_iomode -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       preproc_iomode -model Mat2AxiStream 
Execute       preproc_iomode -model MatStream2AxiStream<2> 
Execute       preproc_iomode -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       preproc_iomode -model entry_proc 
Execute       preproc_iomode -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2> 
Execute       preproc_iomode -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop 
Execute       preproc_iomode -model Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 
Execute       preproc_iomode -model Array2xfMat<32, 16, 1920, 1080, 1, 2> 
Execute       preproc_iomode -model Axi2Mat 
Execute       preproc_iomode -model AxiStream2Mat 
Execute       preproc_iomode -model AxiStream2MatStream<2> 
Execute       preproc_iomode -model Axi2AxiStream 
Execute       preproc_iomode -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       preproc_iomode -model entry_proc1 
Execute       create_clock 
Execute         ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       get_model_list xf_cv_subtract -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc1 Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<32, 16, 1920, 1080, 1, 2>} {Array2xfMat<32, 16, 1920, 1080, 1, 2>.1} {subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop} {subtract<0, 16, 1920, 1080, 1, 2, 2, 2>} entry_proc MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<32, 16, 1920, 1080, 1, 2, 1>} xf_cv_subtract
INFO-FLOW: Configuring Module : entry_proc1 ...
Execute       set_default_model entry_proc1 
Execute       apply_spec_resource_limit entry_proc1 
INFO-FLOW: Configuring Module : Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 ...
Execute       set_default_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       apply_spec_resource_limit Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO-FLOW: Configuring Module : Axi2AxiStream ...
Execute       set_default_model Axi2AxiStream 
Execute       apply_spec_resource_limit Axi2AxiStream 
INFO-FLOW: Configuring Module : AxiStream2MatStream<2> ...
Execute       set_default_model AxiStream2MatStream<2> 
Execute       apply_spec_resource_limit AxiStream2MatStream<2> 
INFO-FLOW: Configuring Module : AxiStream2Mat ...
Execute       set_default_model AxiStream2Mat 
Execute       apply_spec_resource_limit AxiStream2Mat 
INFO-FLOW: Configuring Module : Axi2Mat ...
Execute       set_default_model Axi2Mat 
Execute       apply_spec_resource_limit Axi2Mat 
INFO-FLOW: Configuring Module : Array2xfMat<32, 16, 1920, 1080, 1, 2> ...
Execute       set_default_model Array2xfMat<32, 16, 1920, 1080, 1, 2> 
Execute       apply_spec_resource_limit Array2xfMat<32, 16, 1920, 1080, 1, 2> 
INFO-FLOW: Configuring Module : Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 ...
Execute       set_default_model Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 
Execute       apply_spec_resource_limit Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 
INFO-FLOW: Configuring Module : subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop ...
Execute       set_default_model subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop 
Execute       apply_spec_resource_limit subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop 
INFO-FLOW: Configuring Module : subtract<0, 16, 1920, 1080, 1, 2, 2, 2> ...
Execute       set_default_model subtract<0, 16, 1920, 1080, 1, 2, 2, 2> 
Execute       apply_spec_resource_limit subtract<0, 16, 1920, 1080, 1, 2, 2, 2> 
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol ...
Execute       set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       apply_spec_resource_limit MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO-FLOW: Configuring Module : MatStream2AxiStream<2> ...
Execute       set_default_model MatStream2AxiStream<2> 
Execute       apply_spec_resource_limit MatStream2AxiStream<2> 
INFO-FLOW: Configuring Module : Mat2AxiStream ...
Execute       set_default_model Mat2AxiStream 
Execute       apply_spec_resource_limit Mat2AxiStream 
INFO-FLOW: Configuring Module : AxiStream2Axi_Pipeline_MMIterOutLoop2 ...
Execute       set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       apply_spec_resource_limit AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO-FLOW: Configuring Module : AxiStream2Axi ...
Execute       set_default_model AxiStream2Axi 
Execute       apply_spec_resource_limit AxiStream2Axi 
INFO-FLOW: Configuring Module : Mat2Axi ...
Execute       set_default_model Mat2Axi 
Execute       apply_spec_resource_limit Mat2Axi 
INFO-FLOW: Configuring Module : xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> ...
Execute       set_default_model xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> 
Execute       apply_spec_resource_limit xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> 
INFO-FLOW: Configuring Module : xf_cv_subtract ...
Execute       set_default_model xf_cv_subtract 
Execute       apply_spec_resource_limit xf_cv_subtract 
INFO-FLOW: Model list for preprocess: entry_proc1 Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<32, 16, 1920, 1080, 1, 2>} {Array2xfMat<32, 16, 1920, 1080, 1, 2>.1} {subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop} {subtract<0, 16, 1920, 1080, 1, 2, 2, 2>} entry_proc MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<32, 16, 1920, 1080, 1, 2, 1>} xf_cv_subtract
INFO-FLOW: Preprocessing Module: entry_proc1 ...
Execute       set_default_model entry_proc1 
Execute       cdfg_preprocess -model entry_proc1 
Execute       rtl_gen_preprocess entry_proc1 
INFO-FLOW: Preprocessing Module: Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 ...
Execute       set_default_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       cdfg_preprocess -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       rtl_gen_preprocess Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO-FLOW: Preprocessing Module: Axi2AxiStream ...
Execute       set_default_model Axi2AxiStream 
Execute       cdfg_preprocess -model Axi2AxiStream 
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_DSP' (D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:949->D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1012): '' does not exist or is optimized away.
Execute       rtl_gen_preprocess Axi2AxiStream 
INFO-FLOW: Preprocessing Module: AxiStream2MatStream<2> ...
Execute       set_default_model AxiStream2MatStream<2> 
Execute       cdfg_preprocess -model AxiStream2MatStream<2> 
Execute       rtl_gen_preprocess AxiStream2MatStream<2> 
INFO-FLOW: Preprocessing Module: AxiStream2Mat ...
Execute       set_default_model AxiStream2Mat 
Execute       cdfg_preprocess -model AxiStream2Mat 
Execute       rtl_gen_preprocess AxiStream2Mat 
INFO-FLOW: Preprocessing Module: Axi2Mat ...
Execute       set_default_model Axi2Mat 
Execute       cdfg_preprocess -model Axi2Mat 
Execute       rtl_gen_preprocess Axi2Mat 
INFO-FLOW: Preprocessing Module: Array2xfMat<32, 16, 1920, 1080, 1, 2> ...
Execute       set_default_model Array2xfMat<32, 16, 1920, 1080, 1, 2> 
Execute       cdfg_preprocess -model Array2xfMat<32, 16, 1920, 1080, 1, 2> 
Execute       rtl_gen_preprocess Array2xfMat<32, 16, 1920, 1080, 1, 2> 
INFO-FLOW: Preprocessing Module: Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 ...
Execute       set_default_model Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 
Execute       cdfg_preprocess -model Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 
Execute       rtl_gen_preprocess Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 
INFO-FLOW: Preprocessing Module: subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop ...
Execute       set_default_model subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop 
Execute       cdfg_preprocess -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop 
Execute       rtl_gen_preprocess subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop 
INFO-FLOW: Preprocessing Module: subtract<0, 16, 1920, 1080, 1, 2, 2, 2> ...
Execute       set_default_model subtract<0, 16, 1920, 1080, 1, 2, 2, 2> 
Execute       cdfg_preprocess -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2> 
Execute       rtl_gen_preprocess subtract<0, 16, 1920, 1080, 1, 2, 2, 2> 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol ...
Execute       set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       cdfg_preprocess -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       rtl_gen_preprocess MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO-FLOW: Preprocessing Module: MatStream2AxiStream<2> ...
Execute       set_default_model MatStream2AxiStream<2> 
Execute       cdfg_preprocess -model MatStream2AxiStream<2> 
Execute       rtl_gen_preprocess MatStream2AxiStream<2> 
INFO-FLOW: Preprocessing Module: Mat2AxiStream ...
Execute       set_default_model Mat2AxiStream 
Execute       cdfg_preprocess -model Mat2AxiStream 
Execute       rtl_gen_preprocess Mat2AxiStream 
INFO-FLOW: Preprocessing Module: AxiStream2Axi_Pipeline_MMIterOutLoop2 ...
Execute       set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       cdfg_preprocess -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       rtl_gen_preprocess AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO-FLOW: Preprocessing Module: AxiStream2Axi ...
Execute       set_default_model AxiStream2Axi 
Execute       cdfg_preprocess -model AxiStream2Axi 
Execute       rtl_gen_preprocess AxiStream2Axi 
INFO-FLOW: Preprocessing Module: Mat2Axi ...
Execute       set_default_model Mat2Axi 
Execute       cdfg_preprocess -model Mat2Axi 
Execute       rtl_gen_preprocess Mat2Axi 
INFO-FLOW: Preprocessing Module: xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> ...
Execute       set_default_model xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> 
Execute       cdfg_preprocess -model xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> 
Execute       rtl_gen_preprocess xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> 
INFO-FLOW: Preprocessing Module: xf_cv_subtract ...
Execute       set_default_model xf_cv_subtract 
Execute       cdfg_preprocess -model xf_cv_subtract 
Execute       rtl_gen_preprocess xf_cv_subtract 
INFO-FLOW: Model list for synthesis: entry_proc1 Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<32, 16, 1920, 1080, 1, 2>} {Array2xfMat<32, 16, 1920, 1080, 1, 2>.1} {subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop} {subtract<0, 16, 1920, 1080, 1, 2, 2, 2>} entry_proc MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<32, 16, 1920, 1080, 1, 2, 1>} xf_cv_subtract
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc1 
Execute       schedule -model entry_proc1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 381.500 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc1.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc1.
Execute       set_default_model entry_proc1 
Execute       bind -model entry_proc1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 382.707 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc1.bind.adb -f 
INFO-FLOW: Finish binding entry_proc1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       schedule -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_1021_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_1021_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.304 seconds; current allocated memory: 383.934 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.
Execute       set_default_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       bind -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 384.133 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.bind.adb -f 
INFO-FLOW: Finish binding Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2AxiStream 
Execute       schedule -model Axi2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 384.191 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2AxiStream.
Execute       set_default_model Axi2AxiStream 
Execute       bind -model Axi2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 384.238 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Axi2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AxiStream2MatStream<2> 
Execute       schedule -model AxiStream2MatStream<2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterInLoopRow'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'MMIterInLoopRow'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 384.922 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2MatStream_2_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2MatStream_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2MatStream<2>.
Execute       set_default_model AxiStream2MatStream<2> 
Execute       bind -model AxiStream2MatStream<2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 385.391 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2MatStream_2_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2MatStream_2_s.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2MatStream<2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AxiStream2Mat 
Execute       schedule -model AxiStream2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 385.523 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Mat.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Mat.
Execute       set_default_model AxiStream2Mat 
Execute       bind -model AxiStream2Mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 385.531 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Mat.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Mat.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Axi2Mat 
Execute       schedule -model Axi2Mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.698 seconds; current allocated memory: 385.547 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2Mat.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2Mat.sched.adb -f 
INFO-FLOW: Finish scheduling Axi2Mat.
Execute       set_default_model Axi2Mat 
Execute       bind -model Axi2Mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 385.551 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2Mat.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2Mat.bind.adb -f 
INFO-FLOW: Finish binding Axi2Mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat_32_16_1920_1080_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Array2xfMat<32, 16, 1920, 1080, 1, 2> 
Execute       schedule -model Array2xfMat<32, 16, 1920, 1080, 1, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 385.586 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat<32, 16, 1920, 1080, 1, 2>.
Execute       set_default_model Array2xfMat<32, 16, 1920, 1080, 1, 2> 
Execute       bind -model Array2xfMat<32, 16, 1920, 1080, 1, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 385.613 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_s.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat<32, 16, 1920, 1080, 1, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Array2xfMat_32_16_1920_1080_1_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 
Execute       schedule -model Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 385.863 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_1.sched.adb -f 
INFO-FLOW: Finish scheduling Array2xfMat<32, 16, 1920, 1080, 1, 2>.1.
Execute       set_default_model Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 
Execute       bind -model Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 385.969 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_1.bind.adb -f 
INFO-FLOW: Finish binding Array2xfMat<32, 16, 1920, 1080, 1, 2>.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop 
Execute       schedule -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'colLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'colLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 386.367 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop.sched.adb -f 
INFO-FLOW: Finish scheduling subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop.
Execute       set_default_model subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop 
Execute       bind -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 386.555 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop.bind.adb -f 
INFO-FLOW: Finish binding subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subtract_0_16_1920_1080_1_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model subtract<0, 16, 1920, 1080, 1, 2, 2, 2> 
Execute       schedule -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 386.848 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling subtract<0, 16, 1920, 1080, 1, 2, 2, 2>.
Execute       set_default_model subtract<0, 16, 1920, 1080, 1, 2, 2, 2> 
Execute       bind -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.699 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.714 seconds; current allocated memory: 386.898 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_s.bind.adb -f 
INFO-FLOW: Finish binding subtract<0, 16, 1920, 1080, 1, 2, 2, 2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 386.918 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 386.918 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       schedule -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'MMIterOutRow_MMIterOutCol'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 387.434 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.sched.adb -f 
INFO-FLOW: Finish scheduling MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol.
Execute       set_default_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       bind -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 387.434 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.bind.adb -f 
INFO-FLOW: Finish binding MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MatStream2AxiStream<2> 
Execute       schedule -model MatStream2AxiStream<2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 387.508 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_s.sched.adb -f 
INFO-FLOW: Finish scheduling MatStream2AxiStream<2>.
Execute       set_default_model MatStream2AxiStream<2> 
Execute       bind -model MatStream2AxiStream<2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 387.566 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_s.bind.adb -f 
INFO-FLOW: Finish binding MatStream2AxiStream<2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2AxiStream 
Execute       schedule -model Mat2AxiStream 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 387.586 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2AxiStream.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2AxiStream.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2AxiStream.
Execute       set_default_model Mat2AxiStream 
Execute       bind -model Mat2AxiStream 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 387.586 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2AxiStream.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2AxiStream.bind.adb -f 
INFO-FLOW: Finish binding Mat2AxiStream.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       schedule -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MMIterOutLoop2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'MMIterOutLoop2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 387.844 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Axi_Pipeline_MMIterOutLoop2.
Execute       set_default_model AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       bind -model AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 388.031 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Axi_Pipeline_MMIterOutLoop2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AxiStream2Axi 
Execute       schedule -model AxiStream2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 388.062 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling AxiStream2Axi.
Execute       set_default_model AxiStream2Axi 
Execute       bind -model AxiStream2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 388.066 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi.bind.adb -f 
INFO-FLOW: Finish binding AxiStream2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Mat2Axi 
Execute       schedule -model Mat2Axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 388.066 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2Axi.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2Axi.sched.adb -f 
INFO-FLOW: Finish scheduling Mat2Axi.
Execute       set_default_model Mat2Axi 
Execute       bind -model Mat2Axi 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 388.188 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2Axi.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2Axi.bind.adb -f 
INFO-FLOW: Finish binding Mat2Axi.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2Array_32_16_1920_1080_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> 
Execute       schedule -model xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 388.285 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xfMat2Array_32_16_1920_1080_1_2_1_s.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xfMat2Array_32_16_1920_1080_1_2_1_s.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2Array<32, 16, 1920, 1080, 1, 2, 1>.
Execute       set_default_model xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> 
Execute       bind -model xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 388.289 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xfMat2Array_32_16_1920_1080_1_2_1_s.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xfMat2Array_32_16_1920_1080_1_2_1_s.bind.adb -f 
INFO-FLOW: Finish binding xfMat2Array<32, 16, 1920, 1080, 1, 2, 1>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xf_cv_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xf_cv_subtract 
Execute       schedule -model xf_cv_subtract 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0 (from entry_proc1_U0 to xfMat2Array_32_16_1920_1080_1_2_1_U0) to 3 to improve performance and/or avoid deadlocks.
Command       schedule done; 1.611 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.643 seconds; current allocated memory: 388.566 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.sched.adb -f 
INFO-FLOW: Finish scheduling xf_cv_subtract.
Execute       set_default_model xf_cv_subtract 
Execute       bind -model xf_cv_subtract 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 388.680 MB.
Execute       syn_report -verbosereport -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.bind.adb -f 
INFO-FLOW: Finish binding xf_cv_subtract.
Execute       get_model_list xf_cv_subtract -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc1 
Execute       rtl_gen_preprocess Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       rtl_gen_preprocess Axi2AxiStream 
Execute       rtl_gen_preprocess AxiStream2MatStream<2> 
Execute       rtl_gen_preprocess AxiStream2Mat 
Execute       rtl_gen_preprocess Axi2Mat 
Execute       rtl_gen_preprocess Array2xfMat<32, 16, 1920, 1080, 1, 2> 
Execute       rtl_gen_preprocess Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 
Execute       rtl_gen_preprocess subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop 
Execute       rtl_gen_preprocess subtract<0, 16, 1920, 1080, 1, 2, 2, 2> 
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       rtl_gen_preprocess MatStream2AxiStream<2> 
Execute       rtl_gen_preprocess Mat2AxiStream 
Execute       rtl_gen_preprocess AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       rtl_gen_preprocess AxiStream2Axi 
Execute       rtl_gen_preprocess Mat2Axi 
Execute       rtl_gen_preprocess xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> 
Execute       rtl_gen_preprocess xf_cv_subtract 
INFO-FLOW: Model list for RTL generation: entry_proc1 Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<32, 16, 1920, 1080, 1, 2>} {Array2xfMat<32, 16, 1920, 1080, 1, 2>.1} {subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop} {subtract<0, 16, 1920, 1080, 1, 2, 2, 2>} entry_proc MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<32, 16, 1920, 1080, 1, 2, 1>} xf_cv_subtract
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc1 -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 389.875 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc1 -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_entry_proc1 
Execute       gen_rtl entry_proc1 -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_entry_proc1 
Execute       syn_report -csynth -model entry_proc1 -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/entry_proc1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model entry_proc1 -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/entry_proc1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model entry_proc1 -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model entry_proc1 -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc1.adb 
Execute       db_write -model entry_proc1 -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc1 -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1' pipeline 'VITIS_LOOP_1021_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1/m_axi_gmem0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 392.098 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       gen_rtl Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
Execute       syn_report -csynth -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.adb 
Execute       db_write -model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Axi2AxiStream -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 393.008 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2AxiStream -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_Axi2AxiStream 
Execute       gen_rtl Axi2AxiStream -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_Axi2AxiStream 
Execute       syn_report -csynth -model Axi2AxiStream -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/Axi2AxiStream_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Axi2AxiStream -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/Axi2AxiStream_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Axi2AxiStream -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Axi2AxiStream -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream.adb 
Execute       db_write -model Axi2AxiStream -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Axi2AxiStream -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2MatStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model AxiStream2MatStream<2> -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2MatStream_2_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2MatStream_2_s' pipeline 'MMIterInLoopRow' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2MatStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.657 seconds; current allocated memory: 394.445 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl AxiStream2MatStream<2> -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_AxiStream2MatStream_2_s 
Execute       gen_rtl AxiStream2MatStream<2> -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_AxiStream2MatStream_2_s 
Execute       syn_report -csynth -model AxiStream2MatStream<2> -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/AxiStream2MatStream_2_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model AxiStream2MatStream<2> -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/AxiStream2MatStream_2_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model AxiStream2MatStream<2> -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2MatStream_2_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model AxiStream2MatStream<2> -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2MatStream_2_s.adb 
Execute       db_write -model AxiStream2MatStream<2> -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AxiStream2MatStream<2> -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2MatStream_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model AxiStream2Mat -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Mat.compgen.tcl 
WARNING: [HLS 200-656] Deadlocks can occur since process AxiStream2MatStream<2> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 396.102 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl AxiStream2Mat -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_AxiStream2Mat 
Execute       gen_rtl AxiStream2Mat -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_AxiStream2Mat 
Execute       syn_report -csynth -model AxiStream2Mat -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/AxiStream2Mat_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model AxiStream2Mat -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/AxiStream2Mat_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model AxiStream2Mat -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Mat.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model AxiStream2Mat -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Mat.adb 
Execute       db_write -model AxiStream2Mat -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AxiStream2Mat -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Axi2Mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Axi2Mat -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2Mat.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Axi2Mat/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Axi2Mat'.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(xf_cv_subtract_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AxiStream2Mat_U0_U(xf_cv_subtract_start_for_AxiStream2Mat_U0)' using Shift Registers.
Command       create_rtl_model done; 0.112 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 397.305 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl Axi2Mat -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_Axi2Mat 
Execute       gen_rtl Axi2Mat -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_Axi2Mat 
Execute       syn_report -csynth -model Axi2Mat -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/Axi2Mat_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Axi2Mat -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/Axi2Mat_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Axi2Mat -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2Mat.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Axi2Mat -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2Mat.adb 
Execute       db_write -model Axi2Mat -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Axi2Mat -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2Mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat_32_16_1920_1080_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Array2xfMat<32, 16, 1920, 1080, 1, 2> -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat_32_16_1920_1080_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 397.797 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl Array2xfMat<32, 16, 1920, 1080, 1, 2> -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_Array2xfMat_32_16_1920_1080_1_2_s 
Execute       gen_rtl Array2xfMat<32, 16, 1920, 1080, 1, 2> -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_Array2xfMat_32_16_1920_1080_1_2_s 
Execute       syn_report -csynth -model Array2xfMat<32, 16, 1920, 1080, 1, 2> -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/Array2xfMat_32_16_1920_1080_1_2_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Array2xfMat<32, 16, 1920, 1080, 1, 2> -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/Array2xfMat_32_16_1920_1080_1_2_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Array2xfMat<32, 16, 1920, 1080, 1, 2> -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Array2xfMat<32, 16, 1920, 1080, 1, 2> -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_s.adb 
Execute       db_write -model Array2xfMat<32, 16, 1920, 1080, 1, 2> -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Array2xfMat<32, 16, 1920, 1080, 1, 2> -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Array2xfMat_32_16_1920_1080_1_2_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Array2xfMat_32_16_1920_1080_1_2_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.527 seconds; current allocated memory: 398.340 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_Array2xfMat_32_16_1920_1080_1_2_1 
Execute       gen_rtl Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_Array2xfMat_32_16_1920_1080_1_2_1 
Execute       syn_report -csynth -model Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/Array2xfMat_32_16_1920_1080_1_2_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/Array2xfMat_32_16_1920_1080_1_2_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_1.adb 
Execute       db_write -model Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Array2xfMat<32, 16, 1920, 1080, 1, 2>.1 -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop' pipeline 'colLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 399.148 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop 
Execute       gen_rtl subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop 
Execute       syn_report -csynth -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop.adb 
Execute       db_write -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subtract_0_16_1920_1080_1_2_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model subtract<0, 16, 1920, 1080, 1, 2, 2, 2> -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'subtract_0_16_1920_1080_1_2_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.111 seconds; current allocated memory: 399.969 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl subtract<0, 16, 1920, 1080, 1, 2, 2, 2> -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_subtract_0_16_1920_1080_1_2_2_2_s 
Execute       gen_rtl subtract<0, 16, 1920, 1080, 1, 2, 2, 2> -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_subtract_0_16_1920_1080_1_2_2_2_s 
Execute       syn_report -csynth -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2> -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/subtract_0_16_1920_1080_1_2_2_2_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2> -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/subtract_0_16_1920_1080_1_2_2_2_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2> -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2> -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_s.adb 
Execute       db_write -model subtract<0, 16, 1920, 1080, 1, 2, 2, 2> -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info subtract<0, 16, 1920, 1080, 1, 2, 2, 2> -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 400.449 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_entry_proc 
Execute       syn_report -csynth -model entry_proc -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model entry_proc -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model entry_proc -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model entry_proc -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol' pipeline 'MMIterOutRow_MMIterOutCol' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 401.465 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       gen_rtl MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol 
Execute       syn_report -csynth -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.adb 
Execute       db_write -model MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MatStream2AxiStream_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model MatStream2AxiStream<2> -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MatStream2AxiStream_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.132 seconds; current allocated memory: 402.895 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl MatStream2AxiStream<2> -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_MatStream2AxiStream_2_s 
Execute       gen_rtl MatStream2AxiStream<2> -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_MatStream2AxiStream_2_s 
Execute       syn_report -csynth -model MatStream2AxiStream<2> -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/MatStream2AxiStream_2_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model MatStream2AxiStream<2> -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/MatStream2AxiStream_2_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model MatStream2AxiStream<2> -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model MatStream2AxiStream<2> -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_s.adb 
Execute       db_write -model MatStream2AxiStream<2> -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MatStream2AxiStream<2> -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2AxiStream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Mat2AxiStream -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2AxiStream.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2AxiStream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 403.586 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2AxiStream -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_Mat2AxiStream 
Execute       gen_rtl Mat2AxiStream -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_Mat2AxiStream 
Execute       syn_report -csynth -model Mat2AxiStream -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/Mat2AxiStream_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Mat2AxiStream -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/Mat2AxiStream_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Mat2AxiStream -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2AxiStream.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Mat2AxiStream -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2AxiStream.adb 
Execute       db_write -model Mat2AxiStream -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Mat2AxiStream -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2AxiStream 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model AxiStream2Axi_Pipeline_MMIterOutLoop2 -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AxiStream2Axi_Pipeline_MMIterOutLoop2' pipeline 'MMIterOutLoop2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'AxiStream2Axi_Pipeline_MMIterOutLoop2/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi_Pipeline_MMIterOutLoop2'.
Command       create_rtl_model done; 1.375 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.435 seconds; current allocated memory: 403.996 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl AxiStream2Axi_Pipeline_MMIterOutLoop2 -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       gen_rtl AxiStream2Axi_Pipeline_MMIterOutLoop2 -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_AxiStream2Axi_Pipeline_MMIterOutLoop2 
Execute       syn_report -csynth -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/AxiStream2Axi_Pipeline_MMIterOutLoop2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/AxiStream2Axi_Pipeline_MMIterOutLoop2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.adb 
Execute       db_write -model AxiStream2Axi_Pipeline_MMIterOutLoop2 -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AxiStream2Axi_Pipeline_MMIterOutLoop2 -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AxiStream2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model AxiStream2Axi -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AxiStream2Axi'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 405.043 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl AxiStream2Axi -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_AxiStream2Axi 
Execute       gen_rtl AxiStream2Axi -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_AxiStream2Axi 
Execute       syn_report -csynth -model AxiStream2Axi -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/AxiStream2Axi_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model AxiStream2Axi -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/AxiStream2Axi_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model AxiStream2Axi -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model AxiStream2Axi -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi.adb 
Execute       db_write -model AxiStream2Axi -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AxiStream2Axi -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Mat2Axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model Mat2Axi -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2Axi.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Mat2Axi/m_axi_gmem2_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Mat2Axi'.
INFO: [RTMG 210-285] Implementing FIFO 'dout_c_U(xf_cv_subtract_fifo_w64_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'ldata_U(xf_cv_subtract_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AxiStream2Axi_U0_U(xf_cv_subtract_start_for_AxiStream2Axi_U0)' using Shift Registers.
Command       create_rtl_model done; 1.71 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.811 seconds; current allocated memory: 406.434 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl Mat2Axi -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_Mat2Axi 
Execute       gen_rtl Mat2Axi -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_Mat2Axi 
Execute       syn_report -csynth -model Mat2Axi -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/Mat2Axi_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model Mat2Axi -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/Mat2Axi_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model Mat2Axi -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2Axi.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model Mat2Axi -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2Axi.adb 
Execute       db_write -model Mat2Axi -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info Mat2Axi -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2Axi 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2Array_32_16_1920_1080_1_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> -top_prefix xf_cv_subtract_ -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xfMat2Array_32_16_1920_1080_1_2_1_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2Array_32_16_1920_1080_1_2_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 406.672 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract_xfMat2Array_32_16_1920_1080_1_2_1_s 
Execute       gen_rtl xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract_xfMat2Array_32_16_1920_1080_1_2_1_s 
Execute       syn_report -csynth -model xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/xfMat2Array_32_16_1920_1080_1_2_1_s_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/xfMat2Array_32_16_1920_1080_1_2_1_s_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xfMat2Array_32_16_1920_1080_1_2_1_s.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xfMat2Array_32_16_1920_1080_1_2_1_s.adb 
Execute       db_write -model xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info xfMat2Array<32, 16, 1920, 1080, 1, 2, 1> -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xfMat2Array_32_16_1920_1080_1_2_1_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xf_cv_subtract' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model xf_cv_subtract -top_prefix  -sub_prefix xf_cv_subtract_ -mg_file D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/img_in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/img_in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'xf_cv_subtract/img_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'xf_cv_subtract' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_in1', 'img_in2', 'img_out' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'xf_cv_subtract'.
INFO: [RTMG 210-285] Implementing FIFO 'img_out_c_U(xf_cv_subtract_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput1_data_U(xf_cv_subtract_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput2_data_U(xf_cv_subtract_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput_data_U(xf_cv_subtract_fifo_w24_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0_U(xf_cv_subtract_start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_subtract_0_16_1920_1080_1_2_2_2_U0_U(xf_cv_subtract_start_for_subtract_0_16_1920_1080_1_2_2_2_U0)' using Shift Registers.
Command       create_rtl_model done; 0.161 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 409.324 MB.
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       gen_rtl xf_cv_subtract -istop -style xilinx -f -lang vhdl -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/vhdl/xf_cv_subtract 
Execute       gen_rtl xf_cv_subtract -istop -style xilinx -f -lang vlog -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/verilog/xf_cv_subtract 
Execute       syn_report -csynth -model xf_cv_subtract -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/xf_cv_subtract_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model xf_cv_subtract -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/xf_cv_subtract_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model xf_cv_subtract -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model xf_cv_subtract -f -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.adb 
Execute       db_write -model xf_cv_subtract -bindview -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info xf_cv_subtract -p D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract 
Execute       export_constraint_db -f -tool general -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.constraint.tcl 
Execute       syn_report -designview -model xf_cv_subtract -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.design.xml 
Execute       syn_report -csynthDesign -model xf_cv_subtract -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth.rpt -MHOut D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model xf_cv_subtract -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model xf_cv_subtract -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.protoinst 
Execute       sc_get_clocks xf_cv_subtract 
Execute       sc_get_portdomain xf_cv_subtract 
INFO-FLOW: Model list for RTL component generation: entry_proc1 Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream AxiStream2MatStream<2> AxiStream2Mat Axi2Mat {Array2xfMat<32, 16, 1920, 1080, 1, 2>} {Array2xfMat<32, 16, 1920, 1080, 1, 2>.1} {subtract<0, 16, 1920, 1080, 1, 2, 2, 2>_Pipeline_colLoop} {subtract<0, 16, 1920, 1080, 1, 2, 2, 2>} entry_proc MatStream2AxiStream<2>_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream<2> Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi {xfMat2Array<32, 16, 1920, 1080, 1, 2, 1>} xf_cv_subtract
INFO-FLOW: Handling components in module [entry_proc1] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc1.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.compgen.tcl 
INFO-FLOW: Found component xf_cv_subtract_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model xf_cv_subtract_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Axi2AxiStream] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream.compgen.tcl 
INFO-FLOW: Handling components in module [AxiStream2MatStream_2_s] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2MatStream_2_s.compgen.tcl 
INFO-FLOW: Found component xf_cv_subtract_flow_control_loop_delay_pipe.
INFO-FLOW: Append model xf_cv_subtract_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [AxiStream2Mat] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Mat.compgen.tcl 
INFO-FLOW: Handling components in module [Axi2Mat] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2Mat.compgen.tcl 
INFO-FLOW: Found component xf_cv_subtract_fifo_w32_d2_S.
INFO-FLOW: Append model xf_cv_subtract_fifo_w32_d2_S
INFO-FLOW: Found component xf_cv_subtract_start_for_AxiStream2Mat_U0.
INFO-FLOW: Append model xf_cv_subtract_start_for_AxiStream2Mat_U0
INFO-FLOW: Handling components in module [Array2xfMat_32_16_1920_1080_1_2_s] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [Array2xfMat_32_16_1920_1080_1_2_1] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_1.compgen.tcl 
INFO-FLOW: Handling components in module [subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop.compgen.tcl 
INFO-FLOW: Found component xf_cv_subtract_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model xf_cv_subtract_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [subtract_0_16_1920_1080_1_2_2_2_s] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.compgen.tcl 
INFO-FLOW: Found component xf_cv_subtract_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model xf_cv_subtract_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [MatStream2AxiStream_2_s] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_s.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2AxiStream] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2AxiStream.compgen.tcl 
INFO-FLOW: Handling components in module [AxiStream2Axi_Pipeline_MMIterOutLoop2] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.compgen.tcl 
INFO-FLOW: Found component xf_cv_subtract_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model xf_cv_subtract_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AxiStream2Axi] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi.compgen.tcl 
INFO-FLOW: Handling components in module [Mat2Axi] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2Axi.compgen.tcl 
INFO-FLOW: Found component xf_cv_subtract_fifo_w64_d3_S.
INFO-FLOW: Append model xf_cv_subtract_fifo_w64_d3_S
INFO-FLOW: Found component xf_cv_subtract_fifo_w32_d2_S_x.
INFO-FLOW: Append model xf_cv_subtract_fifo_w32_d2_S_x
INFO-FLOW: Found component xf_cv_subtract_start_for_AxiStream2Axi_U0.
INFO-FLOW: Append model xf_cv_subtract_start_for_AxiStream2Axi_U0
INFO-FLOW: Handling components in module [xfMat2Array_32_16_1920_1080_1_2_1_s] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xfMat2Array_32_16_1920_1080_1_2_1_s.compgen.tcl 
INFO-FLOW: Handling components in module [xf_cv_subtract] ... 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.compgen.tcl 
INFO-FLOW: Found component xf_cv_subtract_fifo_w64_d4_S.
INFO-FLOW: Append model xf_cv_subtract_fifo_w64_d4_S
INFO-FLOW: Found component xf_cv_subtract_fifo_w24_d2_S.
INFO-FLOW: Append model xf_cv_subtract_fifo_w24_d2_S
INFO-FLOW: Found component xf_cv_subtract_fifo_w24_d2_S.
INFO-FLOW: Append model xf_cv_subtract_fifo_w24_d2_S
INFO-FLOW: Found component xf_cv_subtract_fifo_w24_d2_S.
INFO-FLOW: Append model xf_cv_subtract_fifo_w24_d2_S
INFO-FLOW: Found component xf_cv_subtract_start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0.
INFO-FLOW: Append model xf_cv_subtract_start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0
INFO-FLOW: Found component xf_cv_subtract_start_for_subtract_0_16_1920_1080_1_2_2_2_U0.
INFO-FLOW: Append model xf_cv_subtract_start_for_subtract_0_16_1920_1080_1_2_2_2_U0
INFO-FLOW: Found component xf_cv_subtract_gmem0_m_axi.
INFO-FLOW: Append model xf_cv_subtract_gmem0_m_axi
INFO-FLOW: Found component xf_cv_subtract_gmem1_m_axi.
INFO-FLOW: Append model xf_cv_subtract_gmem1_m_axi
INFO-FLOW: Found component xf_cv_subtract_gmem2_m_axi.
INFO-FLOW: Append model xf_cv_subtract_gmem2_m_axi
INFO-FLOW: Found component xf_cv_subtract_control_s_axi.
INFO-FLOW: Append model xf_cv_subtract_control_s_axi
INFO-FLOW: Append model entry_proc1
INFO-FLOW: Append model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
INFO-FLOW: Append model Axi2AxiStream
INFO-FLOW: Append model AxiStream2MatStream_2_s
INFO-FLOW: Append model AxiStream2Mat
INFO-FLOW: Append model Axi2Mat
INFO-FLOW: Append model Array2xfMat_32_16_1920_1080_1_2_s
INFO-FLOW: Append model Array2xfMat_32_16_1920_1080_1_2_1
INFO-FLOW: Append model subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop
INFO-FLOW: Append model subtract_0_16_1920_1080_1_2_2_2_s
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
INFO-FLOW: Append model MatStream2AxiStream_2_s
INFO-FLOW: Append model Mat2AxiStream
INFO-FLOW: Append model AxiStream2Axi_Pipeline_MMIterOutLoop2
INFO-FLOW: Append model AxiStream2Axi
INFO-FLOW: Append model Mat2Axi
INFO-FLOW: Append model xfMat2Array_32_16_1920_1080_1_2_1_s
INFO-FLOW: Append model xf_cv_subtract
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: xf_cv_subtract_flow_control_loop_pipe_sequential_init xf_cv_subtract_flow_control_loop_delay_pipe xf_cv_subtract_fifo_w32_d2_S xf_cv_subtract_start_for_AxiStream2Mat_U0 xf_cv_subtract_flow_control_loop_pipe_sequential_init xf_cv_subtract_flow_control_loop_pipe_sequential_init xf_cv_subtract_flow_control_loop_pipe_sequential_init xf_cv_subtract_fifo_w64_d3_S xf_cv_subtract_fifo_w32_d2_S_x xf_cv_subtract_start_for_AxiStream2Axi_U0 xf_cv_subtract_fifo_w64_d4_S xf_cv_subtract_fifo_w24_d2_S xf_cv_subtract_fifo_w24_d2_S xf_cv_subtract_fifo_w24_d2_S xf_cv_subtract_start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0 xf_cv_subtract_start_for_subtract_0_16_1920_1080_1_2_2_2_U0 xf_cv_subtract_gmem0_m_axi xf_cv_subtract_gmem1_m_axi xf_cv_subtract_gmem2_m_axi xf_cv_subtract_control_s_axi entry_proc1 Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 Axi2AxiStream AxiStream2MatStream_2_s AxiStream2Mat Axi2Mat Array2xfMat_32_16_1920_1080_1_2_s Array2xfMat_32_16_1920_1080_1_2_1 subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop subtract_0_16_1920_1080_1_2_2_2_s entry_proc MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol MatStream2AxiStream_2_s Mat2AxiStream AxiStream2Axi_Pipeline_MMIterOutLoop2 AxiStream2Axi Mat2Axi xfMat2Array_32_16_1920_1080_1_2_1_s xf_cv_subtract
INFO-FLOW: Generating D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model xf_cv_subtract_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model xf_cv_subtract_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model xf_cv_subtract_fifo_w32_d2_S
INFO-FLOW: To file: write model xf_cv_subtract_start_for_AxiStream2Mat_U0
INFO-FLOW: To file: write model xf_cv_subtract_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model xf_cv_subtract_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model xf_cv_subtract_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model xf_cv_subtract_fifo_w64_d3_S
INFO-FLOW: To file: write model xf_cv_subtract_fifo_w32_d2_S_x
INFO-FLOW: To file: write model xf_cv_subtract_start_for_AxiStream2Axi_U0
INFO-FLOW: To file: write model xf_cv_subtract_fifo_w64_d4_S
INFO-FLOW: To file: write model xf_cv_subtract_fifo_w24_d2_S
INFO-FLOW: To file: write model xf_cv_subtract_fifo_w24_d2_S
INFO-FLOW: To file: write model xf_cv_subtract_fifo_w24_d2_S
INFO-FLOW: To file: write model xf_cv_subtract_start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0
INFO-FLOW: To file: write model xf_cv_subtract_start_for_subtract_0_16_1920_1080_1_2_2_2_U0
INFO-FLOW: To file: write model xf_cv_subtract_gmem0_m_axi
INFO-FLOW: To file: write model xf_cv_subtract_gmem1_m_axi
INFO-FLOW: To file: write model xf_cv_subtract_gmem2_m_axi
INFO-FLOW: To file: write model xf_cv_subtract_control_s_axi
INFO-FLOW: To file: write model entry_proc1
INFO-FLOW: To file: write model Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
INFO-FLOW: To file: write model Axi2AxiStream
INFO-FLOW: To file: write model AxiStream2MatStream_2_s
INFO-FLOW: To file: write model AxiStream2Mat
INFO-FLOW: To file: write model Axi2Mat
INFO-FLOW: To file: write model Array2xfMat_32_16_1920_1080_1_2_s
INFO-FLOW: To file: write model Array2xfMat_32_16_1920_1080_1_2_1
INFO-FLOW: To file: write model subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop
INFO-FLOW: To file: write model subtract_0_16_1920_1080_1_2_2_2_s
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
INFO-FLOW: To file: write model MatStream2AxiStream_2_s
INFO-FLOW: To file: write model Mat2AxiStream
INFO-FLOW: To file: write model AxiStream2Axi_Pipeline_MMIterOutLoop2
INFO-FLOW: To file: write model AxiStream2Axi
INFO-FLOW: To file: write model Mat2Axi
INFO-FLOW: To file: write model xfMat2Array_32_16_1920_1080_1_2_1_s
INFO-FLOW: To file: write model xf_cv_subtract
INFO-FLOW: Generating D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.119 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/vhdl' dstVlogDir='D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/vlog' tclDir='D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db' modelList='xf_cv_subtract_flow_control_loop_pipe_sequential_init
xf_cv_subtract_flow_control_loop_delay_pipe
xf_cv_subtract_fifo_w32_d2_S
xf_cv_subtract_start_for_AxiStream2Mat_U0
xf_cv_subtract_flow_control_loop_pipe_sequential_init
xf_cv_subtract_flow_control_loop_pipe_sequential_init
xf_cv_subtract_flow_control_loop_pipe_sequential_init
xf_cv_subtract_fifo_w64_d3_S
xf_cv_subtract_fifo_w32_d2_S_x
xf_cv_subtract_start_for_AxiStream2Axi_U0
xf_cv_subtract_fifo_w64_d4_S
xf_cv_subtract_fifo_w24_d2_S
xf_cv_subtract_fifo_w24_d2_S
xf_cv_subtract_fifo_w24_d2_S
xf_cv_subtract_start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0
xf_cv_subtract_start_for_subtract_0_16_1920_1080_1_2_2_2_U0
xf_cv_subtract_gmem0_m_axi
xf_cv_subtract_gmem1_m_axi
xf_cv_subtract_gmem2_m_axi
xf_cv_subtract_control_s_axi
entry_proc1
Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
Axi2AxiStream
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_32_16_1920_1080_1_2_s
Array2xfMat_32_16_1920_1080_1_2_1
subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop
subtract_0_16_1920_1080_1_2_2_2_s
entry_proc
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_32_16_1920_1080_1_2_1_s
xf_cv_subtract
' expOnly='0'
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc1.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2MatStream_2_s.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Mat.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2Mat.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_s.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_1.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_s.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_s.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2AxiStream.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2Axi.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xfMat2Array_32_16_1920_1080_1_2_1_s.compgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.668 seconds; current allocated memory: 413.137 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='xf_cv_subtract_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc1
INFO-FLOW: No bind nodes found for module_name Axi2AxiStream
INFO-FLOW: No bind nodes found for module_name AxiStream2Mat
INFO-FLOW: No bind nodes found for module_name Array2xfMat_32_16_1920_1080_1_2_s
INFO-FLOW: No bind nodes found for module_name Array2xfMat_32_16_1920_1080_1_2_1
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: No bind nodes found for module_name Mat2AxiStream
INFO-FLOW: No bind nodes found for module_name AxiStream2Axi
INFO-FLOW: No bind nodes found for module_name xfMat2Array_32_16_1920_1080_1_2_1_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='xf_cv_subtract_flow_control_loop_pipe_sequential_init
xf_cv_subtract_flow_control_loop_delay_pipe
xf_cv_subtract_fifo_w32_d2_S
xf_cv_subtract_start_for_AxiStream2Mat_U0
xf_cv_subtract_flow_control_loop_pipe_sequential_init
xf_cv_subtract_flow_control_loop_pipe_sequential_init
xf_cv_subtract_flow_control_loop_pipe_sequential_init
xf_cv_subtract_fifo_w64_d3_S
xf_cv_subtract_fifo_w32_d2_S_x
xf_cv_subtract_start_for_AxiStream2Axi_U0
xf_cv_subtract_fifo_w64_d4_S
xf_cv_subtract_fifo_w24_d2_S
xf_cv_subtract_fifo_w24_d2_S
xf_cv_subtract_fifo_w24_d2_S
xf_cv_subtract_start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0
xf_cv_subtract_start_for_subtract_0_16_1920_1080_1_2_2_2_U0
xf_cv_subtract_gmem0_m_axi
xf_cv_subtract_gmem1_m_axi
xf_cv_subtract_gmem2_m_axi
xf_cv_subtract_control_s_axi
entry_proc1
Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
Axi2AxiStream
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_32_16_1920_1080_1_2_s
Array2xfMat_32_16_1920_1080_1_2_1
subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop
subtract_0_16_1920_1080_1_2_2_2_s
entry_proc
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_32_16_1920_1080_1_2_1_s
xf_cv_subtract
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/top-io-be.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.compgen.dataonly.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.compgen.dataonly.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.compgen.dataonly.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc1.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2MatStream_2_s.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Mat.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_s.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_1.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_s.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_s.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xfMat2Array_32_16_1920_1080_1_2_1_s.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.constraint.tcl 
Execute       sc_get_clocks xf_cv_subtract 
Execute       source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST xf_cv_subtract MODULE2INSTS {xf_cv_subtract xf_cv_subtract entry_proc1 entry_proc1_U0 Array2xfMat_32_16_1920_1080_1_2_s Array2xfMat_32_16_1920_1080_1_2_U0 Axi2Mat {grp_Axi2Mat_fu_36 grp_Axi2Mat_fu_36} Axi2AxiStream {Axi2AxiStream_U0 Axi2AxiStream_U0} Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 {grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71 grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71} AxiStream2Mat {AxiStream2Mat_U0 AxiStream2Mat_U0} AxiStream2MatStream_2_s {AxiStream2MatStream_2_U0 AxiStream2MatStream_2_U0} Array2xfMat_32_16_1920_1080_1_2_1 Array2xfMat_32_16_1920_1080_1_2_1_U0 subtract_0_16_1920_1080_1_2_2_2_s subtract_0_16_1920_1080_1_2_2_2_U0 subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop grp_subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop_fu_40 xfMat2Array_32_16_1920_1080_1_2_1_s xfMat2Array_32_16_1920_1080_1_2_1_U0 Mat2Axi grp_Mat2Axi_fu_44 Mat2AxiStream Mat2AxiStream_U0 MatStream2AxiStream_2_s MatStream2AxiStream_2_U0 MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_39 entry_proc entry_proc_U0 AxiStream2Axi AxiStream2Axi_U0 AxiStream2Axi_Pipeline_MMIterOutLoop2 grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_64} INST2MODULE {xf_cv_subtract xf_cv_subtract entry_proc1_U0 entry_proc1 Array2xfMat_32_16_1920_1080_1_2_U0 Array2xfMat_32_16_1920_1080_1_2_s grp_Axi2Mat_fu_36 Axi2Mat Axi2AxiStream_U0 Axi2AxiStream grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71 Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 AxiStream2Mat_U0 AxiStream2Mat AxiStream2MatStream_2_U0 AxiStream2MatStream_2_s Array2xfMat_32_16_1920_1080_1_2_1_U0 Array2xfMat_32_16_1920_1080_1_2_1 subtract_0_16_1920_1080_1_2_2_2_U0 subtract_0_16_1920_1080_1_2_2_2_s grp_subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop_fu_40 subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop xfMat2Array_32_16_1920_1080_1_2_1_U0 xfMat2Array_32_16_1920_1080_1_2_1_s grp_Mat2Axi_fu_44 Mat2Axi Mat2AxiStream_U0 Mat2AxiStream MatStream2AxiStream_2_U0 MatStream2AxiStream_2_s grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_39 MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol entry_proc_U0 entry_proc AxiStream2Axi_U0 AxiStream2Axi grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_64 AxiStream2Axi_Pipeline_MMIterOutLoop2} INSTDATA {xf_cv_subtract {DEPTH 1 CHILDREN {entry_proc1_U0 Array2xfMat_32_16_1920_1080_1_2_U0 Array2xfMat_32_16_1920_1080_1_2_1_U0 subtract_0_16_1920_1080_1_2_2_2_U0 xfMat2Array_32_16_1920_1080_1_2_1_U0}} entry_proc1_U0 {DEPTH 2 CHILDREN {}} Array2xfMat_32_16_1920_1080_1_2_U0 {DEPTH 2 CHILDREN grp_Axi2Mat_fu_36} grp_Axi2Mat_fu_36 {DEPTH 3 CHILDREN {Axi2AxiStream_U0 AxiStream2Mat_U0}} Axi2AxiStream_U0 {DEPTH 4 CHILDREN grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71} grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1_fu_71 {DEPTH 5 CHILDREN {}} AxiStream2Mat_U0 {DEPTH 4 CHILDREN AxiStream2MatStream_2_U0} AxiStream2MatStream_2_U0 {DEPTH 5 CHILDREN {}} Array2xfMat_32_16_1920_1080_1_2_1_U0 {DEPTH 2 CHILDREN grp_Axi2Mat_fu_36} subtract_0_16_1920_1080_1_2_2_2_U0 {DEPTH 2 CHILDREN grp_subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop_fu_40} grp_subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop_fu_40 {DEPTH 3 CHILDREN {}} xfMat2Array_32_16_1920_1080_1_2_1_U0 {DEPTH 2 CHILDREN grp_Mat2Axi_fu_44} grp_Mat2Axi_fu_44 {DEPTH 3 CHILDREN {Mat2AxiStream_U0 entry_proc_U0 AxiStream2Axi_U0}} Mat2AxiStream_U0 {DEPTH 4 CHILDREN MatStream2AxiStream_2_U0} MatStream2AxiStream_2_U0 {DEPTH 5 CHILDREN grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_39} grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_39 {DEPTH 6 CHILDREN {}} entry_proc_U0 {DEPTH 4 CHILDREN {}} AxiStream2Axi_U0 {DEPTH 4 CHILDREN grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_64} grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_64 {DEPTH 5 CHILDREN {}}} MODULEDATA {Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1021_fu_84_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021} VARIABLE icmp_ln1021 LOOP VITIS_LOOP_1021_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1021_fu_90_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1021} VARIABLE add_ln1021 LOOP VITIS_LOOP_1021_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} AxiStream2MatStream_2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1054_fu_131_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054} VARIABLE icmp_ln1054 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_137_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1054} VARIABLE i_4 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME bLast_fu_425_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1059} VARIABLE bLast LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln1065_fu_143_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1065} VARIABLE icmp_ln1065 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1074_fu_149_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE sub_ln1074 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1074_1_fu_155_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE sub_ln1074_1 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln1074_fu_161_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE icmp_ln1074 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1074_2_fu_321_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE sub_ln1074_2 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln1074_fu_193_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE xor_ln1074 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1074_3_fu_325_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE sub_ln1074_3 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln1074_fu_329_p3 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE select_ln1074 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln1074_1_fu_198_p3 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE select_ln1074_1 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln1074_2_fu_205_p3 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE select_ln1074_2 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln1074_1_fu_336_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE xor_ln1074_1 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln1074_fu_215_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE lshr_ln1074 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln1074_1_fu_346_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE lshr_ln1074_1 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME localbuffer_5_fu_356_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1074} VARIABLE localbuffer_5 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rem_3_fu_225_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1075} VARIABLE rem_3 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1066_fu_235_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1066} VARIABLE icmp_ln1066 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1067_fu_243_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067} VARIABLE sub_ln1067 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln1067_fu_253_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067} VARIABLE lshr_ln1067 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln1067_1_fu_274_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067} VARIABLE lshr_ln1067_1 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln1067_fu_367_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067} VARIABLE and_ln1067 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1067_1_fu_279_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067} VARIABLE sub_ln1067_1 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln1067_2_fu_288_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067} VARIABLE lshr_ln1067_2 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME localbuffer_fu_373_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1067} VARIABLE localbuffer LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME localbuffer_3_fu_378_p3 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1066} VARIABLE localbuffer_3 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1071_fu_294_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071} VARIABLE add_ln1071 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln1071_fu_303_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071} VARIABLE lshr_ln1071 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln1071_fu_391_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071} VARIABLE and_ln1071 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln1071_fu_312_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071} VARIABLE shl_ln1071 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln1071_fu_397_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071} VARIABLE xor_ln1071 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln1071_1_fu_402_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071} VARIABLE and_ln1071_1 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln1071_1_fu_408_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071} VARIABLE shl_ln1071_1 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME localbuffer_4_fu_413_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1071} VARIABLE localbuffer_4 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME rem_2_fu_259_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1072} VARIABLE rem_2 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln1084_fu_419_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1084} VARIABLE icmp_ln1084 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1086_fu_430_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086} VARIABLE add_ln1086 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME j_4_fu_435_p3 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1086} VARIABLE j_4 LOOP MMIterInLoopRow BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Axi2Mat {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ldata_U SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1143} VARIABLE ldata LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln827_fu_85_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827} VARIABLE icmp_ln827 LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_2_fu_91_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:827} VARIABLE j_2 LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_temp_fu_118_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74} VARIABLE result_temp LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln851_fu_136_p3 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851} VARIABLE select_ln851 LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_temp_1_fu_172_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74} VARIABLE result_temp_1 LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln851_1_fu_190_p3 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851} VARIABLE select_ln851_1 LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME result_temp_2_fu_226_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:74} VARIABLE result_temp_2 LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln851_2_fu_244_p3 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:851} VARIABLE select_ln851_2 LOOP colLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} subtract_0_16_1920_1080_1_2_2_2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln820_fu_58_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820} VARIABLE icmp_ln820 LOOP rowLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_64_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\core/xf_arithm.hpp:820} VARIABLE i_2 LOOP rowLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1301_fu_119_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301} VARIABLE icmp_ln1301 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1301_fu_125_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1301} VARIABLE add_ln1301 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME tempval_fu_147_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1320} VARIABLE tempval LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME localbuffer_1_fu_214_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1321} VARIABLE localbuffer_1 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1324_fu_163_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1324} VARIABLE icmp_ln1324 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1332_fu_169_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332} VARIABLE sub_ln1332 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln1332_1_fu_183_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332} VARIABLE sub_ln1332_1 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln1332_fu_226_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332} VARIABLE shl_ln1332 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln1332_fu_231_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332} VARIABLE lshr_ln1332 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME localbuffer_2_fu_236_p3 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1332} VARIABLE localbuffer_2 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1333_fu_189_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1333} VARIABLE add_ln1333 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1325_fu_200_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1325} VARIABLE add_ln1325 LOOP MMIterOutRow_MMIterOutCol BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} MatStream2AxiStream_2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1340_fu_56_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1340} VARIABLE icmp_ln1340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} AxiStream2Axi_Pipeline_MMIterOutLoop2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln1379_fu_88_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379} VARIABLE icmp_ln1379 LOOP MMIterOutLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln1379_fu_94_p2 SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1379} VARIABLE add_ln1379 LOOP MMIterOutLoop2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Mat2Axi {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME dout_c_U SOURCE :0 VARIABLE dout_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME ldata_U SOURCE {D:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1420} VARIABLE ldata LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} xf_cv_subtract {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME img_out_c_U SOURCE xf_cv_subtract.cpp:37 VARIABLE img_out_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput1_data_U SOURCE xf_cv_subtract.cpp:32 VARIABLE imgInput1_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgInput2_data_U SOURCE xf_cv_subtract.cpp:33 VARIABLE imgInput2_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME imgOutput_data_U SOURCE xf_cv_subtract.cpp:34 VARIABLE imgOutput_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 0 BRAM 6 URAM 0}} entry_proc1 {AREA {DSP 0 BRAM 0 URAM 0}} Axi2AxiStream {AREA {DSP 0 BRAM 0 URAM 0}} AxiStream2Mat {AREA {DSP 0 BRAM 0 URAM 0}} Array2xfMat_32_16_1920_1080_1_2_s {AREA {DSP 0 BRAM 0 URAM 0}} Array2xfMat_32_16_1920_1080_1_2_1 {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}} Mat2AxiStream {AREA {DSP 0 BRAM 0 URAM 0}} AxiStream2Axi {AREA {DSP 0 BRAM 0 URAM 0}} xfMat2Array_32_16_1920_1080_1_2_1_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.133 seconds; current allocated memory: 425.008 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for xf_cv_subtract.
INFO: [VLOG 209-307] Generating Verilog RTL for xf_cv_subtract.
Execute       syn_report -model xf_cv_subtract -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 20.677 sec.
Command   csynth_design done; 49.256 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Sun Jul 21 20:38:18 -0400 2024
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.067 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.165 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 1.178 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
Command       create_platform done; 0.122 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.223 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Command     send_msg_by_id done; 0.679 sec.
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 0.944 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   cosim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 -Wno-unknown-pragmas -Wno-unknown-pragmas -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I D:/Xilinx/Vitis_HLS/2024.1/include -I include D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/./sim/autowrap/testbench/main.cpp_pre.cpp -D__DSP48E1__ --sysroot=D:/Xilinx/Vitis_HLS/2024.1/tps/mingw/10.0.0/win64.o/nt > D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/main.cpp.clang.autosim-tb.out.log 2> D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/main.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/./sim/autowrap/testbench/main.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/./sim/autowrap/testbench/main.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.138 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: run_clang exec: D:/Xilinx/Vitis_HLS/2024.1/vcxx/libexec/clang -fno-builtin-isinf -fno-builtin-isnan -E -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 -DGCC_COMPATIBLE_APINT -DAESL_TB -D__HLS_COSIM__ -D__VITIS_HLS__ -D__USE_XOPEN2K8 -I D:/Xilinx/Vitis_HLS/2024.1/include -I include D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp -o D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/./sim/autowrap/testbench/xf_cv_subtract.cpp_pre.cpp -D__DSP48E1__ --sysroot=D:/Xilinx/Vitis_HLS/2024.1/tps/mingw/10.0.0/win64.o/nt > D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.cpp.clang.autosim-tb.out.log 2> D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.cpp.clang.autosim-tb.err.log
INFO-FLOW: TB processing: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/./sim/autowrap/testbench/xf_cv_subtract.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/./sim/autowrap/testbench/xf_cv_subtract.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec D:/Xilinx/Vitis_HLS/2024.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/./sim/autowrap/testbench/xf_cv_subtract.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.557 sec.
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 12.208 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.DependenceCheck.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 498.037 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 529.962 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Sun Jul 21 20:51:48 -0400 2024
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.135 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.242 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 1.257 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
Command       create_platform done; 0.139 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.231 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Command     send_msg_by_id done; 0.4 sec.
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 0.685 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   export_design -flow none 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=xf_cv_subtract xml_exists=0
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to xf_cv_subtract
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=39 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='xf_cv_subtract_flow_control_loop_pipe_sequential_init
xf_cv_subtract_flow_control_loop_delay_pipe
xf_cv_subtract_fifo_w32_d2_S
xf_cv_subtract_start_for_AxiStream2Mat_U0
xf_cv_subtract_flow_control_loop_pipe_sequential_init
xf_cv_subtract_flow_control_loop_pipe_sequential_init
xf_cv_subtract_flow_control_loop_pipe_sequential_init
xf_cv_subtract_fifo_w64_d3_S
xf_cv_subtract_fifo_w32_d2_S_x
xf_cv_subtract_start_for_AxiStream2Axi_U0
xf_cv_subtract_fifo_w64_d4_S
xf_cv_subtract_fifo_w24_d2_S
xf_cv_subtract_fifo_w24_d2_S
xf_cv_subtract_fifo_w24_d2_S
xf_cv_subtract_start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0
xf_cv_subtract_start_for_subtract_0_16_1920_1080_1_2_2_2_U0
xf_cv_subtract_gmem0_m_axi
xf_cv_subtract_gmem1_m_axi
xf_cv_subtract_gmem2_m_axi
xf_cv_subtract_control_s_axi
entry_proc1
Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
Axi2AxiStream
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_32_16_1920_1080_1_2_s
Array2xfMat_32_16_1920_1080_1_2_1
subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop
subtract_0_16_1920_1080_1_2_2_2_s
entry_proc
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_32_16_1920_1080_1_2_1_s
xf_cv_subtract
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source D:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/top-io-be.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.compgen.dataonly.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.compgen.dataonly.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.compgen.dataonly.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc1.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2MatStream_2_s.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Mat.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_s.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_1.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_s.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_s.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xfMat2Array_32_16_1920_1080_1_2_1_s.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.constraint.tcl 
Execute     sc_get_clocks xf_cv_subtract 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.constraint.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s xf_cv_subtract/xf_cv_subtract.zip 
INFO: [HLS 200-802] Generated output file xf_cv_subtract/xf_cv_subtract.zip
Command   export_design done; 17.181 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Sun Jul 21 21:00:15 -0400 2024
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.109 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.209 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 1.223 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
Command       create_platform done; 0.125 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.224 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Command     send_msg_by_id done; 1.692 sec.
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.959 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   export_design -flow none 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=xf_cv_subtract xml_exists=1
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to xf_cv_subtract
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=39 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='xf_cv_subtract_flow_control_loop_pipe_sequential_init
xf_cv_subtract_flow_control_loop_delay_pipe
xf_cv_subtract_fifo_w32_d2_S
xf_cv_subtract_start_for_AxiStream2Mat_U0
xf_cv_subtract_flow_control_loop_pipe_sequential_init
xf_cv_subtract_flow_control_loop_pipe_sequential_init
xf_cv_subtract_flow_control_loop_pipe_sequential_init
xf_cv_subtract_fifo_w64_d3_S
xf_cv_subtract_fifo_w32_d2_S_x
xf_cv_subtract_start_for_AxiStream2Axi_U0
xf_cv_subtract_fifo_w64_d4_S
xf_cv_subtract_fifo_w24_d2_S
xf_cv_subtract_fifo_w24_d2_S
xf_cv_subtract_fifo_w24_d2_S
xf_cv_subtract_start_for_xfMat2Array_32_16_1920_1080_1_2_1_U0
xf_cv_subtract_start_for_subtract_0_16_1920_1080_1_2_2_2_U0
xf_cv_subtract_gmem0_m_axi
xf_cv_subtract_gmem1_m_axi
xf_cv_subtract_gmem2_m_axi
xf_cv_subtract_control_s_axi
entry_proc1
Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1
Axi2AxiStream
AxiStream2MatStream_2_s
AxiStream2Mat
Axi2Mat
Array2xfMat_32_16_1920_1080_1_2_s
Array2xfMat_32_16_1920_1080_1_2_1
subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop
subtract_0_16_1920_1080_1_2_2_2_s
entry_proc
MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol
MatStream2AxiStream_2_s
Mat2AxiStream
AxiStream2Axi_Pipeline_MMIterOutLoop2
AxiStream2Axi
Mat2Axi
xfMat2Array_32_16_1920_1080_1_2_1_s
xf_cv_subtract
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source D:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/top-io-be.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.compgen.dataonly.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.compgen.dataonly.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.rtl_wrap.cfg.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.compgen.dataonly.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc1.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream_Pipeline_VITIS_LOOP_1021_1.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2AxiStream.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2MatStream_2_s.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Mat.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Axi2Mat.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_s.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Array2xfMat_32_16_1920_1080_1_2_1.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_Pipeline_colLoop.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/subtract_0_16_1920_1080_1_2_2_2_s.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/MatStream2AxiStream_2_s.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2AxiStream.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi_Pipeline_MMIterOutLoop2.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/AxiStream2Axi.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/Mat2Axi.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xfMat2Array_32_16_1920_1080_1_2_1_s.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.constraint.tcl 
Execute     sc_get_clocks xf_cv_subtract 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.constraint.tcl 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/xf_cv_subtract.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s xf_cv_subtract/xf_cv_subtract.zip 
INFO: [HLS 200-802] Generated output file xf_cv_subtract/xf_cv_subtract.zip
Command   export_design done; 18.691 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Sun Jul 21 23:50:38 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.314 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.426 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.477 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO-FLOW: ::SLX::run_csim failed: child process exited abnormally
INFO-FLOW: Caught error in csim_design: Problem running csim: child process exited abnormally
    while executing
"error "Problem running $stage: $result""
    (procedure "::AP::hls_slx_hook" line 54)
    invoked from within
"::AP::hls_slx_hook csim $config_value_dict replace_flow"
    (procedure "ap_internal_csim_design" line 104)
    invoked from within
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 12.916 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Sun Jul 21 23:51:59 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.159 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.267 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Command     send_msg_by_id done; 0.587 sec.
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.901 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO-FLOW: ::SLX::run_csim failed: child process exited abnormally
INFO-FLOW: Caught error in csim_design: Problem running csim: child process exited abnormally
    while executing
"error "Problem running $stage: $result""
    (procedure "::AP::hls_slx_hook" line 54)
    invoked from within
"::AP::hls_slx_hook csim $config_value_dict replace_flow"
    (procedure "ap_internal_csim_design" line 104)
    invoked from within
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 8.448 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Mon Jul 22 00:05:53 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.266 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.386 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Command     send_msg_by_id done; 0.483 sec.
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.913 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO-FLOW: ::SLX::run_csim failed: child process exited abnormally
INFO-FLOW: Caught error in csim_design: Problem running csim: child process exited abnormally
    while executing
"error "Problem running $stage: $result""
    (procedure "::AP::hls_slx_hook" line 54)
    invoked from within
"::AP::hls_slx_hook csim $config_value_dict replace_flow"
    (procedure "ap_internal_csim_design" line 104)
    invoked from within
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 8.48 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Mon Jul 22 00:07:14 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.153 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.27 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Command     send_msg_by_id done; 0.565 sec.
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.881 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO-FLOW: ::SLX::run_csim failed: child process exited abnormally
INFO-FLOW: Caught error in csim_design: Problem running csim: child process exited abnormally
    while executing
"error "Problem running $stage: $result""
    (procedure "::AP::hls_slx_hook" line 54)
    invoked from within
"::AP::hls_slx_hook csim $config_value_dict replace_flow"
    (procedure "ap_internal_csim_design" line 104)
    invoked from within
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 7.744 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Mon Jul 22 00:09:28 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.253 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.365 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Command     send_msg_by_id done; 0.434 sec.
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.851 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO-FLOW: SLX proc replaces csim
Command   csim_design done; 85.256 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Mon Jul 22 00:11:09 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.156 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.265 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Command     send_msg_by_id done; 0.446 sec.
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.765 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO-FLOW: ::SLX::run_csim failed: child process exited abnormally
INFO-FLOW: Caught error in csim_design: Problem running csim: child process exited abnormally
    while executing
"error "Problem running $stage: $result""
    (procedure "::AP::hls_slx_hook" line 54)
    invoked from within
"::AP::hls_slx_hook csim $config_value_dict replace_flow"
    (procedure "ap_internal_csim_design" line 104)
    invoked from within
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 8.571 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Mon Jul 22 00:12:43 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.16 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.26 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Command     send_msg_by_id done; 0.526 sec.
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.845 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO-FLOW: ::SLX::run_csim failed: child process exited abnormally
INFO-FLOW: Caught error in csim_design: Problem running csim: child process exited abnormally
    while executing
"error "Problem running $stage: $result""
    (procedure "::AP::hls_slx_hook" line 54)
    invoked from within
"::AP::hls_slx_hook csim $config_value_dict replace_flow"
    (procedure "ap_internal_csim_design" line 104)
    invoked from within
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 7.969 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Mon Jul 22 00:15:21 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Mon Jul 22 00:15:23 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.264 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.381 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Command     send_msg_by_id done; 0.25 sec.
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.69 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.228 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.356 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Command     send_msg_by_id done; 0.143 sec.
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.546 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO-FLOW: ::SLX::run_csim failed: child process exited abnormally
INFO-FLOW: Caught error in csim_design: Problem running csim: child process exited abnormally
    while executing
"error "Problem running $stage: $result""
    (procedure "::AP::hls_slx_hook" line 54)
    invoked from within
"::AP::hls_slx_hook csim $config_value_dict replace_flow"
    (procedure "ap_internal_csim_design" line 104)
    invoked from within
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.597 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: SLX proc replaces csim
Command   csim_design done; 80.77 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Mon Jul 22 00:16:50 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Mon Jul 22 00:16:51 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
DBG:HLSDevice: init success
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.305 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.421 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Command     send_msg_by_id done; 0.114 sec.
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.583 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls-debug.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.O=0' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls-debug.cfg(3) 
INFO: [HLS 200-1465] Applying ini 'csim.O=0' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls-debug.cfg(3)
Execute     config_csim -O=0 
INFO: [HLS 200-1907] Replacing 'config_csim -O=0' with 'config_sim -O=0' in current solution file
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls-debug.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls-debug.cfg(4)
Execute     config_csim -clean=1 
INFO: [HLS 200-1907] Replacing 'config_csim -O=0' with 'config_sim -O=0' in current solution file
Execute     send_msg_by_id INFO @200-1465@%s 'csim.setup=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls-debug.cfg(2) 
INFO: [HLS 200-1465] Applying ini 'csim.setup=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls-debug.cfg(2)
Execute     config_csim -setup=1 
INFO: [HLS 200-1907] Replacing 'config_csim -O=0' with 'config_sim -O=0' in current solution file
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute     source D:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.26 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.374 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Command     send_msg_by_id done; 0.113 sec.
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.541 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute     source D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-107] error deleting "csim/build": permission denied
INFO-FLOW: AESL_CSIM::c_sim errorInfo:
error deleting
    while executing
"refresh_dir $DirCSim"
    (procedure "::AESL_CSIM::c_sim" line 114)
    invoked from within
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim file generation failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
5
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 5
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.177 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
5
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 5
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 4.707 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Mon Jul 22 00:17:15 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.145 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.263 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Command     send_msg_by_id done; 0.537 sec.
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.846 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO-FLOW: ::SLX::run_csim failed: child process exited abnormally
INFO-FLOW: Caught error in csim_design: Problem running csim: child process exited abnormally
    while executing
"error "Problem running $stage: $result""
    (procedure "::AP::hls_slx_hook" line 54)
    invoked from within
"::AP::hls_slx_hook csim $config_value_dict replace_flow"
    (procedure "ap_internal_csim_design" line 104)
    invoked from within
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 8.522 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Mon Jul 22 00:18:44 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.167 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.285 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Command     send_msg_by_id done; 0.415 sec.
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.747 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO-FLOW: ::SLX::run_csim failed: child process exited abnormally
INFO-FLOW: Caught error in csim_design: Problem running csim: child process exited abnormally
    while executing
"error "Problem running $stage: $result""
    (procedure "::AP::hls_slx_hook" line 54)
    invoked from within
"::AP::hls_slx_hook csim $config_value_dict replace_flow"
    (procedure "ap_internal_csim_design" line 104)
    invoked from within
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 8.415 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Mon Jul 22 00:21:28 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.186 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.299 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.346 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO-FLOW: ::SLX::run_csim failed: child process exited abnormally
INFO-FLOW: Caught error in csim_design: Problem running csim: child process exited abnormally
    while executing
"error "Problem running $stage: $result""
    (procedure "::AP::hls_slx_hook" line 54)
    invoked from within
"::AP::hls_slx_hook csim $config_value_dict replace_flow"
    (procedure "ap_internal_csim_design" line 104)
    invoked from within
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.99 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Mon Jul 22 00:24:17 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.141 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.25 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Command     send_msg_by_id done; 0.655 sec.
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.95 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO-FLOW: ::SLX::run_csim failed: child process exited abnormally
INFO-FLOW: Caught error in csim_design: Problem running csim: child process exited abnormally
    while executing
"error "Problem running $stage: $result""
    (procedure "::AP::hls_slx_hook" line 54)
    invoked from within
"::AP::hls_slx_hook csim $config_value_dict replace_flow"
    (procedure "ap_internal_csim_design" line 104)
    invoked from within
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.33 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Mon Jul 22 00:31:31 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.245 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.381 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Command     send_msg_by_id done; 0.342 sec.
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.768 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO-FLOW: ::SLX::run_csim failed: child process exited abnormally
INFO-FLOW: Caught error in csim_design: Problem running csim: child process exited abnormally
    while executing
"error "Problem running $stage: $result""
    (procedure "::AP::hls_slx_hook" line 54)
    invoked from within
"::AP::hls_slx_hook csim $config_value_dict replace_flow"
    (procedure "ap_internal_csim_design" line 104)
    invoked from within
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 5.359 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls opened at Mon Jul 22 00:47:44 -0400 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(15)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(16)
Execute     add_files D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.file=test.hpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(17)
Execute     add_files D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp 
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/test.hpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
Execute     add_files * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
Execute     add_files * -appendflags -csimflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'tb.file=main.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(13)
Execute     add_files -tb D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/main.cpp' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'tb.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(14)
Execute     add_files -tb D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\captured_frames 
INFO: [HLS 200-10] Adding test bench file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/captured_frames' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -I D:/OpenCV/install/include -I ./ -D__SDSVHLS__ -std=c++14' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(12)
Execute     add_files -tb * -appendflags -cflags -ID:/Xilinx/Vitis_Libraries/vision/L1/examples/remap/config -ID:/Xilinx/Vitis_Libraries/vision/L1/include -ID:/OpenCV/install/include -ID:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test -D__SDSVHLS__ -std=c++14 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
Execute     set_top xf_cv_subtract 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: D:/Xilinx\Vitis_HLS\2024.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.089 sec.
Execute       source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.194 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'csim.clean=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(18)
Execute     config_csim -clean=1 
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
Execute     config_csim -code_analyzer=1 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
Command     send_msg_by_id done; 0.136 sec.
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1465@%s 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'sim.ldflags=-L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(11)
Execute     config_sim -ldflags -L D:/OpenCV/install/x64/mingw/lib -lopencv_imgcodecs440 -lopencv_imgproc440 -lopencv_calib3d440 -lopencv_core440 -lopencv_highgui440 -lopencv_flann440 -lopencv_features2d440 
Command   apply_ini done; 1.377 sec.
Execute   apply_ini D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline 
Execute   csim_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
INFO-FLOW: SLX proc replaces csim
Command   csim_design done; 83.712 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
