Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> 
Reading design: parking_meter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "parking_meter.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "parking_meter"
Output Format                      : NGC
Target Device                      : xc6slx4-3-csg225

---- Source Options
Top Module Name                    : parking_meter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/CSM152A/Proj4/parking_meter.v" into library work
Parsing module <parking_meter>.
Parsing module <led_display>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <parking_meter>.

Elaborating module <led_display>.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Proj4/parking_meter.v" Line 255: Result of 14-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Proj4/parking_meter.v" Line 256: Result of 10-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Proj4/parking_meter.v" Line 257: Result of 7-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <parking_meter>.
    Related source file is "/home/ise/CSM152A/Proj4/parking_meter.v".
        INITIAL = 4'b0000
        INITIAL16 = 4'b0001
        INITIAL150 = 4'b0010
        ADD60 = 4'b0011
        ADD120 = 4'b0100
        ADD180 = 4'b0101
        ADD300 = 4'b0110
        WAIT = 4'b0111
        FLASHSLOW = 4'b1000
    Found 7-bit register for signal <count100>.
    Found 4-bit register for signal <current_state>.
    Found 1-bit register for signal <flash>.
    Found 1-bit register for signal <decrement>.
    Found 14-bit register for signal <time_disp>.
    Found 6-bit register for signal <count50>.
    Found 14-bit subtractor for signal <time_disp[13]_GND_1_o_sub_59_OUT> created at line 162.
    Found 6-bit adder for signal <count50[5]_GND_1_o_add_2_OUT> created at line 79.
    Found 7-bit adder for signal <count100[6]_GND_1_o_add_7_OUT> created at line 86.
    Found 14-bit adder for signal <time_disp[13]_GND_1_o_add_24_OUT> created at line 137.
    Found 14-bit adder for signal <time_disp[13]_GND_1_o_add_28_OUT> created at line 139.
    Found 14-bit adder for signal <time_disp[13]_GND_1_o_add_33_OUT> created at line 143.
    Found 14-bit adder for signal <time_disp[13]_GND_1_o_add_37_OUT> created at line 145.
    Found 14-bit adder for signal <time_disp[13]_GND_1_o_add_42_OUT> created at line 149.
    Found 14-bit adder for signal <time_disp[13]_GND_1_o_add_46_OUT> created at line 151.
    Found 14-bit adder for signal <time_disp[13]_GND_1_o_add_51_OUT> created at line 155.
    Found 14-bit adder for signal <time_disp[13]_GND_1_o_add_55_OUT> created at line 157.
    Found 16x1-bit Read Only RAM for signal <current_state[3]_GND_9_o_Mux_84_o>
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 14-bit comparator greater for signal <time_disp[13]_PWR_1_o_LessThan_24_o> created at line 137
    Found 14-bit comparator greater for signal <time_disp[13]_PWR_1_o_LessThan_28_o> created at line 139
    Found 14-bit comparator greater for signal <time_disp[13]_PWR_1_o_LessThan_33_o> created at line 143
    Found 14-bit comparator greater for signal <time_disp[13]_PWR_1_o_LessThan_37_o> created at line 145
    Found 14-bit comparator greater for signal <time_disp[13]_PWR_1_o_LessThan_42_o> created at line 149
    Found 14-bit comparator greater for signal <time_disp[13]_PWR_1_o_LessThan_46_o> created at line 151
    Found 14-bit comparator greater for signal <time_disp[13]_PWR_1_o_LessThan_51_o> created at line 155
    Found 14-bit comparator greater for signal <time_disp[13]_PWR_1_o_LessThan_55_o> created at line 157
    Found 14-bit comparator greater for signal <time_disp[13]_GND_1_o_LessThan_71_o> created at line 209
    Summary:
	inferred   1 RAM(s).
	inferred  11 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   4 Latch(s).
	inferred   9 Comparator(s).
	inferred  63 Multiplexer(s).
Unit <parking_meter> synthesized.

Synthesizing Unit <led_display>.
    Related source file is "/home/ise/CSM152A/Proj4/parking_meter.v".
    Found 7-bit register for signal <led_reg>.
    Found 1-bit register for signal <rega1>.
    Found 1-bit register for signal <rega2>.
    Found 1-bit register for signal <rega3>.
    Found 1-bit register for signal <rega4>.
    Found 4-bit register for signal <ind>.
    Found 16x7-bit Read Only RAM for signal <led_seg1>
    Found 16x7-bit Read Only RAM for signal <led_seg2>
    Found 16x7-bit Read Only RAM for signal <led_seg3>
    Found 16x7-bit Read Only RAM for signal <led_seg4>
    Found 14-bit comparator greater for signal <n0012> created at line 376
    Summary:
	inferred   4 RAM(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  26 Multiplexer(s).
Unit <led_display> synthesized.

Synthesizing Unit <div_14u_10u>.
    Related source file is "".
    Found 24-bit adder for signal <GND_3_o_b[9]_add_1_OUT> created at line 0.
    Found 23-bit adder for signal <GND_3_o_b[9]_add_3_OUT> created at line 0.
    Found 22-bit adder for signal <GND_3_o_b[9]_add_5_OUT> created at line 0.
    Found 21-bit adder for signal <GND_3_o_b[9]_add_7_OUT> created at line 0.
    Found 20-bit adder for signal <GND_3_o_b[9]_add_9_OUT> created at line 0.
    Found 19-bit adder for signal <GND_3_o_b[9]_add_11_OUT> created at line 0.
    Found 18-bit adder for signal <GND_3_o_b[9]_add_13_OUT> created at line 0.
    Found 17-bit adder for signal <GND_3_o_b[9]_add_15_OUT> created at line 0.
    Found 16-bit adder for signal <GND_3_o_b[9]_add_17_OUT> created at line 0.
    Found 15-bit adder for signal <GND_3_o_b[9]_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_b[9]_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_23_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_25_OUT[13:0]> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_3_o_add_27_OUT[13:0]> created at line 0.
    Found 24-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 157 Multiplexer(s).
Unit <div_14u_10u> synthesized.

Synthesizing Unit <mod_14u_10u>.
    Related source file is "".
    Found 24-bit adder for signal <GND_4_o_b[9]_add_1_OUT> created at line 0.
    Found 23-bit adder for signal <GND_4_o_b[9]_add_3_OUT> created at line 0.
    Found 22-bit adder for signal <GND_4_o_b[9]_add_5_OUT> created at line 0.
    Found 21-bit adder for signal <GND_4_o_b[9]_add_7_OUT> created at line 0.
    Found 20-bit adder for signal <GND_4_o_b[9]_add_9_OUT> created at line 0.
    Found 19-bit adder for signal <GND_4_o_b[9]_add_11_OUT> created at line 0.
    Found 18-bit adder for signal <GND_4_o_b[9]_add_13_OUT> created at line 0.
    Found 17-bit adder for signal <GND_4_o_b[9]_add_15_OUT> created at line 0.
    Found 16-bit adder for signal <GND_4_o_b[9]_add_17_OUT> created at line 0.
    Found 15-bit adder for signal <GND_4_o_b[9]_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_b[9]_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_23_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_25_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_27_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_4_o_add_29_OUT> created at line 0.
    Found 24-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 197 Multiplexer(s).
Unit <mod_14u_10u> synthesized.

Synthesizing Unit <div_10u_7u>.
    Related source file is "".
    Found 17-bit adder for signal <GND_5_o_b[6]_add_1_OUT> created at line 0.
    Found 16-bit adder for signal <GND_5_o_b[6]_add_3_OUT> created at line 0.
    Found 15-bit adder for signal <GND_5_o_b[6]_add_5_OUT> created at line 0.
    Found 14-bit adder for signal <GND_5_o_b[6]_add_7_OUT> created at line 0.
    Found 13-bit adder for signal <GND_5_o_b[6]_add_9_OUT> created at line 0.
    Found 12-bit adder for signal <GND_5_o_b[6]_add_11_OUT> created at line 0.
    Found 11-bit adder for signal <GND_5_o_b[6]_add_13_OUT> created at line 0.
    Found 10-bit adder for signal <a[9]_b[6]_add_15_OUT[9:0]> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_5_o_add_17_OUT[9:0]> created at line 0.
    Found 10-bit adder for signal <a[9]_GND_5_o_add_19_OUT[9:0]> created at line 0.
    Found 17-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0011> created at line 0
    Summary:
	inferred  10 Adder/Subtractor(s).
	inferred  11 Comparator(s).
	inferred  73 Multiplexer(s).
Unit <div_10u_7u> synthesized.

Synthesizing Unit <mod_14u_7u>.
    Related source file is "".
    Found 21-bit adder for signal <GND_6_o_b[6]_add_1_OUT> created at line 0.
    Found 20-bit adder for signal <GND_6_o_b[6]_add_3_OUT> created at line 0.
    Found 19-bit adder for signal <GND_6_o_b[6]_add_5_OUT> created at line 0.
    Found 18-bit adder for signal <GND_6_o_b[6]_add_7_OUT> created at line 0.
    Found 17-bit adder for signal <GND_6_o_b[6]_add_9_OUT> created at line 0.
    Found 16-bit adder for signal <GND_6_o_b[6]_add_11_OUT> created at line 0.
    Found 15-bit adder for signal <GND_6_o_b[6]_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_b[6]_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_23_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_25_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_27_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_6_o_add_29_OUT> created at line 0.
    Found 21-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 197 Multiplexer(s).
Unit <mod_14u_7u> synthesized.

Synthesizing Unit <div_7u_4u>.
    Related source file is "".
    Found 11-bit adder for signal <GND_7_o_b[3]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <GND_7_o_b[3]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <GND_7_o_b[3]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <GND_7_o_b[3]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <a[6]_b[3]_add_9_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_7_o_add_11_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_7_o_add_13_OUT[6:0]> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <div_7u_4u> synthesized.

Synthesizing Unit <mod_14u_4u>.
    Related source file is "".
    Found 18-bit adder for signal <GND_8_o_b[3]_add_1_OUT> created at line 0.
    Found 17-bit adder for signal <GND_8_o_b[3]_add_3_OUT> created at line 0.
    Found 16-bit adder for signal <GND_8_o_b[3]_add_5_OUT> created at line 0.
    Found 15-bit adder for signal <GND_8_o_b[3]_add_7_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_b[3]_add_9_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_11_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_13_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_15_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_17_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_19_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_21_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_23_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_25_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_27_OUT> created at line 0.
    Found 14-bit adder for signal <a[13]_GND_8_o_add_29_OUT> created at line 0.
    Found 18-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0015> created at line 0
    Summary:
	inferred  15 Adder/Subtractor(s).
	inferred  15 Comparator(s).
	inferred 197 Multiplexer(s).
Unit <mod_14u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x1-bit single-port Read Only RAM                    : 1
 16x7-bit single-port Read Only RAM                    : 4
# Adders/Subtractors                                   : 87
 10-bit adder                                          : 4
 11-bit adder                                          : 2
 12-bit adder                                          : 1
 13-bit adder                                          : 1
 14-bit adder                                          : 37
 14-bit subtractor                                     : 1
 15-bit adder                                          : 5
 16-bit adder                                          : 5
 17-bit adder                                          : 5
 18-bit adder                                          : 4
 19-bit adder                                          : 3
 20-bit adder                                          : 3
 21-bit adder                                          : 3
 22-bit adder                                          : 2
 23-bit adder                                          : 2
 24-bit adder                                          : 2
 6-bit adder                                           : 1
 7-bit adder                                           : 4
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 12
 1-bit register                                        : 6
 14-bit register                                       : 1
 4-bit register                                        : 2
 6-bit register                                        : 1
 7-bit register                                        : 2
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 89
 10-bit comparator lessequal                           : 5
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator greater                             : 10
 14-bit comparator lessequal                           : 30
 15-bit comparator lessequal                           : 5
 16-bit comparator lessequal                           : 5
 17-bit comparator lessequal                           : 5
 18-bit comparator lessequal                           : 4
 19-bit comparator lessequal                           : 3
 20-bit comparator lessequal                           : 3
 21-bit comparator lessequal                           : 3
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 2
 7-bit comparator lessequal                            : 4
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 941
 1-bit 2-to-1 multiplexer                              : 894
 10-bit 2-to-1 multiplexer                             : 4
 14-bit 2-to-1 multiplexer                             : 23
 4-bit 2-to-1 multiplexer                              : 4
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <led_display>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_led_seg1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0062>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <led_seg1>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_led_seg4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <val4>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <led_seg4>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_led_seg2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0063>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <led_seg2>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_led_seg3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <n0064>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <led_seg3>      |          |
    -----------------------------------------------------------------------
Unit <led_display> synthesized (advanced).

Synthesizing (advanced) Unit <parking_meter>.
The following registers are absorbed into counter <count50>: 1 register on signal <count50>.
The following registers are absorbed into counter <count100>: 1 register on signal <count100>.
INFO:Xst:3231 - The small RAM <Mram_current_state[3]_GND_9_o_Mux_84_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 1-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <current_state> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <parking_meter> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x1-bit single-port distributed Read Only RAM        : 1
 16x7-bit single-port distributed Read Only RAM        : 4
# Adders/Subtractors                                   : 85
 10-bit adder                                          : 11
 14-bit adder                                          : 64
 14-bit subtractor                                     : 1
 4-bit adder                                           : 1
 7-bit adder                                           : 8
# Counters                                             : 2
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 35
 Flip-Flops                                            : 35
# Comparators                                          : 89
 10-bit comparator lessequal                           : 5
 11-bit comparator lessequal                           : 2
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator greater                             : 10
 14-bit comparator lessequal                           : 30
 15-bit comparator lessequal                           : 5
 16-bit comparator lessequal                           : 5
 17-bit comparator lessequal                           : 5
 18-bit comparator lessequal                           : 4
 19-bit comparator lessequal                           : 3
 20-bit comparator lessequal                           : 3
 21-bit comparator lessequal                           : 3
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 2
 7-bit comparator lessequal                            : 4
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 940
 1-bit 2-to-1 multiplexer                              : 894
 10-bit 2-to-1 multiplexer                             : 4
 14-bit 2-to-1 multiplexer                             : 23
 4-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <parking_meter> ...

Optimizing unit <led_display> ...

Optimizing unit <div_10u_7u> ...

Optimizing unit <div_7u_4u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block parking_meter, actual ratio is 26.
FlipFlop time_disp_10 has been replicated 2 time(s)
FlipFlop time_disp_11 has been replicated 2 time(s)
FlipFlop time_disp_12 has been replicated 2 time(s)
FlipFlop time_disp_13 has been replicated 2 time(s)
FlipFlop time_disp_7 has been replicated 1 time(s)
FlipFlop time_disp_8 has been replicated 2 time(s)
FlipFlop time_disp_9 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 61
 Flip-Flops                                            : 61

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : parking_meter.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 954
#      GND                         : 1
#      INV                         : 50
#      LUT1                        : 60
#      LUT2                        : 34
#      LUT3                        : 34
#      LUT4                        : 42
#      LUT5                        : 150
#      LUT6                        : 339
#      MUXCY                       : 109
#      MUXF7                       : 16
#      VCC                         : 1
#      XORCY                       : 118
# FlipFlops/Latches                : 65
#      FD                          : 10
#      FDE                         : 34
#      FDR                         : 11
#      FDS                         : 1
#      FDSE                        : 5
#      LD                          : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 7
#      OBUF                        : 27

Device utilization summary:
---------------------------

Selected Device : 6slx4csg225-3 


Slice Logic Utilization: 
 Number of Slice Registers:              65  out of   4800     1%  
 Number of Slice LUTs:                  709  out of   2400    29%  
    Number used as Logic:               709  out of   2400    29%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    722
   Number with an unused Flip Flop:     657  out of    722    90%  
   Number with an unused LUT:            13  out of    722     1%  
   Number of fully used LUT-FF pairs:    52  out of    722     7%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    132    26%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                                      | Clock buffer(FF name)  | Load  |
----------------------------------------------------------------------------------+------------------------+-------+
clk                                                                               | BUFGP                  | 61    |
Mram_current_state[3]_GND_9_o_Mux_84_o(Mram_current_state[3]_GND_9_o_Mux_84_o11:O)| NONE(*)(next_state_1)  | 4     |
----------------------------------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 16.271ns (Maximum Frequency: 61.461MHz)
   Minimum input arrival time before clock: 3.759ns
   Maximum output required time after clock: 16.992ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 16.271ns (frequency: 61.461MHz)
  Total number of paths / destination ports: 108366187 / 107
-------------------------------------------------------------------------
Delay:               16.271ns (Levels of Logic = 15)
  Source:            time_disp_13_1 (FF)
  Destination:       led_disp/led_reg_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: time_disp_13_1 to led_disp/led_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.447   1.079  time_disp_13_1 (time_disp_13_1)
     LUT6:I0->O           14   0.203   1.302  led_disp/time_disp[13]_PWR_2_o_mod_3/Mmux_a[9]_a[13]_MUX_1068_o13 (led_disp/time_disp[13]_PWR_2_o_mod_3/a[9]_a[13]_MUX_1068_o)
     LUT6:I1->O            1   0.203   0.580  led_disp/time_disp[13]_PWR_2_o_mod_3/BUS_0010_INV_873_o2_1 (led_disp/time_disp[13]_PWR_2_o_mod_3/BUS_0010_INV_873_o2)
     LUT6:I5->O           15   0.205   0.982  led_disp/time_disp[13]_PWR_2_o_mod_3/Madd_a[13]_GND_6_o_add_21_OUT_cy<10>11 (led_disp/time_disp[13]_PWR_2_o_mod_3/Madd_a[13]_GND_6_o_add_21_OUT_cy<10>)
     LUT6:I5->O            3   0.205   0.879  led_disp/time_disp[13]_PWR_2_o_mod_3/Mmux_a[13]_a[13]_MUX_1106_o1_SW0 (led_disp/time_disp[13]_PWR_2_o_mod_3/BUS_0012_INV_903_o13)
     LUT6:I3->O           19   0.205   1.072  led_disp/time_disp[13]_PWR_2_o_mod_3/BUS_0012_INV_903_o15 (led_disp/time_disp[13]_PWR_2_o_mod_3/BUS_0012_INV_903_o)
     LUT5:I4->O           10   0.205   0.857  led_disp/time_disp[13]_PWR_2_o_mod_3/Mmux_a[8]_a[13]_MUX_1125_o111 (led_disp/time_disp[13]_PWR_2_o_mod_3/Mmux_a[8]_a[13]_MUX_1125_o11)
     LUT5:I4->O            1   0.205   0.580  led_disp/time_disp[13]_PWR_2_o_mod_3/BUS_0013_INV_918_o1_SW1 (N410)
     LUT6:I5->O            7   0.205   0.774  led_disp/time_disp[13]_PWR_2_o_mod_3/BUS_0014_INV_933_o111 (led_disp/time_disp[13]_PWR_2_o_mod_3/BUS_0014_INV_933_o11)
     LUT6:I5->O            8   0.205   0.803  led_disp/time_disp[13]_PWR_2_o_mod_3/BUS_0014_INV_933_o1 (led_disp/time_disp[13]_PWR_2_o_mod_3/BUS_0014_INV_933_o)
     LUT4:I3->O            1   0.205   0.684  led_disp/time_disp[13]_PWR_2_o_mod_3/Mmux_o51_SW0 (N425)
     LUT5:I3->O            5   0.203   0.819  led_disp/time_disp[13]_PWR_2_o_mod_3/Mmux_o51 (led_disp/time_disp[13]_PWR_2_o_mod_3_OUT<4>)
     LUT6:I4->O           10   0.203   0.857  led_disp/time_disp[13]_PWR_2_o_div_4/o<3>1 (val3_3_OBUF)
     LUT6:I5->O            1   0.205   0.808  led_disp/Mmux_led_reg[6]_led_reg[6]_mux_32_OUT44_SW0 (N209)
     LUT6:I3->O            1   0.205   0.580  led_disp/Mmux_led_reg[6]_led_reg[6]_mux_32_OUT45 (led_disp/Mmux_led_reg[6]_led_reg[6]_mux_32_OUT44)
     LUT6:I5->O            1   0.205   0.000  led_disp/Mmux_led_reg[6]_led_reg[6]_mux_32_OUT46 (led_disp/led_reg[6]_led_reg[6]_mux_32_OUT<3>)
     FDE:D                     0.102          led_disp/led_reg_3
    ----------------------------------------
    Total                     16.271ns (3.616ns logic, 12.655ns route)
                                       (22.2% logic, 77.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 31 / 27
-------------------------------------------------------------------------
Offset:              3.759ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       count100_1 (FF)
  Destination Clock: clk rising

  Data Path: rst to count100_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.222   1.132  rst_IBUF (rst_IBUF)
     LUT2:I0->O            7   0.203   0.773  rst_count100[6]_OR_44_o2 (rst_count100[6]_OR_44_o)
     FDR:R                     0.430          count100_1
    ----------------------------------------
    Total                      3.759ns (1.855ns logic, 1.904ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Mram_current_state[3]_GND_9_o_Mux_84_o'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              3.039ns (Levels of Logic = 3)
  Source:            add4 (PAD)
  Destination:       next_state_1 (LATCH)
  Destination Clock: Mram_current_state[3]_GND_9_o_Mux_84_o falling

  Data Path: add4 to next_state_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.651  add4_IBUF (add4_IBUF)
     LUT6:I5->O            2   0.205   0.721  Mmux_current_state[3]_next_state[1]_Mux_87_o131 (Mmux_current_state[3]_next_state[1]_Mux_87_o13)
     LUT4:I2->O            1   0.203   0.000  Mmux_current_state[3]_next_state[1]_Mux_87_o12 (current_state[3]_next_state[1]_Mux_87_o)
     LD:D                      0.037          next_state_1
    ----------------------------------------
    Total                      3.039ns (1.667ns logic, 1.373ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 15563892 / 27
-------------------------------------------------------------------------
Offset:              16.992ns (Levels of Logic = 12)
  Source:            time_disp_13 (FF)
  Destination:       val4<3> (PAD)
  Source Clock:      clk rising

  Data Path: time_disp_13 to val4<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             35   0.447   1.699  time_disp_13 (time_disp_13)
     LUT6:I0->O           15   0.203   0.982  led_disp/time_disp[13]_PWR_2_o_mod_5/Mmux_a[10]_a[13]_MUX_1363_o11 (led_disp/time_disp[13]_PWR_2_o_mod_5/a[10]_a[13]_MUX_1363_o)
     LUT6:I5->O            3   0.205   0.995  led_disp/time_disp[13]_PWR_2_o_mod_5/Mmux_a[9]_a[13]_MUX_1378_o11 (led_disp/time_disp[13]_PWR_2_o_mod_5/a[9]_a[13]_MUX_1378_o)
     LUT6:I1->O           22   0.203   1.134  led_disp/time_disp[13]_PWR_2_o_mod_5/Mmux_a[8]_a[13]_MUX_1393_o11 (led_disp/time_disp[13]_PWR_2_o_mod_5/a[8]_a[13]_MUX_1393_o)
     LUT5:I4->O           10   0.205   1.085  led_disp/time_disp[13]_PWR_2_o_mod_5/Mmux_a[7]_a[13]_MUX_1408_o11 (led_disp/time_disp[13]_PWR_2_o_mod_5/a[7]_a[13]_MUX_1408_o)
     LUT6:I3->O           13   0.205   1.161  led_disp/time_disp[13]_PWR_2_o_mod_5/Mmux_a[5]_a[13]_MUX_1424_o11 (led_disp/time_disp[13]_PWR_2_o_mod_5/Madd_a[13]_GND_8_o_add_25_OUT_lut<5>)
     LUT5:I2->O           11   0.205   0.883  led_disp/time_disp[13]_PWR_2_o_mod_5/BUS_0013_INV_1227_o1_SW0 (N40)
     LUT5:I4->O            1   0.205   0.580  led_disp/time_disp[13]_PWR_2_o_mod_5/BUS_0014_INV_1242_o12_SW1 (N589)
     LUT6:I5->O            4   0.205   0.912  led_disp/time_disp[13]_PWR_2_o_mod_5/BUS_0014_INV_1242_o12 (led_disp/time_disp[13]_PWR_2_o_mod_5/BUS_0014_INV_1242_o11)
     LUT6:I3->O           14   0.205   0.958  led_disp/time_disp[13]_PWR_2_o_mod_5/BUS_0014_INV_1242_o13 (led_disp/time_disp[13]_PWR_2_o_mod_5/BUS_0014_INV_1242_o)
     LUT3:I2->O            3   0.205   0.651  led_disp/time_disp[13]_PWR_2_o_mod_5/BUS_0015_INV_1257_o23 (led_disp/time_disp[13]_PWR_2_o_mod_5/BUS_0015_INV_1257_o22)
     LUT6:I5->O            4   0.205   0.683  led_disp/time_disp[13]_PWR_2_o_mod_5/Mmux_o41 (val4_3_OBUF)
     OBUF:I->O                 2.571          val4_3_OBUF (val4<3>)
    ----------------------------------------
    Total                     16.992ns (5.269ns logic, 11.723ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Mram_current_state[3]_GND_9_o_Mux_84_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    6.626|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
--------------------------------------+---------+---------+---------+---------+
                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------+---------+---------+---------+---------+
Mram_current_state[3]_GND_9_o_Mux_84_o|         |    1.487|         |         |
clk                                   |   16.271|         |         |         |
--------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 54.00 secs
Total CPU time to Xst completion: 51.40 secs
 
--> 


Total memory usage is 494012 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    6 (   0 filtered)

