# Seven-Segment-0-100-in-Verilog
This program generates a series from 0 to 100 and can be tested very well on FPGA 
