Analysis & Synthesis report for Nios2Core2
Tue Nov 03 09:51:20 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|DRsize
 11. State Machine - |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 19. Source assignments for cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_b_module:cpu2core_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 20. Source assignments for cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 21. Source assignments for cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated
 22. Source assignments for cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 23. Source assignments for cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 24. Source assignments for cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 25. Source assignments for cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 26. Source assignments for cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_a_module:cpu2core_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 27. Source assignments for cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_b_module:cpu2core_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated
 28. Source assignments for cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 29. Source assignments for cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem|cpu2core_cpu_1_cpu_ociram_sp_ram_module:cpu2core_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated
 30. Source assignments for cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 31. Source assignments for cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 32. Source assignments for cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 33. Source assignments for cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 34. Source assignments for cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1
 35. Source assignments for cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1
 36. Source assignments for cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated
 37. Source assignments for cpu2core:inst|cpu2core_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_8dc1:auto_generated
 38. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux
 39. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux_001
 40. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 41. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux_002:cmd_demux_003
 42. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux
 43. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_001
 44. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_002
 45. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_003
 46. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_004
 47. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_005
 48. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_006
 49. Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_007
 50. Source assignments for cpu2core:inst|altera_reset_controller:rst_controller
 51. Source assignments for cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 52. Source assignments for cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 53. Source assignments for cpu2core:inst|altera_reset_controller:rst_controller_001
 54. Source assignments for cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 55. Source assignments for cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 56. Source assignments for cpu2core:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 57. Source assignments for cpu2core:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 58. Source assignments for cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|altsyncram:ram_block1a0|altsyncram_ffc3:auto_generated
 59. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a
 60. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram
 61. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_b_module:cpu2core_cpu_0_cpu_register_bank_b
 62. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_b_module:cpu2core_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram
 63. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 64. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram
 65. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 66. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 67. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 68. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 69. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 70. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy
 71. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_a_module:cpu2core_cpu_1_cpu_register_bank_a
 72. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_a_module:cpu2core_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram
 73. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_b_module:cpu2core_cpu_1_cpu_register_bank_b
 74. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_b_module:cpu2core_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 76. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem|cpu2core_cpu_1_cpu_ociram_sp_ram_module:cpu2core_cpu_1_cpu_ociram_sp_ram
 77. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem|cpu2core_cpu_1_cpu_ociram_sp_ram_module:cpu2core_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 78. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 79. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 80. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 81. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 82. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu_1_cpu_debug_slave_phy
 83. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo
 84. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo
 85. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0
 86. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram
 87. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_onchip_memory_1:onchip_memory_1
 88. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram
 89. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator
 90. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator
 91. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator
 92. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator
 93. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 94. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator
 95. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator
 96. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator
 97. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator
 98. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator
 99. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_0_s1_translator
100. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
101. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent
102. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent
103. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent
104. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent
105. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
106. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
107. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
108. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent
109. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
110. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
111. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent
112. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent
115. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent
118. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent
121. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_0_s1_agent
124. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
127. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router|cpu2core_mm_interconnect_0_router_default_decode:the_default_decode
130. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_001:router_001|cpu2core_mm_interconnect_0_router_001_default_decode:the_default_decode
131. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_002|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode
132. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_003:router_003|cpu2core_mm_interconnect_0_router_003_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_004|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_005|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_006|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_007|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode
137. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_008|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_009:router_009|cpu2core_mm_interconnect_0_router_009_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_009:router_010|cpu2core_mm_interconnect_0_router_009_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_009:router_011|cpu2core_mm_interconnect_0_router_009_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
142. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
143. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
144. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
145. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
146. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
147. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
148. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
149. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
150. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
151. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
152. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
153. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
154. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
155. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb
156. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
157. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
158. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
159. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
160. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
161. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
162. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
163. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb
164. Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
165. Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller
166. Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
167. Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
168. Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_001
169. Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
170. Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
171. Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_002
172. Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
173. Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
174. Parameter Settings for Inferred Entity Instance: cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|altsyncram:ram_block1a0
175. altsyncram Parameter Settings by Entity Instance
176. scfifo Parameter Settings by Entity Instance
177. Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
178. Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller_002"
179. Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller_001"
180. Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
181. Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller"
182. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
183. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
184. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
185. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_009:router_009|cpu2core_mm_interconnect_0_router_009_default_decode:the_default_decode"
186. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_006|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode"
187. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_004|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode"
188. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_003:router_003|cpu2core_mm_interconnect_0_router_003_default_decode:the_default_decode"
189. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_002|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode"
190. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_001:router_001|cpu2core_mm_interconnect_0_router_001_default_decode:the_default_decode"
191. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router|cpu2core_mm_interconnect_0_router_default_decode:the_default_decode"
192. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
193. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
194. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo"
195. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_0_s1_agent"
196. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo"
197. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent"
198. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo"
199. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent"
200. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo"
201. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent"
202. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo"
203. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent"
204. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
205. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent"
206. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
207. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
208. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent"
209. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent"
210. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent"
211. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent"
212. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
213. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_0_s1_translator"
214. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator"
215. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator"
216. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator"
217. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator"
218. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
219. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
220. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator"
221. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator"
222. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator"
223. Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator"
224. Port Connectivity Checks: "cpu2core:inst|cpu2core_jtag_uart:jtag_uart"
225. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu_1_cpu_debug_slave_phy"
226. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
227. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
228. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_pib:the_cpu2core_cpu_1_cpu_nios2_oci_pib"
229. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo|cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc"
230. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_dtrace:the_cpu2core_cpu_1_cpu_nios2_oci_dtrace|cpu2core_cpu_1_cpu_nios2_oci_td_mode:cpu2core_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode"
231. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_itrace:the_cpu2core_cpu_1_cpu_nios2_oci_itrace"
232. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_dbrk:the_cpu2core_cpu_1_cpu_nios2_oci_dbrk"
233. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_xbrk:the_cpu2core_cpu_1_cpu_nios2_oci_xbrk"
234. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug"
235. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci"
236. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_test_bench:the_cpu2core_cpu_1_cpu_test_bench"
237. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1"
238. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy"
239. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
240. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
241. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_pib:the_cpu2core_cpu_0_cpu_nios2_oci_pib"
242. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo|cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc"
243. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_dtrace:the_cpu2core_cpu_0_cpu_nios2_oci_dtrace|cpu2core_cpu_0_cpu_nios2_oci_td_mode:cpu2core_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode"
244. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_itrace:the_cpu2core_cpu_0_cpu_nios2_oci_itrace"
245. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_dbrk:the_cpu2core_cpu_0_cpu_nios2_oci_dbrk"
246. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_xbrk:the_cpu2core_cpu_0_cpu_nios2_oci_xbrk"
247. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug"
248. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci"
249. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_test_bench:the_cpu2core_cpu_0_cpu_test_bench"
250. Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0"
251. Post-Synthesis Netlist Statistics for Top Partition
252. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
253. Elapsed Time Per Partition
254. Analysis & Synthesis Messages
255. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 03 09:51:20 2015       ;
; Quartus II 64-Bit Version          ; 14.1.0 Build 186 12/03/2014 SJ Full Version ;
; Revision Name                      ; Nios2Core2                                  ;
; Top-level Entity Name              ; Nios2Core2                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 3,329                                       ;
;     Total combinational functions  ; 3,022                                       ;
;     Dedicated logic registers      ; 1,608                                       ;
; Total registers                    ; 1608                                        ;
; Total pins                         ; 4                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 259,072                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08SAE144C8GES   ;                    ;
; Top-level entity name                                                      ; Nios2Core2         ; Nios2Core2         ;
; Family name                                                                ; MAX 10             ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                    ; Library     ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+
; qsys/Nios2Core2.bdf                                                                                             ; yes             ; User Block Diagram/Schematic File            ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/Nios2Core2.bdf                                                   ;             ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/cpu2core.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/cpu2core.v                                             ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_avalon_sc_fifo.v                     ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_avalon_sc_fifo.v                     ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv                 ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv                 ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_burst_uncompressor.sv         ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_burst_uncompressor.sv         ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_master_agent.sv               ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_master_agent.sv               ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_master_translator.sv          ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_master_translator.sv          ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv                ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv                ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_slave_translator.sv           ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_merlin_slave_translator.sv           ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_reset_controller.v                   ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_reset_controller.v                   ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_reset_synchronizer.v                 ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/altera_reset_synchronizer.v                 ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0.v                            ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0.v                            ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v                        ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v                        ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_sysclk.v     ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_sysclk.v     ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_tck.v        ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_tck.v        ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v    ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v    ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_oci_test_bench.v         ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_oci_test_bench.v         ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_test_bench.v             ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_test_bench.v             ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1.v                            ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1.v                            ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v                        ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v                        ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_sysclk.v     ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_sysclk.v     ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_tck.v        ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_tck.v        ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v    ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v    ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_oci_test_bench.v         ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_oci_test_bench.v         ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_test_bench.v             ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_test_bench.v             ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_irq_mapper.sv                      ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_irq_mapper.sv                      ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v                        ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_jtag_uart.v                        ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v                ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v                ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux.sv     ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux_002.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux_002.sv ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv       ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv       ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv        ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv        ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv    ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv    ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv    ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv    ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv    ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv    ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv    ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv    ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv    ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv    ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv    ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv    ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_demux.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_demux.sv     ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv       ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv       ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_002.sv   ; yes             ; Auto-Found SystemVerilog HDL File            ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_002.sv   ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.hex                ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.hex                ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v                  ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v                  ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.hex                ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.hex                ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v                  ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v                  ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_pio_0.v                            ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_pio_0.v                            ; cpu2core    ;
; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_sysid.v                            ; yes             ; Auto-Found Verilog HDL File                  ; e:/myproject/my_project/altera/niso2core2/db/ip/cpu2core/submodules/cpu2core_sysid.v                            ; cpu2core    ;
; altsyncram.tdf                                                                                                  ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf                                     ;             ;
; stratix_ram_block.inc                                                                                           ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;             ;
; lpm_mux.inc                                                                                                     ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/lpm_mux.inc                                        ;             ;
; lpm_decode.inc                                                                                                  ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/lpm_decode.inc                                     ;             ;
; aglobal141.inc                                                                                                  ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/aglobal141.inc                                     ;             ;
; a_rdenreg.inc                                                                                                   ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;             ;
; altrom.inc                                                                                                      ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altrom.inc                                         ;             ;
; altram.inc                                                                                                      ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altram.inc                                         ;             ;
; altdpram.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altdpram.inc                                       ;             ;
; db/altsyncram_s0c1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_s0c1.tdf                                                ;             ;
; altera_std_synchronizer.v                                                                                       ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                          ;             ;
; db/altsyncram_qk21.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_qk21.tdf                                                ;             ;
; sld_virtual_jtag_basic.v                                                                                        ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                           ;             ;
; sld_jtag_endpoint_adapter.sv                                                                                    ; yes             ; Encrypted Megafunction                       ; d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.sv                       ;             ;
; scfifo.tdf                                                                                                      ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf                                         ;             ;
; a_regfifo.inc                                                                                                   ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/a_regfifo.inc                                      ;             ;
; a_dpfifo.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/a_dpfifo.inc                                       ;             ;
; a_i2fifo.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/a_i2fifo.inc                                       ;             ;
; a_fffifo.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/a_fffifo.inc                                       ;             ;
; a_f2fifo.inc                                                                                                    ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/a_f2fifo.inc                                       ;             ;
; db/scfifo_9621.tdf                                                                                              ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/scfifo_9621.tdf                                                    ;             ;
; db/a_dpfifo_gc21.tdf                                                                                            ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/a_dpfifo_gc21.tdf                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                             ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/a_fefifo_7cf.tdf                                                   ;             ;
; db/cntr_337.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/cntr_337.tdf                                                       ;             ;
; db/dpram_d021.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/dpram_d021.tdf                                                     ;             ;
; db/altsyncram_hcl1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_hcl1.tdf                                                ;             ;
; db/cntr_n2b.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/cntr_n2b.tdf                                                       ;             ;
; alt_jtag_atlantic.v                                                                                             ; yes             ; Encrypted Megafunction                       ; d:/program files/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                ;             ;
; altera_sld_agent_endpoint.vhd                                                                                   ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                      ;             ;
; altera_fabric_endpoint.vhd                                                                                      ; yes             ; Megafunction                                 ; d:/program files/altera/14.1/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                         ;             ;
; db/altsyncram_gdc1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_gdc1.tdf                                                ;             ;
; db/altsyncram_8dc1.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_8dc1.tdf                                                ;             ;
; sld_hub.vhd                                                                                                     ; yes             ; Encrypted Megafunction                       ; d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_hub.vhd                                        ; work        ;
; db/ip/sld678592ff/alt_sld_fab.v                                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/alt_sld_fab.v                                       ; alt_sld_fab ;
; db/ip/sld678592ff/submodules/alt_sld_fab_ident.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_ident.sv                     ; alt_sld_fab ;
; db/ip/sld678592ff/submodules/alt_sld_fab_presplit.sv                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_presplit.sv                  ; alt_sld_fab ;
; db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd                                                          ; yes             ; Encrypted Auto-Found VHDL File               ; E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd                ; alt_sld_fab ;
; db/ip/sld678592ff/submodules/alt_sld_fab_splitter.sv                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/MyProject/My_project/Altera/Niso2Core2/db/ip/sld678592ff/submodules/alt_sld_fab_splitter.sv                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                ; yes             ; Encrypted Megafunction                       ; d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                   ;             ;
; sld_rom_sr.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; d:/program files/altera/14.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                     ;             ;
; db/altsyncram_ffc3.tdf                                                                                          ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/altsyncram_ffc3.tdf                                                ;             ;
; db/decode_g7a.tdf                                                                                               ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/decode_g7a.tdf                                                     ;             ;
; db/mux_d3b.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/MyProject/My_project/Altera/Niso2Core2/db/mux_d3b.tdf                                                        ;             ;
+-----------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 3,329         ;
;                                             ;               ;
; Total combinational functions               ; 3022          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1669          ;
;     -- 3 input functions                    ; 813           ;
;     -- <=2 input functions                  ; 540           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 2856          ;
;     -- arithmetic mode                      ; 166           ;
;                                             ;               ;
; Total registers                             ; 1608          ;
;     -- Dedicated logic registers            ; 1608          ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 4             ;
; Total memory bits                           ; 259072        ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 1850          ;
; Total fan-out                               ; 22228         ;
; Average fan-out                             ; 4.35          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                          ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                        ; Library Name ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Nios2Core2                                                                                         ; 3022 (1)          ; 1608 (0)     ; 259072      ; 0          ; 0            ; 0       ; 0         ; 4    ; 0            ; 0          ; |Nios2Core2                                                                                                                                                                                                                                                                                                                                                ; work         ;
;    |cpu2core:inst|                                                                                  ; 2861 (0)          ; 1519 (0)     ; 259072      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst                                                                                                                                                                                                                                                                                                                                  ; cpu2core     ;
;       |altera_reset_controller:rst_controller_001|                                                  ; 7 (6)             ; 16 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                       ; cpu2core     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                           ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                        ; cpu2core     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; cpu2core     ;
;       |altera_reset_controller:rst_controller_002|                                                  ; 0 (0)             ; 3 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                       ; cpu2core     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                            ; cpu2core     ;
;       |altera_reset_controller:rst_controller|                                                      ; 7 (6)             ; 16 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                           ; cpu2core     ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                           ; 1 (1)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                            ; cpu2core     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                ; cpu2core     ;
;       |cpu2core_cpu_0:cpu_0|                                                                        ; 964 (0)           ; 575 (0)      ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0                                                                                                                                                                                                                                                                                                             ; cpu2core     ;
;          |cpu2core_cpu_0_cpu:cpu|                                                                   ; 964 (677)         ; 575 (306)    ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu                                                                                                                                                                                                                                                                                      ; cpu2core     ;
;             |cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|                         ; 287 (33)          ; 269 (80)     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci                                                                                                                                                                                                                        ; cpu2core     ;
;                |cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|  ; 91 (0)            ; 96 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper                                                                                                                                      ; cpu2core     ;
;                   |cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk| ; 6 (6)             ; 49 (45)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk                                                      ; cpu2core     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                   |cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|       ; 81 (81)           ; 47 (43)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck                                                            ; cpu2core     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                   |sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy                                                                            ; work         ;
;                |cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|        ; 9 (9)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg                                                                                                                                            ; cpu2core     ;
;                |cpu2core_cpu_0_cpu_nios2_oci_break:the_cpu2core_cpu_0_cpu_nios2_oci_break|          ; 32 (32)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_break:the_cpu2core_cpu_0_cpu_nios2_oci_break                                                                                                                                              ; cpu2core     ;
;                |cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug|          ; 8 (8)             ; 9 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug                                                                                                                                              ; cpu2core     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                          ; work         ;
;                |cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|                ; 114 (114)         ; 49 (49)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem                                                                                                                                                    ; cpu2core     ;
;                   |cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram                                                                           ; cpu2core     ;
;                      |altsyncram:the_altsyncram|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; work         ;
;                         |altsyncram_qk21:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated                  ; work         ;
;             |cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a                                                                                                                                                                                                         ; cpu2core     ;
;                |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                ; work         ;
;             |cpu2core_cpu_0_cpu_register_bank_b_module:cpu2core_cpu_0_cpu_register_bank_b|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_b_module:cpu2core_cpu_0_cpu_register_bank_b                                                                                                                                                                                                         ; cpu2core     ;
;                |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_b_module:cpu2core_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_b_module:cpu2core_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                ; work         ;
;       |cpu2core_cpu_1:cpu_1|                                                                        ; 958 (0)           ; 572 (0)      ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1                                                                                                                                                                                                                                                                                                             ; cpu2core     ;
;          |cpu2core_cpu_1_cpu:cpu|                                                                   ; 958 (671)         ; 572 (303)    ; 10240       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu                                                                                                                                                                                                                                                                                      ; cpu2core     ;
;             |cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|                         ; 287 (33)          ; 269 (80)     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci                                                                                                                                                                                                                        ; cpu2core     ;
;                |cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|  ; 91 (0)            ; 96 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper                                                                                                                                      ; cpu2core     ;
;                   |cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk| ; 6 (6)             ; 49 (45)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk                                                      ; cpu2core     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                   |cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|       ; 81 (81)           ; 47 (43)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck                                                            ; cpu2core     ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                         ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                   |sld_virtual_jtag_basic:cpu2core_cpu_1_cpu_debug_slave_phy|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu_1_cpu_debug_slave_phy                                                                            ; work         ;
;                |cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|        ; 9 (9)             ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg                                                                                                                                            ; cpu2core     ;
;                |cpu2core_cpu_1_cpu_nios2_oci_break:the_cpu2core_cpu_1_cpu_nios2_oci_break|          ; 32 (32)           ; 32 (32)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_break:the_cpu2core_cpu_1_cpu_nios2_oci_break                                                                                                                                              ; cpu2core     ;
;                |cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug|          ; 8 (8)             ; 9 (7)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug                                                                                                                                              ; cpu2core     ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                             ; 0 (0)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                          ; work         ;
;                |cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem|                ; 114 (114)         ; 49 (49)      ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem                                                                                                                                                    ; cpu2core     ;
;                   |cpu2core_cpu_1_cpu_ociram_sp_ram_module:cpu2core_cpu_1_cpu_ociram_sp_ram|        ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem|cpu2core_cpu_1_cpu_ociram_sp_ram_module:cpu2core_cpu_1_cpu_ociram_sp_ram                                                                           ; cpu2core     ;
;                      |altsyncram:the_altsyncram|                                                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem|cpu2core_cpu_1_cpu_ociram_sp_ram_module:cpu2core_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; work         ;
;                         |altsyncram_qk21:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem|cpu2core_cpu_1_cpu_ociram_sp_ram_module:cpu2core_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated                  ; work         ;
;             |cpu2core_cpu_1_cpu_register_bank_a_module:cpu2core_cpu_1_cpu_register_bank_a|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_a_module:cpu2core_cpu_1_cpu_register_bank_a                                                                                                                                                                                                         ; cpu2core     ;
;                |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_a_module:cpu2core_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_a_module:cpu2core_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                ; work         ;
;             |cpu2core_cpu_1_cpu_register_bank_b_module:cpu2core_cpu_1_cpu_register_bank_b|          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_b_module:cpu2core_cpu_1_cpu_register_bank_b                                                                                                                                                                                                         ; cpu2core     ;
;                |altsyncram:the_altsyncram|                                                          ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_b_module:cpu2core_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ; work         ;
;                   |altsyncram_s0c1:auto_generated|                                                  ; 0 (0)             ; 0 (0)        ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_b_module:cpu2core_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated                                                                                                                                                ; work         ;
;       |cpu2core_jtag_uart:jtag_uart|                                                                ; 148 (39)          ; 113 (13)     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                     ; cpu2core     ;
;          |alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|                                   ; 58 (58)           ; 60 (60)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                              ; work         ;
;          |cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|                              ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r                                                                                                                                                                                                                                         ; cpu2core     ;
;             |scfifo:rfifo|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                            ; work         ;
;                |scfifo_9621:auto_generated|                                                         ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                 ; work         ;
;                   |a_dpfifo_gc21:dpfifo|                                                            ; 26 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo                                                                                                                                                                            ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                      ; 14 (8)            ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                    ; work         ;
;                         |cntr_337:count_usedw|                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                               ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                      ; work         ;
;                      |cntr_n2b:wr_ptr|                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                            ; work         ;
;                      |dpram_d021:FIFOram|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram                                                                                                                                                         ; work         ;
;                         |altsyncram_hcl1:altsyncram1|                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1                                                                                                                             ; work         ;
;          |cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|                              ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w                                                                                                                                                                                                                                         ; cpu2core     ;
;             |scfifo:wfifo|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                            ; work         ;
;                |scfifo_9621:auto_generated|                                                         ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                 ; work         ;
;                   |a_dpfifo_gc21:dpfifo|                                                            ; 25 (0)            ; 20 (0)       ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo                                                                                                                                                                            ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                      ; 13 (7)            ; 8 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                    ; work         ;
;                         |cntr_337:count_usedw|                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                               ; work         ;
;                      |cntr_n2b:rd_ptr_count|                                                        ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                      ; work         ;
;                      |cntr_n2b:wr_ptr|                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                            ; work         ;
;                      |dpram_d021:FIFOram|                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram                                                                                                                                                         ; work         ;
;                         |altsyncram_hcl1:altsyncram1|                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1                                                                                                                             ; work         ;
;       |cpu2core_mm_interconnect_0:mm_interconnect_0|                                                ; 592 (0)           ; 219 (0)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                     ; cpu2core     ;
;          |altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|                               ; 10 (10)           ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                          ; cpu2core     ;
;          |altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|                               ; 11 (11)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                          ; cpu2core     ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                         ; 7 (7)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                    ; cpu2core     ;
;          |altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|                                  ; 9 (9)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo                                                                                                                                                                                                                             ; cpu2core     ;
;          |altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|                                  ; 9 (9)             ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo                                                                                                                                                                                                                             ; cpu2core     ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                            ; 8 (8)             ; 8 (8)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                       ; cpu2core     ;
;          |altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|                                            ; 9 (9)             ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                       ; cpu2core     ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                 ; 7 (7)             ; 6 (6)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                            ; cpu2core     ;
;          |altera_merlin_master_agent:cpu_0_data_master_agent|                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent                                                                                                                                                                                                                                  ; cpu2core     ;
;          |altera_merlin_master_agent:cpu_0_instruction_master_agent|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent                                                                                                                                                                                                                           ; cpu2core     ;
;          |altera_merlin_master_agent:cpu_1_data_master_agent|                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent                                                                                                                                                                                                                                  ; cpu2core     ;
;          |altera_merlin_master_agent:cpu_1_instruction_master_agent|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent                                                                                                                                                                                                                           ; cpu2core     ;
;          |altera_merlin_master_translator:cpu_0_data_master_translator|                             ; 10 (10)           ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator                                                                                                                                                                                                                        ; cpu2core     ;
;          |altera_merlin_master_translator:cpu_0_instruction_master_translator|                      ; 8 (8)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator                                                                                                                                                                                                                 ; cpu2core     ;
;          |altera_merlin_master_translator:cpu_1_data_master_translator|                             ; 10 (10)           ; 3 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator                                                                                                                                                                                                                        ; cpu2core     ;
;          |altera_merlin_master_translator:cpu_1_instruction_master_translator|                      ; 9 (9)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator                                                                                                                                                                                                                 ; cpu2core     ;
;          |altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent                                                                                                                                                                                                                               ; cpu2core     ;
;          |altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent                                                                                                                                                                                                                               ; cpu2core     ;
;          |altera_merlin_slave_agent:pio_0_s1_agent|                                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                                                                                            ; cpu2core     ;
;          |altera_merlin_slave_agent:pio_1_s1_agent|                                                 ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent                                                                                                                                                                                                                                            ; cpu2core     ;
;          |altera_merlin_slave_agent:sysid_control_slave_agent|                                      ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                                                                                                                 ; cpu2core     ;
;          |altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|                          ; 1 (1)             ; 33 (33)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator                                                                                                                                                                                                                     ; cpu2core     ;
;          |altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|                          ; 1 (1)             ; 33 (33)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator                                                                                                                                                                                                                     ; cpu2core     ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                    ; 9 (9)             ; 23 (23)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                               ; cpu2core     ;
;          |altera_merlin_slave_translator:onchip_memory_0_s1_translator|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_0_s1_translator                                                                                                                                                                                                                        ; cpu2core     ;
;          |altera_merlin_slave_translator:onchip_memory_1_s1_translator|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator                                                                                                                                                                                                                        ; cpu2core     ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                       ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                  ; cpu2core     ;
;          |altera_merlin_slave_translator:pio_1_s1_translator|                                       ; 5 (5)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                                                                                                                                  ; cpu2core     ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                            ; 9 (9)             ; 4 (4)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                       ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_cmd_demux:cmd_demux_001|                                       ; 11 (11)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                  ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_cmd_demux:cmd_demux|                                           ; 10 (10)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                              ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_cmd_demux_002:cmd_demux_003|                                   ; 3 (3)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux_002:cmd_demux_003                                                                                                                                                                                                                              ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_001|                                           ; 11 (6)            ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                      ; cpu2core     ;
;             |altera_merlin_arbitrator:arb|                                                          ; 5 (5)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_002|                                           ; 55 (51)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                      ; cpu2core     ;
;             |altera_merlin_arbitrator:arb|                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_003|                                           ; 55 (51)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                      ; cpu2core     ;
;             |altera_merlin_arbitrator:arb|                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_004|                                           ; 12 (7)            ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                      ; cpu2core     ;
;             |altera_merlin_arbitrator:arb|                                                          ; 5 (5)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_005|                                           ; 55 (51)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                      ; cpu2core     ;
;             |altera_merlin_arbitrator:arb|                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_006|                                           ; 59 (54)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                      ; cpu2core     ;
;             |altera_merlin_arbitrator:arb|                                                          ; 5 (5)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_007|                                           ; 12 (8)            ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                      ; cpu2core     ;
;             |altera_merlin_arbitrator:arb|                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb                                                                                                                                                                                                         ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_cmd_mux:cmd_mux|                                               ; 20 (16)           ; 5 (3)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                          ; cpu2core     ;
;             |altera_merlin_arbitrator:arb|                                                          ; 4 (4)             ; 2 (2)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                             ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_router:router|                                                 ; 12 (12)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router                                                                                                                                                                                                                                            ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_router_001:router_001|                                         ; 10 (10)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                    ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_router_002:router_002|                                         ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                    ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_router_003:router_003|                                         ; 5 (5)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                    ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_001|                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                  ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_002|                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                  ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_003|                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                  ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_004|                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                  ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_005|                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                  ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_006|                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                  ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_007|                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                  ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_rsp_demux:rsp_demux|                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                      ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_rsp_mux:rsp_mux_001|                                           ; 38 (38)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                      ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|                                               ; 35 (35)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                       ; 13 (13)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                  ; cpu2core     ;
;          |cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_003|                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                                                                                                                                                                                                                  ; cpu2core     ;
;       |cpu2core_onchip_memory_0:onchip_memory_0|                                                    ; 168 (0)           ; 3 (0)        ; 204800      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0                                                                                                                                                                                                                                                                                         ; cpu2core     ;
;          |altsyncram:the_altsyncram|                                                                ; 168 (0)           ; 3 (0)        ; 204800      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_gdc1:auto_generated|                                                        ; 168 (0)           ; 3 (0)        ; 204800      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated                                                                                                                                                                                                                                ; work         ;
;                |altsyncram:ram_block1a0|                                                            ; 168 (0)           ; 3 (0)        ; 204800      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|altsyncram:ram_block1a0                                                                                                                                                                                                        ; work         ;
;                   |altsyncram_ffc3:auto_generated|                                                  ; 168 (0)           ; 3 (3)        ; 204800      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|altsyncram:ram_block1a0|altsyncram_ffc3:auto_generated                                                                                                                                                                         ; work         ;
;                      |decode_g7a:decode3|                                                           ; 8 (8)             ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|altsyncram:ram_block1a0|altsyncram_ffc3:auto_generated|decode_g7a:decode3                                                                                                                                                      ; work         ;
;                      |mux_d3b:mux2|                                                                 ; 160 (160)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|altsyncram:ram_block1a0|altsyncram_ffc3:auto_generated|mux_d3b:mux2                                                                                                                                                            ; work         ;
;       |cpu2core_onchip_memory_1:onchip_memory_1|                                                    ; 1 (1)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_onchip_memory_1:onchip_memory_1                                                                                                                                                                                                                                                                                         ; cpu2core     ;
;          |altsyncram:the_altsyncram|                                                                ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram                                                                                                                                                                                                                                                               ; work         ;
;             |altsyncram_8dc1:auto_generated|                                                        ; 0 (0)             ; 0 (0)        ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_8dc1:auto_generated                                                                                                                                                                                                                                ; work         ;
;       |cpu2core_pio_0:pio_0|                                                                        ; 8 (8)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_pio_0:pio_0                                                                                                                                                                                                                                                                                                             ; cpu2core     ;
;       |cpu2core_pio_0:pio_1|                                                                        ; 8 (8)             ; 1 (1)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|cpu2core:inst|cpu2core_pio_0:pio_1                                                                                                                                                                                                                                                                                                             ; cpu2core     ;
;    |sld_hub:auto_hub|                                                                               ; 160 (1)           ; 89 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                               ; work         ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric| ; 159 (1)           ; 89 (7)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                   ; alt_sld_fab  ;
;          |alt_sld_fab_sldfabric:sldfabric|                                                          ; 158 (0)           ; 82 (0)       ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                   ; alt_sld_fab  ;
;             |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                          ; 158 (115)         ; 82 (53)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                      ; work         ;
;                |sld_rom_sr:hub_info_reg|                                                            ; 25 (25)           ; 10 (10)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                              ; work         ;
;                |sld_shadow_jsm:shadow_jsm|                                                          ; 18 (18)           ; 19 (19)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                            ; work         ;
+-----------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                         ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                         ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_b_module:cpu2core_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                         ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem|cpu2core_cpu_1_cpu_ociram_sp_ram_module:cpu2core_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                         ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_a_module:cpu2core_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                         ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_b_module:cpu2core_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                         ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                         ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                         ;
; cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|altsyncram:ram_block1a0|altsyncram_ffc3:auto_generated|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Single Port      ; 6400         ; 32           ; --           ; --           ; 204800 ; cpu2core_onchip_memory_0.hex ;
; cpu2core:inst|cpu2core_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_8dc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                               ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768  ; cpu2core_onchip_memory_1.hex ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                          ; IP Include File                                              ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                 ;                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_presplit:presplit   ;                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric ;                                                              ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_splitter:splitter   ;                                                              ;
; N/A    ; Qsys                            ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst                                                                                                                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_nios2_gen2               ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0                                                                                                           ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu                                                                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_nios2_gen2               ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1                                                                                                           ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu                                                                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_irq_mapper               ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_irq_mapper:irq_mapper                                                                                                 ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_irq_mapper               ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_irq_mapper:irq_mapper_001                                                                                             ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_jtag_uart         ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart                                                                                                   ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_mm_interconnect          ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0                                                                                   ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux_001                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux_002:cmd_demux_002                            ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux_002:cmd_demux_003                            ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux                                        ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_001                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_002                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_003                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_004                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_005                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_006                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_007                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_master_agent      ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_master_translator ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator                      ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent                             ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo                        ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator                   ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_master_agent      ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent                         ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_master_translator ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator               ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_master_agent      ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_master_translator ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator                      ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent                             ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo                        ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator                   ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_master_agent      ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent                         ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_master_translator ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator               ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                       ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator             ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_0_s1_agent                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo                           ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_0_s1_translator                      ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo                           ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator                      ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                          ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                     ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent                                          ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                     ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router            ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router                                          ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router            ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_001:router_001                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router            ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_002                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router            ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_003:router_003                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router            ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_004                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router            ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_005                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router            ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_006                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router            ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_007                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router            ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_008                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router            ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_009:router_009                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router            ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_009:router_010                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_router            ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_009:router_011                                  ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_001                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_002                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_003                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_004                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_005                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_006                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_007                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux                                        ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux_001                                    ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_multiplexer       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_003                                ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_agent       ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent                               ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                          ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_merlin_slave_translator  ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator                     ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0                                                                                       ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_onchip_memory_1:onchip_memory_1                                                                                       ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_pio               ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_pio_0:pio_0                                                                                                           ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_pio               ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_pio_0:pio_1                                                                                                           ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_reset_controller         ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller                                                                                         ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_reset_controller         ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller_001                                                                                     ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_reset_controller         ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|altera_reset_controller:rst_controller_002                                                                                     ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
; Altera ; altera_avalon_sysid_qsys        ; 14.1    ; N/A          ; N/A          ; |Nios2Core2|cpu2core:inst|cpu2core_sysid:sysid                                                                                                           ; E:/MyProject/My_project/Altera/Niso2Core2/qsys/cpu2core.qsys ;
+--------+---------------------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                        ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                        ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                        ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                        ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                        ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                               ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                        ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                        ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                        ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                        ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                        ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                        ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                          ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                          ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                           ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                           ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_007|locked[0,1]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_readdata_pre[1..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_0_s1_translator|av_chipselect_pre                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[1..31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_chipselect_pre                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator|av_chipselect_pre                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0..3,5,8,10,11,13..18,22..24,27,29,31]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[0,2..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ipending_reg[0,2..31]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_im:the_cpu2core_cpu_1_cpu_nios2_oci_im|trc_wrap                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_im:the_cpu2core_cpu_1_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_dbrk:the_cpu2core_cpu_1_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_dbrk:the_cpu2core_cpu_1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_dbrk:the_cpu2core_cpu_1_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_xbrk:the_cpu2core_cpu_1_cpu_nios2_oci_xbrk|xbrk_break                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[0,2..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ipending_reg[0,2..31]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_im:the_cpu2core_cpu_0_cpu_nios2_oci_im|trc_wrap                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_im:the_cpu2core_cpu_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_dbrk:the_cpu2core_cpu_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_dbrk:the_cpu2core_cpu_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_dbrk:the_cpu2core_cpu_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_xbrk:the_cpu2core_cpu_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[2..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                             ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                             ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                             ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                             ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                             ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                             ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                             ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                             ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                             ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                             ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                             ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                             ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                             ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                             ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                             ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                            ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                                             ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[2]                                                                             ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[3]                                                                             ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[3]                                                                             ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[4]                                                                             ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[4]                                                                             ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[5]                                                                             ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[5]                                                                             ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[6]                                                                             ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[6]                                                                             ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[7]                                                                             ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[7]                                                                             ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[8]                                                                             ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[8]                                                                             ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[9]                                                                             ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[9]                                                                             ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[10]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[10]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[11]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[11]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[12]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[12]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[13]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[13]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[14]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[14]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[15]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[15]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[16]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[16]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[17]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[17]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[18]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[18]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[19]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[19]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[20]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[20]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[21]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[21]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[22]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[22]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[23]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[23]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[24]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[24]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[25]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[25]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[26]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[26]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[27]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[27]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[28]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[28]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[29]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[29]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[30]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[30]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[31]                                                                            ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[31]                                                                            ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[0]                                                                             ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                            ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                            ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                            ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                            ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                               ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                               ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                               ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                               ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                            ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                            ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                            ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                            ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][53]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                               ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                               ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                               ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                               ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                 ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                                 ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                                 ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                                 ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][59]                                                                                                                                                         ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                         ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                         ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                         ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][60]                                                                                                                                                         ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                         ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][53]                                                                                                                                                         ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                         ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[4,6,7,9,12,19..21,25,26,28]                                                                                                                           ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                                                   ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_break:the_cpu2core_cpu_0_cpu_nios2_oci_break|trigger_state                                                                                ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_break:the_cpu2core_cpu_1_cpu_nios2_oci_break|trigger_state                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent|hold_waitrequest                                                                                                                                                          ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                          ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_0_s1_translator|waitrequest_reset_override                                                                                                                                             ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                       ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                    ; Merged with cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                                            ; Merged with cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                         ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                         ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                         ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                         ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                         ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                         ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                         ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                         ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                         ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                                 ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                                 ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                 ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                 ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                               ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                               ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                               ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                               ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                            ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                            ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                            ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                            ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent|hold_waitrequest                                                                                                                                                          ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent|hold_waitrequest                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                          ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent|hold_waitrequest                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator|waitrequest_reset_override                                                                                                                                             ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent|hold_waitrequest                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|waitrequest_reset_override                                                                                                                                                       ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent|hold_waitrequest                                                                                                                                                                 ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][59]                                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                               ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][60]                                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                               ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                               ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                               ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                                               ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                  ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                            ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                            ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                            ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                            ; Merged with cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                            ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_break:the_cpu2core_cpu_1_cpu_nios2_oci_break|trigger_state                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][53]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_dbrk:the_cpu2core_cpu_1_cpu_nios2_oci_dbrk|dbrk_break                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_dbrk:the_cpu2core_cpu_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_break:the_cpu2core_cpu_1_cpu_nios2_oci_break|trigbrktype                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_break:the_cpu2core_cpu_0_cpu_nios2_oci_break|trigbrktype                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|DRsize.011 ; Merged with cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|DRsize.001 ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|DRsize.011 ; Merged with cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|DRsize.001 ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 593                                                                                                                                                                                                                                                        ;                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                          ; Stuck at GND              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                             ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                ; Stuck at GND              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                  ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                  ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                  ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                             ; Stuck at GND              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                          ; Stuck at GND              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                             ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                ; Stuck at GND              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][53],                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                  ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                  ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                  ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                   ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                             ; Stuck at GND              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                               ; Stuck at GND              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                  ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                       ; Stuck at GND              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][53],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                         ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                         ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                         ;
;                                                                                                                                                                                                                                                                                              ;                           ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                          ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_dbrk:the_cpu2core_cpu_1_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                             ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_dbrk:the_cpu2core_cpu_1_cpu_nios2_oci_dbrk|dbrk_break,                                                                                    ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_break:the_cpu2core_cpu_1_cpu_nios2_oci_break|trigbrktype                                                                                  ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_dbrk:the_cpu2core_cpu_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                             ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_dbrk:the_cpu2core_cpu_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                    ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_break:the_cpu2core_cpu_0_cpu_nios2_oci_break|trigbrktype                                                                                  ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                   ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                   ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                   ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                   ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                   ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                   ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                   ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                   ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_dbrk:the_cpu2core_cpu_1_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                   ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_break:the_cpu2core_cpu_1_cpu_nios2_oci_break|trigger_state                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                        ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                   ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                   ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                   ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                   ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                   ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                   ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                                                                   ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                                                                   ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                        ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                  ; Stuck at GND              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                       ; Stuck at GND              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                               ; Stuck at GND              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                             ; Stuck at GND              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                ; Stuck at GND              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                          ; Stuck at GND              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                             ; Stuck at GND              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                ; Stuck at GND              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                          ; Stuck at GND              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count_zero_flag                                                                                                                                                              ; Stuck at VCC              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_007|share_count[0]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                                                              ; Stuck at VCC              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                  ; Stuck at VCC              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                                                              ; Stuck at VCC              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                                                              ; Stuck at VCC              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                                                              ; Stuck at VCC              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                                              ; Stuck at VCC              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                                                              ; Stuck at VCC              ; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|DRsize.101 ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|DRsize.101 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1608  ;
; Number of registers using Synchronous Clear  ; 112   ;
; Number of registers using Synchronous Load   ; 299   ;
; Number of registers using Asynchronous Clear ; 994   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 655   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                  ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|F_pc[13]                                                                                                                                                 ; 2       ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|i_read                                                                                                                                                   ; 8       ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|i_read                                                                                                                                                   ; 7       ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|F_pc[10]                                                                                                                                                 ; 3       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 2       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent|hold_waitrequest                                                                                     ; 11      ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                          ; 6       ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rst1                                                                                                             ; 6       ;
; cpu2core:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                           ; 1       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 2       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent|hold_waitrequest                                                                                     ; 11      ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                       ; 1       ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                         ; 11      ;
; cpu2core:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; 123     ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 2       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                             ; 2       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 2       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 2       ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                        ; 1       ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                        ; 4       ;
; cpu2core:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                           ; 2       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 2       ;
; cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; 2       ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                    ; 1       ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                    ; 4       ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                       ; 2       ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|hbreak_enabled                                                                                                                                           ; 9       ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|hbreak_enabled                                                                                                                                           ; 9       ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|t_dav                                                                                                                                                                   ; 3       ;
; cpu2core:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; 1       ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                        ; 1       ;
; cpu2core:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                           ; 1       ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                    ; 1       ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                       ; 1       ;
; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|rst2                                                                                                             ; 3       ;
; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; cpu2core:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; 1       ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                        ; 1       ;
; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                    ; 1       ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                            ; 1       ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                        ; 1       ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                             ; 1       ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                         ; 1       ;
; cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                             ; 1       ;
; cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                         ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                      ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]           ; 2       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]           ; 3       ;
; Total number of inverted registers = 49                                                                                                                                                                            ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[1]                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                                                                                                                                           ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|E_src1[5]                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                                                              ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|E_src1[24]                                                                                                                                                                                                                       ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|E_src1[3]                                                                                                                                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|E_shift_rot_result[16]                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|D_iw[21]                                                                                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|D_iw[29]                                                                                                                                                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|readdata[3]                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|readdata[0]                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|d_writedata[16]                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|d_writedata[29]                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|d_writedata[22]                                                                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_alu_result[1]                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_alu_result[1]                                                                                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|E_src2[12]                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|E_src2[2]                                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|E_src2[30]                                                                                                                                                                                                                       ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|E_src2[10]                                                                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|E_src2[4]                                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|E_src2[25]                                                                                                                                                                                                                       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|MonDReg[22]                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|MonDReg[0]                                                                                     ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem|MonDReg[11]                                                                                    ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem|MonDReg[3]                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|sr[3]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|sr[16] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|sr[3]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|sr[25] ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|F_pc[0]                                                                                                                                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|F_pc[2]                                                                                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|MonAReg[10]                                                                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem|MonAReg[8]                                                                                     ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_break:the_cpu2core_cpu_0_cpu_nios2_oci_break|break_readreg[24]                                                                        ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_break:the_cpu2core_cpu_1_cpu_nios2_oci_break|break_readreg[21]                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|d_byteenable[2]                                                                                                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Nios2Core2|cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|E_logic_result[24]                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|E_logic_result[2]                                                                                                                                                                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_001:router_001|src_channel[2]                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Nios2Core2|cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router|src_channel[2]                                                                                                                                                                         ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|W_rf_wr_data[20]                                                                                                                                                                                                                 ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|W_rf_wr_data[27]                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|D_dst_regnum[4]                                                                                                                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Nios2Core2|cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|D_dst_regnum[1]                                                                                                                                                                                                                  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                                                                    ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                      ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                               ;
; 36:1               ; 4 bits    ; 96 LEs        ; 56 LEs               ; 40 LEs                 ; Yes        ; |Nios2Core2|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_b_module:cpu2core_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_a_module:cpu2core_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_b_module:cpu2core_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem|cpu2core_cpu_1_cpu_ociram_sp_ram_module:cpu2core_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_8dc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux_002:cmd_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                              ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                             ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                           ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+------------------------------------------+
; Assignment        ; Value ; From ; To                                       ;
+-------------------+-------+------+------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]   ;
+-------------------+-------+------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+----------------------------------------------+
; Assignment        ; Value ; From ; To                                           ;
+-------------------+-------+------+----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]       ;
+-------------------+-------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|altsyncram:ram_block1a0|altsyncram_ffc3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_b_module:cpu2core_cpu_0_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_b_module:cpu2core_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_qk21      ; Untyped                                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                        ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                        ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                        ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_a_module:cpu2core_cpu_1_cpu_register_bank_a ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_a_module:cpu2core_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_b_module:cpu2core_cpu_1_cpu_register_bank_b ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_b_module:cpu2core_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_s0c1      ; Untyped                                                                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem|cpu2core_cpu_1_cpu_ociram_sp_ram_module:cpu2core_cpu_1_cpu_ociram_sp_ram ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                  ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem|cpu2core_cpu_1_cpu_ociram_sp_ram_module:cpu2core_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_qk21      ; Untyped                                                                                                                                                                                                                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu_1_cpu_debug_slave_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                          ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                        ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                        ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                        ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                           ;
; lpm_width               ; 8           ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                     ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                           ;
; lpm_width               ; 8           ; Signed Integer                                                                                                           ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                           ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                  ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                  ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                  ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                  ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                  ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                  ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0 ;
+----------------+------------------------------+-----------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                ;
+----------------+------------------------------+-----------------------------------------------------+
; INIT_FILE      ; cpu2core_onchip_memory_0.hex ; String                                              ;
+----------------+------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                      ;
+------------------------------------+------------------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT                  ; Untyped                                                   ;
; WIDTH_A                            ; 32                           ; Signed Integer                                            ;
; WIDTHAD_A                          ; 13                           ; Signed Integer                                            ;
; NUMWORDS_A                         ; 6400                         ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                   ;
; WIDTH_B                            ; 1                            ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 4                            ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                            ; Signed Integer                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                   ;
; INIT_FILE                          ; cpu2core_onchip_memory_0.hex ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 6400                         ; Signed Integer                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                   ;
; DEVICE_FAMILY                      ; MAX 10                       ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_gdc1              ; Untyped                                                   ;
+------------------------------------+------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_onchip_memory_1:onchip_memory_1 ;
+----------------+------------------------------+-----------------------------------------------------+
; Parameter Name ; Value                        ; Type                                                ;
+----------------+------------------------------+-----------------------------------------------------+
; INIT_FILE      ; cpu2core_onchip_memory_1.hex ; String                                              ;
+----------------+------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram ;
+------------------------------------+------------------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                      ;
+------------------------------------+------------------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT                  ; Untyped                                                   ;
; WIDTH_A                            ; 32                           ; Signed Integer                                            ;
; WIDTHAD_A                          ; 10                           ; Signed Integer                                            ;
; NUMWORDS_A                         ; 1024                         ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                   ;
; WIDTH_B                            ; 1                            ; Untyped                                                   ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                   ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                   ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 4                            ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                            ; Signed Integer                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                   ;
; INIT_FILE                          ; cpu2core_onchip_memory_1.hex ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 1024                         ; Signed Integer                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                   ;
; DEVICE_FAMILY                      ; MAX 10                       ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_8dc1              ; Untyped                                                   ;
+------------------------------------+------------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                           ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 17    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 14    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 17    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 17    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                         ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                         ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                         ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                         ;
; ID                        ; 2     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                         ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                         ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                         ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                         ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                         ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                         ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                         ;
; ID                        ; 0     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                         ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 73    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 73    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 71    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 71    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 70    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 70    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 69    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 58    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 3     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 17    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 72    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 52    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 57    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 53    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 54    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 55    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 56    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 76    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 74    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 77    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 64    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 62    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 61    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 59    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 67    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 65    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 17    ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 17    ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router|cpu2core_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                          ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_001:router_001|cpu2core_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 3     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_002|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_003:router_003|cpu2core_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_004|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_005|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_006|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_007|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_008|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_009:router_009|cpu2core_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_009:router_010|cpu2core_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_009:router_011|cpu2core_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                   ;
; SCHEME         ; round-robin ; String                                                                                                                                           ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                       ;
; SCHEME         ; round-robin ; String                                                                                                                                               ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                       ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux_007|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                        ;
; SCHEME         ; no-arb ; String                                                                                                                                                ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                        ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                ;
; SCHEME         ; no-arb ; String                                                                                                                                                        ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu2core:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|altsyncram:ram_block1a0 ;
+------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                                                                                 ;
+------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                                                                              ;
; OPERATION_MODE                     ; SINGLE_PORT                  ; Untyped                                                                                                              ;
; WIDTH_A                            ; 32                           ; Untyped                                                                                                              ;
; WIDTHAD_A                          ; 13                           ; Untyped                                                                                                              ;
; NUMWORDS_A                         ; 6400                         ; Untyped                                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                                                                              ;
; WIDTH_B                            ; 1                            ; Untyped                                                                                                              ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                                                                              ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                                                                              ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 4                            ; Untyped                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                                                                              ;
; BYTE_SIZE                          ; 8                            ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ       ; Untyped                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ       ; Untyped                                                                                                              ;
; INIT_FILE                          ; cpu2core_onchip_memory_0.hex ; Untyped                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                                                                              ;
; MAXIMUM_DEPTH                      ; 1024                         ; Untyped                                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                       ; Untyped                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                       ; Untyped                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; NORMAL                       ; Untyped                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; BYPASS                       ; Untyped                                                                                                              ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                                                                              ;
; DEVICE_FAMILY                      ; MAX 10                       ; Untyped                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_ffc3              ; Untyped                                                                                                              ;
+------------------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 9                                                                                                                                                                                                                                                                                              ;
; Entity Instance                           ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_b_module:cpu2core_cpu_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_a_module:cpu2core_cpu_1_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_b_module:cpu2core_cpu_1_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem|cpu2core_cpu_1_cpu_ociram_sp_ram_module:cpu2core_cpu_1_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 6400                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; cpu2core:inst|cpu2core_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram                                                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|altsyncram:ram_block1a0                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 6400                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                               ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                   ;
; Entity Instance            ; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
; Entity Instance            ; cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                        ;
;     -- lpm_width           ; 8                                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                  ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+--------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                          ;
+----------------+-------+----------+--------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                     ;
+----------------+-------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+----------------------------------------------+
; Port           ; Type  ; Severity ; Details                                      ;
+----------------+-------+----------+----------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                 ;
+----------------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                           ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                           ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                   ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                   ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                         ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                    ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_009:router_009|cpu2core_mm_interconnect_0_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_006|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_004|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_003:router_003|cpu2core_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_002|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_001:router_001|cpu2core_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                 ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router|cpu2core_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory_1_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_1_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_1_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                       ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                       ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_jtag_uart:jtag_uart"                                                                       ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu_1_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_pib:the_cpu2core_cpu_1_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo|cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_dtrace:the_cpu2core_cpu_1_cpu_nios2_oci_dtrace|cpu2core_cpu_1_cpu_nios2_oci_td_mode:cpu2core_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_itrace:the_cpu2core_cpu_1_cpu_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_dbrk:the_cpu2core_cpu_1_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_xbrk:the_cpu2core_cpu_1_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_test_bench:the_cpu2core_cpu_1_cpu_test_bench" ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                          ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                                                     ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_1:cpu_1" ;
+---------------+--------+----------+----------------------------+
; Port          ; Type   ; Severity ; Details                    ;
+---------------+--------+----------+----------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected     ;
+---------------+--------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                               ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_pib:the_cpu2core_cpu_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                     ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo|cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                            ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_dtrace:the_cpu2core_cpu_0_cpu_nios2_oci_dtrace|cpu2core_cpu_0_cpu_nios2_oci_td_mode:cpu2core_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                              ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                  ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_itrace:the_cpu2core_cpu_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                               ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_dbrk:the_cpu2core_cpu_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_xbrk:the_cpu2core_cpu_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                    ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
; oci_ienable[0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                        ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_test_bench:the_cpu2core_cpu_0_cpu_test_bench" ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                          ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                                                                     ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                                                                     ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "cpu2core:inst|cpu2core_cpu_0:cpu_0" ;
+---------------+--------+----------+----------------------------+
; Port          ; Type   ; Severity ; Details                    ;
+---------------+--------+----------+----------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected     ;
+---------------+--------+----------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 85                          ;
; cycloneiii_ff         ; 1519                        ;
;     CLR               ; 434                         ;
;     CLR SCLR          ; 2                           ;
;     CLR SCLR SLD      ; 94                          ;
;     CLR SLD           ; 140                         ;
;     ENA               ; 289                         ;
;     ENA CLR           ; 269                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 16                          ;
;     ENA SLD           ; 16                          ;
;     SLD               ; 20                          ;
;     plain             ; 236                         ;
; cycloneiii_lcell_comb ; 2862                        ;
;     arith             ; 157                         ;
;         2 data inputs ; 82                          ;
;         3 data inputs ; 75                          ;
;     normal            ; 2705                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 39                          ;
;         2 data inputs ; 371                         ;
;         3 data inputs ; 699                         ;
;         4 data inputs ; 1592                        ;
; cycloneiii_ram_block  ; 464                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.19                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 190                                      ;
; cycloneiii_ff         ; 89                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 27                                       ;
;     ENA CLR SLD       ; 4                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 160                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 151                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 39                                       ;
;         4 data inputs ; 77                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.94                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:12     ;
; sld_hub:auto_hub ; 00:00:01     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Tue Nov 03 09:49:34 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Nios2Core2 -c Nios2Core2
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12248): Elaborating Qsys system entity "cpu2core.qsys"
Info (12250): 2015.11.03.09:50:00 Progress: Loading qsys/cpu2core.qsys
Info (12250): 2015.11.03.09:50:01 Progress: Reading input file
Info (12250): 2015.11.03.09:50:01 Progress: Adding clk [clock_source 14.1]
Info (12250): 2015.11.03.09:50:03 Progress: Parameterizing module clk
Info (12250): 2015.11.03.09:50:03 Progress: Adding cpu_0 [altera_nios2_gen2 14.1]
Info (12250): 2015.11.03.09:50:04 Progress: Parameterizing module cpu_0
Info (12250): 2015.11.03.09:50:04 Progress: Adding cpu_1 [altera_nios2_gen2 14.1]
Info (12250): 2015.11.03.09:50:04 Progress: Parameterizing module cpu_1
Info (12250): 2015.11.03.09:50:04 Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.1]
Info (12250): 2015.11.03.09:50:04 Progress: Parameterizing module jtag_uart
Info (12250): 2015.11.03.09:50:04 Progress: Adding onchip_memory_0 [altera_avalon_onchip_memory2 14.1]
Info (12250): 2015.11.03.09:50:04 Progress: Parameterizing module onchip_memory_0
Info (12250): 2015.11.03.09:50:04 Progress: Adding onchip_memory_1 [altera_avalon_onchip_memory2 14.1]
Info (12250): 2015.11.03.09:50:04 Progress: Parameterizing module onchip_memory_1
Info (12250): 2015.11.03.09:50:04 Progress: Adding pio_0 [altera_avalon_pio 14.1]
Info (12250): 2015.11.03.09:50:04 Progress: Parameterizing module pio_0
Info (12250): 2015.11.03.09:50:04 Progress: Adding pio_1 [altera_avalon_pio 14.1]
Info (12250): 2015.11.03.09:50:04 Progress: Parameterizing module pio_1
Info (12250): 2015.11.03.09:50:04 Progress: Adding sysid [altera_avalon_sysid_qsys 14.1]
Info (12250): 2015.11.03.09:50:05 Progress: Parameterizing module sysid
Info (12250): 2015.11.03.09:50:05 Progress: Adding timer_0 [altera_avalon_timer 14.1]
Info (12250): 2015.11.03.09:50:05 Progress: Parameterizing module timer_0
Info (12250): 2015.11.03.09:50:05 Progress: Adding timer_1 [altera_avalon_timer 14.1]
Info (12250): 2015.11.03.09:50:05 Progress: Parameterizing module timer_1
Info (12250): 2015.11.03.09:50:05 Progress: Building connections
Info (12250): 2015.11.03.09:50:05 Progress: Parameterizing connections
Info (12250): 2015.11.03.09:50:05 Progress: Validating
Info (12250): 2015.11.03.09:50:07 Progress: Done reading input file
Info (12250): Cpu2core.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Cpu2core.sysid: Time stamp will be automatically updated when this component is generated.
Info (12250): Cpu2core: Generating cpu2core "cpu2core" for QUARTUS_SYNTH
Info (12250): Cpu_0: "cpu2core" instantiated altera_nios2_gen2 "cpu_0"
Info (12250): Cpu_1: "cpu2core" instantiated altera_nios2_gen2 "cpu_1"
Info (12250): Jtag_uart: Starting RTL generation for module 'cpu2core_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl} --name=cpu2core_jtag_uart --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0001_jtag_uart_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0001_jtag_uart_gen//cpu2core_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'cpu2core_jtag_uart'
Info (12250): Jtag_uart: "cpu2core" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Onchip_memory_0: Starting RTL generation for module 'cpu2core_onchip_memory_0'
Info (12250): Onchip_memory_0:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl} --name=cpu2core_onchip_memory_0 --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0002_onchip_memory_0_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0002_onchip_memory_0_gen//cpu2core_onchip_memory_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory_0: Done RTL generation for module 'cpu2core_onchip_memory_0'
Info (12250): Onchip_memory_0: "cpu2core" instantiated altera_avalon_onchip_memory2 "onchip_memory_0"
Info (12250): Onchip_memory_1: Starting RTL generation for module 'cpu2core_onchip_memory_1'
Info (12250): Onchip_memory_1:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl} --name=cpu2core_onchip_memory_1 --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0003_onchip_memory_1_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0003_onchip_memory_1_gen//cpu2core_onchip_memory_1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory_1: Done RTL generation for module 'cpu2core_onchip_memory_1'
Info (12250): Onchip_memory_1: "cpu2core" instantiated altera_avalon_onchip_memory2 "onchip_memory_1"
Info (12250): Pio_0: Starting RTL generation for module 'cpu2core_pio_0'
Info (12250): Pio_0:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/perl/bin/perl.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/common} -I {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio} -- {D:/program files/altera/14.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl} --name=cpu2core_pio_0 --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0004_pio_0_gen/ {--quartus_dir=D:/program files/altera/14.1/quartus} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0004_pio_0_gen//cpu2core_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_0: Done RTL generation for module 'cpu2core_pio_0'
Info (12250): Pio_0: "cpu2core" instantiated altera_avalon_pio "pio_0"
Info (12250): Sysid: "cpu2core" instantiated altera_avalon_sysid_qsys "sysid"
Info (12250): Mm_interconnect_0: "cpu2core" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "cpu2core" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "cpu2core" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'cpu2core_cpu_0_cpu'
Info (12250): Cpu:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/eperlcmd.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2} -- {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl} --name=cpu2core_cpu_0_cpu --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0008_cpu_gen/ {--quartus_bindir=D:/program files/altera/14.1/quartus/bin64} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0008_cpu_gen//cpu2core_cpu_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2015.11.03 09:50:25 (*) Starting Nios II generation
Info (12250): Cpu: # 2015.11.03 09:50:25 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2015.11.03 09:50:27 (*)   Plaintext license not found.
Info (12250): Cpu: # 2015.11.03 09:50:27 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2015.11.03 09:50:27 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2015.11.03 09:50:27 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2015.11.03 09:50:29 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2015.11.03 09:50:29 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2015.11.03 09:50:31 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'cpu2core_cpu_0_cpu'
Info (12250): Cpu: "cpu_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu: Starting RTL generation for module 'cpu2core_cpu_1_cpu'
Info (12250): Cpu:   Generation command is [exec {D:/program files/altera/14.1/quartus/bin64/eperlcmd.exe} -I {D:/program files/altera/14.1/quartus/bin64/perl/lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/europa} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin/perl_lib} -I {D:/program files/altera/14.1/quartus/sopc_builder/bin} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2} -I {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2} -- {D:/program files/altera/14.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl} --name=cpu2core_cpu_1_cpu --dir=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0009_cpu_gen/ {--quartus_bindir=D:/program files/altera/14.1/quartus/bin64} --verilog --config=C:/Users/obyn/AppData/Local/Temp/alt6742_2017620417842608606.dir/0009_cpu_gen//cpu2core_cpu_1_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2015.11.03 09:50:32 (*) Starting Nios II generation
Info (12250): Cpu: # 2015.11.03 09:50:32 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2015.11.03 09:50:33 (*)   Plaintext license not found.
Info (12250): Cpu: # 2015.11.03 09:50:33 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2015.11.03 09:50:33 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2015.11.03 09:50:33 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2015.11.03 09:50:35 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2015.11.03 09:50:35 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2015.11.03 09:50:37 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'cpu2core_cpu_1_cpu'
Info (12250): Cpu: "cpu_1" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu_1_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_1_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Cpu_1_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_1_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file E:/MyProject/My_project/Altera/Niso2Core2/db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv
Info (12250): Cpu2core: Done "cpu2core" with 31 modules, 55 files
Info (12249): Finished elaborating Qsys system entity "cpu2core.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios2core2.bdf
    Info (12023): Found entity 1: Nios2Core2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/cpu2core.v
    Info (12023): Found entity 1: cpu2core
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0.v
    Info (12023): Found entity 1: cpu2core_cpu_0
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu.v
    Info (12023): Found entity 1: cpu2core_cpu_0_cpu_register_bank_a_module
    Info (12023): Found entity 2: cpu2core_cpu_0_cpu_register_bank_b_module
    Info (12023): Found entity 3: cpu2core_cpu_0_cpu_nios2_oci_debug
    Info (12023): Found entity 4: cpu2core_cpu_0_cpu_nios2_oci_break
    Info (12023): Found entity 5: cpu2core_cpu_0_cpu_nios2_oci_xbrk
    Info (12023): Found entity 6: cpu2core_cpu_0_cpu_nios2_oci_dbrk
    Info (12023): Found entity 7: cpu2core_cpu_0_cpu_nios2_oci_itrace
    Info (12023): Found entity 8: cpu2core_cpu_0_cpu_nios2_oci_td_mode
    Info (12023): Found entity 9: cpu2core_cpu_0_cpu_nios2_oci_dtrace
    Info (12023): Found entity 10: cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 11: cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 12: cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 13: cpu2core_cpu_0_cpu_nios2_oci_fifo
    Info (12023): Found entity 14: cpu2core_cpu_0_cpu_nios2_oci_pib
    Info (12023): Found entity 15: cpu2core_cpu_0_cpu_nios2_oci_im
    Info (12023): Found entity 16: cpu2core_cpu_0_cpu_nios2_performance_monitors
    Info (12023): Found entity 17: cpu2core_cpu_0_cpu_nios2_avalon_reg
    Info (12023): Found entity 18: cpu2core_cpu_0_cpu_ociram_sp_ram_module
    Info (12023): Found entity 19: cpu2core_cpu_0_cpu_nios2_ocimem
    Info (12023): Found entity 20: cpu2core_cpu_0_cpu_nios2_oci
    Info (12023): Found entity 21: cpu2core_cpu_0_cpu
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: cpu2core_cpu_0_cpu_debug_slave_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: cpu2core_cpu_0_cpu_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: cpu2core_cpu_0_cpu_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_oci_test_bench.v
    Info (12023): Found entity 1: cpu2core_cpu_0_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_0_cpu_test_bench.v
    Info (12023): Found entity 1: cpu2core_cpu_0_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1.v
    Info (12023): Found entity 1: cpu2core_cpu_1
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu.v
    Info (12023): Found entity 1: cpu2core_cpu_1_cpu_register_bank_a_module
    Info (12023): Found entity 2: cpu2core_cpu_1_cpu_register_bank_b_module
    Info (12023): Found entity 3: cpu2core_cpu_1_cpu_nios2_oci_debug
    Info (12023): Found entity 4: cpu2core_cpu_1_cpu_nios2_oci_break
    Info (12023): Found entity 5: cpu2core_cpu_1_cpu_nios2_oci_xbrk
    Info (12023): Found entity 6: cpu2core_cpu_1_cpu_nios2_oci_dbrk
    Info (12023): Found entity 7: cpu2core_cpu_1_cpu_nios2_oci_itrace
    Info (12023): Found entity 8: cpu2core_cpu_1_cpu_nios2_oci_td_mode
    Info (12023): Found entity 9: cpu2core_cpu_1_cpu_nios2_oci_dtrace
    Info (12023): Found entity 10: cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 11: cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 12: cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 13: cpu2core_cpu_1_cpu_nios2_oci_fifo
    Info (12023): Found entity 14: cpu2core_cpu_1_cpu_nios2_oci_pib
    Info (12023): Found entity 15: cpu2core_cpu_1_cpu_nios2_oci_im
    Info (12023): Found entity 16: cpu2core_cpu_1_cpu_nios2_performance_monitors
    Info (12023): Found entity 17: cpu2core_cpu_1_cpu_nios2_avalon_reg
    Info (12023): Found entity 18: cpu2core_cpu_1_cpu_ociram_sp_ram_module
    Info (12023): Found entity 19: cpu2core_cpu_1_cpu_nios2_ocimem
    Info (12023): Found entity 20: cpu2core_cpu_1_cpu_nios2_oci
    Info (12023): Found entity 21: cpu2core_cpu_1_cpu
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: cpu2core_cpu_1_cpu_debug_slave_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: cpu2core_cpu_1_cpu_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: cpu2core_cpu_1_cpu_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_oci_test_bench.v
    Info (12023): Found entity 1: cpu2core_cpu_1_cpu_oci_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_cpu_1_cpu_test_bench.v
    Info (12023): Found entity 1: cpu2core_cpu_1_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_irq_mapper.sv
    Info (12023): Found entity 1: cpu2core_irq_mapper
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/cpu2core/submodules/cpu2core_jtag_uart.v
    Info (12023): Found entity 1: cpu2core_jtag_uart_sim_scfifo_w
    Info (12023): Found entity 2: cpu2core_jtag_uart_scfifo_w
    Info (12023): Found entity 3: cpu2core_jtag_uart_sim_scfifo_r
    Info (12023): Found entity 4: cpu2core_jtag_uart_scfifo_r
    Info (12023): Found entity 5: cpu2core_jtag_uart
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0.v
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_cmd_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_cmd_mux
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: cpu2core_mm_interconnect_0_router
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: cpu2core_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: cpu2core_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: cpu2core_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: cpu2core_mm_interconnect_0_router_004
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_router_006_default_decode
    Info (12023): Found entity 2: cpu2core_mm_interconnect_0_router_006
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_router_009_default_decode
    Info (12023): Found entity 2: cpu2core_mm_interconnect_0_router_009
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: cpu2core_mm_interconnect_0_rsp_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_onchip_memory_0.v
    Info (12023): Found entity 1: cpu2core_onchip_memory_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_onchip_memory_1.v
    Info (12023): Found entity 1: cpu2core_onchip_memory_1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_pio_0.v
    Info (12023): Found entity 1: cpu2core_pio_0
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cpu2core/submodules/cpu2core_sysid.v
    Info (12023): Found entity 1: cpu2core_sysid
Info (12127): Elaborating entity "Nios2Core2" for the top level hierarchy
Info (12128): Elaborating entity "cpu2core" for hierarchy "cpu2core:inst"
Info (12128): Elaborating entity "cpu2core_cpu_0" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_test_bench" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_test_bench:the_cpu2core_cpu_0_cpu_test_bench"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_register_bank_a_module" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf
    Info (12023): Found entity 1: altsyncram_s0c1
Info (12128): Elaborating entity "altsyncram_s0c1" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_a_module:cpu2core_cpu_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_s0c1:auto_generated"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_register_bank_b_module" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_register_bank_b_module:cpu2core_cpu_0_cpu_register_bank_b"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_nios2_oci" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_nios2_oci_debug" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_debug:the_cpu2core_cpu_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_nios2_oci_break" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_break:the_cpu2core_cpu_0_cpu_nios2_oci_break"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_nios2_oci_xbrk" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_xbrk:the_cpu2core_cpu_0_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_nios2_oci_dbrk" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_dbrk:the_cpu2core_cpu_0_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_nios2_oci_itrace" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_itrace:the_cpu2core_cpu_0_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_nios2_oci_dtrace" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_dtrace:the_cpu2core_cpu_0_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_nios2_oci_td_mode" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_dtrace:the_cpu2core_cpu_0_cpu_nios2_oci_dtrace|cpu2core_cpu_0_cpu_nios2_oci_td_mode:cpu2core_cpu_0_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_nios2_oci_fifo" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo|cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt:the_cpu2core_cpu_0_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo|cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc:the_cpu2core_cpu_0_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo|cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc:the_cpu2core_cpu_0_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_oci_test_bench" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_fifo:the_cpu2core_cpu_0_cpu_nios2_oci_fifo|cpu2core_cpu_0_cpu_oci_test_bench:the_cpu2core_cpu_0_cpu_oci_test_bench"
Warning (12158): Entity "cpu2core_cpu_0_cpu_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_nios2_oci_pib" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_pib:the_cpu2core_cpu_0_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_nios2_oci_im" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_oci_im:the_cpu2core_cpu_0_cpu_nios2_oci_im"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_nios2_avalon_reg" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_avalon_reg:the_cpu2core_cpu_0_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_nios2_ocimem" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_ociram_sp_ram_module" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qk21.tdf
    Info (12023): Found entity 1: altsyncram_qk21
Info (12128): Elaborating entity "altsyncram_qk21" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_nios2_ocimem:the_cpu2core_cpu_0_cpu_nios2_ocimem|cpu2core_cpu_0_cpu_ociram_sp_ram_module:cpu2core_cpu_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qk21:auto_generated"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_debug_slave_wrapper" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_debug_slave_tck" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_tck:the_cpu2core_cpu_0_cpu_debug_slave_tck"
Info (12128): Elaborating entity "cpu2core_cpu_0_cpu_debug_slave_sysclk" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|cpu2core_cpu_0_cpu_debug_slave_sysclk:the_cpu2core_cpu_0_cpu_debug_slave_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "cpu2core:inst|cpu2core_cpu_0:cpu_0|cpu2core_cpu_0_cpu:cpu|cpu2core_cpu_0_cpu_nios2_oci:the_cpu2core_cpu_0_cpu_nios2_oci|cpu2core_cpu_0_cpu_debug_slave_wrapper:the_cpu2core_cpu_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:cpu2core_cpu_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "cpu2core_cpu_1" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_test_bench" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_test_bench:the_cpu2core_cpu_1_cpu_test_bench"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_register_bank_a_module" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_a_module:cpu2core_cpu_1_cpu_register_bank_a"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_register_bank_b_module" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_register_bank_b_module:cpu2core_cpu_1_cpu_register_bank_b"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_nios2_oci" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_nios2_oci_debug" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_debug:the_cpu2core_cpu_1_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_nios2_oci_break" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_break:the_cpu2core_cpu_1_cpu_nios2_oci_break"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_nios2_oci_xbrk" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_xbrk:the_cpu2core_cpu_1_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_nios2_oci_dbrk" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_dbrk:the_cpu2core_cpu_1_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_nios2_oci_itrace" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_itrace:the_cpu2core_cpu_1_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_nios2_oci_dtrace" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_dtrace:the_cpu2core_cpu_1_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_nios2_oci_td_mode" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_dtrace:the_cpu2core_cpu_1_cpu_nios2_oci_dtrace|cpu2core_cpu_1_cpu_nios2_oci_td_mode:cpu2core_cpu_1_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_nios2_oci_fifo" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo|cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt:the_cpu2core_cpu_1_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo|cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc:the_cpu2core_cpu_1_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo|cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc:the_cpu2core_cpu_1_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_oci_test_bench" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_fifo:the_cpu2core_cpu_1_cpu_nios2_oci_fifo|cpu2core_cpu_1_cpu_oci_test_bench:the_cpu2core_cpu_1_cpu_oci_test_bench"
Warning (12158): Entity "cpu2core_cpu_1_cpu_oci_test_bench" contains only dangling pins
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_nios2_oci_pib" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_pib:the_cpu2core_cpu_1_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_nios2_oci_im" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_oci_im:the_cpu2core_cpu_1_cpu_nios2_oci_im"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_nios2_avalon_reg" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_avalon_reg:the_cpu2core_cpu_1_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_nios2_ocimem" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_ociram_sp_ram_module" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_nios2_ocimem:the_cpu2core_cpu_1_cpu_nios2_ocimem|cpu2core_cpu_1_cpu_ociram_sp_ram_module:cpu2core_cpu_1_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_debug_slave_wrapper" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_debug_slave_tck" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_tck:the_cpu2core_cpu_1_cpu_debug_slave_tck"
Info (12128): Elaborating entity "cpu2core_cpu_1_cpu_debug_slave_sysclk" for hierarchy "cpu2core:inst|cpu2core_cpu_1:cpu_1|cpu2core_cpu_1_cpu:cpu|cpu2core_cpu_1_cpu_nios2_oci:the_cpu2core_cpu_1_cpu_nios2_oci|cpu2core_cpu_1_cpu_debug_slave_wrapper:the_cpu2core_cpu_1_cpu_debug_slave_wrapper|cpu2core_cpu_1_cpu_debug_slave_sysclk:the_cpu2core_cpu_1_cpu_debug_slave_sysclk"
Info (12128): Elaborating entity "cpu2core_jtag_uart" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart"
Info (12128): Elaborating entity "cpu2core_jtag_uart_scfifo_w" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_gc21.tdf
    Info (12023): Found entity 1: a_dpfifo_gc21
Info (12128): Elaborating entity "a_dpfifo_gc21" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337
Info (12128): Elaborating entity "cntr_337" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_d021.tdf
    Info (12023): Found entity 1: dpram_d021
Info (12128): Elaborating entity "dpram_d021" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hcl1.tdf
    Info (12023): Found entity 1: altsyncram_hcl1
Info (12128): Elaborating entity "altsyncram_hcl1" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|dpram_d021:FIFOram|altsyncram_hcl1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_w:the_cpu2core_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_gc21:dpfifo|cntr_n2b:rd_ptr_count"
Info (12128): Elaborating entity "cpu2core_jtag_uart_scfifo_r" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|cpu2core_jtag_uart_scfifo_r:the_cpu2core_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic"
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep"
Info (12131): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "cpu2core:inst|cpu2core_jtag_uart:jtag_uart|alt_jtag_atlantic:cpu2core_jtag_uart_alt_jtag_atlantic"
Info (12128): Elaborating entity "cpu2core_onchip_memory_0" for hierarchy "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "cpu2core_onchip_memory_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "6400"
    Info (12134): Parameter "numwords_a" = "6400"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "13"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gdc1.tdf
    Info (12023): Found entity 1: altsyncram_gdc1
Info (12128): Elaborating entity "altsyncram_gdc1" for hierarchy "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated"
Info (12128): Elaborating entity "cpu2core_onchip_memory_1" for hierarchy "cpu2core:inst|cpu2core_onchip_memory_1:onchip_memory_1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "cpu2core:inst|cpu2core_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "cpu2core_onchip_memory_1.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8dc1.tdf
    Info (12023): Found entity 1: altsyncram_8dc1
Info (12128): Elaborating entity "altsyncram_8dc1" for hierarchy "cpu2core:inst|cpu2core_onchip_memory_1:onchip_memory_1|altsyncram:the_altsyncram|altsyncram_8dc1:auto_generated"
Info (12128): Elaborating entity "cpu2core_pio_0" for hierarchy "cpu2core:inst|cpu2core_pio_0:pio_0"
Info (12128): Elaborating entity "cpu2core_sysid" for hierarchy "cpu2core:inst|cpu2core_sysid:sysid"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_1_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_1_debug_mem_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_1_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_0_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_1_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_default_decode" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router:router|cpu2core_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_001" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_001_default_decode" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_001:router_001|cpu2core_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_002" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_002_default_decode" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_002:router_002|cpu2core_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_003" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_003:router_003"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_003_default_decode" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_003:router_003|cpu2core_mm_interconnect_0_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_004" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_004"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_004_default_decode" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_004:router_004|cpu2core_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_006" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_006"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_006_default_decode" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_006:router_006|cpu2core_mm_interconnect_0_router_006_default_decode:the_default_decode"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_009" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_009:router_009"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_router_009_default_decode" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_router_009:router_009|cpu2core_mm_interconnect_0_router_009_default_decode:the_default_decode"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_cmd_demux" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_cmd_demux_002" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_demux_002:cmd_demux_002"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_cmd_mux" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_rsp_demux" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_rsp_mux" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "cpu2core_mm_interconnect_0_rsp_mux_002" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "cpu2core:inst|cpu2core_mm_interconnect_0:mm_interconnect_0|cpu2core_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "cpu2core_irq_mapper" for hierarchy "cpu2core:inst|cpu2core_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cpu2core:inst|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "cpu2core:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "cpu2core:inst|altera_reset_controller:rst_controller_002"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 5 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld678592ff/submodules/alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_splitter
Info (270021): Converted the following 1 logical RAM block slices to smaller depth
    Info (270020): Converted the following logical RAM block "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ALTSYNCRAM" slices to smaller maximum block depth of 1024
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a0"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a22"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a23"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a24"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a25"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a26"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a2"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a1"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a4"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a3"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a5"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a15"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a14"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a11"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a13"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a16"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a12"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a20"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a6"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a21"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a19"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a18"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a17"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a10"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a9"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a8"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a7"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a27"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a28"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a29"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a30"
        Info (270019): RAM block slice "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|ram_block1a31"
Info (12130): Elaborated megafunction instantiation "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|altsyncram:ram_block1a0"
Info (12133): Instantiated megafunction "cpu2core:inst|cpu2core_onchip_memory_0:onchip_memory_0|altsyncram:the_altsyncram|altsyncram_gdc1:auto_generated|altsyncram:ram_block1a0" with the following parameter:
    Info (12134): Parameter "LPM_TYPE" = "altsyncram"
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "6400"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_A" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_A" = "BYPASS"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "NUMWORDS_B" = "1"
    Info (12134): Parameter "INDATA_REG_B" = "UNUSED"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "RDCONTROL_REG_B" = "UNUSED"
    Info (12134): Parameter "ADDRESS_REG_B" = "UNUSED"
    Info (12134): Parameter "BYTEENA_REG_B" = "UNUSED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "INDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "BYTEENA_ACLR_B" = "NONE"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "BYTE_SIZE" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info (12134): Parameter "INIT_FILE" = "cpu2core_onchip_memory_0.hex"
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "PORT_A"
    Info (12134): Parameter "MAXIMUM_DEPTH" = "1024"
    Info (12134): Parameter "ENABLE_RUNTIME_MOD" = "NO"
    Info (12134): Parameter "INSTANCE_NAME" = "UNUSED"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "ECCSTATUS_REG" = "UNREGISTERED"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_B" = "BYPASS"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_A" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_PORT_B" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "CLOCK_ENABLE_ECC_STATUS" = "NORMAL"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ffc3.tdf
    Info (12023): Found entity 1: altsyncram_ffc3
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g7a.tdf
    Info (12023): Found entity 1: decode_g7a
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_d3b.tdf
    Info (12023): Found entity 1: mux_d3b
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 15 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file E:/MyProject/My_project/Altera/Niso2Core2/output_files/Nios2Core2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3886 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 3413 logic cells
    Info (21064): Implemented 464 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 774 megabytes
    Info: Processing ended: Tue Nov 03 09:51:20 2015
    Info: Elapsed time: 00:01:46
    Info: Total CPU time (on all processors): 00:03:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/MyProject/My_project/Altera/Niso2Core2/output_files/Nios2Core2.map.smsg.


