#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001dfd1e379a0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000001dfd1ea7220_0 .net "PC", 31 0, v000001dfd1ea1de0_0;  1 drivers
v000001dfd1ea84e0_0 .var "clk", 0 0;
v000001dfd1ea83a0_0 .net "clkout", 0 0, L_000001dfd1e2d570;  1 drivers
v000001dfd1ea7ea0_0 .net "cycles_consumed", 31 0, v000001dfd1ea5720_0;  1 drivers
v000001dfd1ea7720_0 .net "regs0", 31 0, L_000001dfd1e2d260;  1 drivers
v000001dfd1ea6dc0_0 .net "regs1", 31 0, L_000001dfd1e2ca10;  1 drivers
v000001dfd1ea6960_0 .net "regs2", 31 0, L_000001dfd1e2cc40;  1 drivers
v000001dfd1ea7f40_0 .net "regs3", 31 0, L_000001dfd1e2cd20;  1 drivers
v000001dfd1ea7a40_0 .net "regs4", 31 0, L_000001dfd1e2ce70;  1 drivers
v000001dfd1ea7c20_0 .net "regs5", 31 0, L_000001dfd1e2d2d0;  1 drivers
v000001dfd1ea74a0_0 .var "rst", 0 0;
S_000001dfd1db5150 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000001dfd1e379a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001dfd1e37cc0 .param/l "RType" 0 4 2, C4<000000>;
P_000001dfd1e37cf8 .param/l "add" 0 4 5, C4<100000>;
P_000001dfd1e37d30 .param/l "addi" 0 4 8, C4<001000>;
P_000001dfd1e37d68 .param/l "addu" 0 4 5, C4<100001>;
P_000001dfd1e37da0 .param/l "and_" 0 4 5, C4<100100>;
P_000001dfd1e37dd8 .param/l "andi" 0 4 8, C4<001100>;
P_000001dfd1e37e10 .param/l "beq" 0 4 10, C4<000100>;
P_000001dfd1e37e48 .param/l "bne" 0 4 10, C4<000101>;
P_000001dfd1e37e80 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001dfd1e37eb8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001dfd1e37ef0 .param/l "j" 0 4 12, C4<000010>;
P_000001dfd1e37f28 .param/l "jal" 0 4 12, C4<000011>;
P_000001dfd1e37f60 .param/l "jr" 0 4 6, C4<001000>;
P_000001dfd1e37f98 .param/l "lw" 0 4 8, C4<100011>;
P_000001dfd1e37fd0 .param/l "nor_" 0 4 5, C4<100111>;
P_000001dfd1e38008 .param/l "or_" 0 4 5, C4<100101>;
P_000001dfd1e38040 .param/l "ori" 0 4 8, C4<001101>;
P_000001dfd1e38078 .param/l "sgt" 0 4 6, C4<101011>;
P_000001dfd1e380b0 .param/l "sll" 0 4 6, C4<000000>;
P_000001dfd1e380e8 .param/l "slt" 0 4 5, C4<101010>;
P_000001dfd1e38120 .param/l "slti" 0 4 8, C4<101010>;
P_000001dfd1e38158 .param/l "srl" 0 4 6, C4<000010>;
P_000001dfd1e38190 .param/l "sub" 0 4 5, C4<100010>;
P_000001dfd1e381c8 .param/l "subu" 0 4 5, C4<100011>;
P_000001dfd1e38200 .param/l "sw" 0 4 8, C4<101011>;
P_000001dfd1e38238 .param/l "xor_" 0 4 5, C4<100110>;
P_000001dfd1e38270 .param/l "xori" 0 4 8, C4<001110>;
L_000001dfd1e2d030 .functor NOT 1, v000001dfd1ea74a0_0, C4<0>, C4<0>, C4<0>;
L_000001dfd1e2cb60 .functor NOT 1, v000001dfd1ea74a0_0, C4<0>, C4<0>, C4<0>;
L_000001dfd1e2cbd0 .functor NOT 1, v000001dfd1ea74a0_0, C4<0>, C4<0>, C4<0>;
L_000001dfd1e2d0a0 .functor NOT 1, v000001dfd1ea74a0_0, C4<0>, C4<0>, C4<0>;
L_000001dfd1e2d180 .functor NOT 1, v000001dfd1ea74a0_0, C4<0>, C4<0>, C4<0>;
L_000001dfd1e2d490 .functor NOT 1, v000001dfd1ea74a0_0, C4<0>, C4<0>, C4<0>;
L_000001dfd1e2ca80 .functor NOT 1, v000001dfd1ea74a0_0, C4<0>, C4<0>, C4<0>;
L_000001dfd1e2d810 .functor NOT 1, v000001dfd1ea74a0_0, C4<0>, C4<0>, C4<0>;
L_000001dfd1e2d570 .functor OR 1, v000001dfd1ea84e0_0, v000001dfd1e26270_0, C4<0>, C4<0>;
L_000001dfd1e2d110 .functor OR 1, L_000001dfd1ea6be0, L_000001dfd1ea6fa0, C4<0>, C4<0>;
L_000001dfd1e2d650 .functor AND 1, L_000001dfd1f014d0, L_000001dfd1f026f0, C4<1>, C4<1>;
L_000001dfd1e2d880 .functor NOT 1, v000001dfd1ea74a0_0, C4<0>, C4<0>, C4<0>;
L_000001dfd1e2d5e0 .functor OR 1, L_000001dfd1f00fd0, L_000001dfd1f00cb0, C4<0>, C4<0>;
L_000001dfd1e2cfc0 .functor OR 1, L_000001dfd1e2d5e0, L_000001dfd1f01250, C4<0>, C4<0>;
L_000001dfd1e2d340 .functor OR 1, L_000001dfd1f008f0, L_000001dfd1f00990, C4<0>, C4<0>;
L_000001dfd1e2d3b0 .functor AND 1, L_000001dfd1f016b0, L_000001dfd1e2d340, C4<1>, C4<1>;
L_000001dfd1f03070 .functor OR 1, L_000001dfd1f00a30, L_000001dfd1f01e30, C4<0>, C4<0>;
L_000001dfd1f030e0 .functor AND 1, L_000001dfd1f01d90, L_000001dfd1f03070, C4<1>, C4<1>;
v000001dfd1ea0440_0 .net "ALUOp", 3 0, v000001dfd1e264f0_0;  1 drivers
v000001dfd1ea1660_0 .net "ALUResult", 31 0, v000001dfd1e9a2e0_0;  1 drivers
v000001dfd1ea09e0_0 .net "ALUSrc", 0 0, v000001dfd1e25e10_0;  1 drivers
v000001dfd1ea1a20_0 .net "ALUin2", 31 0, L_000001dfd1f01b10;  1 drivers
v000001dfd1ea08a0_0 .net "MemReadEn", 0 0, v000001dfd1e26310_0;  1 drivers
v000001dfd1ea1020_0 .net "MemWriteEn", 0 0, v000001dfd1e25eb0_0;  1 drivers
v000001dfd1ea13e0_0 .net "MemtoReg", 0 0, v000001dfd1e25ff0_0;  1 drivers
v000001dfd1ea1ac0_0 .net "PC", 31 0, v000001dfd1ea1de0_0;  alias, 1 drivers
v000001dfd1ea1480_0 .net "PCPlus1", 31 0, L_000001dfd1ea6b40;  1 drivers
v000001dfd1ea0120_0 .net "PCsrc", 1 0, v000001dfd1e9b320_0;  1 drivers
v000001dfd1ea0580_0 .net "RegDst", 0 0, v000001dfd1e263b0_0;  1 drivers
v000001dfd1ea10c0_0 .net "RegWriteEn", 0 0, v000001dfd1e26090_0;  1 drivers
v000001dfd1ea1520_0 .net "WriteRegister", 4 0, L_000001dfd1f012f0;  1 drivers
v000001dfd1ea12a0_0 .net *"_ivl_0", 0 0, L_000001dfd1e2d030;  1 drivers
L_000001dfd1ea88d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea01c0_0 .net/2u *"_ivl_10", 4 0, L_000001dfd1ea88d0;  1 drivers
L_000001dfd1ea8cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea15c0_0 .net *"_ivl_101", 15 0, L_000001dfd1ea8cc0;  1 drivers
v000001dfd1ea0bc0_0 .net *"_ivl_102", 31 0, L_000001dfd1f02470;  1 drivers
L_000001dfd1ea8d08 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea1700_0 .net *"_ivl_105", 25 0, L_000001dfd1ea8d08;  1 drivers
L_000001dfd1ea8d50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea04e0_0 .net/2u *"_ivl_106", 31 0, L_000001dfd1ea8d50;  1 drivers
v000001dfd1ea0da0_0 .net *"_ivl_108", 0 0, L_000001dfd1f014d0;  1 drivers
L_000001dfd1ea8d98 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea1340_0 .net/2u *"_ivl_110", 5 0, L_000001dfd1ea8d98;  1 drivers
v000001dfd1ea0b20_0 .net *"_ivl_112", 0 0, L_000001dfd1f026f0;  1 drivers
v000001dfd1ea0620_0 .net *"_ivl_115", 0 0, L_000001dfd1e2d650;  1 drivers
v000001dfd1ea0260_0 .net *"_ivl_116", 47 0, L_000001dfd1f02790;  1 drivers
L_000001dfd1ea8de0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea0300_0 .net *"_ivl_119", 15 0, L_000001dfd1ea8de0;  1 drivers
L_000001dfd1ea8918 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea18e0_0 .net/2u *"_ivl_12", 5 0, L_000001dfd1ea8918;  1 drivers
v000001dfd1ea1980_0 .net *"_ivl_120", 47 0, L_000001dfd1f01ed0;  1 drivers
L_000001dfd1ea8e28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea1b60_0 .net *"_ivl_123", 15 0, L_000001dfd1ea8e28;  1 drivers
v000001dfd1ea03a0_0 .net *"_ivl_125", 0 0, L_000001dfd1f01390;  1 drivers
v000001dfd1ea1c00_0 .net *"_ivl_126", 31 0, L_000001dfd1f021f0;  1 drivers
v000001dfd1ea0c60_0 .net *"_ivl_128", 47 0, L_000001dfd1f00df0;  1 drivers
v000001dfd1ea1f20_0 .net *"_ivl_130", 47 0, L_000001dfd1f01110;  1 drivers
v000001dfd1ea06c0_0 .net *"_ivl_132", 47 0, L_000001dfd1f00d50;  1 drivers
v000001dfd1ea0d00_0 .net *"_ivl_134", 47 0, L_000001dfd1f00e90;  1 drivers
L_000001dfd1ea8e70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea1ca0_0 .net/2u *"_ivl_138", 1 0, L_000001dfd1ea8e70;  1 drivers
v000001dfd1ea0e40_0 .net *"_ivl_14", 0 0, L_000001dfd1ea7540;  1 drivers
v000001dfd1ea0760_0 .net *"_ivl_140", 0 0, L_000001dfd1f01cf0;  1 drivers
L_000001dfd1ea8eb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea0940_0 .net/2u *"_ivl_142", 1 0, L_000001dfd1ea8eb8;  1 drivers
v000001dfd1ea0ee0_0 .net *"_ivl_144", 0 0, L_000001dfd1f02010;  1 drivers
L_000001dfd1ea8f00 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea1200_0 .net/2u *"_ivl_146", 1 0, L_000001dfd1ea8f00;  1 drivers
v000001dfd1ea1d40_0 .net *"_ivl_148", 0 0, L_000001dfd1f02330;  1 drivers
L_000001dfd1ea8f48 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea0f80_0 .net/2u *"_ivl_150", 31 0, L_000001dfd1ea8f48;  1 drivers
L_000001dfd1ea8f90 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea0080_0 .net/2u *"_ivl_152", 31 0, L_000001dfd1ea8f90;  1 drivers
v000001dfd1ea21d0_0 .net *"_ivl_154", 31 0, L_000001dfd1f01750;  1 drivers
v000001dfd1ea24f0_0 .net *"_ivl_156", 31 0, L_000001dfd1f01070;  1 drivers
L_000001dfd1ea8960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea2630_0 .net/2u *"_ivl_16", 4 0, L_000001dfd1ea8960;  1 drivers
v000001dfd1ea37b0_0 .net *"_ivl_160", 0 0, L_000001dfd1e2d880;  1 drivers
L_000001dfd1ea9020 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea3850_0 .net/2u *"_ivl_162", 31 0, L_000001dfd1ea9020;  1 drivers
L_000001dfd1ea90f8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea3ad0_0 .net/2u *"_ivl_166", 5 0, L_000001dfd1ea90f8;  1 drivers
v000001dfd1ea2db0_0 .net *"_ivl_168", 0 0, L_000001dfd1f00fd0;  1 drivers
L_000001dfd1ea9140 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea3b70_0 .net/2u *"_ivl_170", 5 0, L_000001dfd1ea9140;  1 drivers
v000001dfd1ea38f0_0 .net *"_ivl_172", 0 0, L_000001dfd1f00cb0;  1 drivers
v000001dfd1ea3c10_0 .net *"_ivl_175", 0 0, L_000001dfd1e2d5e0;  1 drivers
L_000001dfd1ea9188 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea2bd0_0 .net/2u *"_ivl_176", 5 0, L_000001dfd1ea9188;  1 drivers
v000001dfd1ea2f90_0 .net *"_ivl_178", 0 0, L_000001dfd1f01250;  1 drivers
v000001dfd1ea3990_0 .net *"_ivl_181", 0 0, L_000001dfd1e2cfc0;  1 drivers
L_000001dfd1ea91d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea2090_0 .net/2u *"_ivl_182", 15 0, L_000001dfd1ea91d0;  1 drivers
v000001dfd1ea2770_0 .net *"_ivl_184", 31 0, L_000001dfd1f01430;  1 drivers
v000001dfd1ea32b0_0 .net *"_ivl_187", 0 0, L_000001dfd1f01570;  1 drivers
v000001dfd1ea26d0_0 .net *"_ivl_188", 15 0, L_000001dfd1f01610;  1 drivers
v000001dfd1ea3cb0_0 .net *"_ivl_19", 4 0, L_000001dfd1ea7860;  1 drivers
v000001dfd1ea3030_0 .net *"_ivl_190", 31 0, L_000001dfd1f020b0;  1 drivers
v000001dfd1ea3170_0 .net *"_ivl_194", 31 0, L_000001dfd1f017f0;  1 drivers
L_000001dfd1ea9218 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea3f30_0 .net *"_ivl_197", 25 0, L_000001dfd1ea9218;  1 drivers
L_000001dfd1ea9260 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea3d50_0 .net/2u *"_ivl_198", 31 0, L_000001dfd1ea9260;  1 drivers
L_000001dfd1ea8888 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea3a30_0 .net/2u *"_ivl_2", 5 0, L_000001dfd1ea8888;  1 drivers
v000001dfd1ea3710_0 .net *"_ivl_20", 4 0, L_000001dfd1ea7b80;  1 drivers
v000001dfd1ea3df0_0 .net *"_ivl_200", 0 0, L_000001dfd1f016b0;  1 drivers
L_000001dfd1ea92a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea30d0_0 .net/2u *"_ivl_202", 5 0, L_000001dfd1ea92a8;  1 drivers
v000001dfd1ea33f0_0 .net *"_ivl_204", 0 0, L_000001dfd1f008f0;  1 drivers
L_000001dfd1ea92f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea3e90_0 .net/2u *"_ivl_206", 5 0, L_000001dfd1ea92f0;  1 drivers
v000001dfd1ea2130_0 .net *"_ivl_208", 0 0, L_000001dfd1f00990;  1 drivers
v000001dfd1ea3490_0 .net *"_ivl_211", 0 0, L_000001dfd1e2d340;  1 drivers
v000001dfd1ea2590_0 .net *"_ivl_213", 0 0, L_000001dfd1e2d3b0;  1 drivers
L_000001dfd1ea9338 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea2810_0 .net/2u *"_ivl_214", 5 0, L_000001dfd1ea9338;  1 drivers
v000001dfd1ea28b0_0 .net *"_ivl_216", 0 0, L_000001dfd1f01890;  1 drivers
L_000001dfd1ea9380 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea2a90_0 .net/2u *"_ivl_218", 31 0, L_000001dfd1ea9380;  1 drivers
v000001dfd1ea2950_0 .net *"_ivl_220", 31 0, L_000001dfd1f01a70;  1 drivers
v000001dfd1ea3530_0 .net *"_ivl_224", 31 0, L_000001dfd1f01c50;  1 drivers
L_000001dfd1ea93c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea29f0_0 .net *"_ivl_227", 25 0, L_000001dfd1ea93c8;  1 drivers
L_000001dfd1ea9410 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea2270_0 .net/2u *"_ivl_228", 31 0, L_000001dfd1ea9410;  1 drivers
v000001dfd1ea2b30_0 .net *"_ivl_230", 0 0, L_000001dfd1f01d90;  1 drivers
L_000001dfd1ea9458 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea3350_0 .net/2u *"_ivl_232", 5 0, L_000001dfd1ea9458;  1 drivers
v000001dfd1ea2c70_0 .net *"_ivl_234", 0 0, L_000001dfd1f00a30;  1 drivers
L_000001dfd1ea94a0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea2d10_0 .net/2u *"_ivl_236", 5 0, L_000001dfd1ea94a0;  1 drivers
v000001dfd1ea2310_0 .net *"_ivl_238", 0 0, L_000001dfd1f01e30;  1 drivers
v000001dfd1ea3670_0 .net *"_ivl_24", 0 0, L_000001dfd1e2cbd0;  1 drivers
v000001dfd1ea23b0_0 .net *"_ivl_241", 0 0, L_000001dfd1f03070;  1 drivers
v000001dfd1ea2e50_0 .net *"_ivl_243", 0 0, L_000001dfd1f030e0;  1 drivers
L_000001dfd1ea94e8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea2450_0 .net/2u *"_ivl_244", 5 0, L_000001dfd1ea94e8;  1 drivers
v000001dfd1ea2ef0_0 .net *"_ivl_246", 0 0, L_000001dfd1f02290;  1 drivers
v000001dfd1ea3210_0 .net *"_ivl_248", 31 0, L_000001dfd1f00b70;  1 drivers
L_000001dfd1ea89a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea35d0_0 .net/2u *"_ivl_26", 4 0, L_000001dfd1ea89a8;  1 drivers
v000001dfd1ea48c0_0 .net *"_ivl_29", 4 0, L_000001dfd1ea8620;  1 drivers
v000001dfd1ea54a0_0 .net *"_ivl_32", 0 0, L_000001dfd1e2d0a0;  1 drivers
L_000001dfd1ea89f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea46e0_0 .net/2u *"_ivl_34", 4 0, L_000001dfd1ea89f0;  1 drivers
v000001dfd1ea4960_0 .net *"_ivl_37", 4 0, L_000001dfd1ea6c80;  1 drivers
v000001dfd1ea45a0_0 .net *"_ivl_40", 0 0, L_000001dfd1e2d180;  1 drivers
L_000001dfd1ea8a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea43c0_0 .net/2u *"_ivl_42", 15 0, L_000001dfd1ea8a38;  1 drivers
v000001dfd1ea5540_0 .net *"_ivl_45", 15 0, L_000001dfd1ea7900;  1 drivers
v000001dfd1ea4320_0 .net *"_ivl_48", 0 0, L_000001dfd1e2d490;  1 drivers
v000001dfd1ea5220_0 .net *"_ivl_5", 5 0, L_000001dfd1ea6e60;  1 drivers
L_000001dfd1ea8a80 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea5e00_0 .net/2u *"_ivl_50", 36 0, L_000001dfd1ea8a80;  1 drivers
L_000001dfd1ea8ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea4d20_0 .net/2u *"_ivl_52", 31 0, L_000001dfd1ea8ac8;  1 drivers
v000001dfd1ea52c0_0 .net *"_ivl_55", 4 0, L_000001dfd1ea79a0;  1 drivers
v000001dfd1ea5c20_0 .net *"_ivl_56", 36 0, L_000001dfd1ea86c0;  1 drivers
v000001dfd1ea5a40_0 .net *"_ivl_58", 36 0, L_000001dfd1ea8260;  1 drivers
v000001dfd1ea4e60_0 .net *"_ivl_62", 0 0, L_000001dfd1e2ca80;  1 drivers
L_000001dfd1ea8b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea5680_0 .net/2u *"_ivl_64", 5 0, L_000001dfd1ea8b10;  1 drivers
v000001dfd1ea4a00_0 .net *"_ivl_67", 5 0, L_000001dfd1ea8760;  1 drivers
v000001dfd1ea5ae0_0 .net *"_ivl_70", 0 0, L_000001dfd1e2d810;  1 drivers
L_000001dfd1ea8b58 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea4aa0_0 .net/2u *"_ivl_72", 57 0, L_000001dfd1ea8b58;  1 drivers
L_000001dfd1ea8ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea5cc0_0 .net/2u *"_ivl_74", 31 0, L_000001dfd1ea8ba0;  1 drivers
v000001dfd1ea5b80_0 .net *"_ivl_77", 25 0, L_000001dfd1ea68c0;  1 drivers
v000001dfd1ea55e0_0 .net *"_ivl_78", 57 0, L_000001dfd1ea7ae0;  1 drivers
v000001dfd1ea4f00_0 .net *"_ivl_8", 0 0, L_000001dfd1e2cb60;  1 drivers
v000001dfd1ea5d60_0 .net *"_ivl_80", 57 0, L_000001dfd1ea6a00;  1 drivers
L_000001dfd1ea8be8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea5040_0 .net/2u *"_ivl_84", 31 0, L_000001dfd1ea8be8;  1 drivers
L_000001dfd1ea8c30 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea5360_0 .net/2u *"_ivl_88", 5 0, L_000001dfd1ea8c30;  1 drivers
v000001dfd1ea4b40_0 .net *"_ivl_90", 0 0, L_000001dfd1ea6be0;  1 drivers
L_000001dfd1ea8c78 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001dfd1ea5ea0_0 .net/2u *"_ivl_92", 5 0, L_000001dfd1ea8c78;  1 drivers
v000001dfd1ea5400_0 .net *"_ivl_94", 0 0, L_000001dfd1ea6fa0;  1 drivers
v000001dfd1ea4820_0 .net *"_ivl_97", 0 0, L_000001dfd1e2d110;  1 drivers
v000001dfd1ea4640_0 .net *"_ivl_98", 47 0, L_000001dfd1ea7680;  1 drivers
v000001dfd1ea41e0_0 .net "adderResult", 31 0, L_000001dfd1f01930;  1 drivers
v000001dfd1ea4280_0 .net "address", 31 0, L_000001dfd1ea6aa0;  1 drivers
v000001dfd1ea4500_0 .net "clk", 0 0, L_000001dfd1e2d570;  alias, 1 drivers
v000001dfd1ea5720_0 .var "cycles_consumed", 31 0;
o000001dfd1e51888 .functor BUFZ 1, C4<z>; HiZ drive
v000001dfd1ea4460_0 .net "excep_flag", 0 0, o000001dfd1e51888;  0 drivers
v000001dfd1ea4780_0 .net "extImm", 31 0, L_000001dfd1f02650;  1 drivers
v000001dfd1ea4c80_0 .net "funct", 5 0, L_000001dfd1ea77c0;  1 drivers
v000001dfd1ea50e0_0 .net "hlt", 0 0, v000001dfd1e26270_0;  1 drivers
v000001dfd1ea5f40_0 .net "imm", 15 0, L_000001dfd1ea81c0;  1 drivers
v000001dfd1ea4be0_0 .net "immediate", 31 0, L_000001dfd1f019d0;  1 drivers
v000001dfd1ea40a0_0 .net "input_clk", 0 0, v000001dfd1ea84e0_0;  1 drivers
v000001dfd1ea57c0_0 .net "instruction", 31 0, L_000001dfd1f01bb0;  1 drivers
v000001dfd1ea4140_0 .net "memoryReadData", 31 0, v000001dfd1ea1e80_0;  1 drivers
v000001dfd1ea5860_0 .net "nextPC", 31 0, L_000001dfd1f02510;  1 drivers
v000001dfd1ea4dc0_0 .net "opcode", 5 0, L_000001dfd1ea8580;  1 drivers
v000001dfd1ea4fa0_0 .net "rd", 4 0, L_000001dfd1ea6f00;  1 drivers
v000001dfd1ea5900_0 .net "readData1", 31 0, L_000001dfd1e2c9a0;  1 drivers
v000001dfd1ea59a0_0 .net "readData1_w", 31 0, L_000001dfd1f05360;  1 drivers
v000001dfd1ea5180_0 .net "readData2", 31 0, L_000001dfd1e2ccb0;  1 drivers
v000001dfd1ea8440_0 .net "regs0", 31 0, L_000001dfd1e2d260;  alias, 1 drivers
v000001dfd1ea70e0_0 .net "regs1", 31 0, L_000001dfd1e2ca10;  alias, 1 drivers
v000001dfd1ea8300_0 .net "regs2", 31 0, L_000001dfd1e2cc40;  alias, 1 drivers
v000001dfd1ea7fe0_0 .net "regs3", 31 0, L_000001dfd1e2cd20;  alias, 1 drivers
v000001dfd1ea7cc0_0 .net "regs4", 31 0, L_000001dfd1e2ce70;  alias, 1 drivers
v000001dfd1ea7360_0 .net "regs5", 31 0, L_000001dfd1e2d2d0;  alias, 1 drivers
v000001dfd1ea8080_0 .net "rs", 4 0, L_000001dfd1ea8120;  1 drivers
v000001dfd1ea6d20_0 .net "rst", 0 0, v000001dfd1ea74a0_0;  1 drivers
v000001dfd1ea7e00_0 .net "rt", 4 0, L_000001dfd1ea75e0;  1 drivers
v000001dfd1ea72c0_0 .net "shamt", 31 0, L_000001dfd1ea7180;  1 drivers
v000001dfd1ea7040_0 .net "wire_instruction", 31 0, L_000001dfd1e2d730;  1 drivers
v000001dfd1ea7d60_0 .net "writeData", 31 0, L_000001dfd1f05d60;  1 drivers
v000001dfd1ea7400_0 .net "zero", 0 0, L_000001dfd1f03ec0;  1 drivers
L_000001dfd1ea6e60 .part L_000001dfd1f01bb0, 26, 6;
L_000001dfd1ea8580 .functor MUXZ 6, L_000001dfd1ea6e60, L_000001dfd1ea8888, L_000001dfd1e2d030, C4<>;
L_000001dfd1ea7540 .cmp/eq 6, L_000001dfd1ea8580, L_000001dfd1ea8918;
L_000001dfd1ea7860 .part L_000001dfd1f01bb0, 11, 5;
L_000001dfd1ea7b80 .functor MUXZ 5, L_000001dfd1ea7860, L_000001dfd1ea8960, L_000001dfd1ea7540, C4<>;
L_000001dfd1ea6f00 .functor MUXZ 5, L_000001dfd1ea7b80, L_000001dfd1ea88d0, L_000001dfd1e2cb60, C4<>;
L_000001dfd1ea8620 .part L_000001dfd1f01bb0, 21, 5;
L_000001dfd1ea8120 .functor MUXZ 5, L_000001dfd1ea8620, L_000001dfd1ea89a8, L_000001dfd1e2cbd0, C4<>;
L_000001dfd1ea6c80 .part L_000001dfd1f01bb0, 16, 5;
L_000001dfd1ea75e0 .functor MUXZ 5, L_000001dfd1ea6c80, L_000001dfd1ea89f0, L_000001dfd1e2d0a0, C4<>;
L_000001dfd1ea7900 .part L_000001dfd1f01bb0, 0, 16;
L_000001dfd1ea81c0 .functor MUXZ 16, L_000001dfd1ea7900, L_000001dfd1ea8a38, L_000001dfd1e2d180, C4<>;
L_000001dfd1ea79a0 .part L_000001dfd1f01bb0, 6, 5;
L_000001dfd1ea86c0 .concat [ 5 32 0 0], L_000001dfd1ea79a0, L_000001dfd1ea8ac8;
L_000001dfd1ea8260 .functor MUXZ 37, L_000001dfd1ea86c0, L_000001dfd1ea8a80, L_000001dfd1e2d490, C4<>;
L_000001dfd1ea7180 .part L_000001dfd1ea8260, 0, 32;
L_000001dfd1ea8760 .part L_000001dfd1f01bb0, 0, 6;
L_000001dfd1ea77c0 .functor MUXZ 6, L_000001dfd1ea8760, L_000001dfd1ea8b10, L_000001dfd1e2ca80, C4<>;
L_000001dfd1ea68c0 .part L_000001dfd1f01bb0, 0, 26;
L_000001dfd1ea7ae0 .concat [ 26 32 0 0], L_000001dfd1ea68c0, L_000001dfd1ea8ba0;
L_000001dfd1ea6a00 .functor MUXZ 58, L_000001dfd1ea7ae0, L_000001dfd1ea8b58, L_000001dfd1e2d810, C4<>;
L_000001dfd1ea6aa0 .part L_000001dfd1ea6a00, 0, 32;
L_000001dfd1ea6b40 .arith/sum 32, v000001dfd1ea1de0_0, L_000001dfd1ea8be8;
L_000001dfd1ea6be0 .cmp/eq 6, L_000001dfd1ea8580, L_000001dfd1ea8c30;
L_000001dfd1ea6fa0 .cmp/eq 6, L_000001dfd1ea8580, L_000001dfd1ea8c78;
L_000001dfd1ea7680 .concat [ 32 16 0 0], L_000001dfd1ea6aa0, L_000001dfd1ea8cc0;
L_000001dfd1f02470 .concat [ 6 26 0 0], L_000001dfd1ea8580, L_000001dfd1ea8d08;
L_000001dfd1f014d0 .cmp/eq 32, L_000001dfd1f02470, L_000001dfd1ea8d50;
L_000001dfd1f026f0 .cmp/eq 6, L_000001dfd1ea77c0, L_000001dfd1ea8d98;
L_000001dfd1f02790 .concat [ 32 16 0 0], L_000001dfd1e2c9a0, L_000001dfd1ea8de0;
L_000001dfd1f01ed0 .concat [ 32 16 0 0], v000001dfd1ea1de0_0, L_000001dfd1ea8e28;
L_000001dfd1f01390 .part L_000001dfd1ea81c0, 15, 1;
LS_000001dfd1f021f0_0_0 .concat [ 1 1 1 1], L_000001dfd1f01390, L_000001dfd1f01390, L_000001dfd1f01390, L_000001dfd1f01390;
LS_000001dfd1f021f0_0_4 .concat [ 1 1 1 1], L_000001dfd1f01390, L_000001dfd1f01390, L_000001dfd1f01390, L_000001dfd1f01390;
LS_000001dfd1f021f0_0_8 .concat [ 1 1 1 1], L_000001dfd1f01390, L_000001dfd1f01390, L_000001dfd1f01390, L_000001dfd1f01390;
LS_000001dfd1f021f0_0_12 .concat [ 1 1 1 1], L_000001dfd1f01390, L_000001dfd1f01390, L_000001dfd1f01390, L_000001dfd1f01390;
LS_000001dfd1f021f0_0_16 .concat [ 1 1 1 1], L_000001dfd1f01390, L_000001dfd1f01390, L_000001dfd1f01390, L_000001dfd1f01390;
LS_000001dfd1f021f0_0_20 .concat [ 1 1 1 1], L_000001dfd1f01390, L_000001dfd1f01390, L_000001dfd1f01390, L_000001dfd1f01390;
LS_000001dfd1f021f0_0_24 .concat [ 1 1 1 1], L_000001dfd1f01390, L_000001dfd1f01390, L_000001dfd1f01390, L_000001dfd1f01390;
LS_000001dfd1f021f0_0_28 .concat [ 1 1 1 1], L_000001dfd1f01390, L_000001dfd1f01390, L_000001dfd1f01390, L_000001dfd1f01390;
LS_000001dfd1f021f0_1_0 .concat [ 4 4 4 4], LS_000001dfd1f021f0_0_0, LS_000001dfd1f021f0_0_4, LS_000001dfd1f021f0_0_8, LS_000001dfd1f021f0_0_12;
LS_000001dfd1f021f0_1_4 .concat [ 4 4 4 4], LS_000001dfd1f021f0_0_16, LS_000001dfd1f021f0_0_20, LS_000001dfd1f021f0_0_24, LS_000001dfd1f021f0_0_28;
L_000001dfd1f021f0 .concat [ 16 16 0 0], LS_000001dfd1f021f0_1_0, LS_000001dfd1f021f0_1_4;
L_000001dfd1f00df0 .concat [ 16 32 0 0], L_000001dfd1ea81c0, L_000001dfd1f021f0;
L_000001dfd1f01110 .arith/sum 48, L_000001dfd1f01ed0, L_000001dfd1f00df0;
L_000001dfd1f00d50 .functor MUXZ 48, L_000001dfd1f01110, L_000001dfd1f02790, L_000001dfd1e2d650, C4<>;
L_000001dfd1f00e90 .functor MUXZ 48, L_000001dfd1f00d50, L_000001dfd1ea7680, L_000001dfd1e2d110, C4<>;
L_000001dfd1f01930 .part L_000001dfd1f00e90, 0, 32;
L_000001dfd1f01cf0 .cmp/eq 2, v000001dfd1e9b320_0, L_000001dfd1ea8e70;
L_000001dfd1f02010 .cmp/eq 2, v000001dfd1e9b320_0, L_000001dfd1ea8eb8;
L_000001dfd1f02330 .cmp/eq 2, v000001dfd1e9b320_0, L_000001dfd1ea8f00;
L_000001dfd1f01750 .functor MUXZ 32, L_000001dfd1ea8f90, L_000001dfd1ea8f48, L_000001dfd1f02330, C4<>;
L_000001dfd1f01070 .functor MUXZ 32, L_000001dfd1f01750, L_000001dfd1f01930, L_000001dfd1f02010, C4<>;
L_000001dfd1f02510 .functor MUXZ 32, L_000001dfd1f01070, L_000001dfd1ea6b40, L_000001dfd1f01cf0, C4<>;
L_000001dfd1f01bb0 .functor MUXZ 32, L_000001dfd1e2d730, L_000001dfd1ea9020, L_000001dfd1e2d880, C4<>;
L_000001dfd1f00fd0 .cmp/eq 6, L_000001dfd1ea8580, L_000001dfd1ea90f8;
L_000001dfd1f00cb0 .cmp/eq 6, L_000001dfd1ea8580, L_000001dfd1ea9140;
L_000001dfd1f01250 .cmp/eq 6, L_000001dfd1ea8580, L_000001dfd1ea9188;
L_000001dfd1f01430 .concat [ 16 16 0 0], L_000001dfd1ea81c0, L_000001dfd1ea91d0;
L_000001dfd1f01570 .part L_000001dfd1ea81c0, 15, 1;
LS_000001dfd1f01610_0_0 .concat [ 1 1 1 1], L_000001dfd1f01570, L_000001dfd1f01570, L_000001dfd1f01570, L_000001dfd1f01570;
LS_000001dfd1f01610_0_4 .concat [ 1 1 1 1], L_000001dfd1f01570, L_000001dfd1f01570, L_000001dfd1f01570, L_000001dfd1f01570;
LS_000001dfd1f01610_0_8 .concat [ 1 1 1 1], L_000001dfd1f01570, L_000001dfd1f01570, L_000001dfd1f01570, L_000001dfd1f01570;
LS_000001dfd1f01610_0_12 .concat [ 1 1 1 1], L_000001dfd1f01570, L_000001dfd1f01570, L_000001dfd1f01570, L_000001dfd1f01570;
L_000001dfd1f01610 .concat [ 4 4 4 4], LS_000001dfd1f01610_0_0, LS_000001dfd1f01610_0_4, LS_000001dfd1f01610_0_8, LS_000001dfd1f01610_0_12;
L_000001dfd1f020b0 .concat [ 16 16 0 0], L_000001dfd1ea81c0, L_000001dfd1f01610;
L_000001dfd1f02650 .functor MUXZ 32, L_000001dfd1f020b0, L_000001dfd1f01430, L_000001dfd1e2cfc0, C4<>;
L_000001dfd1f017f0 .concat [ 6 26 0 0], L_000001dfd1ea8580, L_000001dfd1ea9218;
L_000001dfd1f016b0 .cmp/eq 32, L_000001dfd1f017f0, L_000001dfd1ea9260;
L_000001dfd1f008f0 .cmp/eq 6, L_000001dfd1ea77c0, L_000001dfd1ea92a8;
L_000001dfd1f00990 .cmp/eq 6, L_000001dfd1ea77c0, L_000001dfd1ea92f0;
L_000001dfd1f01890 .cmp/eq 6, L_000001dfd1ea8580, L_000001dfd1ea9338;
L_000001dfd1f01a70 .functor MUXZ 32, L_000001dfd1f02650, L_000001dfd1ea9380, L_000001dfd1f01890, C4<>;
L_000001dfd1f019d0 .functor MUXZ 32, L_000001dfd1f01a70, L_000001dfd1ea7180, L_000001dfd1e2d3b0, C4<>;
L_000001dfd1f01c50 .concat [ 6 26 0 0], L_000001dfd1ea8580, L_000001dfd1ea93c8;
L_000001dfd1f01d90 .cmp/eq 32, L_000001dfd1f01c50, L_000001dfd1ea9410;
L_000001dfd1f00a30 .cmp/eq 6, L_000001dfd1ea77c0, L_000001dfd1ea9458;
L_000001dfd1f01e30 .cmp/eq 6, L_000001dfd1ea77c0, L_000001dfd1ea94a0;
L_000001dfd1f02290 .cmp/eq 6, L_000001dfd1ea8580, L_000001dfd1ea94e8;
L_000001dfd1f00b70 .functor MUXZ 32, L_000001dfd1e2c9a0, v000001dfd1ea1de0_0, L_000001dfd1f02290, C4<>;
L_000001dfd1f05360 .functor MUXZ 32, L_000001dfd1f00b70, L_000001dfd1e2ccb0, L_000001dfd1f030e0, C4<>;
S_000001dfd1db52e0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001dfd1db5150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001dfd1e1b210 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001dfd1de5dc0 .functor NOT 1, v000001dfd1e25e10_0, C4<0>, C4<0>, C4<0>;
v000001dfd1e24d30_0 .net *"_ivl_0", 0 0, L_000001dfd1de5dc0;  1 drivers
v000001dfd1e25a50_0 .net "in1", 31 0, L_000001dfd1e2ccb0;  alias, 1 drivers
v000001dfd1e25b90_0 .net "in2", 31 0, L_000001dfd1f019d0;  alias, 1 drivers
v000001dfd1e25c30_0 .net "out", 31 0, L_000001dfd1f01b10;  alias, 1 drivers
v000001dfd1e25cd0_0 .net "s", 0 0, v000001dfd1e25e10_0;  alias, 1 drivers
L_000001dfd1f01b10 .functor MUXZ 32, L_000001dfd1f019d0, L_000001dfd1e2ccb0, L_000001dfd1de5dc0, C4<>;
S_000001dfd1db27f0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001dfd1db5150;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001dfd1e4cd80 .param/l "RType" 0 4 2, C4<000000>;
P_000001dfd1e4cdb8 .param/l "add" 0 4 5, C4<100000>;
P_000001dfd1e4cdf0 .param/l "addi" 0 4 8, C4<001000>;
P_000001dfd1e4ce28 .param/l "addu" 0 4 5, C4<100001>;
P_000001dfd1e4ce60 .param/l "and_" 0 4 5, C4<100100>;
P_000001dfd1e4ce98 .param/l "andi" 0 4 8, C4<001100>;
P_000001dfd1e4ced0 .param/l "beq" 0 4 10, C4<000100>;
P_000001dfd1e4cf08 .param/l "bne" 0 4 10, C4<000101>;
P_000001dfd1e4cf40 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001dfd1e4cf78 .param/l "j" 0 4 12, C4<000010>;
P_000001dfd1e4cfb0 .param/l "jal" 0 4 12, C4<000011>;
P_000001dfd1e4cfe8 .param/l "jr" 0 4 6, C4<001000>;
P_000001dfd1e4d020 .param/l "lw" 0 4 8, C4<100011>;
P_000001dfd1e4d058 .param/l "nor_" 0 4 5, C4<100111>;
P_000001dfd1e4d090 .param/l "or_" 0 4 5, C4<100101>;
P_000001dfd1e4d0c8 .param/l "ori" 0 4 8, C4<001101>;
P_000001dfd1e4d100 .param/l "sgt" 0 4 6, C4<101011>;
P_000001dfd1e4d138 .param/l "sll" 0 4 6, C4<000000>;
P_000001dfd1e4d170 .param/l "slt" 0 4 5, C4<101010>;
P_000001dfd1e4d1a8 .param/l "slti" 0 4 8, C4<101010>;
P_000001dfd1e4d1e0 .param/l "srl" 0 4 6, C4<000010>;
P_000001dfd1e4d218 .param/l "sub" 0 4 5, C4<100010>;
P_000001dfd1e4d250 .param/l "subu" 0 4 5, C4<100011>;
P_000001dfd1e4d288 .param/l "sw" 0 4 8, C4<101011>;
P_000001dfd1e4d2c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001dfd1e4d2f8 .param/l "xori" 0 4 8, C4<001110>;
v000001dfd1e264f0_0 .var "ALUOp", 3 0;
v000001dfd1e25e10_0 .var "ALUSrc", 0 0;
v000001dfd1e26310_0 .var "MemReadEn", 0 0;
v000001dfd1e25eb0_0 .var "MemWriteEn", 0 0;
v000001dfd1e25ff0_0 .var "MemtoReg", 0 0;
v000001dfd1e263b0_0 .var "RegDst", 0 0;
v000001dfd1e26090_0 .var "RegWriteEn", 0 0;
v000001dfd1e261d0_0 .net "funct", 5 0, L_000001dfd1ea77c0;  alias, 1 drivers
v000001dfd1e26270_0 .var "hlt", 0 0;
v000001dfd1e26590_0 .net "opcode", 5 0, L_000001dfd1ea8580;  alias, 1 drivers
v000001dfd1e26450_0 .net "rst", 0 0, v000001dfd1ea74a0_0;  alias, 1 drivers
E_000001dfd1e1ab90 .event anyedge, v000001dfd1e26450_0, v000001dfd1e26590_0, v000001dfd1e261d0_0;
S_000001dfd1db2980 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000001dfd1db5150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001dfd1e2d730 .functor BUFZ 32, L_000001dfd1f011b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dfd1e26630 .array "InstMem", 0 1023, 31 0;
v000001dfd1e266d0_0 .net *"_ivl_0", 31 0, L_000001dfd1f011b0;  1 drivers
v000001dfd1e26770_0 .net *"_ivl_3", 9 0, L_000001dfd1f00f30;  1 drivers
v000001dfd1e26810_0 .net *"_ivl_4", 11 0, L_000001dfd1f00c10;  1 drivers
L_000001dfd1ea8fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dfd1e24970_0 .net *"_ivl_7", 1 0, L_000001dfd1ea8fd8;  1 drivers
v000001dfd1e24bf0_0 .net "address", 31 0, v000001dfd1ea1de0_0;  alias, 1 drivers
v000001dfd1e24a10_0 .var/i "i", 31 0;
v000001dfd1e24ab0_0 .net "q", 31 0, L_000001dfd1e2d730;  alias, 1 drivers
L_000001dfd1f011b0 .array/port v000001dfd1e26630, L_000001dfd1f00c10;
L_000001dfd1f00f30 .part v000001dfd1ea1de0_0, 0, 10;
L_000001dfd1f00c10 .concat [ 10 2 0 0], L_000001dfd1f00f30, L_000001dfd1ea8fd8;
S_000001dfd1d9d7f0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001dfd1db5150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001dfd1e2c9a0 .functor BUFZ 32, L_000001dfd1f01f70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001dfd1e2ccb0 .functor BUFZ 32, L_000001dfd1f023d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dfd1e9aec0_1 .array/port v000001dfd1e9aec0, 1;
L_000001dfd1e2d260 .functor BUFZ 32, v000001dfd1e9aec0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dfd1e9aec0_2 .array/port v000001dfd1e9aec0, 2;
L_000001dfd1e2ca10 .functor BUFZ 32, v000001dfd1e9aec0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dfd1e9aec0_3 .array/port v000001dfd1e9aec0, 3;
L_000001dfd1e2cc40 .functor BUFZ 32, v000001dfd1e9aec0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dfd1e9aec0_4 .array/port v000001dfd1e9aec0, 4;
L_000001dfd1e2cd20 .functor BUFZ 32, v000001dfd1e9aec0_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dfd1e9aec0_5 .array/port v000001dfd1e9aec0, 5;
L_000001dfd1e2ce70 .functor BUFZ 32, v000001dfd1e9aec0_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dfd1e9aec0_6 .array/port v000001dfd1e9aec0, 6;
L_000001dfd1e2d2d0 .functor BUFZ 32, v000001dfd1e9aec0_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001dfd1dfb3d0_0 .net *"_ivl_0", 31 0, L_000001dfd1f01f70;  1 drivers
v000001dfd1e9ace0_0 .net *"_ivl_10", 6 0, L_000001dfd1f00ad0;  1 drivers
L_000001dfd1ea90b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dfd1e9a7e0_0 .net *"_ivl_13", 1 0, L_000001dfd1ea90b0;  1 drivers
v000001dfd1e9af60_0 .net *"_ivl_2", 6 0, L_000001dfd1f025b0;  1 drivers
L_000001dfd1ea9068 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001dfd1e9bdc0_0 .net *"_ivl_5", 1 0, L_000001dfd1ea9068;  1 drivers
v000001dfd1e9b640_0 .net *"_ivl_8", 31 0, L_000001dfd1f023d0;  1 drivers
v000001dfd1e9a9c0_0 .net "clk", 0 0, L_000001dfd1e2d570;  alias, 1 drivers
v000001dfd1e9b460_0 .var/i "i", 31 0;
v000001dfd1e9a880_0 .net "readData1", 31 0, L_000001dfd1e2c9a0;  alias, 1 drivers
v000001dfd1e9bbe0_0 .net "readData2", 31 0, L_000001dfd1e2ccb0;  alias, 1 drivers
v000001dfd1e9baa0_0 .net "readRegister1", 4 0, L_000001dfd1ea8120;  alias, 1 drivers
v000001dfd1e9b500_0 .net "readRegister2", 4 0, L_000001dfd1ea75e0;  alias, 1 drivers
v000001dfd1e9aec0 .array "registers", 31 0, 31 0;
v000001dfd1e9aa60_0 .net "regs0", 31 0, L_000001dfd1e2d260;  alias, 1 drivers
v000001dfd1e9a740_0 .net "regs1", 31 0, L_000001dfd1e2ca10;  alias, 1 drivers
v000001dfd1e9ab00_0 .net "regs2", 31 0, L_000001dfd1e2cc40;  alias, 1 drivers
v000001dfd1e9b0a0_0 .net "regs3", 31 0, L_000001dfd1e2cd20;  alias, 1 drivers
v000001dfd1e9b000_0 .net "regs4", 31 0, L_000001dfd1e2ce70;  alias, 1 drivers
v000001dfd1e9a6a0_0 .net "regs5", 31 0, L_000001dfd1e2d2d0;  alias, 1 drivers
v000001dfd1e9a380_0 .net "rst", 0 0, v000001dfd1ea74a0_0;  alias, 1 drivers
v000001dfd1e9bb40_0 .net "we", 0 0, v000001dfd1e26090_0;  alias, 1 drivers
v000001dfd1e9b780_0 .net "writeData", 31 0, L_000001dfd1f05d60;  alias, 1 drivers
v000001dfd1e9b5a0_0 .net "writeRegister", 4 0, L_000001dfd1f012f0;  alias, 1 drivers
E_000001dfd1e1b290/0 .event negedge, v000001dfd1e26450_0;
E_000001dfd1e1b290/1 .event posedge, v000001dfd1e9a9c0_0;
E_000001dfd1e1b290 .event/or E_000001dfd1e1b290/0, E_000001dfd1e1b290/1;
L_000001dfd1f01f70 .array/port v000001dfd1e9aec0, L_000001dfd1f025b0;
L_000001dfd1f025b0 .concat [ 5 2 0 0], L_000001dfd1ea8120, L_000001dfd1ea9068;
L_000001dfd1f023d0 .array/port v000001dfd1e9aec0, L_000001dfd1f00ad0;
L_000001dfd1f00ad0 .concat [ 5 2 0 0], L_000001dfd1ea75e0, L_000001dfd1ea90b0;
S_000001dfd1d9d980 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001dfd1d9d7f0;
 .timescale 0 0;
v000001dfd1dfbbf0_0 .var/i "i", 31 0;
S_000001dfd1de35d0 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001dfd1db5150;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001dfd1e1b350 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001dfd1e2d7a0 .functor NOT 1, v000001dfd1e263b0_0, C4<0>, C4<0>, C4<0>;
v000001dfd1e9b8c0_0 .net *"_ivl_0", 0 0, L_000001dfd1e2d7a0;  1 drivers
v000001dfd1e9bc80_0 .net "in1", 4 0, L_000001dfd1ea75e0;  alias, 1 drivers
v000001dfd1e9b1e0_0 .net "in2", 4 0, L_000001dfd1ea6f00;  alias, 1 drivers
v000001dfd1e9a1a0_0 .net "out", 4 0, L_000001dfd1f012f0;  alias, 1 drivers
v000001dfd1e9a920_0 .net "s", 0 0, v000001dfd1e263b0_0;  alias, 1 drivers
L_000001dfd1f012f0 .functor MUXZ 5, L_000001dfd1ea6f00, L_000001dfd1ea75e0, L_000001dfd1e2d7a0, C4<>;
S_000001dfd1de3760 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001dfd1db5150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001dfd1e1bc90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001dfd1f03230 .functor NOT 1, v000001dfd1e25ff0_0, C4<0>, C4<0>, C4<0>;
v000001dfd1e9aba0_0 .net *"_ivl_0", 0 0, L_000001dfd1f03230;  1 drivers
v000001dfd1e9b140_0 .net "in1", 31 0, v000001dfd1e9a2e0_0;  alias, 1 drivers
v000001dfd1e9b6e0_0 .net "in2", 31 0, v000001dfd1ea1e80_0;  alias, 1 drivers
v000001dfd1e9ba00_0 .net "out", 31 0, L_000001dfd1f05d60;  alias, 1 drivers
v000001dfd1e9bd20_0 .net "s", 0 0, v000001dfd1e25ff0_0;  alias, 1 drivers
L_000001dfd1f05d60 .functor MUXZ 32, v000001dfd1ea1e80_0, v000001dfd1e9a2e0_0, L_000001dfd1f03230, C4<>;
S_000001dfd1d96af0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001dfd1db5150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001dfd1d96c80 .param/l "ADD" 0 9 12, C4<0000>;
P_000001dfd1d96cb8 .param/l "AND" 0 9 12, C4<0010>;
P_000001dfd1d96cf0 .param/l "NOR" 0 9 12, C4<0101>;
P_000001dfd1d96d28 .param/l "OR" 0 9 12, C4<0011>;
P_000001dfd1d96d60 .param/l "SGT" 0 9 12, C4<0111>;
P_000001dfd1d96d98 .param/l "SLL" 0 9 12, C4<1000>;
P_000001dfd1d96dd0 .param/l "SLT" 0 9 12, C4<0110>;
P_000001dfd1d96e08 .param/l "SRL" 0 9 12, C4<1001>;
P_000001dfd1d96e40 .param/l "SUB" 0 9 12, C4<0001>;
P_000001dfd1d96e78 .param/l "XOR" 0 9 12, C4<0100>;
P_000001dfd1d96eb0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001dfd1d96ee8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001dfd1ea9530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001dfd1e9b820_0 .net/2u *"_ivl_0", 31 0, L_000001dfd1ea9530;  1 drivers
v000001dfd1e9ac40_0 .net "opSel", 3 0, v000001dfd1e264f0_0;  alias, 1 drivers
v000001dfd1e9a600_0 .net "operand1", 31 0, L_000001dfd1f05360;  alias, 1 drivers
v000001dfd1e9b280_0 .net "operand2", 31 0, L_000001dfd1f01b10;  alias, 1 drivers
v000001dfd1e9a2e0_0 .var "result", 31 0;
v000001dfd1e9a560_0 .net "zero", 0 0, L_000001dfd1f03ec0;  alias, 1 drivers
E_000001dfd1e1c150 .event anyedge, v000001dfd1e264f0_0, v000001dfd1e9a600_0, v000001dfd1e25c30_0;
L_000001dfd1f03ec0 .cmp/eq 32, v000001dfd1e9a2e0_0, L_000001dfd1ea9530;
S_000001dfd1dc9a10 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001dfd1db5150;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001dfd1e4d340 .param/l "RType" 0 4 2, C4<000000>;
P_000001dfd1e4d378 .param/l "add" 0 4 5, C4<100000>;
P_000001dfd1e4d3b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001dfd1e4d3e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001dfd1e4d420 .param/l "and_" 0 4 5, C4<100100>;
P_000001dfd1e4d458 .param/l "andi" 0 4 8, C4<001100>;
P_000001dfd1e4d490 .param/l "beq" 0 4 10, C4<000100>;
P_000001dfd1e4d4c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001dfd1e4d500 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001dfd1e4d538 .param/l "j" 0 4 12, C4<000010>;
P_000001dfd1e4d570 .param/l "jal" 0 4 12, C4<000011>;
P_000001dfd1e4d5a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001dfd1e4d5e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001dfd1e4d618 .param/l "nor_" 0 4 5, C4<100111>;
P_000001dfd1e4d650 .param/l "or_" 0 4 5, C4<100101>;
P_000001dfd1e4d688 .param/l "ori" 0 4 8, C4<001101>;
P_000001dfd1e4d6c0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001dfd1e4d6f8 .param/l "sll" 0 4 6, C4<000000>;
P_000001dfd1e4d730 .param/l "slt" 0 4 5, C4<101010>;
P_000001dfd1e4d768 .param/l "slti" 0 4 8, C4<101010>;
P_000001dfd1e4d7a0 .param/l "srl" 0 4 6, C4<000010>;
P_000001dfd1e4d7d8 .param/l "sub" 0 4 5, C4<100010>;
P_000001dfd1e4d810 .param/l "subu" 0 4 5, C4<100011>;
P_000001dfd1e4d848 .param/l "sw" 0 4 8, C4<101011>;
P_000001dfd1e4d880 .param/l "xor_" 0 4 5, C4<100110>;
P_000001dfd1e4d8b8 .param/l "xori" 0 4 8, C4<001110>;
v000001dfd1e9b320_0 .var "PCsrc", 1 0;
v000001dfd1e9a4c0_0 .net "excep_flag", 0 0, o000001dfd1e51888;  alias, 0 drivers
v000001dfd1e9a420_0 .net "funct", 5 0, L_000001dfd1ea77c0;  alias, 1 drivers
v000001dfd1e9a240_0 .net "opcode", 5 0, L_000001dfd1ea8580;  alias, 1 drivers
v000001dfd1e9ad80_0 .net "operand1", 31 0, L_000001dfd1e2c9a0;  alias, 1 drivers
v000001dfd1e9ae20_0 .net "operand2", 31 0, L_000001dfd1f01b10;  alias, 1 drivers
v000001dfd1e9b960_0 .net "rst", 0 0, v000001dfd1ea74a0_0;  alias, 1 drivers
E_000001dfd1e1bcd0/0 .event anyedge, v000001dfd1e26450_0, v000001dfd1e9a4c0_0, v000001dfd1e26590_0, v000001dfd1e9a880_0;
E_000001dfd1e1bcd0/1 .event anyedge, v000001dfd1e25c30_0, v000001dfd1e261d0_0;
E_000001dfd1e1bcd0 .event/or E_000001dfd1e1bcd0/0, E_000001dfd1e1bcd0/1;
S_000001dfd1dc9ba0 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000001dfd1db5150;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001dfd1e9be60 .array "DataMem", 0 1023, 31 0;
v000001dfd1e9b3c0_0 .net "address", 31 0, v000001dfd1e9a2e0_0;  alias, 1 drivers
v000001dfd1e9bf00_0 .net "clock", 0 0, L_000001dfd1e2d570;  alias, 1 drivers
v000001dfd1e9a060_0 .net "data", 31 0, L_000001dfd1e2ccb0;  alias, 1 drivers
v000001dfd1e9a100_0 .var/i "i", 31 0;
v000001dfd1ea1e80_0 .var "q", 31 0;
v000001dfd1ea1160_0 .net "rden", 0 0, v000001dfd1e26310_0;  alias, 1 drivers
v000001dfd1ea17a0_0 .net "wren", 0 0, v000001dfd1e25eb0_0;  alias, 1 drivers
E_000001dfd1e1c350 .event negedge, v000001dfd1e9a9c0_0;
S_000001dfd1dc28a0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001dfd1db5150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001dfd1e1c410 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001dfd1ea1840_0 .net "PCin", 31 0, L_000001dfd1f02510;  alias, 1 drivers
v000001dfd1ea1de0_0 .var "PCout", 31 0;
v000001dfd1ea0a80_0 .net "clk", 0 0, L_000001dfd1e2d570;  alias, 1 drivers
v000001dfd1ea0800_0 .net "rst", 0 0, v000001dfd1ea74a0_0;  alias, 1 drivers
    .scope S_000001dfd1dc9a10;
T_0 ;
    %wait E_000001dfd1e1bcd0;
    %load/vec4 v000001dfd1e9b960_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dfd1e9b320_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001dfd1e9a4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001dfd1e9b320_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001dfd1e9a240_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001dfd1e9ad80_0;
    %load/vec4 v000001dfd1e9ae20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001dfd1e9a240_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001dfd1e9ad80_0;
    %load/vec4 v000001dfd1e9ae20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001dfd1e9a240_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001dfd1e9a240_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001dfd1e9a240_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001dfd1e9a420_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001dfd1e9b320_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001dfd1e9b320_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001dfd1dc28a0;
T_1 ;
    %wait E_000001dfd1e1b290;
    %load/vec4 v000001dfd1ea0800_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001dfd1ea1de0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001dfd1ea1840_0;
    %assign/vec4 v000001dfd1ea1de0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001dfd1db2980;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dfd1e24a10_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001dfd1e24a10_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dfd1e24a10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %load/vec4 v000001dfd1e24a10_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dfd1e24a10_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e26630, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001dfd1db27f0;
T_3 ;
    %wait E_000001dfd1e1ab90;
    %load/vec4 v000001dfd1e26450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001dfd1e26270_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfd1e25e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfd1e26090_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfd1e25eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfd1e25ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001dfd1e26310_0, 0;
    %assign/vec4 v000001dfd1e263b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001dfd1e26270_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001dfd1e264f0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001dfd1e25e10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dfd1e26090_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dfd1e25eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dfd1e25ff0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001dfd1e26310_0, 0, 1;
    %store/vec4 v000001dfd1e263b0_0, 0, 1;
    %load/vec4 v000001dfd1e26590_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e26270_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e263b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e26090_0, 0;
    %load/vec4 v000001dfd1e261d0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e25e10_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e25e10_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e26090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e263b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e25e10_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e26090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001dfd1e263b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e25e10_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e26090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e25e10_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e26090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e25e10_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e26090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e25e10_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e26090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e25e10_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e26310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e26090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e25e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e25ff0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e25eb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001dfd1e25e10_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001dfd1e264f0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001dfd1d9d7f0;
T_4 ;
    %wait E_000001dfd1e1b290;
    %fork t_1, S_000001dfd1d9d980;
    %jmp t_0;
    .scope S_000001dfd1d9d980;
t_1 ;
    %load/vec4 v000001dfd1e9a380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dfd1dfbbf0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001dfd1dfbbf0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001dfd1dfbbf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e9aec0, 0, 4;
    %load/vec4 v000001dfd1dfbbf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dfd1dfbbf0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001dfd1e9bb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001dfd1e9b780_0;
    %load/vec4 v000001dfd1e9b5a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e9aec0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e9aec0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001dfd1d9d7f0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001dfd1d9d7f0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dfd1e9b460_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001dfd1e9b460_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001dfd1e9b460_0;
    %ix/getv/s 4, v000001dfd1e9b460_0;
    %load/vec4a v000001dfd1e9aec0, 4;
    %ix/getv/s 4, v000001dfd1e9b460_0;
    %load/vec4a v000001dfd1e9aec0, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001dfd1e9b460_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dfd1e9b460_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001dfd1d96af0;
T_6 ;
    %wait E_000001dfd1e1c150;
    %load/vec4 v000001dfd1e9ac40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001dfd1e9a2e0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001dfd1e9a600_0;
    %load/vec4 v000001dfd1e9b280_0;
    %add;
    %assign/vec4 v000001dfd1e9a2e0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001dfd1e9a600_0;
    %load/vec4 v000001dfd1e9b280_0;
    %sub;
    %assign/vec4 v000001dfd1e9a2e0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001dfd1e9a600_0;
    %load/vec4 v000001dfd1e9b280_0;
    %and;
    %assign/vec4 v000001dfd1e9a2e0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001dfd1e9a600_0;
    %load/vec4 v000001dfd1e9b280_0;
    %or;
    %assign/vec4 v000001dfd1e9a2e0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001dfd1e9a600_0;
    %load/vec4 v000001dfd1e9b280_0;
    %xor;
    %assign/vec4 v000001dfd1e9a2e0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001dfd1e9a600_0;
    %load/vec4 v000001dfd1e9b280_0;
    %or;
    %inv;
    %assign/vec4 v000001dfd1e9a2e0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001dfd1e9a600_0;
    %load/vec4 v000001dfd1e9b280_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001dfd1e9a2e0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001dfd1e9b280_0;
    %load/vec4 v000001dfd1e9a600_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001dfd1e9a2e0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001dfd1e9a600_0;
    %ix/getv 4, v000001dfd1e9b280_0;
    %shiftl 4;
    %assign/vec4 v000001dfd1e9a2e0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001dfd1e9a600_0;
    %ix/getv 4, v000001dfd1e9b280_0;
    %shiftr 4;
    %assign/vec4 v000001dfd1e9a2e0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001dfd1dc9ba0;
T_7 ;
    %wait E_000001dfd1e1c350;
    %load/vec4 v000001dfd1ea1160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001dfd1e9b3c0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001dfd1e9be60, 4;
    %assign/vec4 v000001dfd1ea1e80_0, 0;
T_7.0 ;
    %load/vec4 v000001dfd1ea17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001dfd1e9a060_0;
    %ix/getv 3, v000001dfd1e9b3c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001dfd1e9be60, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001dfd1dc9ba0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000001dfd1dc9ba0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001dfd1e9a100_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001dfd1e9a100_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001dfd1e9a100_0;
    %load/vec4a v000001dfd1e9be60, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000001dfd1e9a100_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001dfd1e9a100_0;
    %addi 1, 0, 32;
    %store/vec4 v000001dfd1e9a100_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001dfd1db5150;
T_10 ;
    %wait E_000001dfd1e1b290;
    %load/vec4 v000001dfd1ea6d20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001dfd1ea5720_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001dfd1ea5720_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001dfd1ea5720_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001dfd1e379a0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dfd1ea84e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dfd1ea74a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001dfd1e379a0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001dfd1ea84e0_0;
    %inv;
    %assign/vec4 v000001dfd1ea84e0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001dfd1e379a0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001dfd1ea74a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001dfd1ea74a0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001dfd1ea7ea0_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
