From 2d65af515e7a12f73ec0a059a2be2f2f1f907aeb Mon Sep 17 00:00:00 2001
From: "Mazlan, Hazwan Arif" <hazwan.arif.mazlan@intel.com>
Date: Sun, 20 Mar 2022 18:21:49 +0800
Subject: [PATCH] intel: Enable RPL-P

HSDES ID: NA

Signed-off-by: Mazlan, Hazwan Arif <hazwan.arif.mazlan@intel.com>
---
 include/pci_ids/iris_pci_ids.h    | 7 +++++++
 src/intel/dev/intel_device_info.c | 5 +++++
 2 files changed, 12 insertions(+)

diff --git a/include/pci_ids/iris_pci_ids.h b/include/pci_ids/iris_pci_ids.h
index adfd40e12a0d..a7450f816503 100644
--- a/include/pci_ids/iris_pci_ids.h
+++ b/include/pci_ids/iris_pci_ids.h
@@ -215,6 +215,13 @@ CHIPSET(0x4907, sg1, "SG1", "Intel(R) Graphics")
 CHIPSET(0x4908, dg1, "DG1", "Intel(R) Graphics")
 CHIPSET(0x4909, dg1, "DG1", "Intel(R) Graphics")
 
+CHIPSET(0xA7A0, rpl_gt2, "RPL-P GT2", "Intel(R) Graphics")
+CHIPSET(0xA720, rpl_gt2, "RPL-P GT2", "Intel(R) Graphics")
+CHIPSET(0xA7A8, rpl_gt2, "RPL-P GT2", "Intel(R) Graphics")
+CHIPSET(0xA7A9, rpl_gt2, "RPL-P GT2", "Intel(R) Graphics")
+CHIPSET(0xA7A1, rpl_gt2, "RPL-P GT2", "Intel(R) Graphics")
+CHIPSET(0xA721, rpl_gt2, "RPL-P GT2", "Intel(R) Graphics")
+
 /* Waiting on i915 upstream support */
 #if 0
 CHIPSET(0x4f80, dg2_g10, "DG2", "Intel(R) Graphics")
diff --git a/src/intel/dev/intel_device_info.c b/src/intel/dev/intel_device_info.c
index 0119e7c29b14..18f4cdcf18dd 100644
--- a/src/intel/dev/intel_device_info.c
+++ b/src/intel/dev/intel_device_info.c
@@ -1029,6 +1029,11 @@ static const struct intel_device_info intel_device_info_rpl = {
    .platform = INTEL_PLATFORM_RPL,
 };
 
+static const struct intel_device_info intel_device_info_rpl_gt2 = {
+   GFX12_GT_FEATURES(2),
+   .platform = INTEL_PLATFORM_RPL,
+};
+
 #define GFX12_DG1_SG1_FEATURES                  \
    GFX12_GT_FEATURES(2),                        \
    .platform = INTEL_PLATFORM_DG1,              \
-- 
2.34.1

