library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Switch is
	port(		sw0	:	in	std_logic;
				sw1	:	in	std_logic;
				sw2	:	in	std_logic;
				sw3	:	in	std_logic;
				sw4	:	in	std_logic;
				sw5	:	in	std_logic;
				sw6	:	in	std_logic;
				sw7	:	in	std_logic;
				trig	:	out std_logic_vector(2 downto 0));
				
end Switch;

architecture Behavioral of Switch is

		signal s_trig	:	std_logic_vector(2 downto 0);

begin
		
		process(sw0,sw1,sw2,sw3,sw4,sw5,sw6,sw7)
		
		begin
		
			address_RAM<="11";
		
			if(sw0='1') then
				trig<='1';
		
			elsif(sw1='1') then
				trig<='1';
			
			elsif(sw2='1') then
				trig<='1';
			
			elsif(sw3='1') then
				trig<='1';
			
			elsif(sw4='1') then
				trig<='1';
			
			elsif(sw5='1') then
				trig<='1';
			
			elsif(sw6='1') then
				trig<='1';
			
			elsif(sw7='1') then
				trig<='1';
			end if;
		end process;

	word	<=	std_logic_vector(s_word);
		
end Behavioral;
					