# 50-Days-Verilog-Challenge
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
1. Basic Gates : This contains all the basic gate on diffrent modelling types.
2. Adders : This contains half, full, Ripple carry, Carry lookahead Adders.
3. Subractors : This contains half, full subractors and full adder using half subractors and also Binary adder or Subractor.
4. Multiplexer & Demultiplexer : This Contains 16x1 Mux, 1x8 DeMux, Mux using tristate buffer and Transmission Gate
5. Encoder & Decoders : This Contains Encoders, Decoders, Priority Encoder and Decoder using Multiplexer.
6. Comparator and Decimal Converter : This Contains 4bit comparator, N bit comparator, Decimal to BCD and Decimal to Binary Encoders.
7. Converters : This Contains Octal to Binary, Binary to Gray and Vice versa.
8. BCD : This contains BCD to excess3 and Bianry to BCD convertion and BCD Addition.
9. Parity Generator & Comparator : N-bit Parity Generator and Odd and Even parity Checker.
10. Seven Segment Display & Squarer : This invloves BCD deocded into Seven segment display and 3bit Squarer.
11. Buffer : This contains Tri state buffer and Clock generator with various frequency.
12. Latches : This contains SR latches with NAND and NOR and D Latch with NAND and NOR. 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
