# RTL-design-projects-
the various projects which i do 
The first one is 
1. FIFO with verilog
 # ğŸš¦ FIFO Buffer in Verilog with Testbench ğŸ¯

A clean and modular implementation of a **First-In-First-Out (FIFO)** buffer in **Verilog**, designed for seamless data flow in digital systems. This repository includes both the design and a comprehensive **testbench** to validate functionality.

---

## ğŸ“Œ Features

- âœ… Configurable **depth** and **data width**
- ğŸ§  Handles **full** and **empty** conditions gracefully
- ğŸ”„ **Synchronous** design using clocked logic
- ğŸ§ª Built-in **testbench** with self-checking capabilities

---

## ğŸ“ File Structure

| File Name            | Description                                 |
|----------------------|---------------------------------------------|
| `fifo.v`             | RTL design of FIFO buffer                   |
| `fifo_tb.v`          | Testbench to simulate and verify design     |
| `waveform.vcd`       | (Optional) VCD file for viewing in GTKWave  |
| `README.md`          | Project documentation                       |

---


## ğŸš€ How to Run

1. Clone the repo:  
   ```bash
   git clone https://github.com/yourusername/fifo-verilog.git
   cd fifo-verilog
