# ğŸš€ äº¤å‰è¦†ç›–ç‡

## äº¤å‰è¦†ç›–æ¦‚è¿°

äº¤å‰è¦†ç›–ç”¨äºæ•è·å¤šä¸ªå˜é‡ä¹‹é—´çš„å…³ç³»ã€‚

```mermaid
graph LR
    A[ADDR] --> C[CROSS]
    B[RW] --> C
    
    C --> D[ADDRÃ—RW äº¤å‰]
```

## åŸºæœ¬äº¤å‰

```systemverilog
class cross_coverage extends uvm_subscriber#(bus_trans);
    covergroup cg;
        // ç‹¬ç«‹è¦†ç›–ç‚¹
        ADDR: coverpoint tr.addr {
            bins KB[] = {[0:'h1000]};
            bins MB[] = {['h1001:$]};
        }
        
        RW: coverpoint tr.is_read {
            bins READ = {1};
            bins WRITE = {0};
        }
        
        // äº¤å‰è¦†ç›–
        ADDR_RW: cross ADDR, RW;
    endgroup
    
    virtual function void write(T t);
        void'(cg.sample());
    endfunction
endclass
```

## å¸¦æƒé‡çš„äº¤å‰

```systemverilog
class weighted_cross extends uvm_subscriber#(bus_trans);
    covergroup cg;
        ADDR: coverpoint tr.addr {
            bins LOW = {[0:'h0FFF]};
            bins HIGH = {['h1000:$]};
        }
        
        LEN: coverpoint tr.length {
            bins SHORT = {[1:4]};
            bins MEDIUM = {[5:16]};
            bins LONG = {[17:$]};
        }
        
        // äº¤å‰è¦†ç›–ï¼Œå¸¦æƒé‡
        ADDR_LEN: cross ADDR, LEN {
            // æŸäº›ç»„åˆæƒé‡æ›´é«˜
            bins ADDR_LOW_LEN_MEDIUM = 
                binsof(ADDR.LOW) && binsof(LEN.MEDIUM);
        }
    endgroup
    
    virtual function void write(T t);
        void'(cg.sample());
    endfunction
endclass
```

## ä¸‰å˜é‡äº¤å‰

```systemverilog
class three_way_cross extends uvm_subscriber#(bus_trans);
    covergroup cg;
        // ä¸‰ä¸ªå˜é‡
        ADDR: coverpoint tr.addr {
            bins KB0 = {['h0000:'h00FF]};
            bins KB4 = {['h0100:'h04FF]};
            bins MB16 = {['h0500:$]};
        }
        
        LEN: coverpoint tr.length {
            bins SHORT = {[1:4]};
            bins LONG = {[5:$]};
        }
        
        RW: coverpoint tr.is_read {
            bins READ = {1};
            bins WRITE = {0};
        }
        
        // ä¸‰å…ƒäº¤å‰
        THREE_WAY: cross ADDR, LEN, RW;
        
        // å­é›†äº¤å‰
        ADDR_LEN: cross ADDR, LEN;
        ADDR_RW: cross ADDR, RW;
    endgroup
    
    virtual function void write(T t);
        void'(cg.sample());
    endfunction
endclass
```

## æ¡ä»¶äº¤å‰

```systemverilog
class conditional_cross extends uvm_subscriber#(bus_trans);
    covergroup cg;
        ADDR: coverpoint tr.addr;
        LEN: coverpoint tr.length;
        RW: coverpoint tr.is_read;
        
        // æ¡ä»¶äº¤å‰ï¼šä»…å½“ RW=READ æ—¶æ”¶é›†
        ADDR_LEN_READ: cross ADDR, LEN 
            iff (tr.is_read == 1);
        
        // æ¡ä»¶äº¤å‰ï¼šLEN>4 æ—¶æ”¶é›†
        ADDR_LEN_LARGE: cross ADDR, LEN 
            iff (tr.length > 4);
    endgroup
    
    virtual function void write(T t);
        void'(cg.sample());
    endfunction
endclass
```

## è¿‡æ¸¡è¦†ç›–ç‡

```systemverilog
class transition_coverage extends uvm_subscriber#(bus_trans);
    covergroup cg;
        // è¿‡æ¸¡è¦†ç›–ï¼šè¿ç»­çš„å€¼
        DATA: coverpoint tr.data {
            bins TRANS[] = (0 => 1 => 2 => 3 => 4);
            bins UP[] = (0 => $);
            bins DOWN[] = ($ => 0);
        }
        
        // çŠ¶æ€è¿‡æ¸¡
        STATE: coverpoint state {
            bins SEQ[] = (IDLE => BUSY => DONE => IDLE);
            bins RESET = (any => IDLE);
        }
    endgroup
    
    virtual function void write(T t);
        void'(cg.sample());
    endfunction
endclass
```

## å®Œæ•´ç¤ºä¾‹ï¼šMini SoC è¦†ç›–ç‡

```systemverilog
class soc_coverage extends uvm_subscriber#(bus_trans);
    `uvm_component_utils(soc_coverage)
    
    // Mini SoC åœ°å€æ˜ å°„
    localparam CPU_BASE = 'h0000_0000;
    localparam DMA_BASE = 'h1000_0000;
    localparam UART_BASE = 'h2000_0000;
    localparam TIMER_BASE = 'h3000_0000;
    
    covergroup cg;
        // åœ°å€è¦†ç›– - æŒ‰æ¨¡å—
        ADDR: coverpoint tr.addr {
            bins CPU = {[CPU_BASE:CPU_BASE+'h100]};
            bins DMA = {[DMA_BASE:DMA_BASE+'h100]};
            bins UART = {[UART_BASE:UART_BASE+'h100]};
            bins TIMER = {[TIMER_BASE:TIMER_BASE+'h100]};
            bins MEM = {[CPU_BASE+'h200:$]};
        }
        
        // æ•°æ®å®½åº¦è¦†ç›–
        SIZE: coverpoint tr.hsize {
            bins BYTE = {0};
            bins HALF = {1};
            bins WORD = {2};
        }
        
        // çªå‘è¦†ç›–
        BURST: coverpoint tr.hburst {
            bins SINGLE = {0};
            bins INCR = {1};
            bins WRAP = {2};
        }
        
        // è¯»å†™è¦†ç›–
        RW: coverpoint tr.is_read {
            bins READ = {1};
            bins WRITE = {0};
        }
        
        // äº¤å‰è¦†ç›–
        ADDR_SIZE: cross ADDR, SIZE;
        ADDR_RW: cross ADDR, RW;
        ADDR_BURST: cross ADDR, BURST;
        FULL_CROSS: cross ADDR, RW, SIZE;
    endgroup
    
    // è¦†ç›–ç‡ç»Ÿè®¡
    int total_trans = 0;
    int cpu_trans = 0;
    int dma_trans = 0;
    int uart_trans = 0;
    int timer_trans = 0;
    
    virtual function void write(T t);
        total_trans++;
        
        // ç»Ÿè®¡å„æ¨¡å—è®¿é—®
        if (t.addr inside {[CPU_BASE:CPU_BASE+'h100]})
            cpu_trans++;
        else if (t.addr inside {[DMA_BASE:DMA_BASE+'h100]})
            dma_trans++;
        else if (t.addr inside {[UART_BASE:UART_BASE+'h100]})
            uart_trans++;
        else if (t.addr inside {[TIMER_BASE:TIMER_BASE+'h100]})
            timer_trans++;
        
        void'(cg.sample());
    endfunction
    
    virtual function real get_coverage();
        return cg.get_inst_coverage();
    endfunction
    
    virtual function void report();
        `uvm_info("COV_REPORT", 
            $sformatf("Total: %0d, CPU: %0d, DMA: %0d, UART: %0d, TIMER: %0d",
                total_trans, cpu_trans, dma_trans, uart_trans, timer_trans), 
            UVM_LOW)
    endfunction
endclass
```

## è¦†ç›–ç‡ç›®æ ‡

| è¦†ç›–ç±»å‹ | ç›®æ ‡ | è¯´æ˜ |
|----------|------|------|
| äº‹åŠ¡è¦†ç›– | 80% | åŸºæœ¬åŠŸèƒ½è¦†ç›– |
| äº¤å‰è¦†ç›– | 75% | å¤šç»´åº¦è¦†ç›– |
| è¿‡æ¸¡è¦†ç›– | 70% | æ—¶åºè¦†ç›– |
| ç³»ç»Ÿè¦†ç›– | 72% | æ•´ä½“ç›®æ ‡ |

## æœ€ä½³å®è·µ

| å®è·µ | è¯´æ˜ |
|------|------|
| é™åˆ¶ bins æ•°é‡ | é¿å…ç»„åˆçˆ†ç‚¸ |
| ä½¿ç”¨ iff æ¡ä»¶ | èšç„¦å…³é”®åœºæ™¯ |
| è®¾ç½®å¿½ç•¥å€¼ | æ’é™¤æ— æ•ˆç»„åˆ |
| åˆ†å±‚æ”¶é›† | æ¨¡å—â†’ç³»ç»Ÿ |

## å¸¸è§é—®é¢˜

| é—®é¢˜ | è§£å†³æ–¹æ¡ˆ |
|------|----------|
| äº¤å‰è¦†ç›–ä¸æ¶¨ | æ£€æŸ¥å˜é‡å€¼èŒƒå›´ |
| Bins è¿‡å¤š | åˆå¹¶ç›¸å…³ bins |
| è¦†ç›–ç‡åœæ» | æ·»åŠ æ–°æµ‹è¯•åœºæ™¯ |

## è¿›é˜¶é˜…è¯»

- [å¯„å­˜å™¨è¦†ç›–ç‡](03-reg-coverage/)
- [è‡ªåŠ¨æŠ¥å‘Š](04-auto-report/)
