INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/01_SimLab01/SimLab01/SimLab01.srcs/sources_1/new/ConstReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConstReg
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/01_SimLab01/SimLab01/SimLab01.srcs/sources_1/new/DigInPort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigInPort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/01_SimLab01/SimLab01/SimLab01.srcs/sources_1/new/DigOutPort.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigOutPort
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/01_SimLab01/SimLab01/SimLab01.srcs/sim_1/new/tb_CombinedIP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_CombinedIP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/SoC/01_SimLab01/SimLab01/SimLab01.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
