#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Apr 20 16:34:37 2018
# Process ID: 19276
# Current directory: /csehome/sdu6342/hsd/lab7_0420/lab07/lab07.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /csehome/sdu6342/hsd/lab7_0420/lab07/lab07.runs/impl_1/design_1_wrapper.vdi
# Journal file: /csehome/sdu6342/hsd/lab7_0420/lab07/lab07.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'design_1_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.dcp' for cell 'design_1_i/myip_0'
INFO: [Project 1-454] Reading design checkpoint '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 52 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_clk_180/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/myip_0/s00_axi_aclk' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.runs/impl_1/.Xil/Vivado-19276-310-2-02/dcp_5/design_1_myip_0_0.edf:4802]
Parsing XDC File [/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc] for cell 'design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_clk_180/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1857.922 ; gain = 500.523 ; free physical = 1098 ; free virtual = 11639
Finished Parsing XDC File [/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/src/clk_wiz_0_4/clk_wiz_0.xdc] for cell 'design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/u_clk_180/inst'
Parsing XDC File [/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/constrs_1/new/debug.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_myip_0_0/design_1_myip_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
CRITICAL WARNING: [Memdata 28-165] The reference name: design_1_i_blk_mem_gen_0 was not found in a previous reference definition. Either the bmm file or the bmm_info_* properties are malformed, therefore BRAM INIT strings can not be populated.
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.922 ; gain = 862.148 ; free physical = 1107 ; free virtual = 11638
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1926.953 ; gain = 64.031 ; free physical = 1091 ; free virtual = 11623
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/csehome/sdu6342/hsd/lab7_0420/HSD_LAB7/lab7/lab7_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:2.0 for cell dbg_hub_CV.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1949.023 ; gain = 0.000 ; free physical = 1144 ; free virtual = 11594
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1ec91c1e9

Time (s): cpu = 00:02:02 ; elapsed = 00:02:03 . Memory (MB): peak = 1949.023 ; gain = 22.070 ; free physical = 1144 ; free virtual = 11594
Implement Debug Cores | Checksum: 268a7c4b7
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 166ceec76

Time (s): cpu = 00:02:03 ; elapsed = 00:02:04 . Memory (MB): peak = 1966.023 ; gain = 39.070 ; free physical = 1140 ; free virtual = 11590

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 6 load pin(s).
INFO: [Opt 31-10] Eliminated 136 cells.
Phase 3 Constant propagation | Checksum: 17c60cf34

Time (s): cpu = 00:02:04 ; elapsed = 00:02:04 . Memory (MB): peak = 1966.023 ; gain = 39.070 ; free physical = 1139 ; free virtual = 11589

Phase 4 Sweep
INFO: [Opt 31-12] Eliminated 544 unconnected nets.
INFO: [Opt 31-11] Eliminated 485 unconnected cells.
Phase 4 Sweep | Checksum: 264080989

Time (s): cpu = 00:02:04 ; elapsed = 00:02:05 . Memory (MB): peak = 1966.023 ; gain = 39.070 ; free physical = 1139 ; free virtual = 11589

Phase 5 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 BUFG optimization | Checksum: 271275ad9

Time (s): cpu = 00:02:05 ; elapsed = 00:02:05 . Memory (MB): peak = 1966.023 ; gain = 39.070 ; free physical = 1139 ; free virtual = 11590

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1966.023 ; gain = 0.000 ; free physical = 1139 ; free virtual = 11590
Ending Logic Optimization Task | Checksum: 271275ad9

Time (s): cpu = 00:02:05 ; elapsed = 00:02:05 . Memory (MB): peak = 1966.023 ; gain = 39.070 ; free physical = 1139 ; free virtual = 11590

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 10 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 20
Ending PowerOpt Patch Enables Task | Checksum: 271275ad9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 992 ; free virtual = 11442
Ending Power Optimization Task | Checksum: 271275ad9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2296.172 ; gain = 330.148 ; free physical = 992 ; free virtual = 11442
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:07 . Memory (MB): peak = 2296.172 ; gain = 433.250 ; free physical = 992 ; free virtual = 11442
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 990 ; free virtual = 11442
INFO: [Common 17-1381] The checkpoint '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /csehome/sdu6342/hsd/lab7_0420/lab07/lab07.runs/impl_1/design_1_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 982 ; free virtual = 11434
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 982 ; free virtual = 11434

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13ab853e9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 981 ; free virtual = 11433

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: 21499c778

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 980 ; free virtual = 11433

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 21499c778

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 981 ; free virtual = 11433
Phase 1 Placer Initialization | Checksum: 21499c778

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 981 ; free virtual = 11433

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 9d9c849b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 977 ; free virtual = 11430

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 9d9c849b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 977 ; free virtual = 11430

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1481fdd7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 977 ; free virtual = 11430

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 104ad568b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 977 ; free virtual = 11430

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 104ad568b

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 977 ; free virtual = 11430

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: cde63952

Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 977 ; free virtual = 11430

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1558cf2f5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 976 ; free virtual = 11428

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 6984e006

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 976 ; free virtual = 11428

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 6984e006

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 976 ; free virtual = 11428
Phase 3 Detail Placement | Checksum: 6984e006

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 975 ; free virtual = 11428

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.809. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ccb4c546

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 975 ; free virtual = 11428
Phase 4.1 Post Commit Optimization | Checksum: ccb4c546

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 975 ; free virtual = 11428

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ccb4c546

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 975 ; free virtual = 11428

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ccb4c546

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 975 ; free virtual = 11428

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 6ab46ae7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 975 ; free virtual = 11428
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 6ab46ae7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 975 ; free virtual = 11428
Ending Placer Task | Checksum: 4b665039

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 975 ; free virtual = 11428
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 975 ; free virtual = 11428
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 967 ; free virtual = 11427
INFO: [Common 17-1381] The checkpoint '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 968 ; free virtual = 11423
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 966 ; free virtual = 11422
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 966 ; free virtual = 11422
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 758696b ConstDB: 0 ShapeSum: 440de6ce RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 124b62f95

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 880 ; free virtual = 11336

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 124b62f95

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 880 ; free virtual = 11336

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 124b62f95

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 878 ; free virtual = 11334

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 124b62f95

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 878 ; free virtual = 11334
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13bceaa96

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 876 ; free virtual = 11331
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.898  | TNS=0.000  | WHS=-0.334 | THS=-122.640|

Phase 2 Router Initialization | Checksum: 1e2ba8488

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 876 ; free virtual = 11331

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: b4b01b35

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 876 ; free virtual = 11331

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 485
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 11292ed3b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 876 ; free virtual = 11331
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.968  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23c3e2a21

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 876 ; free virtual = 11331

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 126e73dec

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 876 ; free virtual = 11331
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.968  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: b9d19345

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 876 ; free virtual = 11331
Phase 4 Rip-up And Reroute | Checksum: b9d19345

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 876 ; free virtual = 11331

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: b9d19345

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 876 ; free virtual = 11331

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: b9d19345

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 876 ; free virtual = 11331
Phase 5 Delay and Skew Optimization | Checksum: b9d19345

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 876 ; free virtual = 11331

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d5a969c2

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 876 ; free virtual = 11331
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.968  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 169a7f443

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 876 ; free virtual = 11331
Phase 6 Post Hold Fix | Checksum: 169a7f443

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 876 ; free virtual = 11331

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.757999 %
  Global Horizontal Routing Utilization  = 0.997803 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1524a698f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 876 ; free virtual = 11331

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1524a698f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 876 ; free virtual = 11331

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e3e9588a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 875 ; free virtual = 11331

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.968  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e3e9588a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 875 ; free virtual = 11331
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:27 ; elapsed = 00:00:15 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 875 ; free virtual = 11331

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 875 ; free virtual = 11331
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2296.172 ; gain = 0.000 ; free physical = 866 ; free virtual = 11331
INFO: [Common 17-1381] The checkpoint '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /csehome/sdu6342/hsd/lab7_0420/lab07/lab07.runs/impl_1/design_1_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /csehome/sdu6342/hsd/lab7_0420/lab07/lab07.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
96 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
CRITICAL WARNING: [Memdata 28-165] The reference name: design_1_i_blk_mem_gen_0 was not found in a previous reference definition. Either the bmm file or the bmm_info_* properties are malformed, therefore BRAM INIT strings can not be populated.
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
CRITICAL WARNING: [Memdata 28-147] Could not complete BRAM data initialization for processor.  Please check to ensure any BMM and ELF files in the design have correct proper scoping specified. Design will proceed but BRAM initialization strings will not be populated with contents of the ELF file.
CRITICAL WARNING: [Memdata 28-165] The reference name: design_1_i_blk_mem_gen_0 was not found in a previous reference definition. Either the bmm file or the bmm_info_* properties are malformed, therefore BRAM INIT strings can not be populated.
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
CRITICAL WARNING: [Memdata 28-147] Could not complete BRAM data initialization for processor.  Please check to ensure any BMM and ELF files in the design have correct proper scoping specified. Design will proceed but BRAM initialization strings will not be populated with contents of the ELF file.
CRITICAL WARNING: [Memdata 28-165] The reference name: design_1_i_blk_mem_gen_0 was not found in a previous reference definition. Either the bmm file or the bmm_info_* properties are malformed, therefore BRAM INIT strings can not be populated.
CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
CRITICAL WARNING: [Memdata 28-147] Could not complete BRAM data initialization for processor.  Please check to ensure any BMM and ELF files in the design have correct proper scoping specified. Design will proceed but BRAM initialization strings will not be populated with contents of the ELF file.
ERROR: [Memdata 28-96] Could not find a BMM_INFO_DESIGN property in the design. Could not generate the merged BMM file: /csehome/sdu6342/hsd/lab7_0420/lab07/lab07.runs/impl_1/design_1_wrapper_bd.bmm
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 31 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/RUNTEST, dbg_hub/inst/TCK, dbg_hub/inst/TMS, dbg_hub/inst/UPDATE_temp_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_flags[7:0], dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0] (the first 15 of 22 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/csehome/sdu6342/hsd/lab7_0420/lab07/lab07.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Apr 20 16:37:51 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2016.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 3 Warnings, 11 Critical Warnings and 1 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2517.344 ; gain = 221.172 ; free physical = 509 ; free virtual = 10977
INFO: [Common 17-206] Exiting Vivado at Fri Apr 20 16:37:51 2018...
