Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Apr  8 12:55:02 2025
| Host         : DESKTOP-88C58FM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_To_HDMI_control_sets_placed.rpt
| Design       : VGA_To_HDMI
| Device       : xc7s50
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     2 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             267 |          131 |
| No           | No                    | Yes                    |             252 |           93 |
| No           | Yes                   | No                     |              32 |           15 |
| Yes          | No                    | No                     |             224 |           56 |
| Yes          | No                    | Yes                    |              89 |           23 |
| Yes          | Yes                   | No                     |              15 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  M1/WARIO/clk_60fps_reg_n_0 |                                      |                                      |                1 |              1 |         1.00 |
|  M1/WARIO/clk_60fps_reg_n_0 |                                      | reset_IBUF                           |                1 |              1 |         1.00 |
|  button_clock/CLK           |                                      |                                      |                1 |              3 |         3.00 |
|  VSYNC_BUFG                 |                                      |                                      |                2 |              3 |         1.50 |
|  VSYNC_BUFG                 | M1/CHAIN/flashing_counter[3]_i_2_n_0 | M1/CHAIN/flashing_counter[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  M1/WARIO/clk_60fps_reg_n_0 | M1/WARIO/frame_counter0              | reset_IBUF                           |                2 |              5 |         2.50 |
|  M1/BG/clk_60fps_reg_n_0    |                                      | reset_IBUF                           |                2 |              7 |         3.50 |
|  A1/clk                     |                                      | reset_IBUF                           |                2 |              8 |         4.00 |
|  VSYNC_BUFG                 | M1/CHAIN/angle0                      | reset_IBUF                           |                2 |              8 |         4.00 |
|  C1/inst/clk_out1           | V1/eqOp_0                            | V1/vcounter[10]_i_1_n_0              |                5 |             11 |         2.20 |
|  M1/clk_60fps_reg_n_0       |                                      | reset_IBUF                           |                4 |             12 |         3.00 |
|  VSYNC_BUFG                 | M1/CHAIN/swing_counter               | reset_IBUF                           |                3 |             12 |         4.00 |
|  C1/inst/clk_out1           |                                      | V1/hcounter[10]_i_1_n_0              |               10 |             13 |         1.30 |
|  VSYNC_BUFG                 |                                      | reset_IBUF                           |                8 |             14 |         1.75 |
|  clk_100MHz_IBUF_BUFG       |                                      |                                      |                9 |             14 |         1.56 |
|  A1/sample_clk_reg_n_0      |                                      | reset_IBUF                           |                5 |             18 |         3.60 |
|  C1/inst/clk_out1           |                                      | M1/counter[0]_i_1__0_n_0             |                5 |             19 |         3.80 |
|  C1/inst/clk_out1           | M1/CHAIN/by[15]_i_1_n_0              | reset_IBUF                           |                5 |             32 |         6.40 |
|  VSYNC_BUFG                 | M1/CHAIN/swing_counter0              | reset_IBUF                           |               11 |             32 |         2.91 |
|  C1/inst/clk_out1           |                                      | H1/inst/encr/AR[0]                   |               25 |             42 |         1.68 |
|  clk_100MHz_IBUF_BUFG       |                                      | reset_IBUF                           |               16 |             45 |         2.81 |
|  C1/inst/clk_out1           |                                      | reset_IBUF                           |               30 |            105 |         3.50 |
|  C1/inst/clk_out1           | V1/blank                             |                                      |               56 |            224 |         4.00 |
|  C1/inst/clk_out1           |                                      |                                      |              121 |            262 |         2.17 |
+-----------------------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+


