
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001041                       # Number of seconds simulated
sim_ticks                                  1041491694                       # Number of ticks simulated
final_tick                               398769842949                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 190828                       # Simulator instruction rate (inst/s)
host_op_rate                                   246028                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  33541                       # Simulator tick rate (ticks/s)
host_mem_usage                               67376680                       # Number of bytes of host memory used
host_seconds                                 31051.01                       # Real time elapsed on the host
sim_insts                                  5925411324                       # Number of instructions simulated
sim_ops                                    7639429618                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         7296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data         7296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        37376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        10368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        20352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        37376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        58368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        10368                       # Number of bytes read from this memory
system.physmem.bytes_read::total               209536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        81792                       # Number of bytes written to this memory
system.physmem.bytes_written::total             81792                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           57                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           57                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          292                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data           81                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          159                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          292                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          456                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           81                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1637                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             639                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  639                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7005337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      7005337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1720609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     35886988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      9954952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     19541202                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1720609                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     35886988                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1597708                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     56042694                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      3318317                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9954952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               201188354                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1720609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1720609                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1597708                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      3318317                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           19909904                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          78533512                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               78533512                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          78533512                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7005337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      7005337                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1720609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     35886988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      9954952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     19541202                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1720609                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     35886988                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1597708                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     56042694                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      3318317                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9954952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              279721866                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224665                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       187032                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21949                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84744                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79942                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23722                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          986                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1946025                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1231685                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224665                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103664                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               255889                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61855                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         85405                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles          319                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           122257                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20907                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2327378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.650905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.027317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2071489     89.01%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15520      0.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19584      0.84%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31293      1.34%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12686      0.55%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16908      0.73%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19491      0.84%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9152      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131255      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2327378                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089953                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.493151                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1935085                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98049                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           254640                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          113                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39485                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34047                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1504599                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1271                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39485                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1937467                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5314                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        87029                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252349                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5729                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1494754                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           669                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4039                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2088590                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6946431                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6946431                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718824                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          369738                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            20898                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141355                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72281                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          756                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15950                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1388661                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1824                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       194906                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       411402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2327378                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596663                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.319859                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1740216     74.77%     74.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266656     11.46%     86.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110153      4.73%     90.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61406      2.64%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82911      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        25944      1.11%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25608      1.10%     99.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13403      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1081      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2327378                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9743     78.94%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1346     10.91%     89.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1253     10.15%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1169903     84.25%     84.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18835      1.36%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127840      9.21%     94.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        71913      5.18%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1388661                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.556002                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12342                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008888                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5118866                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1653121                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1350585                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1401003                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          954                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        29647                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1374                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39485                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           4040                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          478                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1458197                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1047                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141355                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72281                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           396                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12198                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12796                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24994                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1363327                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125272                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25334                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197145                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192387                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71873                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.545859                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1350618                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1350585                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           809020                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2172924                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.540757                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372319                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232105                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       226085                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21924                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2287893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538533                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.357513                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1765812     77.18%     77.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       265069     11.59%     88.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95916      4.19%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47563      2.08%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43817      1.92%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18491      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18163      0.79%     98.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8682      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24380      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2287893                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232105                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178645                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109201                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24380                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3721690                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2955882                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30967                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 170205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232105                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.497571                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.497571                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400389                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400389                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6131254                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1889325                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1389976                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2497580                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          225339                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       187529                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21860                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        85062                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           80085                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           23762                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          977                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1947147                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1235264                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             225339                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       103847                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               256699                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          61748                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         84839                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles          340                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines           122286                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        20783                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2328747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.652535                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.029602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2072048     88.98%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           15606      0.67%     89.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           19623      0.84%     90.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           31400      1.35%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12708      0.55%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           16988      0.73%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           19540      0.84%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9146      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          131688      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2328747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090223                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.494584                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1936291                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        97446                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           255417                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          121                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         39466                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        34224                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1509056                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         39466                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1938711                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles           5289                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        86389                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           253095                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         5792                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1498983                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           680                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4082                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      2093871                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6965583                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6965583                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1722789                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          371082                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          354                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          184                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            21179                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       141818                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        72583                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          781                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        16084                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1461547                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          356                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1392151                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1807                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       195077                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       412744                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2328747                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.597811                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.321294                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1740530     74.74%     74.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       266802     11.46%     86.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       110457      4.74%     90.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        61518      2.64%     93.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        83199      3.57%     97.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        26075      1.12%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        25553      1.10%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        13512      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1101      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2328747                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           9729     78.87%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1351     10.95%     89.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1255     10.17%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1172782     84.24%     84.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        18864      1.36%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       128134      9.20%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        72201      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1392151                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.557400                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              12335                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008860                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5127191                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1657000                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1354057                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1404486                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          964                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        29869                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1529                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         39466                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           3995                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          509                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1461905                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1068                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       141818                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        72583                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          184                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           432                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        12058                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12787                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        24845                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1366851                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       125574                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        25300                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              197733                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          192972                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             72159                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.547270                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1354094                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1354057                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           811011                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2178210                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.542148                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372329                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1002276                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1234899                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       227010                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21834                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2289281                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.539427                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.358652                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1766134     77.15%     77.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       265546     11.60%     88.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        96073      4.20%     92.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        47813      2.09%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        43839      1.91%     96.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        18478      0.81%     97.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        18214      0.80%     98.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         8734      0.38%     98.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        24450      1.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2289281                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1002276                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1234899                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                183003                       # Number of memory references committed
system.switch_cpus1.commit.loads               111949                       # Number of loads committed
system.switch_cpus1.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            179054                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1111701                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        25474                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        24450                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3726727                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2963289                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30886                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 168833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1002276                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1234899                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1002276                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.491908                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.491908                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.401299                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.401299                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6146880                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1893844                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1394026                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          184992                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       166705                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        11469                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        69526                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           63989                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           10027                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          536                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1948060                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1163386                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             184992                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        74016                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               229173                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          36483                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        130813                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           113529                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        11337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2332802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.585821                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.908770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2103629     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1            8037      0.34%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16537      0.71%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3            6778      0.29%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           37522      1.61%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           33783      1.45%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6173      0.26%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           13625      0.58%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          106718      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2332802                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074068                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.465805                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1934696                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       144594                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           228179                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          778                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         24549                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        16219                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1363468                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1259                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         24549                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1937491                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         122814                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        14231                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           226292                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         7419                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1361485                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2937                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         2833                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      1603967                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6408539                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6408539                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1384257                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          219698                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            20346                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       319733                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       160461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1483                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         7737                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1356475                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1292160                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          946                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       126794                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       310534                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2332802                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.553909                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.349641                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1872437     80.27%     80.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       138424      5.93%     86.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       113430      4.86%     91.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        48891      2.10%     93.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        62046      2.66%     95.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        59392      2.55%     98.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        33809      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         2779      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         1594      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2332802                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3240     11.13%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         25118     86.25%     97.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          763      2.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       811668     62.81%     62.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        11190      0.87%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           76      0.01%     63.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       309412     23.95%     87.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       159814     12.37%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1292160                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.517364                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              29121                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022537                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4947189                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1483480                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1279078                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1321281                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         2268                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        15980                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1667                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          113                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         24549                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         118488                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1965                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1356635                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           21                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       319733                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       160461                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           84                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1312                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         5880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7278                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        13158                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1281649                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       308264                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        10511                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              468043                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          167315                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            159779                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.513156                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1279198                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1279078                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           691808                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1365271                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.512126                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.506718                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1029808                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1209859                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       146906                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        11481                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2308253                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.524145                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.344048                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1868711     80.96%     80.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       160768      6.96%     87.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        75087      3.25%     91.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        74665      3.23%     94.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        20075      0.87%     95.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        86342      3.74%     99.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         6635      0.29%     99.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         4658      0.20%     99.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        11312      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2308253                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1029808                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1209859                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                462540                       # Number of memory references committed
system.switch_cpus2.commit.loads               303746                       # Number of loads committed
system.switch_cpus2.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            159553                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1075869                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        11632                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        11312                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3653706                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2738099                       # The number of ROB writes
system.switch_cpus2.timesIdled                  43911                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 164781                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1029808                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1209859                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1029808                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.425290                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.425290                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.412322                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.412322                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6333760                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1487811                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1617426                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          203063                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       166155                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21734                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        81436                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           77280                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           20424                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          969                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1947251                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1136006                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             203063                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        97704                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               235349                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          60200                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         55340                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           120827                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21583                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2276162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.612979                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.959675                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2040813     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10839      0.48%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16766      0.74%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           22636      0.99%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           24285      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           20543      0.90%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10889      0.48%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           17356      0.76%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          112035      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2276162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081304                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.454842                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1927302                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        75762                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           234733                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles          371                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         37990                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        33227                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1391847                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         37990                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1933029                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          16229                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        46849                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           229382                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        12679                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1390519                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1777                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         5507                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1941637                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6463137                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6463137                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1649653                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          291955                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          173                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            39564                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       130973                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        69414                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads          824                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        33012                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1387737                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1307651                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          274                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       172226                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       417130                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2276162                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.574498                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.258797                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1710809     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       242053     10.63%     85.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       120388      5.29%     91.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        81973      3.60%     94.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        65556      2.88%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        27253      1.20%     98.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        17732      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         9162      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1236      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2276162                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            306     12.93%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.93% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           882     37.26%     50.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1179     49.81%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1100789     84.18%     84.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        19342      1.48%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          162      0.01%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       118226      9.04%     94.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        69132      5.29%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1307651                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.523567                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2367                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001810                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4894101                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1560312                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1285610                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1310018                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         2657                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        23781                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1242                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         37990                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          13538                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1141                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1388080                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           13                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       130973                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        69414                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           947                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11661                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12979                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24640                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1287623                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       111116                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        20024                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              180229                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          182501                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             69113                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.515548                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1285678                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1285610                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           739112                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1991986                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.514742                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.371043                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       961475                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1183036                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       205032                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21783                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2238172                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.528572                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.355583                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1741794     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       251398     11.23%     89.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        89803      4.01%     93.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        42963      1.92%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        43420      1.94%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        21379      0.96%     97.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        14220      0.64%     98.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         8312      0.37%     98.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24883      1.11%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2238172                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       961475                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1183036                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                175361                       # Number of memory references committed
system.switch_cpus3.commit.loads               107189                       # Number of loads committed
system.switch_cpus3.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            170557                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1065920                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        24353                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24883                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3601344                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2814152                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 221421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             961475                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1183036                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       961475                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.597658                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.597658                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.384962                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.384962                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5792205                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1793447                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1289522                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          188037                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       165018                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        17181                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       114573                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          111227                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           12493                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          571                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1919457                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1066325                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             188037                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       123720                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               234971                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          55718                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         44452                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           118196                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        16716                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2237325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.542469                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.810344                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2002354     89.50%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           32759      1.46%     90.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           19718      0.88%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           32090      1.43%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           12299      0.55%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           29417      1.31%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            5375      0.24%     95.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            9821      0.44%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8           93492      4.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2237325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.075288                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.426943                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1904774                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        59841                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           234339                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          280                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         38087                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        20109                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          358                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1209477                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1403                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         38087                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1906744                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          33644                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        20500                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           232455                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         5891                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1207086                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1011                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4172                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1602018                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      5498136                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      5498136                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1265374                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          336639                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            16044                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       201748                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        38779                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          370                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores         8729                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1198651                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1110590                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1169                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       237587                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       505080                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.issued_per_cycle::samples      2237325                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.496392                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.123544                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1755084     78.45%     78.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       158821      7.10%     85.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       150028      6.71%     92.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        90417      4.04%     96.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        52170      2.33%     98.62% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        14086      0.63%     99.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        16001      0.72%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7          398      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8          320      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2237325                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2218     59.02%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     59.02% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           844     22.46%     81.48% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite          696     18.52%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu       881075     79.33%     79.33% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult         9616      0.87%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.20% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc           88      0.01%     80.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     80.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.21% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       181529     16.35%     96.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        38282      3.45%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1110590                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.444666                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3758                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.003384                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4463431                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1436419                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1079103                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1114348                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1137                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        46118                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1425                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         38087                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          28019                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          784                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1198823                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           67                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       201748                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        38779                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           461                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents           27                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        10079                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect         8201                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        18280                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1093324                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       177976                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        17265                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              216247                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          163874                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             38271                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.437753                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1079618                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1079103                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           649688                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1484396                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.432059                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.437678                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       839160                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps       958520                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       240339                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        16909                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2199238                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.435842                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.293957                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1834681     83.42%     83.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       148234      6.74%     90.16% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        89711      4.08%     94.24% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        29728      1.35%     95.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        45978      2.09%     97.69% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        10105      0.46%     98.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6         6654      0.30%     98.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         5857      0.27%     98.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        28290      1.29%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2199238                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       839160                       # Number of instructions committed
system.switch_cpus4.commit.committedOps        958520                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                192984                       # Number of memory references committed
system.switch_cpus4.commit.loads               155630                       # Number of loads committed
system.switch_cpus4.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            145650                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts           841931                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        13282                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        28290                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3369807                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2435828                       # The number of ROB writes
system.switch_cpus4.timesIdled                  43687                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 260258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             839160                       # Number of Instructions Simulated
system.switch_cpus4.committedOps               958520                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       839160                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.976289                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.976289                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.335989                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.335989                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5052853                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1423874                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1254101                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          184968                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       166682                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        11469                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        69517                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           63979                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           10027                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          536                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1947798                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1163226                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             184968                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        74006                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               229142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          36482                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        131639                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           113511                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        11337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2333334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.585611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.908466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2104192     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            8036      0.34%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           16537      0.71%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            6775      0.29%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           37516      1.61%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           33775      1.45%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6173      0.26%     94.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           13625      0.58%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          106705      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2333334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074059                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.465741                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1934638                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       145215                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           228151                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          776                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         24548                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        16218                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1363289                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1259                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         24548                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1937423                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         123928                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        13779                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           226269                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         7381                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1361301                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2926                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         2807                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents           41                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1603792                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6407677                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6407677                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1384096                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          219684                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           84                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            20263                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       319666                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       160428                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1483                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         7737                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1356293                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1291963                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued          951                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       126552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       310622                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2333334                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.553698                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.349496                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1873033     80.27%     80.27% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       138467      5.93%     86.21% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       113383      4.86%     91.07% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        48851      2.09%     93.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        61980      2.66%     95.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        59427      2.55%     98.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        33823      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         2776      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1594      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2333334                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3240     11.12%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.12% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         25138     86.27%     97.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          762      2.61%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       811585     62.82%     62.82% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        11190      0.87%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           76      0.01%     63.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.69% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       309336     23.94%     87.63% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       159776     12.37%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1291963                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.517285                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              29140                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022555                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4947351                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1483056                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1278883                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1321103                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2268                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        15983                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1669                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          113                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         24548                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         119650                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1946                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1356453                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           21                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       319666                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       160428                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           84                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         5880                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7277                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        13157                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1281457                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       308190                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        10506                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              467931                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          167290                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            159741                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.513079                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1279004                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1278883                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           691724                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1365078                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.512048                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.506729                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1029654                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1209684                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       146899                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          152                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        11481                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2308786                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.523948                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.343883                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1869332     80.97%     80.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       160719      6.96%     87.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        75090      3.25%     91.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        74652      3.23%     94.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        20027      0.87%     95.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        86361      3.74%     99.02% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6633      0.29%     99.31% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4658      0.20%     99.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        11314      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2308786                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1029654                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1209684                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                462435                       # Number of memory references committed
system.switch_cpus5.commit.loads               303676                       # Number of loads committed
system.switch_cpus5.commit.membars                 76                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            159532                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1075715                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        11632                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        11314                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3654055                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2737734                       # The number of ROB writes
system.switch_cpus5.timesIdled                  43906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 164249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1029654                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1209684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1029654                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.425653                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.425653                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.412260                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.412260                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6332728                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1487629                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1617152                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           152                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          174499                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       142432                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        18759                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        70672                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           65937                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           17364                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          835                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1692661                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1034543                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             174499                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        83301                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               212062                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          59051                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        102456                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           106014                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        18765                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2046789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.614328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.975873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1834727     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           11223      0.55%     90.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           17761      0.87%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           26828      1.31%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           11059      0.54%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           12770      0.62%     93.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           13827      0.68%     94.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            9629      0.47%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          108965      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2046789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.069867                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.414218                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1670757                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       125011                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           210485                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1228                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39307                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        28148                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          305                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1253558                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1098                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39307                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1675193                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          43349                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        68792                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           207375                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        12770                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1250125                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          518                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2315                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         6552                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          808                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1711939                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      5826875                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      5826875                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1403298                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          308615                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          274                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          146                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            38481                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       126652                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        69782                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         3406                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        13324                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1245162                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          274                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1160005                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1923                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       194707                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       451396                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2046789                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.566744                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.252782                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1552088     75.83%     75.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       200830      9.81%     85.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       111116      5.43%     91.07% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        72990      3.57%     94.64% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        66111      3.23%     97.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        20338      0.99%     98.86% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        14733      0.72%     99.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         5223      0.26%     99.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         3360      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2046789                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            335     12.11%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1123     40.59%     52.69% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1309     47.31%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       955215     82.35%     82.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        21406      1.85%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.19% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          128      0.01%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       114985      9.91%     94.11% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        68271      5.89%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1160005                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.464451                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2767                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002385                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4371487                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1440208                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1138443                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1162772                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         5538                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        27369                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         4775                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          915                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39307                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          32757                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1485                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1245436                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          540                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       126652                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        69782                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          146                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           854                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           29                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        10034                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        11681                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        21715                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1142854                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       108866                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        17149                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              176995                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          154790                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             68129                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.457584                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1138552                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1138443                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           674662                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1709493                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.455818                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.394656                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       840684                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1025113                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       221350                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          256                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        19088                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2007482                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.510646                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.357682                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1591524     79.28%     79.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       198113      9.87%     89.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        82356      4.10%     93.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        42169      2.10%     95.35% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        31326      1.56%     96.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        17953      0.89%     97.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        11189      0.56%     98.36% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         9238      0.46%     98.82% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        23614      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2007482                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       840684                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1025113                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                164290                       # Number of memory references committed
system.switch_cpus6.commit.loads                99283                       # Number of loads committed
system.switch_cpus6.commit.membars                128                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            142286                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           926860                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        19992                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        23614                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3230331                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2532256                       # The number of ROB writes
system.switch_cpus6.timesIdled                  30492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 450794                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             840684                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1025113                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       840684                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.970894                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.970894                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.336599                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.336599                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5187548                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1557445                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1187719                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           256                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus7.numCycles                 2497583                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          203309                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       166232                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        21639                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        81451                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           77524                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           20511                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          967                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1951973                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1137397                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             203309                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        98035                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               235866                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          59718                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         54423                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines           120982                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        21512                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2280098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.612453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.958489                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2044232     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           10953      0.48%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           16906      0.74%     90.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           23035      1.01%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           24158      1.06%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           20557      0.90%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           10763      0.47%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           17363      0.76%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          112131      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2280098                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081402                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.455399                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1932190                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        74650                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           235294                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          356                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         37604                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        33380                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1393264                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         37604                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1937812                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          14931                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        47188                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           230032                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12527                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1392150                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          1779                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5420                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1944221                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6470257                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6470257                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1656328                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          287885                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            39199                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       130794                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        69745                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          838                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        32317                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1389647                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1311040                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          293                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       169151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       409423                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2280098                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.574993                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.259027                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1713130     75.13%     75.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       242682     10.64%     85.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       121026      5.31%     91.09% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        82288      3.61%     94.69% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        65222      2.86%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        27486      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        17988      0.79%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         9012      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1264      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2280098                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            278     11.90%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.90% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           865     37.01%     48.91% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1194     51.09%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1103483     84.17%     84.17% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        19441      1.48%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          163      0.01%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       118487      9.04%     94.70% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        69466      5.30%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1311040                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.524923                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2337                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001783                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4904808                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1559149                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1289247                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1313377                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2801                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        23175                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1294                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         37604                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          12320                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1173                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1389990                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            1                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       130794                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        69745                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           983                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11691                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12817                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        24508                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1291365                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       111591                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        19675                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              181041                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          183218                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             69450                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.517046                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1289313                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1289247                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           741123                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1995748                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.516198                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371351                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       965354                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1187855                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       202130                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        21686                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2242494                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.529703                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.357173                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1744170     77.78%     77.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       252430     11.26%     89.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        90144      4.02%     93.05% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        43136      1.92%     94.98% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        43427      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        21545      0.96%     97.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        14262      0.64%     98.51% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8316      0.37%     98.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        25064      1.12%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2242494                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       965354                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1187855                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                176067                       # Number of memory references committed
system.switch_cpus7.commit.loads               107616                       # Number of loads committed
system.switch_cpus7.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            171274                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1070261                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        24463                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        25064                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3607402                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2817586                       # The number of ROB writes
system.switch_cpus7.timesIdled                  31422                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 217485                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             965354                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1187855                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       965354                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.587220                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.587220                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.386515                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.386515                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5808633                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1798292                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1291529                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           328                       # number of misc regfile writes
system.l20.replacements                            84                       # number of replacements
system.l20.tagsinuse                      4094.870677                       # Cycle average of tags in use
system.l20.total_refs                          180653                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4179                       # Sample count of references to valid blocks.
system.l20.avg_refs                         43.228763                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          135.870677                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    17.216053                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    29.569558                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3912.214389                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.033172                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.004203                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.007219                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955130                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999724                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          285                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    287                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          288                       # number of demand (read+write) hits
system.l20.demand_hits::total                     290                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          288                       # number of overall hits
system.l20.overall_hits::total                    290                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           27                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data           57                       # number of ReadReq misses
system.l20.ReadReq_misses::total                   84                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           27                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data           57                       # number of demand (read+write) misses
system.l20.demand_misses::total                    84                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           27                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data           57                       # number of overall misses
system.l20.overall_misses::total                   84                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     47079182                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     31079306                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       78158488                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     47079182                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     31079306                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        78158488                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     47079182                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     31079306                       # number of overall miss cycles
system.l20.overall_miss_latency::total       78158488                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           29                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          342                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                371                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           29                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          345                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 374                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           29                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          345                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                374                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.166667                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.226415                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.165217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.224599                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.931034                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.165217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.224599                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 1743673.407407                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 545250.982456                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 930458.190476                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 1743673.407407                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 545250.982456                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 930458.190476                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 1743673.407407                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 545250.982456                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 930458.190476                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  44                       # number of writebacks
system.l20.writebacks::total                       44                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           27                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data           57                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total              84                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           27                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data           57                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total               84                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           27                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data           57                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total              84                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     45139858                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     26985747                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     72125605                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     45139858                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     26985747                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     72125605                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     45139858                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     26985747                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     72125605                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.166667                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.226415                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.224599                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.931034                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.165217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.224599                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1671846.592593                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 473434.157895                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 858638.154762                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 1671846.592593                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 473434.157895                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 858638.154762                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 1671846.592593                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 473434.157895                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 858638.154762                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                            84                       # number of replacements
system.l21.tagsinuse                      4094.876314                       # Cycle average of tags in use
system.l21.total_refs                          180653                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4179                       # Sample count of references to valid blocks.
system.l21.avg_refs                         43.228763                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          135.876314                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    17.213500                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    29.584669                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3912.201831                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.033173                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.004203                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.007223                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.955127                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999726                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          285                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    287                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l21.Writeback_hits::total                   89                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          288                       # number of demand (read+write) hits
system.l21.demand_hits::total                     290                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          288                       # number of overall hits
system.l21.overall_hits::total                    290                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           27                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data           57                       # number of ReadReq misses
system.l21.ReadReq_misses::total                   84                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           27                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data           57                       # number of demand (read+write) misses
system.l21.demand_misses::total                    84                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           27                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data           57                       # number of overall misses
system.l21.overall_misses::total                   84                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     44167581                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     29144152                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       73311733                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     44167581                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     29144152                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        73311733                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     44167581                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     29144152                       # number of overall miss cycles
system.l21.overall_miss_latency::total       73311733                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           29                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          342                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                371                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           29                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          345                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 374                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           29                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          345                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                374                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.166667                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.226415                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.165217                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.224599                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.931034                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.165217                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.224599                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 1635836.333333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 511300.912281                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 872758.726190                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 1635836.333333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 511300.912281                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 872758.726190                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 1635836.333333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 511300.912281                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 872758.726190                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  44                       # number of writebacks
system.l21.writebacks::total                       44                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data           57                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total              84                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data           57                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total               84                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data           57                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total              84                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     42219981                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     25023689                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     67243670                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     42219981                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     25023689                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     67243670                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     42219981                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     25023689                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     67243670                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.166667                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.226415                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.165217                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.224599                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.931034                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.165217                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.224599                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst      1563703                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 439012.087719                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 800519.880952                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst      1563703                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 439012.087719                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 800519.880952                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst      1563703                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 439012.087719                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 800519.880952                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           306                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          223857                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4402                       # Sample count of references to valid blocks.
system.l22.avg_refs                         50.853476                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                  11                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    13.416108                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   151.972919                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3919.610972                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.002686                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003275                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.037103                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.956936                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          461                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    461                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             186                       # number of Writeback hits
system.l22.Writeback_hits::total                  186                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          461                       # number of demand (read+write) hits
system.l22.demand_hits::total                     461                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          461                       # number of overall hits
system.l22.overall_hits::total                    461                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          292                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  306                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          292                       # number of demand (read+write) misses
system.l22.demand_misses::total                   306                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          292                       # number of overall misses
system.l22.overall_misses::total                  306                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      6800092                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    146030628                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      152830720                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      6800092                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    146030628                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       152830720                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      6800092                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    146030628                       # number of overall miss cycles
system.l22.overall_miss_latency::total      152830720                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          753                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                767                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          186                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              186                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          753                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 767                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          753                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                767                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.387782                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.398957                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.387782                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.398957                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.387782                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.398957                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 485720.857143                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 500104.890411                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 499446.797386                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 485720.857143                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 500104.890411                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 499446.797386                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 485720.857143                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 500104.890411                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 499446.797386                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  64                       # number of writebacks
system.l22.writebacks::total                       64                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          292                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             306                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          292                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              306                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          292                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             306                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      5794892                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    125065028                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    130859920                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      5794892                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    125065028                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    130859920                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      5794892                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    125065028                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    130859920                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.387782                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.398957                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.387782                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.398957                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.387782                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.398957                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 413920.857143                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 428304.890411                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 427646.797386                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 413920.857143                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 428304.890411                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 427646.797386                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 413920.857143                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 428304.890411                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 427646.797386                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           108                       # number of replacements
system.l23.tagsinuse                      4094.574766                       # Cycle average of tags in use
system.l23.total_refs                          192884                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l23.avg_refs                         45.881066                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           90.588097                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    26.429822                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    44.391775                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3933.165073                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.022116                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006453                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.010838                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.960245                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999652                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          320                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    321                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks              96                       # number of Writeback hits
system.l23.Writeback_hits::total                   96                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          323                       # number of demand (read+write) hits
system.l23.demand_hits::total                     324                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          323                       # number of overall hits
system.l23.overall_hits::total                    324                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           27                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data           81                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  108                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           27                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data           81                       # number of demand (read+write) misses
system.l23.demand_misses::total                   108                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           27                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data           81                       # number of overall misses
system.l23.overall_misses::total                  108                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     33609087                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     37280835                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       70889922                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     33609087                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     37280835                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        70889922                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     33609087                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     37280835                       # number of overall miss cycles
system.l23.overall_miss_latency::total       70889922                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           28                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          401                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                429                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks           96                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total               96                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           28                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          404                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 432                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           28                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          404                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                432                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.201995                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.251748                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.200495                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.250000                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.964286                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.200495                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.250000                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst      1244781                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 460257.222222                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 656388.166667                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst      1244781                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 460257.222222                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 656388.166667                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst      1244781                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 460257.222222                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 656388.166667                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  63                       # number of writebacks
system.l23.writebacks::total                       63                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           27                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data           81                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             108                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           27                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data           81                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              108                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           27                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data           81                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             108                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     31669089                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     31460103                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     63129192                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     31669089                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     31460103                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     63129192                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     31669089                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     31460103                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     63129192                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.201995                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.251748                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.200495                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.250000                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.964286                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.200495                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.250000                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1172929.222222                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 388396.333333                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 584529.555556                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1172929.222222                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 388396.333333                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 584529.555556                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1172929.222222                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 388396.333333                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 584529.555556                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           172                       # number of replacements
system.l24.tagsinuse                      4095.972435                       # Cycle average of tags in use
system.l24.total_refs                           73962                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4268                       # Sample count of references to valid blocks.
system.l24.avg_refs                         17.329428                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.972435                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    12.257352                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    92.012077                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3912.730571                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019280                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.002993                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.022464                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.955256                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.data          314                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    314                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks              48                       # number of Writeback hits
system.l24.Writeback_hits::total                   48                       # number of Writeback hits
system.l24.demand_hits::switch_cpus4.data          314                       # number of demand (read+write) hits
system.l24.demand_hits::total                     314                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.data          314                       # number of overall hits
system.l24.overall_hits::total                    314                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           13                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          159                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  172                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           13                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          159                       # number of demand (read+write) misses
system.l24.demand_misses::total                   172                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           13                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          159                       # number of overall misses
system.l24.overall_misses::total                  172                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst      6900433                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     69913832                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       76814265                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst      6900433                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     69913832                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        76814265                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst      6900433                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     69913832                       # number of overall miss cycles
system.l24.overall_miss_latency::total       76814265                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           13                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          473                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                486                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks           48                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total               48                       # number of Writeback accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           13                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          473                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 486                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           13                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          473                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                486                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.336152                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.353909                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.336152                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.353909                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.336152                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.353909                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 530802.538462                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 439709.635220                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 446594.563953                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 530802.538462                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 439709.635220                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 446594.563953                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 530802.538462                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 439709.635220                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 446594.563953                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  25                       # number of writebacks
system.l24.writebacks::total                       25                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          159                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             172                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          159                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              172                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          159                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             172                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst      5967033                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     58492653                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     64459686                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst      5967033                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     58492653                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     64459686                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst      5967033                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     58492653                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     64459686                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.336152                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.353909                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.336152                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.353909                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.336152                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.353909                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 459002.538462                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 367878.320755                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 374765.616279                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 459002.538462                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 367878.320755                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 374765.616279                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 459002.538462                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 367878.320755                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 374765.616279                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           306                       # number of replacements
system.l25.tagsinuse                             4096                       # Cycle average of tags in use
system.l25.total_refs                          223857                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4402                       # Sample count of references to valid blocks.
system.l25.avg_refs                         50.853476                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks                  11                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    13.414455                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   151.877470                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3919.708075                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002686                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003275                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.037079                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.956960                       # Average percentage of cache occupancy
system.l25.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          461                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    461                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             186                       # number of Writeback hits
system.l25.Writeback_hits::total                  186                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          461                       # number of demand (read+write) hits
system.l25.demand_hits::total                     461                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          461                       # number of overall hits
system.l25.overall_hits::total                    461                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          292                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  306                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          292                       # number of demand (read+write) misses
system.l25.demand_misses::total                   306                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          292                       # number of overall misses
system.l25.overall_misses::total                  306                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      7030498                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    146687963                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      153718461                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      7030498                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    146687963                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       153718461                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      7030498                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    146687963                       # number of overall miss cycles
system.l25.overall_miss_latency::total      153718461                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          753                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                767                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          186                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              186                       # number of Writeback accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          753                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 767                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          753                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                767                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.387782                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.398957                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.387782                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.398957                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.387782                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.398957                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 502178.428571                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 502356.037671                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 502347.911765                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 502178.428571                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 502356.037671                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 502347.911765                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 502178.428571                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 502356.037671                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 502347.911765                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  64                       # number of writebacks
system.l25.writebacks::total                       64                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          292                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             306                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          292                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              306                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          292                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             306                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      6024702                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    125720098                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    131744800                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      6024702                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    125720098                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    131744800                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      6024702                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    125720098                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    131744800                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.387782                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.398957                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.387782                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.398957                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.387782                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.398957                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 430335.857143                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 430548.280822                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 430538.562092                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 430335.857143                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 430548.280822                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 430538.562092                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 430335.857143                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 430548.280822                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 430538.562092                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           473                       # number of replacements
system.l26.tagsinuse                      4091.455159                       # Cycle average of tags in use
system.l26.total_refs                          317592                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4568                       # Sample count of references to valid blocks.
system.l26.avg_refs                         69.525394                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          290.557661                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    12.472373                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   195.460097                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3592.965027                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.070937                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003045                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.047720                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.877189                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.998890                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          464                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    464                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             470                       # number of Writeback hits
system.l26.Writeback_hits::total                  470                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          464                       # number of demand (read+write) hits
system.l26.demand_hits::total                     464                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          464                       # number of overall hits
system.l26.overall_hits::total                    464                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          412                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  425                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data           44                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                 44                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          456                       # number of demand (read+write) misses
system.l26.demand_misses::total                   469                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          456                       # number of overall misses
system.l26.overall_misses::total                  469                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      6402254                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data    219454396                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total      225856650                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data     20806177                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total     20806177                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      6402254                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data    240260573                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total       246662827                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      6402254                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data    240260573                       # number of overall miss cycles
system.l26.overall_miss_latency::total      246662827                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          876                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                889                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          470                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              470                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           44                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               44                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          920                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 933                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          920                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                933                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.470320                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.478065                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.495652                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.502680                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.495652                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.502680                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 492481.076923                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 532656.300971                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 531427.411765                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data 472867.659091                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total 472867.659091                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 492481.076923                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 526887.221491                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 525933.533049                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 492481.076923                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 526887.221491                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 525933.533049                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 272                       # number of writebacks
system.l26.writebacks::total                      272                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          412                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             425                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data           44                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total            44                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          456                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              469                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          456                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             469                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      5468020                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data    189852420                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total    195320440                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data     17645710                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total     17645710                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      5468020                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data    207498130                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total    212966150                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      5468020                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data    207498130                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total    212966150                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.470320                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.478065                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data            1                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.495652                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.502680                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.495652                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.502680                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 420616.923077                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 460806.844660                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 459577.505882                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data 401038.863636                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total 401038.863636                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 420616.923077                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 455039.758772                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 454085.607676                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 420616.923077                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 455039.758772                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 454085.607676                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           108                       # number of replacements
system.l27.tagsinuse                      4094.570068                       # Cycle average of tags in use
system.l27.total_refs                          192885                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4204                       # Sample count of references to valid blocks.
system.l27.avg_refs                         45.881304                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           90.583242                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    26.389467                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    44.574023                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3933.023337                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.022115                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006443                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.010882                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.960211                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999651                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data          321                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    322                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks              96                       # number of Writeback hits
system.l27.Writeback_hits::total                   96                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            3                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data          324                       # number of demand (read+write) hits
system.l27.demand_hits::total                     325                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data          324                       # number of overall hits
system.l27.overall_hits::total                    325                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           27                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           81                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  108                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           27                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           81                       # number of demand (read+write) misses
system.l27.demand_misses::total                   108                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           27                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           81                       # number of overall misses
system.l27.overall_misses::total                  108                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     30914254                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     36390157                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       67304411                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     30914254                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     36390157                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        67304411                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     30914254                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     36390157                       # number of overall miss cycles
system.l27.overall_miss_latency::total       67304411                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           28                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          402                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                430                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks           96                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total               96                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            3                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           28                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          405                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 433                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           28                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          405                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                433                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.201493                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.251163                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.200000                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.249423                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.964286                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.200000                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.249423                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 1144972.370370                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 449261.197531                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 623188.990741                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 1144972.370370                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 449261.197531                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 623188.990741                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 1144972.370370                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 449261.197531                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 623188.990741                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  63                       # number of writebacks
system.l27.writebacks::total                       63                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           27                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           81                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             108                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           27                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           81                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              108                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           27                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           81                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             108                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     28975654                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     30571700                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     59547354                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     28975654                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     30571700                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     59547354                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     28975654                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     30571700                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     59547354                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.201493                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.251163                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.200000                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.249423                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.964286                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.200000                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.249423                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1073172.370370                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 377428.395062                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 551364.388889                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 1073172.370370                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 377428.395062                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 551364.388889                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 1073172.370370                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 377428.395062                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 551364.388889                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               473.034901                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750130181                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1549855.745868                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    18.034901                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.028902                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.758069                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       122214                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         122214                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       122214                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          122214                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       122214                       # number of overall hits
system.cpu0.icache.overall_hits::total         122214                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.cpu0.icache.overall_misses::total           42                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     75140431                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     75140431                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     75140431                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     75140431                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     75140431                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     75140431                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       122256                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       122256                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       122256                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       122256                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       122256                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000344                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 1789057.880952                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 1789057.880952                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 1789057.880952                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 1789057.880952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 1789057.880952                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 1789057.880952                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       516349                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 258174.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           29                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           29                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     47433192                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     47433192                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     47433192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     47433192                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     47433192                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     47433192                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 1635627.310345                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 1635627.310345                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 1635627.310345                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   345                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893299                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              181186.853577                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   117.510540                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   138.489460                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.459026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.540974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96276                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96276                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70544                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166820                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166820                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166820                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166820                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          848                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          848                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           12                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          860                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           860                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          860                       # number of overall misses
system.cpu0.dcache.overall_misses::total          860                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    117104123                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    117104123                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       993479                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       993479                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    118097602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    118097602                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    118097602                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    118097602                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97124                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167680                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167680                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008731                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005129                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 138094.484670                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 138094.484670                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82789.916667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82789.916667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 137322.793023                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 137322.793023                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 137322.793023                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 137322.793023                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          515                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          515                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          345                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     50106286                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     50106286                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       208449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       208449                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     50314735                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     50314735                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     50314735                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     50314735                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003521                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002057                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002057                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146509.608187                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 146509.608187                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        69483                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        69483                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 145839.811594                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 145839.811594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 145839.811594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 145839.811594                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               473.031680                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750130211                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   484                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1549855.807851                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.031680                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.028897                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.758064                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       122244                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         122244                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       122244                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          122244                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       122244                       # number of overall hits
system.cpu1.icache.overall_hits::total         122244                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.cpu1.icache.overall_misses::total           41                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     70697727                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     70697727                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     70697727                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     70697727                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     70697727                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     70697727                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       122285                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       122285                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       122285                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       122285                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       122285                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       122285                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000335                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000335                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000335                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000335                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000335                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000335                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 1724334.804878                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 1724334.804878                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 1724334.804878                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 1724334.804878                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 1724334.804878                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 1724334.804878                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       213542                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs       106771                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           29                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           29                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           29                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           29                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     44521566                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     44521566                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     44521566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     44521566                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     44521566                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     44521566                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000237                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000237                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000237                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000237                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 1535226.413793                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 1535226.413793                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 1535226.413793                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 1535226.413793                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 1535226.413793                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 1535226.413793                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   345                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               108893667                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   601                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              181187.465890                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   117.544953                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   138.455047                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.459160                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.540840                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        96497                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          96497                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        70691                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         70691                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          177                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          172                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       167188                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          167188                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       167188                       # number of overall hits
system.cpu1.dcache.overall_hits::total         167188                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          850                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          850                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           12                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          862                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           862                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          862                       # number of overall misses
system.cpu1.dcache.overall_misses::total          862                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    115842374                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    115842374                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data       993179                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       993179                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    116835553                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    116835553                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    116835553                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    116835553                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        97347                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        97347                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        70703                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        70703                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       168050                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       168050                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       168050                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       168050                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008732                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008732                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000170                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005129                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005129                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005129                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005129                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 136285.145882                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 136285.145882                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82764.916667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82764.916667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 135540.084687                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 135540.084687                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 135540.084687                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 135540.084687                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu1.dcache.writebacks::total               89                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          508                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          508                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data            9                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          517                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          517                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          517                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          517                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          342                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          345                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          345                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     48169609                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     48169609                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       208424                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       208424                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     48378033                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     48378033                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     48378033                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     48378033                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003513                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003513                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000042                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002053                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002053                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002053                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002053                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140846.809942                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 140846.809942                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69474.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69474.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 140226.182609                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 140226.182609                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 140226.182609                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 140226.182609                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               556.415143                       # Cycle average of tags in use
system.cpu2.icache.total_refs               765689527                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1374667.014363                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.415143                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          543                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.021499                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.870192                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.891691                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       113510                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         113510                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       113510                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          113510                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       113510                       # number of overall hits
system.cpu2.icache.overall_hits::total         113510                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8621991                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8621991                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8621991                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8621991                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8621991                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8621991                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       113529                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       113529                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       113529                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       113529                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       113529                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       113529                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000167                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000167                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000167                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000167                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000167                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000167                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       453789                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       453789                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       453789                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       453789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       453789                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       453789                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6916833                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6916833                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6916833                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6916833                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6916833                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6916833                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 494059.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 494059.500000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 494059.500000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 494059.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 494059.500000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 494059.500000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   753                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               287969615                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1009                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              285401.005946                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   102.080174                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   153.919826                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.398751                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.601249                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       291148                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         291148                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       158641                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        158641                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           78                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           76                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       449789                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          449789                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       449789                       # number of overall hits
system.cpu2.dcache.overall_hits::total         449789                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2720                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2720                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2720                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2720                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2720                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2720                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    704409068                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    704409068                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    704409068                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    704409068                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    704409068                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    704409068                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       293868                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       293868                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       158641                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       158641                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       452509                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       452509                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       452509                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       452509                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009256                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009256                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006011                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006011                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006011                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006011                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 258973.922059                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 258973.922059                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 258973.922059                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 258973.922059                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 258973.922059                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 258973.922059                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu2.dcache.writebacks::total              186                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1967                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1967                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1967                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1967                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1967                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1967                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          753                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          753                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          753                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          753                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          753                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          753                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    180045409                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    180045409                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    180045409                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    180045409                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    180045409                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    180045409                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002562                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002562                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001664                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001664                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001664                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 239104.128818                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 239104.128818                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 239104.128818                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 239104.128818                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 239104.128818                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 239104.128818                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               502.413446                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746682326                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1484457.904573                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    27.413446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.043932                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.805150                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       120788                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         120788                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       120788                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          120788                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       120788                       # number of overall hits
system.cpu3.icache.overall_hits::total         120788                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.cpu3.icache.overall_misses::total           39                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     40753429                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     40753429                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     40753429                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     40753429                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     40753429                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     40753429                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       120827                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       120827                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       120827                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       120827                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       120827                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       120827                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000323                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000323                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000323                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000323                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000323                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000323                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1044959.717949                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1044959.717949                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1044959.717949                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1044959.717949                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1044959.717949                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1044959.717949                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           28                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           28                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     33897287                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     33897287                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     33897287                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     33897287                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     33897287                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     33897287                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000232                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000232                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000232                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000232                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000232                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1210617.392857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1210617.392857                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1210617.392857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1210617.392857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1210617.392857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1210617.392857                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   404                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               112793678                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   660                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              170899.512121                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   158.397449                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    97.602551                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.618740                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.381260                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        81408                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          81408                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        67839                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         67839                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          165                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          164                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       149247                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          149247                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       149247                       # number of overall hits
system.cpu3.dcache.overall_hits::total         149247                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1305                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1305                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           14                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1319                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1319                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1319                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1319                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    228105695                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    228105695                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      1155042                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      1155042                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    229260737                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    229260737                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    229260737                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    229260737                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        82713                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        82713                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        67853                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        67853                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       150566                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       150566                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       150566                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       150566                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015777                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015777                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000206                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000206                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008760                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008760                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008760                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008760                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 174793.636015                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 174793.636015                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data        82503                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total        82503                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 173814.053829                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 173814.053829                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 173814.053829                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 173814.053829                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu3.dcache.writebacks::total               96                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          904                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          904                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data          915                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total          915                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data          915                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total          915                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          401                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          404                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          404                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     58772942                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     58772942                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     58965242                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     58965242                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     58965242                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     58965242                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004848                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004848                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002683                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002683                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002683                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002683                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 146565.940150                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 146565.940150                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 145953.569307                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 145953.569307                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 145953.569307                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 145953.569307                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               538.256456                       # Cycle average of tags in use
system.cpu4.icache.total_refs               643365218                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1193627.491651                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    12.256456                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          526                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.019642                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842949                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.862590                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       118182                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         118182                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       118182                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          118182                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       118182                       # number of overall hits
system.cpu4.icache.overall_hits::total         118182                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.cpu4.icache.overall_misses::total           14                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7702099                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7702099                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7702099                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7702099                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7702099                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7702099                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       118196                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       118196                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       118196                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       118196                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       118196                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       118196                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000118                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000118                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000118                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000118                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000118                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000118                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 550149.928571                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 550149.928571                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 550149.928571                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 550149.928571                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 550149.928571                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 550149.928571                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            1                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            1                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           13                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           13                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7008333                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7008333                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7008333                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7008333                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7008333                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7008333                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000110                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000110                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000110                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000110                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000110                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 539102.538462                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 539102.538462                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 539102.538462                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 539102.538462                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 539102.538462                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 539102.538462                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   473                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               150637156                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   729                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              206635.330590                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   143.304568                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   112.695432                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.559783                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.440217                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       159867                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         159867                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        37181                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         37181                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           86                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           86                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       197048                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          197048                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       197048                       # number of overall hits
system.cpu4.dcache.overall_hits::total         197048                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1673                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1673                       # number of ReadReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1673                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1673                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1673                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1673                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    415271342                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    415271342                       # number of ReadReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    415271342                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    415271342                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    415271342                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    415271342                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       161540                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       161540                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        37181                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        37181                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       198721                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       198721                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       198721                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       198721                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010357                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010357                       # miss rate for ReadReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008419                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008419                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008419                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008419                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 248219.570831                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 248219.570831                       # average ReadReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 248219.570831                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 248219.570831                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 248219.570831                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 248219.570831                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu4.dcache.writebacks::total               48                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1200                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1200                       # number of ReadReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1200                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1200                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1200                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1200                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          473                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          473                       # number of ReadReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          473                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          473                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          473                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          473                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     91791767                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     91791767                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     91791767                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     91791767                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     91791767                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     91791767                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002928                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002928                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002380                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002380                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002380                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002380                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 194062.932347                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 194062.932347                       # average ReadReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 194062.932347                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 194062.932347                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 194062.932347                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 194062.932347                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               556.413490                       # Cycle average of tags in use
system.cpu5.icache.total_refs               765689509                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1374666.982047                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.413490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021496                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.891688                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       113492                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         113492                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       113492                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          113492                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       113492                       # number of overall hits
system.cpu5.icache.overall_hits::total         113492                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           19                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           19                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           19                       # number of overall misses
system.cpu5.icache.overall_misses::total           19                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8836044                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8836044                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8836044                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8836044                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8836044                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8836044                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       113511                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       113511                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       113511                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       113511                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       113511                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       113511                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000167                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000167                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000167                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000167                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000167                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000167                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 465054.947368                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 465054.947368                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 465054.947368                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 465054.947368                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 465054.947368                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 465054.947368                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7147224                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7147224                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7147224                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7147224                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7147224                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7147224                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst       510516                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total       510516                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst       510516                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total       510516                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst       510516                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total       510516                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   753                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               287969501                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1009                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              285400.892963                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   102.068092                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   153.931908                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.398703                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.601297                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       291069                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         291069                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       158606                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        158606                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           78                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           76                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           76                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       449675                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          449675                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       449675                       # number of overall hits
system.cpu5.dcache.overall_hits::total         449675                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2725                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2725                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2725                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2725                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2725                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2725                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    708679337                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    708679337                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    708679337                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    708679337                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    708679337                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    708679337                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       293794                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       293794                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       158606                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       158606                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       452400                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       452400                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       452400                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       452400                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009275                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009275                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.006023                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.006023                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.006023                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.006023                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 260065.811743                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 260065.811743                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 260065.811743                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 260065.811743                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 260065.811743                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 260065.811743                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu5.dcache.writebacks::total              186                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1972                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1972                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1972                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1972                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1972                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1972                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          753                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          753                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          753                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          753                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          753                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          753                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    180687549                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    180687549                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    180687549                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    180687549                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    180687549                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    180687549                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001664                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001664                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001664                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001664                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 239956.904382                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 239956.904382                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 239956.904382                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 239956.904382                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 239956.904382                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 239956.904382                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               501.471465                       # Cycle average of tags in use
system.cpu6.icache.total_refs               750398448                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1494817.625498                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.471465                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          489                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.019986                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.783654                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.803640                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       105998                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         105998                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       105998                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          105998                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       105998                       # number of overall hits
system.cpu6.icache.overall_hits::total         105998                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           16                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           16                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           16                       # number of overall misses
system.cpu6.icache.overall_misses::total           16                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7454996                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7454996                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7454996                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7454996                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7454996                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7454996                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       106014                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       106014                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       106014                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       106014                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       106014                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       106014                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000151                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000151                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000151                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 465937.250000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 465937.250000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 465937.250000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 465937.250000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 465937.250000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 465937.250000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            3                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            3                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6522979                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6522979                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6522979                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6522979                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6522979                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6522979                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000123                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000123                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000123                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000123                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000123                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 501767.615385                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 501767.615385                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 501767.615385                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 501767.615385                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 501767.615385                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 501767.615385                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   920                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               125055999                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1176                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              106340.135204                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   179.936766                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    76.063234                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.702878                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.297122                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        79974                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          79974                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        64290                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         64290                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          131                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          131                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          128                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       144264                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          144264                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       144264                       # number of overall hits
system.cpu6.dcache.overall_hits::total         144264                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2154                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2154                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          373                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          373                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2527                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2527                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2527                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2527                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    686046764                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    686046764                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    178496073                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    178496073                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    864542837                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    864542837                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    864542837                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    864542837                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82128                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82128                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        64663                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        64663                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          131                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       146791                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       146791                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       146791                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       146791                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.026227                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.026227                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.005768                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.005768                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.017215                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.017215                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.017215                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.017215                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 318498.961931                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 318498.961931                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 478541.750670                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 478541.750670                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 342122.214879                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 342122.214879                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 342122.214879                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 342122.214879                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          470                       # number of writebacks
system.cpu6.dcache.writebacks::total              470                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1278                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1278                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          329                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          329                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1607                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1607                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1607                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1607                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          876                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          876                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           44                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           44                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          920                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          920                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          920                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          920                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    253983263                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    253983263                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     21171377                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     21171377                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    275154640                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    275154640                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    275154640                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    275154640                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.010666                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.010666                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000680                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000680                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.006267                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.006267                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.006267                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.006267                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 289935.231735                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 289935.231735                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 481167.659091                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 481167.659091                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 299081.130435                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 299081.130435                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 299081.130435                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 299081.130435                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               502.373350                       # Cycle average of tags in use
system.cpu7.icache.total_refs               746682484                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1484458.218688                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    27.373350                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.043868                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.805085                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       120946                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         120946                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       120946                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          120946                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       120946                       # number of overall hits
system.cpu7.icache.overall_hits::total         120946                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.cpu7.icache.overall_misses::total           36                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     34438870                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     34438870                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     34438870                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     34438870                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     34438870                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     34438870                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       120982                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       120982                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       120982                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       120982                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       120982                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       120982                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000298                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000298                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000298                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000298                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000298                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000298                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 956635.277778                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 956635.277778                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 956635.277778                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 956635.277778                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 956635.277778                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 956635.277778                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           28                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           28                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     31209654                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     31209654                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     31209654                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     31209654                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     31209654                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     31209654                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 1114630.500000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 1114630.500000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 1114630.500000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 1114630.500000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 1114630.500000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 1114630.500000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   405                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               112794182                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   661                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              170641.727685                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   158.737201                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    97.262799                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.620067                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.379933                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        81633                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          81633                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        68118                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         68118                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          165                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          164                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       149751                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          149751                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       149751                       # number of overall hits
system.cpu7.dcache.overall_hits::total         149751                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1319                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1319                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           14                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1333                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1333                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1333                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1333                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    221314022                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    221314022                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      1155089                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1155089                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    222469111                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    222469111                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    222469111                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    222469111                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        82952                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        82952                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        68132                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        68132                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       151084                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       151084                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       151084                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       151084                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015901                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015901                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000205                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008823                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008823                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008823                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008823                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 167789.250948                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 167789.250948                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82506.357143                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82506.357143                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 166893.556639                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 166893.556639                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 166893.556639                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 166893.556639                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu7.dcache.writebacks::total               96                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          917                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          917                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          928                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          928                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          928                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          928                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          402                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          402                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          405                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          405                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          405                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          405                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     57903163                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     57903163                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     58095463                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     58095463                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     58095463                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     58095463                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004846                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004846                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002681                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002681                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002681                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002681                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 144037.718905                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 144037.718905                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 143445.587654                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 143445.587654                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 143445.587654                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 143445.587654                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
