#ifndef _VTSS_JAGUAR2C_REGS_ANA_CL_H_
#define _VTSS_JAGUAR2C_REGS_ANA_CL_H_

/*


 Copyright (c) 2004-2018 Microsemi Corporation "Microsemi".

 Permission is hereby granted, free of charge, to any person obtaining a copy
 of this software and associated documentation files (the "Software"), to deal
 in the Software without restriction, including without limitation the rights
 to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 copies of the Software, and to permit persons to whom the Software is
 furnished to do so, subject to the following conditions:

 The above copyright notice and this permission notice shall be included in all
 copies or substantial portions of the Software.

 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 SOFTWARE.

*/

#include "vtss_jaguar2c_regs_common.h"

/*********************************************************************** 
 *
 * Target: \a ANA_CL
 *
 * Classifier sub block of the Analyzer
 *
 ***********************************************************************/

/**
 * Register Group: \a ANA_CL:PORT
 *
 * Classification and filter configurations per port
 */


/** 
 * \brief Filter configuration
 *
 * \details
 * Configuration of filtering of frames not matching expected ingress
 * properties
 *
 * Register: \a ANA_CL:PORT:FILTER_CTRL
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_INB_PORTS (??), 0-56
 */
#define VTSS_ANA_CL_PORT_FILTER_CTRL(gi)     VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x9000,gi,64,0,0)

/** 
 * \brief
 * Discard frames with a multicast SMAC address.
 *
 * \details 
 * 0: Discard frames with multicast SMAC address
 * 1: No filter
 *
 * Field: ::VTSS_ANA_CL_PORT_FILTER_CTRL . FILTER_SMAC_MC_DIS
 */
#define  VTSS_F_ANA_CL_PORT_FILTER_CTRL_FILTER_SMAC_MC_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_PORT_FILTER_CTRL_FILTER_SMAC_MC_DIS  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_PORT_FILTER_CTRL_FILTER_SMAC_MC_DIS(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Discard frames with DMAC or SMAC equal to 00-00-00-00-00-00.
 *
 * \details 
 * 0: Discard frames with a null MAC address
 * 1: No filter
 *
 * Field: ::VTSS_ANA_CL_PORT_FILTER_CTRL . FILTER_NULL_MAC_DIS
 */
#define  VTSS_F_ANA_CL_PORT_FILTER_CTRL_FILTER_NULL_MAC_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_PORT_FILTER_CTRL_FILTER_NULL_MAC_DIS  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_PORT_FILTER_CTRL_FILTER_NULL_MAC_DIS(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Enable FCS update of all frames received on the port.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_FILTER_CTRL . FORCE_FCS_UPDATE_ENA
 */
#define  VTSS_F_ANA_CL_PORT_FILTER_CTRL_FORCE_FCS_UPDATE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_PORT_FILTER_CTRL_FORCE_FCS_UPDATE_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_PORT_FILTER_CTRL_FORCE_FCS_UPDATE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief VLAN acceptance filter
 *
 * \details
 * VLAN_FILTER_CTRL[0] applies to outer VLAN tag (first tag).
 * VLAN_FILTER_CTRL[1] applies to middle VLAN tag (second tag).
 * VLAN_FILTER_CTRL[2] applies to inner VLAN tag (third tag).

 *
 * Register: \a ANA_CL:PORT:VLAN_FILTER_CTRL
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_INB_PORTS (??), 0-56
 * @param ri Register: VLAN_FILTER_CTRL (??), 0-2
 */
#define VTSS_ANA_CL_PORT_VLAN_FILTER_CTRL(gi,ri)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x9000,gi,64,ri,1)

/** 
 * \brief
 * Discard frame if VLAN_FILTER_CTRL[n].TAG_REQUIRED_ENA is set and the
 * number of VLAN tags in frame is less than n+1:
 * - If VLAN_FILTER_CTRL[0].TAG_REQUIRED_ENA is set: Discard frame if it is
 * untagged.
 * - If VLAN_FILTER_CTRL[1].TAG_REQUIRED_ENA is set: Discard frame if it is
 * single tagged or untagged.
 * - If VLAN_FILTER_CTRL[2].TAG_REQUIRED_ENA is set: Discard frame if it is
 * single tagged, double tagged, or untagged.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_VLAN_FILTER_CTRL . TAG_REQUIRED_ENA
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_ANA_CL_PORT_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA  VTSS_BIT(10)
#define  VTSS_X_ANA_CL_PORT_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA(x)  VTSS_EXTRACT_BITFIELD(x,10,1)

/** 
 * \brief
 * Discard frame if the investigated VLAN tag is a priority C-tag
 * (TPID=0x8100 and VID=0).
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_VLAN_FILTER_CTRL . PRIO_CTAG_DIS
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_CTAG_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_CTAG_DIS  VTSS_BIT(9)
#define  VTSS_X_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_CTAG_DIS(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/** 
 * \brief
 * Discard frame if the investigated VLAN tag is a C-tag (TPID=0x8100) and
 * VID>0.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_VLAN_FILTER_CTRL . CTAG_DIS
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_CTAG_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_ANA_CL_PORT_VLAN_FILTER_CTRL_CTAG_DIS  VTSS_BIT(8)
#define  VTSS_X_ANA_CL_PORT_VLAN_FILTER_CTRL_CTAG_DIS(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/** 
 * \brief
 * Discard frame if the investigated VLAN tag is a priority S-tag
 * (TPID=0x88A8 and VID=0).
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_VLAN_FILTER_CTRL . PRIO_STAG_DIS
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_STAG_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_STAG_DIS  VTSS_BIT(7)
#define  VTSS_X_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_STAG_DIS(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/** 
 * \brief
 * Discard frame if the investigated VLAN TPID equals
 * VLAN_STAG_CFG[0].STAG_ETYPE_VAL and VID=0.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_VLAN_FILTER_CTRL . PRIO_CUST1_STAG_DIS
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS  VTSS_BIT(6)
#define  VTSS_X_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * Discard frame if the investigated VLAN TPID equals
 * VLAN_STAG_CFG[1].STAG_ETYPE_VAL and VID=0.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_VLAN_FILTER_CTRL . PRIO_CUST2_STAG_DIS
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS  VTSS_BIT(5)
#define  VTSS_X_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * Discard frame if the investigated VLAN TPID equals
 * VLAN_STAG_CFG[2].STAG_ETYPE_VAL and VID=0.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_VLAN_FILTER_CTRL . PRIO_CUST3_STAG_DIS
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_PORT_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * Discard frame if the investigated VLAN tag is an S-tag (TPID=0x88A8) and
 * VID>0.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_VLAN_FILTER_CTRL . STAG_DIS
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_STAG_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_PORT_VLAN_FILTER_CTRL_STAG_DIS  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_PORT_VLAN_FILTER_CTRL_STAG_DIS(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Discard frame if the investigated VLAN TPID equals
 * VLAN_STAG_CFG[0].STAG_ETYPE_VAL and VID>0.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_VLAN_FILTER_CTRL . CUST1_STAG_DIS
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_CUST1_STAG_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_PORT_VLAN_FILTER_CTRL_CUST1_STAG_DIS  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_PORT_VLAN_FILTER_CTRL_CUST1_STAG_DIS(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Discard frame if the investigated VLAN TPID equals
 * VLAN_STAG_CFG[1].STAG_ETYPE_VAL and VID>0.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_VLAN_FILTER_CTRL . CUST2_STAG_DIS
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_CUST2_STAG_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_PORT_VLAN_FILTER_CTRL_CUST2_STAG_DIS  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_PORT_VLAN_FILTER_CTRL_CUST2_STAG_DIS(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Discard frame if the investigated VLAN TPID equals
 * VLAN_STAG_CFG[2].STAG_ETYPE_VAL and VID>0.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_VLAN_FILTER_CTRL . CUST3_STAG_DIS
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_FILTER_CTRL_CUST3_STAG_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_PORT_VLAN_FILTER_CTRL_CUST3_STAG_DIS  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_PORT_VLAN_FILTER_CTRL_CUST3_STAG_DIS(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Stacking configuration
 *
 * \details
 * Configure stacking awareness
 *
 * Register: \a ANA_CL:PORT:STACKING_CTRL
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_INB_PORTS (??), 0-56
 */
#define VTSS_ANA_CL_PORT_STACKING_CTRL(gi)   VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x9000,gi,64,0,4)

/** 
 * \brief
 * Ingress port drop mode configuration. Applicable for front port only.
 *
 * \details 
 * 0 : Disable drop mode for the priority
 * 1 : Enable drop mode for the priority
 *
 * Field: ::VTSS_ANA_CL_PORT_STACKING_CTRL . IGR_DROP_ENA
 */
#define  VTSS_F_ANA_CL_PORT_STACKING_CTRL_IGR_DROP_ENA(x)  VTSS_ENCODE_BITFIELD(x,4,8)
#define  VTSS_M_ANA_CL_PORT_STACKING_CTRL_IGR_DROP_ENA     VTSS_ENCODE_BITMASK(4,8)
#define  VTSS_X_ANA_CL_PORT_STACKING_CTRL_IGR_DROP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4,8)

/** 
 * \brief
 * If set, and STACKING_AWARE_ENA=1 then any VStaX header in the frame is
 * assumed to contain an ISDX.
 * 
 * Otherwise the VStaX header is assumed to contain an AC.
 * 
 * Related parameters:
 * ANA_AC:PS_COMMON:COMMON_VSTAX_CFG.VSTAX2_MISC_ISDX_ENA
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: ::VTSS_ANA_CL_PORT_STACKING_CTRL . VSTAX_ISDX_ENA
 */
#define  VTSS_F_ANA_CL_PORT_STACKING_CTRL_VSTAX_ISDX_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_PORT_STACKING_CTRL_VSTAX_ISDX_ENA  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_PORT_STACKING_CTRL_VSTAX_ISDX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Enable usage of stacking information.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_STACKING_CTRL . STACKING_AWARE_ENA
 */
#define  VTSS_F_ANA_CL_PORT_STACKING_CTRL_STACKING_AWARE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_PORT_STACKING_CTRL_STACKING_AWARE_ENA  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_PORT_STACKING_CTRL_STACKING_AWARE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Enable discard of frames received without a stacking header.
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: ::VTSS_ANA_CL_PORT_STACKING_CTRL . STACKING_NON_HEADER_DISCARD_ENA
 */
#define  VTSS_F_ANA_CL_PORT_STACKING_CTRL_STACKING_NON_HEADER_DISCARD_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_PORT_STACKING_CTRL_STACKING_NON_HEADER_DISCARD_ENA  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_PORT_STACKING_CTRL_STACKING_NON_HEADER_DISCARD_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Enable discard of frames received with a stacking header.
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: ::VTSS_ANA_CL_PORT_STACKING_CTRL . STACKING_HEADER_DISCARD_ENA
 */
#define  VTSS_F_ANA_CL_PORT_STACKING_CTRL_STACKING_HEADER_DISCARD_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_PORT_STACKING_CTRL_STACKING_HEADER_DISCARD_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_PORT_STACKING_CTRL_STACKING_HEADER_DISCARD_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief TPID awareness configuration
 *
 * \details
 * Configuration of which TPID values are accepted as valid VLAN tags.
 *
 * Register: \a ANA_CL:PORT:VLAN_TPID_CTRL
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_INB_PORTS (??), 0-56
 */
#define VTSS_ANA_CL_PORT_VLAN_TPID_CTRL(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x9000,gi,64,0,5)

/** 
 * \brief
 * Control which TPID values are accepted as valid VLAN tags for L3 routing
 * and basic VLAN classification.
 * If an incoming frame contains a TPID for which BASIC_TPID_AWARE_DIS is
 * set, then the TPID is treated a non-TPID EtherType and no further tags
 * are identified.
 *
 * \details 
 * Bit0: First (outermost) TPID = 0x8100.
 * Bit1: First TPID = 0x88A8
 * Bit2: First TPID = ANA_CL::VLAN_STAG_CFG[0]
 * Bit3: First TPID = ANA_CL::VLAN_STAG_CFG[1]
 * Bit4: First TPID = ANA_CL::VLAN_STAG_CFG[2]
 * Bit5: Second TPID = 0x8100.
 * Bit6: Second TPID = 0x88A8
 * Bit7: Second TPID = ANA_CL::VLAN_STAG_CFG[0]
 * Bit8: Second TPID = ANA_CL::VLAN_STAG_CFG[1]
 * Bit9: Second TPID = ANA_CL::VLAN_STAG_CFG[2]
 * Bit10: Third TPID = 0x8100.
 * Bit11: Third TPID = 0x88A8
 * Bit12: Third TPID = ANA_CL::VLAN_STAG_CFG[0]
 * Bit13: Third TPID = ANA_CL::VLAN_STAG_CFG[1]
 * Bit14: Third TPID = ANA_CL::VLAN_STAG_CFG[2]
 *
 * Field: ::VTSS_ANA_CL_PORT_VLAN_TPID_CTRL . BASIC_TPID_AWARE_DIS
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_TPID_CTRL_BASIC_TPID_AWARE_DIS(x)  VTSS_ENCODE_BITFIELD(x,4,15)
#define  VTSS_M_ANA_CL_PORT_VLAN_TPID_CTRL_BASIC_TPID_AWARE_DIS     VTSS_ENCODE_BITMASK(4,15)
#define  VTSS_X_ANA_CL_PORT_VLAN_TPID_CTRL_BASIC_TPID_AWARE_DIS(x)  VTSS_EXTRACT_BITFIELD(x,4,15)

/** 
 * \brief
 * Control the number of VLAN tags, which are accepted for frames to be
 * routed.
 * Valid VLAN tags are defined in
 * ANA_CL:PORT:VLAN_TPID_CTRL.BASIC_TPID_AWARE_DIS and
 * ANA_CL::VLAN_STAG_CFG[0-2].

 *
 * \details 
 * Bit0: Route untagged frames.
 * Bit1: Route frames with one accepted tag (TPID is accepted by
 * BASIC_TPID_AWARE_DIS)
 * Bit2: Route frames with two accepted tags (TPID is accepted by
 * BASIC_TPID_AWARE_DIS)
 * Bit3: Route frames with three accepted tags (TPID is accepted by
 * BASIC_TPID_AWARE_DIS)
 *
 * Field: ::VTSS_ANA_CL_PORT_VLAN_TPID_CTRL . RT_TAG_CTRL
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_TPID_CTRL_RT_TAG_CTRL(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_ANA_CL_PORT_VLAN_TPID_CTRL_RT_TAG_CTRL     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_ANA_CL_PORT_VLAN_TPID_CTRL_RT_TAG_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,0,4)


/** 
 * \brief VLAN configuration
 *
 * \details
 * Register: \a ANA_CL:PORT:VLAN_CTRL
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_INB_PORTS (??), 0-56
 */
#define VTSS_ANA_CL_PORT_VLAN_CTRL(gi)       VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x9000,gi,64,0,6)

/** 
 * \brief
 * Configuration port VOE's VLAN awareness. Each bit corresponds to one of
 * the known TPIDs.
 * If the incoming frame's outer tag contains a TPID for which
 * PORT_VOE_TPID_AWARE_DIS is set, then the port VOE sees the frame as
 * untagged and uses the port VOE's default DEI and PCP
 * (PORT_VOE_DEFAULT_PCP and PORT_VOE_DEFAULT_DEI) for LM updates.
 *
 * \details 
 * Bit0: Control TPID = 0x8100.
 * Bit1: Control TPID = 0x88A8
 * Bit2: Control TPID = ANA_CL::VLAN_STAG_CFG[0]
 * Bit3: Control TPID = ANA_CL::VLAN_STAG_CFG[1]
 * Bit4: Control TPID = ANA_CL::VLAN_STAG_CFG[2]
 *
 * Field: ::VTSS_ANA_CL_PORT_VLAN_CTRL . PORT_VOE_TPID_AWARE_DIS
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS(x)  VTSS_ENCODE_BITFIELD(x,26,5)
#define  VTSS_M_ANA_CL_PORT_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS     VTSS_ENCODE_BITMASK(26,5)
#define  VTSS_X_ANA_CL_PORT_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS(x)  VTSS_EXTRACT_BITFIELD(x,26,5)

/** 
 * \brief
 * Default PCP value used by the port VOE for untagged frames or frames for
 * which the outer tag's TPID is not accepted (see
 * PORT_VOE_TPID_AWARE_DIS).
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_VLAN_CTRL . PORT_VOE_DEFAULT_PCP
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_PORT_VOE_DEFAULT_PCP(x)  VTSS_ENCODE_BITFIELD(x,23,3)
#define  VTSS_M_ANA_CL_PORT_VLAN_CTRL_PORT_VOE_DEFAULT_PCP     VTSS_ENCODE_BITMASK(23,3)
#define  VTSS_X_ANA_CL_PORT_VLAN_CTRL_PORT_VOE_DEFAULT_PCP(x)  VTSS_EXTRACT_BITFIELD(x,23,3)

/** 
 * \brief
 * Default DEI value used by the port VOE for untagged frames or frames for
 * which the outer tag's TPID is not accepted (see
 * PORT_VOE_TPID_AWARE_DIS).
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_VLAN_CTRL . PORT_VOE_DEFAULT_DEI
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_PORT_VOE_DEFAULT_DEI(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_ANA_CL_PORT_VLAN_CTRL_PORT_VOE_DEFAULT_DEI  VTSS_BIT(22)
#define  VTSS_X_ANA_CL_PORT_VLAN_CTRL_PORT_VOE_DEFAULT_DEI(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/** 
 * \brief
 * If set, the PCP_DEI_TRANS_CFG table is used for PCP and DEI
 * classification. Otherwise, the frame's values are used directly.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_VLAN_CTRL . VLAN_PCP_DEI_TRANS_ENA
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_ANA_CL_PORT_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA  VTSS_BIT(21)
#define  VTSS_X_ANA_CL_PORT_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/** 
 * \brief
 * Select the VLAN tag used for basic VLAN and QoS classification. 
 * For VLAN classification, valid tags are defined by
 * ANA_CL:PORT:VLAN_TPID_CTRL.BASIC_TPID_AWARE_DIS. For QoS classification,
 * all accepted tags (ANA_CL:PORT:VLAN_FILTER_CTRL) are valid.
 *
 * \details 
 * 0: Use first tag (outer-most tag).
 * 1: Use second tag if present, otherwise use first tag.
 *
 * Field: ::VTSS_ANA_CL_PORT_VLAN_CTRL . VLAN_TAG_SEL
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_VLAN_TAG_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_ANA_CL_PORT_VLAN_CTRL_VLAN_TAG_SEL  VTSS_BIT(20)
#define  VTSS_X_ANA_CL_PORT_VLAN_CTRL_VLAN_TAG_SEL(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/** 
 * \brief
 * Enable VLAN awareness for port. If VLAN unaware, the frame's VLAN tags
 * are not used for VLAN classification. Valid VLAN tags are defined in
 * ANA_CL::VLAN_STAG_CFG[0-2] and
 * ANA_CL:PORT:VLAN_TPID_CTRL.BASIC_TPID_AWARE_DIS.
 *
 * \details 
 * 0: Disable (VLAN unaware)
 * 1: Enable (VLAN aware)
 *
 * Field: ::VTSS_ANA_CL_PORT_VLAN_CTRL . VLAN_AWARE_ENA
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_VLAN_AWARE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_ANA_CL_PORT_VLAN_CTRL_VLAN_AWARE_ENA  VTSS_BIT(19)
#define  VTSS_X_ANA_CL_PORT_VLAN_CTRL_VLAN_AWARE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/** 
 * \brief
 * Number of VLAN tag headers to remove from ingress frame. If the frame
 * contains less VLAN tags than specified by register, the VLAN_POP_CNT is
 * reduced to the number of VLAN tags in the frame.
 *
 * \details 
 * 0: Keep all tags
 * 1: Pop up to one tag if available
 * 2: Pop up to two tags if available
 * 3: Pop up to three tags if available
 *
 * Field: ::VTSS_ANA_CL_PORT_VLAN_CTRL . VLAN_POP_CNT
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_VLAN_POP_CNT(x)  VTSS_ENCODE_BITFIELD(x,17,2)
#define  VTSS_M_ANA_CL_PORT_VLAN_CTRL_VLAN_POP_CNT     VTSS_ENCODE_BITMASK(17,2)
#define  VTSS_X_ANA_CL_PORT_VLAN_CTRL_VLAN_POP_CNT(x)  VTSS_EXTRACT_BITFIELD(x,17,2)

/** 
 * \brief
 * Default tag type for untagged frames. Also used if port is VLAN unaware.
 * The tag type is carried with the frame to the rewriter where the tag
 * type can be used when VLAN tagging the frame.
 *
 * \details 
 * 0: Tag type equals C-tag
 * 1: Tag type equals S-tag
 *
 * Field: ::VTSS_ANA_CL_PORT_VLAN_CTRL . PORT_TAG_TYPE
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_PORT_TAG_TYPE(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_ANA_CL_PORT_VLAN_CTRL_PORT_TAG_TYPE  VTSS_BIT(16)
#define  VTSS_X_ANA_CL_PORT_VLAN_CTRL_PORT_TAG_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/** 
 * \brief
 * Default PCP value for the port for untagged frames. Also used if port is
 * VLAN unaware.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_VLAN_CTRL . PORT_PCP
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_PORT_PCP(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_ANA_CL_PORT_VLAN_CTRL_PORT_PCP     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_ANA_CL_PORT_VLAN_CTRL_PORT_PCP(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/** 
 * \brief
 * Default DEI bit for the port for untagged frames. Also used if port is
 * VLAN unaware.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_VLAN_CTRL . PORT_DEI
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_PORT_DEI(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_ANA_CL_PORT_VLAN_CTRL_PORT_DEI  VTSS_BIT(12)
#define  VTSS_X_ANA_CL_PORT_VLAN_CTRL_PORT_DEI(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/** 
 * \brief
 * Default VID value for the port for untagged frames. Also used if port is
 * VLAN unaware.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_VLAN_CTRL . PORT_VID
 */
#define  VTSS_F_ANA_CL_PORT_VLAN_CTRL_PORT_VID(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_ANA_CL_PORT_VLAN_CTRL_PORT_VID     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_ANA_CL_PORT_VLAN_CTRL_PORT_VID(x)  VTSS_EXTRACT_BITFIELD(x,0,12)


/** 
 * \brief DEI and PCP translation table
 *
 * \details
 * Translation of frame's DEI and PCP to classified DEI and PCP.
 * Configuration per DEI and PCP.
 * The use of this table is enabled in VLAN_CTRL.VLAN_PCP_DEI_TRANS_ENA. 
 *
 * Register: \a ANA_CL:PORT:PCP_DEI_TRANS_CFG
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_INB_PORTS (??), 0-56
 * @param ri Register: PCP_DEI_TRANS_CFG (??), 0-15
 */
#define VTSS_ANA_CL_PORT_PCP_DEI_TRANS_CFG(gi,ri)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x9000,gi,64,ri,7)

/** 
 * \brief
 * Translate VLAN PCP and DEI to a classified DEI: DEI =
 * PCP_DEI_TRANS_CFG[8*DEI + PCP].DEI_TRANS_VAL.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_PCP_DEI_TRANS_CFG . DEI_TRANS_VAL
 */
#define  VTSS_F_ANA_CL_PORT_PCP_DEI_TRANS_CFG_DEI_TRANS_VAL(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_PORT_PCP_DEI_TRANS_CFG_DEI_TRANS_VAL  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_PORT_PCP_DEI_TRANS_CFG_DEI_TRANS_VAL(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Translate VLAN PCP and DEI to a classified PCP: PCP =
 * PCP_DEI_TRANS_CFG[8*DEI + PCP].PCP_TRANS_VAL. 
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_PCP_DEI_TRANS_CFG . PCP_TRANS_VAL
 */
#define  VTSS_F_ANA_CL_PORT_PCP_DEI_TRANS_CFG_PCP_TRANS_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_CL_PORT_PCP_DEI_TRANS_CFG_PCP_TRANS_VAL     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_CL_PORT_PCP_DEI_TRANS_CFG_PCP_TRANS_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/** 
 * \brief Port ID data
 *
 * \details
 * Configuration of GLAG and logical port number.
 *
 * Register: \a ANA_CL:PORT:PORT_ID_CFG
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_INB_PORTS (??), 0-56
 */
#define VTSS_ANA_CL_PORT_PORT_ID_CFG(gi)     VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x9000,gi,64,0,23)

/** 
 * \brief
 * Default PAG value used as input to S2. The PAG value can be changed by
 * CLM actions.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_PORT_ID_CFG . PAG_VAL
 */
#define  VTSS_F_ANA_CL_PORT_PORT_ID_CFG_PAG_VAL(x)  VTSS_ENCODE_BITFIELD(x,13,8)
#define  VTSS_M_ANA_CL_PORT_PORT_ID_CFG_PAG_VAL     VTSS_ENCODE_BITMASK(13,8)
#define  VTSS_X_ANA_CL_PORT_PORT_ID_CFG_PAG_VAL(x)  VTSS_EXTRACT_BITFIELD(x,13,8)

/** 
 * \brief
 * Global Link Aggregation Group (GLAG) number to be used in relation to
 * learning and forwarding.
 *
 * \details 
 * PORT_IS_GLAG_ENA=0:
 * Port does not participate in a GLAG
 * 
 * PORT_IS_GLAG_ENA=1:
 * 0: port is member of GLAG 0
 * 1: port is member of GLAG 1
 * ...
 * N: port is member of GLAG N
 *
 * Field: ::VTSS_ANA_CL_PORT_PORT_ID_CFG . GLAG_NUM
 */
#define  VTSS_F_ANA_CL_PORT_PORT_ID_CFG_GLAG_NUM(x)  VTSS_ENCODE_BITFIELD(x,8,5)
#define  VTSS_M_ANA_CL_PORT_PORT_ID_CFG_GLAG_NUM     VTSS_ENCODE_BITMASK(8,5)
#define  VTSS_X_ANA_CL_PORT_PORT_ID_CFG_GLAG_NUM(x)  VTSS_EXTRACT_BITFIELD(x,8,5)

/** 
 * \brief
 * Port is part of a Global Link Aggregation Gloup (GLAG).
 *
 * \details 
 * 0: Port is not globally link aggregated.
 * 1: Port is part of a GLAG.
 *
 * Field: ::VTSS_ANA_CL_PORT_PORT_ID_CFG . PORT_IS_GLAG_ENA
 */
#define  VTSS_F_ANA_CL_PORT_PORT_ID_CFG_PORT_IS_GLAG_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_ANA_CL_PORT_PORT_ID_CFG_PORT_IS_GLAG_ENA  VTSS_BIT(7)
#define  VTSS_X_ANA_CL_PORT_PORT_ID_CFG_PORT_IS_GLAG_ENA(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/** 
 * \brief
 * Update IFH.SRC_PORT to LPORT_NUM to ensure frames from link aggregated
 * ports are queued in the same queue.
 *
 * \details 
 * 0: IFH.FWD.SRC_PORT = phys_num.
 * 0: IFH.FWD.SRC_PORT = LPORT_NUM.
 *
 * Field: ::VTSS_ANA_CL_PORT_PORT_ID_CFG . UPDATE_IFH_SRC_PORT_ENA
 */
#define  VTSS_F_ANA_CL_PORT_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_CL_PORT_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_ENA  VTSS_BIT(6)
#define  VTSS_X_ANA_CL_PORT_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_ENA(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * Logical port number to be used in relation to learning, forwarding and
 * policing.
 *
 * \details 
 * 0: Logical port 0
 * 1: Logical port 1
 * ...
 * n: Logical port n.
 *
 * Field: ::VTSS_ANA_CL_PORT_PORT_ID_CFG . LPORT_NUM
 */
#define  VTSS_F_ANA_CL_PORT_PORT_ID_CFG_LPORT_NUM(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_ANA_CL_PORT_PORT_ID_CFG_LPORT_NUM     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_ANA_CL_PORT_PORT_ID_CFG_LPORT_NUM(x)  VTSS_EXTRACT_BITFIELD(x,0,6)


/** 
 * \brief DEI and PCP mapping table
 *
 * \details
 * Mapping of frame's DEI and PCP to classified QoS class and drop
 * precedence level. Configuration per DEI, PCP.
 *
 * Register: \a ANA_CL:PORT:PCP_DEI_MAP_CFG
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_INB_PORTS (??), 0-56
 * @param ri Register: PCP_DEI_MAP_CFG (??), 0-15
 */
#define VTSS_ANA_CL_PORT_PCP_DEI_MAP_CFG(gi,ri)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x9000,gi,64,ri,24)

/** 
 * \brief
 * Map DEI and PCP to a DP level: DP level = PCP_DEI_MAP_CFG[8*DEI +
 * PCP].PCP_DEI_DP_VAL.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_PCP_DEI_MAP_CFG . PCP_DEI_DP_VAL
 */
#define  VTSS_F_ANA_CL_PORT_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL(x)  VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_ANA_CL_PORT_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL     VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_ANA_CL_PORT_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,3,2)

/** 
 * \brief
 * Map VLAN PCP and DEI to a QoS class: QOS class = PCP_DEI_MAP_CFG[8*DEI +
 * PCP].PCP_DEI_QOS_VAL.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_PCP_DEI_MAP_CFG . PCP_DEI_QOS_VAL
 */
#define  VTSS_F_ANA_CL_PORT_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_CL_PORT_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_CL_PORT_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/** 
 * \brief QoS configuration
 *
 * \details
 * Configuration of basic QoS classification.
 *
 * Register: \a ANA_CL:PORT:QOS_CFG
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_INB_PORTS (??), 0-56
 */
#define VTSS_ANA_CL_PORT_QOS_CFG(gi)         VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x9000,gi,64,0,40)

/** 
 * \brief
 * Select which DSCP values to rewrite based on DP level and QoS class. If
 * the DSCP value is to be rewritten, then the new DSCP =
 * ANA_CL::QOS_MAP_CFG[8*DP level + QoS class].DSCP_REWR_VAL.
 *
 * \details 
 * 0: Rewrite none
 * 1: Rewrite if DSCP=0
 * 2: Rewrite for selected values configured in
 * ANA_CL::DSCP_CFG[DSCP].DSCP_REWR_ENA.
 * 3: Rewrite all
 *
 * Field: ::VTSS_ANA_CL_PORT_QOS_CFG . DSCP_REWR_MODE_SEL
 */
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_DSCP_REWR_MODE_SEL(x)  VTSS_ENCODE_BITFIELD(x,12,2)
#define  VTSS_M_ANA_CL_PORT_QOS_CFG_DSCP_REWR_MODE_SEL     VTSS_ENCODE_BITMASK(12,2)
#define  VTSS_X_ANA_CL_PORT_QOS_CFG_DSCP_REWR_MODE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,12,2)

/** 
 * \brief
 * Set if the DSCP value must be translated before using the DSCP value. If
 * set, the translated DSCP value is given from
 * ANA_CL::DSCP_CFG[DSCP].DSCP_TRANSLATE_VAL.
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: ::VTSS_ANA_CL_PORT_QOS_CFG . DSCP_TRANSLATE_ENA
 */
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_DSCP_TRANSLATE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_ANA_CL_PORT_QOS_CFG_DSCP_TRANSLATE_ENA  VTSS_BIT(11)
#define  VTSS_X_ANA_CL_PORT_QOS_CFG_DSCP_TRANSLATE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/** 
 * \brief
 * Setting this bit prevents the rewriter from remapping DSCP values for
 * frames from this port.
 *
 * \details 
 * 0: Allow rewriter to remap DSCP field
 * 1: Do not allow rewriter to remap of DSCP field
 *
 * Field: ::VTSS_ANA_CL_PORT_QOS_CFG . DSCP_KEEP_ENA
 */
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_DSCP_KEEP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_ANA_CL_PORT_QOS_CFG_DSCP_KEEP_ENA  VTSS_BIT(10)
#define  VTSS_X_ANA_CL_PORT_QOS_CFG_DSCP_KEEP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,10,1)

/** 
 * \brief
 * Setting this bit prevents the rewriter from making any changes to frames
 * from this port.
 * If a frame is CPU injected, this configuration bit is overruled.
 *
 * \details 
 * 0: Allow rewriter to change the frame
 * 1: Do not allow rewriter to change the frame
 *
 * Field: ::VTSS_ANA_CL_PORT_QOS_CFG . KEEP_ENA
 */
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_KEEP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_ANA_CL_PORT_QOS_CFG_KEEP_ENA  VTSS_BIT(9)
#define  VTSS_X_ANA_CL_PORT_QOS_CFG_KEEP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/** 
 * \brief
 * Allow DP classification based on PCP and DEI for tagged frames.
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: ::VTSS_ANA_CL_PORT_QOS_CFG . PCP_DEI_DP_ENA
 */
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_PCP_DEI_DP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_ANA_CL_PORT_QOS_CFG_PCP_DEI_DP_ENA  VTSS_BIT(8)
#define  VTSS_X_ANA_CL_PORT_QOS_CFG_PCP_DEI_DP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/** 
 * \brief
 * Allow QoS classification based on PCP and DEI from tagged frames.
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: ::VTSS_ANA_CL_PORT_QOS_CFG . PCP_DEI_QOS_ENA
 */
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_PCP_DEI_QOS_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_ANA_CL_PORT_QOS_CFG_PCP_DEI_QOS_ENA  VTSS_BIT(7)
#define  VTSS_X_ANA_CL_PORT_QOS_CFG_PCP_DEI_QOS_ENA(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/** 
 * \brief
 * Allow DP classification based on DSCP for IP frames.
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: ::VTSS_ANA_CL_PORT_QOS_CFG . DSCP_DP_ENA
 */
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_DSCP_DP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_CL_PORT_QOS_CFG_DSCP_DP_ENA  VTSS_BIT(6)
#define  VTSS_X_ANA_CL_PORT_QOS_CFG_DSCP_DP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * Allow QoS classification based on DSCP for IP frames.
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: ::VTSS_ANA_CL_PORT_QOS_CFG . DSCP_QOS_ENA
 */
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_DSCP_QOS_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_CL_PORT_QOS_CFG_DSCP_QOS_ENA  VTSS_BIT(5)
#define  VTSS_X_ANA_CL_PORT_QOS_CFG_DSCP_QOS_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * Default port DP level.
 *
 * \details 
 * 0: DP 0 (disable)
 * 1: DP 1
 * ...
 * n: DP n (highest drop probability).
 *
 * Field: ::VTSS_ANA_CL_PORT_QOS_CFG . DEFAULT_DP_VAL
 */
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_DEFAULT_DP_VAL(x)  VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_ANA_CL_PORT_QOS_CFG_DEFAULT_DP_VAL     VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_ANA_CL_PORT_QOS_CFG_DEFAULT_DP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,3,2)

/** 
 * \brief
 * Default port QoS class.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_PORT_QOS_CFG . DEFAULT_QOS_VAL
 */
#define  VTSS_F_ANA_CL_PORT_QOS_CFG_DEFAULT_QOS_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_CL_PORT_QOS_CFG_DEFAULT_QOS_VAL     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_CL_PORT_QOS_CFG_DEFAULT_QOS_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/** 
 * \brief CPU forward control
 *
 * \details
 * Configuration of CPU capturing of control frames.
 *
 * Register: \a ANA_CL:PORT:CAPTURE_CFG
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_INB_PORTS (??), 0-56
 */
#define VTSS_ANA_CL_PORT_CAPTURE_CFG(gi)     VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x9000,gi,64,0,41)

/** 
 * \brief
 * This configuration applies to the CPU forwarding function of the basic
 * classifier. Each bit corresponds to one of the known TPIDs. If a bit is
 * set, the basic classifier does not CPU forward a frame if the frame's
 * outer VLAN tag contains the corresponding TPID.
 *
 * \details 
 * Bit0: TPID = 0x8100
 * Bit1: TPID = 0x88A8
 * Bit2: TPID = ANA_CL::VLAN_STAG_CFG[0]
 * Bit3: TPID = ANA_CL::VLAN_STAG_CFG[1]
 * Bit4: TPID = ANA_CL::VLAN_STAG_CFG[2]
 *
 * Field: ::VTSS_ANA_CL_PORT_CAPTURE_CFG . CAPTURE_TPID_AWARE_DIS
 */
#define  VTSS_F_ANA_CL_PORT_CAPTURE_CFG_CAPTURE_TPID_AWARE_DIS(x)  VTSS_ENCODE_BITFIELD(x,7,5)
#define  VTSS_M_ANA_CL_PORT_CAPTURE_CFG_CAPTURE_TPID_AWARE_DIS     VTSS_ENCODE_BITMASK(7,5)
#define  VTSS_X_ANA_CL_PORT_CAPTURE_CFG_CAPTURE_TPID_AWARE_DIS(x)  VTSS_EXTRACT_BITFIELD(x,7,5)

/** 
 * \brief
 * Redirect VRAP frames to the CPU extraction queue given by
 * CPU_PROTO_QU_CFG.CPU_VRAP_QU.
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: ::VTSS_ANA_CL_PORT_CAPTURE_CFG . CPU_VRAP_REDIR_ENA
 */
#define  VTSS_F_ANA_CL_PORT_CAPTURE_CFG_CPU_VRAP_REDIR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_CL_PORT_CAPTURE_CFG_CPU_VRAP_REDIR_ENA  VTSS_BIT(6)
#define  VTSS_X_ANA_CL_PORT_CAPTURE_CFG_CPU_VRAP_REDIR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * Redirect ICMPv6 frames to the CPU extraction queue given by
 * CPU_PROTO_QU_CFG.CPU_HOP_BY_HOP_ICMP_QU.
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: ::VTSS_ANA_CL_PORT_CAPTURE_CFG . IP6_ICMP_HOP_BY_HOP_REDIR_ENA
 */
#define  VTSS_F_ANA_CL_PORT_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_CL_PORT_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA  VTSS_BIT(5)
#define  VTSS_X_ANA_CL_PORT_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * Redirect IPv6 frames with hop by hop options to the CPU extraction queue
 * given by CPU_PROTO_QU_CFG.CPU_HOP_BY_HOP_ICMP_QU.
 *
 * \details 
 * 0: Disable redirection
 * 1: Enable redirection to the CPU queue
 *
 * Field: ::VTSS_ANA_CL_PORT_CAPTURE_CFG . IP6_HOP_BY_HOP_REDIR_ENA
 */
#define  VTSS_F_ANA_CL_PORT_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_PORT_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_PORT_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * Copy IPv6 multicast control frames (DIP equals FF02::/16) to the CPU
 * extraction queue given by CPU_PROTO_QU_CFG.CPU_IP6_MC_CTRL_QU.
 *
 * \details 
 * 0: Disable copy
 * 1: Enable copy to CPU queue
 *
 * Field: ::VTSS_ANA_CL_PORT_CAPTURE_CFG . CPU_IP6_MC_COPY_ENA
 */
#define  VTSS_F_ANA_CL_PORT_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_PORT_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_PORT_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Redirect MLD frames to the CPU extraction queue given by
 * CPU_PROTO_QU_CFG.CPU_MLD_QU.
 *
 * \details 
 * 0: Disable redirection
 * 1: Enable redirection to CPU queue.
 *
 * Field: ::VTSS_ANA_CL_PORT_CAPTURE_CFG . CPU_MLD_REDIR_ENA
 */
#define  VTSS_F_ANA_CL_PORT_CAPTURE_CFG_CPU_MLD_REDIR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_PORT_CAPTURE_CFG_CPU_MLD_REDIR_ENA  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_PORT_CAPTURE_CFG_CPU_MLD_REDIR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Copy IPv4 multicast control frames to the CPU extraction queue given by
 * CPU_PROTO_QU_CFG.CPU_IP4_MC_CTRL_QU.
 *
 * \details 
 * 0: Disable copy
 * 1: Enable copy to CPU queue
 *
 * Field: ::VTSS_ANA_CL_PORT_CAPTURE_CFG . CPU_IP4_MC_COPY_ENA
 */
#define  VTSS_F_ANA_CL_PORT_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_PORT_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_PORT_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Redirect IGMP frames to the CPU extraction queue given by
 * CPU_PROTO_QU_CFG.CPU_IGMP_QU.
 *
 * \details 
 * 0: Disable redirection
 * 1: Enable redirection to CPU queue
 *
 * Field: ::VTSS_ANA_CL_PORT_CAPTURE_CFG . CPU_IGMP_REDIR_ENA
 */
#define  VTSS_F_ANA_CL_PORT_CAPTURE_CFG_CPU_IGMP_REDIR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_PORT_CAPTURE_CFG_CPU_IGMP_REDIR_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_PORT_CAPTURE_CFG_CPU_IGMP_REDIR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief IEEE802.1ag / ITU-T Y.1731 OAM frame filtering control
 *
 * \details
 * Configuration of CPU capturing of IEEE802.1ag and Y.1731 control frames.
 *
 * Register: \a ANA_CL:PORT:CAPTURE_Y1731_AG_CFG
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_INB_PORTS (??), 0-56
 */
#define VTSS_ANA_CL_PORT_CAPTURE_Y1731_AG_CFG(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x9000,gi,64,0,42)

/** 
 * \brief
 * Control CPU redirection, copy or discard of reserved DMAC addresses in
 * the range 01-80-C2-00-00-30 to 01-80-C2-00-00-3F. Each two bits of this
 * fields control a DMAC addres: Bits 0 and 1 control address
 * 01-80-C2-00-00-30, bits 2 and 3 control address 01-80-C2-00-00-31, and
 * so on. Frames are extracted to the CPU extraction queue defined in
 * ANA_CL::CPU_8021_QU_CFG.
 *
 * \details 
 * 0: Normal forward
 * 1: Enable redirection to CPU queue
 * 2: Enable copy to CPU queue
 * 3: Discard the frame
 *
 * Field: ::VTSS_ANA_CL_PORT_CAPTURE_Y1731_AG_CFG . CPU_Y1731_AG_REDIR_SEL
 */
#define  VTSS_F_ANA_CL_PORT_CAPTURE_Y1731_AG_CFG_CPU_Y1731_AG_REDIR_SEL(x)  (x)
#define  VTSS_M_ANA_CL_PORT_CAPTURE_Y1731_AG_CFG_CPU_Y1731_AG_REDIR_SEL     0xffffffff
#define  VTSS_X_ANA_CL_PORT_CAPTURE_Y1731_AG_CFG_CPU_Y1731_AG_REDIR_SEL(x)  (x)


/** 
 * \brief GXRP redirection control
 *
 * \details
 * Configuration of CPU capturing of GARP frames.
 *
 * Register: \a ANA_CL:PORT:CAPTURE_GXRP_CFG
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_INB_PORTS (??), 0-56
 */
#define VTSS_ANA_CL_PORT_CAPTURE_GXRP_CFG(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x9000,gi,64,0,43)

/** 
 * \brief
 * Control CPU redirection, copy or discard of reserved DMAC addresses in
 * the range 01-80-C2-00-00-20 to 01-80-C2-00-00-2F. Each two bits of this
 * fields control a DMAC addres: Bits 0 and 1 control address
 * 01-80-C2-00-00-20, bits 2 and 3 control address 01-80-C2-00-00-21, and
 * so on. Frames are extracted to the CPU extraction queue defined in
 * ANA_CL::CPU_8021_QU_CFG.
 *
 * \details 
 * 0: Normal forward
 * 1: Enable redirection to CPU queue
 * 2: Enable copy to CPU queue
 * 3: Discard the frame
 *
 * Field: ::VTSS_ANA_CL_PORT_CAPTURE_GXRP_CFG . CPU_GXRP_REDIR_SEL
 */
#define  VTSS_F_ANA_CL_PORT_CAPTURE_GXRP_CFG_CPU_GXRP_REDIR_SEL(x)  (x)
#define  VTSS_M_ANA_CL_PORT_CAPTURE_GXRP_CFG_CPU_GXRP_REDIR_SEL     0xffffffff
#define  VTSS_X_ANA_CL_PORT_CAPTURE_GXRP_CFG_CPU_GXRP_REDIR_SEL(x)  (x)


/** 
 * \brief BPDU redirection control
 *
 * \details
 * Configuration of CPU capturing of BPDU frames.
 *
 * Register: \a ANA_CL:PORT:CAPTURE_BPDU_CFG
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_INB_PORTS (??), 0-56
 */
#define VTSS_ANA_CL_PORT_CAPTURE_BPDU_CFG(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x9000,gi,64,0,44)

/** 
 * \brief
 * Control CPU redirection, copy or discard of reserved DMAC addresses in
 * the range 01-80-C2-00-00-10 to 01-80-C2-00-00-1F. Each two bits of this
 * fields control a DMAC addres: Bits 0 and 1 control address
 * 01-80-C2-00-00-10, bits 2 and 3 control address 01-80-C2-00-00-11, and
 * so on. Frames are extracted to the CPU extraction queue defined in
 * ANA_CL::CPU_8021_QU_CFG.
 *
 * \details 
 * 0: Normal forward
 * 1: Enable redirection to CPU queue
 * 2: Enable copy to CPU queue
 * 3: Discard the frame
 *
 * Field: ::VTSS_ANA_CL_PORT_CAPTURE_BPDU_CFG . CPU_BPDU_REDIR_SEL
 */
#define  VTSS_F_ANA_CL_PORT_CAPTURE_BPDU_CFG_CPU_BPDU_REDIR_SEL(x)  (x)
#define  VTSS_M_ANA_CL_PORT_CAPTURE_BPDU_CFG_CPU_BPDU_REDIR_SEL     0xffffffff
#define  VTSS_X_ANA_CL_PORT_CAPTURE_BPDU_CFG_CPU_BPDU_REDIR_SEL(x)  (x)


/** 
 * \brief VCAP_CLM configuration
 *
 * \details
 * Replicated per lookup in VCAP_CLM.
 *
 * Register: \a ANA_CL:PORT:ADV_CL_CFG
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_INB_PORTS (??), 0-56
 * @param ri Replicator: x_FFL_ANA_CLM_CNT (??), 0-5
 */
#define VTSS_ANA_CL_PORT_ADV_CL_CFG(gi,ri)   VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x9000,gi,64,ri,45)

/** 
 * \brief
 * If set, the VCAP_CLM lookup uses the basic classified VID, DEI and PCP
 * instead of the values from the frame.
 *
 * \details 
 * 1: Enable
 * 0: Disable
 *
 * Field: ::VTSS_ANA_CL_PORT_ADV_CL_CFG . USE_CL_TCI0_ENA
 */
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_USE_CL_TCI0_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_ANA_CL_PORT_ADV_CL_CFG_USE_CL_TCI0_ENA  VTSS_BIT(26)
#define  VTSS_X_ANA_CL_PORT_ADV_CL_CFG_USE_CL_TCI0_ENA(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/** 
 * \brief
 * If set, the VCAP_CLM lookup uses the basic classified DSCP instead of
 * the value from the frame.
 *
 * \details 
 * 1: Enable
 * 0: Disable
 *
 * Field: ::VTSS_ANA_CL_PORT_ADV_CL_CFG . USE_CL_DSCP_ENA
 */
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_USE_CL_DSCP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_ANA_CL_PORT_ADV_CL_CFG_USE_CL_DSCP_ENA  VTSS_BIT(25)
#define  VTSS_X_ANA_CL_PORT_ADV_CL_CFG_USE_CL_DSCP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/** 
 * \brief
 * VCAP_CLM key type used for IPv4 frames.
 *
 * \details 
 * 0: Follow ETYPE_CLM_KEY_SEL selection
 * 1: MLL
 * 2: SGL_MLBS
 * 3: DBL_MLBS
 * 4: TRI_MLBS
 * 5: TRI_VID
 * 6: LL_FULL
 * 7: NORMAL with SRC information
 * 8: NORMAL with DST information
 * 9: NORMAL_7TUPLE
 * 10 NORMAL_5TUPLE_IP4
 * 11 PURE_5TUPLE_IP4
 * 15: No Lookup
 * other: reserved
 *
 * Field: ::VTSS_ANA_CL_PORT_ADV_CL_CFG . IP4_CLM_KEY_SEL
 */
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_IP4_CLM_KEY_SEL(x)  VTSS_ENCODE_BITFIELD(x,21,4)
#define  VTSS_M_ANA_CL_PORT_ADV_CL_CFG_IP4_CLM_KEY_SEL     VTSS_ENCODE_BITMASK(21,4)
#define  VTSS_X_ANA_CL_PORT_ADV_CL_CFG_IP4_CLM_KEY_SEL(x)  VTSS_EXTRACT_BITFIELD(x,21,4)

/** 
 * \brief
 * VCAP_CLM key type used for IPv6 frames.
 *
 * \details 
 * 0: Follow ETYPE_CLM_KEY_SEL selection
 * 1: MLL
 * 2: SGL_MLBS
 * 3: DBL_MLBS
 * 4: TRI_MLBS
 * 5: TRI_VID
 * 6: LL_FULL
 * 7: NORMAL with SRC information
 * 8: NORMAL with DST information
 * 9: NORMAL_7TUPLE
 * 10 NORMAL_5TUPLE_IP4
 * 11 PURE_5TUPLE_IP4
 * 15: No Lookup
 * other: reserved
 *
 * Field: ::VTSS_ANA_CL_PORT_ADV_CL_CFG . IP6_CLM_KEY_SEL
 */
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_IP6_CLM_KEY_SEL(x)  VTSS_ENCODE_BITFIELD(x,17,4)
#define  VTSS_M_ANA_CL_PORT_ADV_CL_CFG_IP6_CLM_KEY_SEL     VTSS_ENCODE_BITMASK(17,4)
#define  VTSS_X_ANA_CL_PORT_ADV_CL_CFG_IP6_CLM_KEY_SEL(x)  VTSS_EXTRACT_BITFIELD(x,17,4)

/** 
 * \brief
 * VCAP_CLM key type used for unicast MPLS frames (EtherType = 0x8847).
 *
 * \details 
 * 0: Follow ETYPE_CLM_KEY_SEL selection
 * 1: MLL
 * 2: SGL_MLBS
 * 3: DBL_MLBS
 * 4: TRI_MLBS
 * 5: TRI_VID
 * 6: LL_FULL
 * 7: NORMAL with SRC information
 * 8: NORMAL with DST information
 * 9: NORMAL_7TUPLE
 * 10 NORMAL_5TUPLE_IP4
 * 11 PURE_5TUPLE_IP4
 * 15: No Lookup
 * other: reserved
 *
 * Field: ::VTSS_ANA_CL_PORT_ADV_CL_CFG . MPLS_UC_CLM_KEY_SEL
 */
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL(x)  VTSS_ENCODE_BITFIELD(x,13,4)
#define  VTSS_M_ANA_CL_PORT_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL     VTSS_ENCODE_BITMASK(13,4)
#define  VTSS_X_ANA_CL_PORT_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL(x)  VTSS_EXTRACT_BITFIELD(x,13,4)

/** 
 * \brief
 * VCAP_CLM key type used for multicast MPLS frames (EtherType = 0x8847).
 *
 * \details 
 * 0: Follow ETYPE_CLM_KEY_SEL selection
 * 1: MLL
 * 2: SGL_MLBS
 * 3: DBL_MLBS
 * 4: TRI_MLBS
 * 5: TRI_VID
 * 6: LL_FULL
 * 7: NORMAL with SRC information
 * 8: NORMAL with DST information
 * 9: NORMAL_7TUPLE
 * 10 NORMAL_5TUPLE_IP4
 * 11 PURE_5TUPLE_IP4
 * 15: No Lookup
 * other: reserved
 *
 * Field: ::VTSS_ANA_CL_PORT_ADV_CL_CFG . MPLS_MC_CLM_KEY_SEL
 */
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL(x)  VTSS_ENCODE_BITFIELD(x,9,4)
#define  VTSS_M_ANA_CL_PORT_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL     VTSS_ENCODE_BITMASK(9,4)
#define  VTSS_X_ANA_CL_PORT_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL(x)  VTSS_EXTRACT_BITFIELD(x,9,4)

/** 
 * \brief
 * VCAP_CLM key type used when current protocol layer is MPLS label stack.
 *
 * \details 
 * 0: Follow ETYPE_CLM_KEY_SEL selection
 * 2: SGL_MLBS
 * 3: DBL_MLBS
 * 4: TRI_MLBS
 * 15: No Lookup
 * other: reserved
 *
 * Field: ::VTSS_ANA_CL_PORT_ADV_CL_CFG . MLBS_CLM_KEY_SEL
 */
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_MLBS_CLM_KEY_SEL(x)  VTSS_ENCODE_BITFIELD(x,5,4)
#define  VTSS_M_ANA_CL_PORT_ADV_CL_CFG_MLBS_CLM_KEY_SEL     VTSS_ENCODE_BITMASK(5,4)
#define  VTSS_X_ANA_CL_PORT_ADV_CL_CFG_MLBS_CLM_KEY_SEL(x)  VTSS_EXTRACT_BITFIELD(x,5,4)

/** 
 * \brief
 * VCAP_CLM key type used for frame types other than MPLS and IPv4/IPv6.
 *
 * \details 
 * 0: No Lookup
 * 1: MLL
 * 2: SGL_MLBS
 * 3: DBL_MLBS
 * 4: TRI_MLBS
 * 5: TRI_VID
 * 6: LL_FULL
 * 7: NORMAL with SRC information
 * 8: NORMAL with DST information
 * 9: NORMAL_7TUPLE
 * 10 NORMAL_5TUPLE_IP4
 * 11 PURE_5TUPLE_IP4
 * 15: No Lookup
 * other: reserved
 *
 * Field: ::VTSS_ANA_CL_PORT_ADV_CL_CFG . ETYPE_CLM_KEY_SEL
 */
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_ETYPE_CLM_KEY_SEL(x)  VTSS_ENCODE_BITFIELD(x,1,4)
#define  VTSS_M_ANA_CL_PORT_ADV_CL_CFG_ETYPE_CLM_KEY_SEL     VTSS_ENCODE_BITMASK(1,4)
#define  VTSS_X_ANA_CL_PORT_ADV_CL_CFG_ETYPE_CLM_KEY_SEL(x)  VTSS_EXTRACT_BITFIELD(x,1,4)

/** 
 * \brief
 * Enable VCAP_CLM lookup.
 *
 * \details 
 * 1: Enable
 * 0: Disable
 *
 * Field: ::VTSS_ANA_CL_PORT_ADV_CL_CFG . LOOKUP_ENA
 */
#define  VTSS_F_ANA_CL_PORT_ADV_CL_CFG_LOOKUP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_PORT_ADV_CL_CFG_LOOKUP_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_PORT_ADV_CL_CFG_LOOKUP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * Register Group: \a ANA_CL:COMMON
 *
 * Common configurations for all ports
 */


/** 
 * \brief Configure UPSID when stacking
 *
 * \details
 * Register: \a ANA_CL:COMMON:UPSID_CFG
 */
#define VTSS_ANA_CL_COMMON_UPSID_CFG         VTSS_IOREG(VTSS_TO_ANA_CL,0x8ea0)

/** 
 * \brief
 * Configures own unit port set ID (UPSID) to be used for stacking.
 * 
 * The configured value must be even.
 * 
 * Port numbers below 32 will use the configured (even) UPSID, whereas port
 * numbers >=32 will use the configured UPSID plus 1.
 * 
 * This must be configured consistently across the following registers:
 * ANA_CL::UPSID_CFG.UPSID_NUM
 * ANA_AC::COMMON_VSTAX_CFG.OWN_UPSID
 * ANA_L2::VSTAX_CTRL.OWN_UPSID
 * REW::COMMON_CTRL.OWN_UPSID
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_UPSID_CFG . UPSID_NUM
 */
#define  VTSS_F_ANA_CL_COMMON_UPSID_CFG_UPSID_NUM(x)  VTSS_ENCODE_BITFIELD(x,0,5)
#define  VTSS_M_ANA_CL_COMMON_UPSID_CFG_UPSID_NUM     VTSS_ENCODE_BITMASK(0,5)
#define  VTSS_X_ANA_CL_COMMON_UPSID_CFG_UPSID_NUM(x)  VTSS_EXTRACT_BITFIELD(x,0,5)


/** 
 * \brief Aggregation code calculation
 *
 * \details
 * This register determines which fields contribute to the calculation of
 * the 4-bit aggregation code. The aggregation code is used to select the
 * egress port if multiple ports are aggregated. Fields enabled are XOR'ed
 * together to generate the final aggregation code.
 *
 * Register: \a ANA_CL:COMMON:AGGR_CFG
 */
#define VTSS_ANA_CL_COMMON_AGGR_CFG          VTSS_IOREG(VTSS_TO_ANA_CL,0x8ea1)

/** 
 * \brief
 * Enable routed frames to update the aggregation code.
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_AGGR_CFG . RT_UPD_VSTAX_AC_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_RT_UPD_VSTAX_AC_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_ANA_CL_COMMON_AGGR_CFG_RT_UPD_VSTAX_AC_ENA  VTSS_BIT(12)
#define  VTSS_X_ANA_CL_COMMON_AGGR_CFG_RT_UPD_VSTAX_AC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/** 
 * \brief
 * Enable aggregation code calculations as in Jaguar1.
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_AGGR_CFG . SHORT_AGGR_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_SHORT_AGGR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_ANA_CL_COMMON_AGGR_CFG_SHORT_AGGR_ENA  VTSS_BIT(11)
#define  VTSS_X_ANA_CL_COMMON_AGGR_CFG_SHORT_AGGR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/** 
 * \brief
 * Allow the classified ISDX value to contribute to the aggregation code
 * calculation.
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: ::VTSS_ANA_CL_COMMON_AGGR_CFG . AGGR_ISDX_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_ISDX_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_ANA_CL_COMMON_AGGR_CFG_AGGR_ISDX_ENA  VTSS_BIT(10)
#define  VTSS_X_ANA_CL_COMMON_AGGR_CFG_AGGR_ISDX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,10,1)

/** 
 * \brief
 * Use the AC code received in the VStaX header as aggregation code.
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_AGGR_CFG . AGGR_USE_VSTAX_AC_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_USE_VSTAX_AC_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_ANA_CL_COMMON_AGGR_CFG_AGGR_USE_VSTAX_AC_ENA  VTSS_BIT(9)
#define  VTSS_X_ANA_CL_COMMON_AGGR_CFG_AGGR_USE_VSTAX_AC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/** 
 * \brief
 * Allow reversed DMAC address contribute to the aggregation code
 * calculation.
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_AGGR_CFG . AGGR_DMAC_REVERSED_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_DMAC_REVERSED_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_ANA_CL_COMMON_AGGR_CFG_AGGR_DMAC_REVERSED_ENA  VTSS_BIT(8)
#define  VTSS_X_ANA_CL_COMMON_AGGR_CFG_AGGR_DMAC_REVERSED_ENA(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/** 
 * \brief
 * Enable a randomly generated aggregation code.
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_AGGR_CFG . AGGR_RND_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_RND_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_ANA_CL_COMMON_AGGR_CFG_AGGR_RND_ENA  VTSS_BIT(7)
#define  VTSS_X_ANA_CL_COMMON_AGGR_CFG_AGGR_RND_ENA(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/** 
 * \brief
 * Enable source and destination IPv6 addresses to contribute to the
 * aggregation code calculation.
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_AGGR_CFG . AGGR_IP6_SIPDIP_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_IP6_SIPDIP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_CL_COMMON_AGGR_CFG_AGGR_IP6_SIPDIP_ENA  VTSS_BIT(6)
#define  VTSS_X_ANA_CL_COMMON_AGGR_CFG_AGGR_IP6_SIPDIP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * Allow IPv6 flow label to contribute to the aggregation code calculation.
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_AGGR_CFG . AGGR_IP6_FLOW_LBL_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_IP6_FLOW_LBL_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_CL_COMMON_AGGR_CFG_AGGR_IP6_FLOW_LBL_ENA  VTSS_BIT(5)
#define  VTSS_X_ANA_CL_COMMON_AGGR_CFG_AGGR_IP6_FLOW_LBL_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * Allow IPv6 UDP/TCP destination and source port numbers to contribute to
 * the aggregation code calculation.
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_AGGR_CFG . AGGR_IP6_TCPUDP_PORT_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_IP6_TCPUDP_PORT_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_COMMON_AGGR_CFG_AGGR_IP6_TCPUDP_PORT_ENA  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_COMMON_AGGR_CFG_AGGR_IP6_TCPUDP_PORT_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * Allow IPv4 UDP/TCP destination and source port numbers to contribute to
 * the aggregation code calculation.
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_AGGR_CFG . AGGR_IP4_TCPUDP_PORT_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_IP4_TCPUDP_PORT_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_COMMON_AGGR_CFG_AGGR_IP4_TCPUDP_PORT_ENA  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_COMMON_AGGR_CFG_AGGR_IP4_TCPUDP_PORT_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Allow source and destination IPv4 addresses to contribute to the
 * aggregation code calculation.
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_AGGR_CFG . AGGR_IP4_SIPDIP_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_IP4_SIPDIP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_COMMON_AGGR_CFG_AGGR_IP4_SIPDIP_ENA  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_COMMON_AGGR_CFG_AGGR_IP4_SIPDIP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Allow destination MAC address to contribute to the aggregation code
 * calculation.
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_AGGR_CFG . AGGR_DMAC_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_DMAC_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_COMMON_AGGR_CFG_AGGR_DMAC_ENA  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_COMMON_AGGR_CFG_AGGR_DMAC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Allow source MAC address to contribute to the aggregation code
 * calculation.
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_AGGR_CFG . AGGR_SMAC_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_AGGR_CFG_AGGR_SMAC_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_COMMON_AGGR_CFG_AGGR_SMAC_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_COMMON_AGGR_CFG_AGGR_SMAC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Custom S-tag EtherTypes
 *
 * \details
 * In addition to these custom TPID values, tags with TPID = 0x88A8 are
 * always recognized as S-tags.
 *
 * Register: \a ANA_CL:COMMON:VLAN_STAG_CFG
 *
 * @param ri Register: VLAN_STAG_CFG (??), 0-2
 */
#define VTSS_ANA_CL_COMMON_VLAN_STAG_CFG(ri)  VTSS_IOREG(VTSS_TO_ANA_CL,0x8ea2 + (ri))

/** 
 * \brief
 * Configurable S-tag TPID EtherType. This value must be configured
 * identically in REW::TPID_CFG.TPID_VAL.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_VLAN_STAG_CFG . STAG_ETYPE_VAL
 */
#define  VTSS_F_ANA_CL_COMMON_VLAN_STAG_CFG_STAG_ETYPE_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ANA_CL_COMMON_VLAN_STAG_CFG_STAG_ETYPE_VAL     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ANA_CL_COMMON_VLAN_STAG_CFG_STAG_ETYPE_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief CPU extraction queue configuration 
 *
 * \details
 * Register: \a ANA_CL:COMMON:CPU_PROTO_QU_CFG
 */
#define VTSS_ANA_CL_COMMON_CPU_PROTO_QU_CFG  VTSS_IOREG(VTSS_TO_ANA_CL,0x8ea5)

/** 
 * \brief
 * CPU extraction queue used for VRAP frames.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_CPU_PROTO_QU_CFG . CPU_VRAP_QU
 */
#define  VTSS_F_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_VRAP_QU(x)  VTSS_ENCODE_BITFIELD(x,15,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_VRAP_QU     VTSS_ENCODE_BITMASK(15,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_VRAP_QU(x)  VTSS_EXTRACT_BITFIELD(x,15,3)

/** 
 * \brief
 * CPU extraction queue used for IPv6 Hop by hop and ICMP frames.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_CPU_PROTO_QU_CFG . CPU_HOP_BY_HOP_ICMP_QU
 */
#define  VTSS_F_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_HOP_BY_HOP_ICMP_QU(x)  VTSS_ENCODE_BITFIELD(x,12,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_HOP_BY_HOP_ICMP_QU     VTSS_ENCODE_BITMASK(12,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_HOP_BY_HOP_ICMP_QU(x)  VTSS_EXTRACT_BITFIELD(x,12,3)

/** 
 * \brief
 * CPU extraction queue used for MLD frames.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_CPU_PROTO_QU_CFG . CPU_MLD_QU
 */
#define  VTSS_F_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_MLD_QU(x)  VTSS_ENCODE_BITFIELD(x,9,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_MLD_QU     VTSS_ENCODE_BITMASK(9,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_MLD_QU(x)  VTSS_EXTRACT_BITFIELD(x,9,3)

/** 
 * \brief
 * CPU extraction queue used for IPv6 multicast control frames.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_CPU_PROTO_QU_CFG . CPU_IP6_MC_CTRL_QU
 */
#define  VTSS_F_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IP6_MC_CTRL_QU(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IP6_MC_CTRL_QU     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IP6_MC_CTRL_QU(x)  VTSS_EXTRACT_BITFIELD(x,6,3)

/** 
 * \brief
 * CPU extraction queue used for IPv4 multicast control frames.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_CPU_PROTO_QU_CFG . CPU_IP4_MC_CTRL_QU
 */
#define  VTSS_F_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IP4_MC_CTRL_QU(x)  VTSS_ENCODE_BITFIELD(x,3,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IP4_MC_CTRL_QU     VTSS_ENCODE_BITMASK(3,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IP4_MC_CTRL_QU(x)  VTSS_EXTRACT_BITFIELD(x,3,3)

/** 
 * \brief
 * CPU extraction queue used for IGMP frames.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_CPU_PROTO_QU_CFG . CPU_IGMP_QU
 */
#define  VTSS_F_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IGMP_QU(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IGMP_QU     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_PROTO_QU_CFG_CPU_IGMP_QU(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/** 
 * \brief CPU extraction queue per address of BPDU, GARP, and CCM frames.
 *
 * \details
 * The register instance number corresponds to the address of the extracted
 * frame. For instance: CPU_8021_QU_CFG[4].CPU_BPDU_QU is the CPU
 * extraction queue used for BPDU frames with address 01-80-C2-00-00-04.
 *
 * Register: \a ANA_CL:COMMON:CPU_8021_QU_CFG
 *
 * @param ri Register: CPU_8021_QU_CFG (??), 0-15
 */
#define VTSS_ANA_CL_COMMON_CPU_8021_QU_CFG(ri)  VTSS_IOREG(VTSS_TO_ANA_CL,0x8ea6 + (ri))

/** 
 * \brief
 * CPU extraction queue used for IEEE802.1ag and Y.1731 frames.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_CPU_8021_QU_CFG . CPU_Y1731_AG_QU
 */
#define  VTSS_F_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_Y1731_AG_QU(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_Y1731_AG_QU     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_Y1731_AG_QU(x)  VTSS_EXTRACT_BITFIELD(x,6,3)

/** 
 * \brief
 * CPU extraction queue for GXRP frames. 
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_CPU_8021_QU_CFG . CPU_GXRP_QU
 */
#define  VTSS_F_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_GXRP_QU(x)  VTSS_ENCODE_BITFIELD(x,3,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_GXRP_QU     VTSS_ENCODE_BITMASK(3,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_GXRP_QU(x)  VTSS_EXTRACT_BITFIELD(x,3,3)

/** 
 * \brief
 * CPU extraction queue for BPDU frames.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_CPU_8021_QU_CFG . CPU_BPDU_QU
 */
#define  VTSS_F_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_BPDU_QU(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_BPDU_QU     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_8021_QU_CFG_CPU_BPDU_QU(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/** 
 * \brief QoS class per address of BPDU, GARP, and CCM frames.
 *
 * \details
 * The register instance number corresponds to the address of the extracted
 * frame. For instance: CPU_8021_QOS_CFG[4].BPDU_QOS is the QoS class used
 * for BPDU frames with address 01-80-C2-00-00-04.
 *
 * Register: \a ANA_CL:COMMON:CPU_8021_QOS_CFG
 *
 * @param ri Register: CPU_8021_QOS_CFG (??), 0-15
 */
#define VTSS_ANA_CL_COMMON_CPU_8021_QOS_CFG(ri)  VTSS_IOREG(VTSS_TO_ANA_CL,0x8eb6 + (ri))

/** 
 * \brief
 * Configures QoS class for frames with DMAC in Y1731_AG protocol range
 * that are redirected to the CPU.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_CPU_8021_QOS_CFG . Y1731_AG_QOS
 */
#define  VTSS_F_ANA_CL_COMMON_CPU_8021_QOS_CFG_Y1731_AG_QOS(x)  VTSS_ENCODE_BITFIELD(x,8,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_8021_QOS_CFG_Y1731_AG_QOS     VTSS_ENCODE_BITMASK(8,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_8021_QOS_CFG_Y1731_AG_QOS(x)  VTSS_EXTRACT_BITFIELD(x,8,3)

/** 
 * \brief
 * Configures QoS class for frames with DMAC in GXRP range that are
 * redirected to the CPU.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_CPU_8021_QOS_CFG . GXRP_QOS
 */
#define  VTSS_F_ANA_CL_COMMON_CPU_8021_QOS_CFG_GXRP_QOS(x)  VTSS_ENCODE_BITFIELD(x,4,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_8021_QOS_CFG_GXRP_QOS     VTSS_ENCODE_BITMASK(4,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_8021_QOS_CFG_GXRP_QOS(x)  VTSS_EXTRACT_BITFIELD(x,4,3)

/** 
 * \brief
 * Configures QoS class for frames with DMAC in BPDU range that are
 * redirected to the CPU.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_CPU_8021_QOS_CFG . BPDU_QOS
 */
#define  VTSS_F_ANA_CL_COMMON_CPU_8021_QOS_CFG_BPDU_QOS(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_CL_COMMON_CPU_8021_QOS_CFG_BPDU_QOS     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_CL_COMMON_CPU_8021_QOS_CFG_BPDU_QOS(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/** 
 * \brief VRAP classifier configuration
 *
 * \details
 * Register: \a ANA_CL:COMMON:VRAP_CFG
 */
#define VTSS_ANA_CL_COMMON_VRAP_CFG          VTSS_IOREG(VTSS_TO_ANA_CL,0x8ec6)

/** 
 * \brief
 * If set, VRAP frames must be single VLAN tagged and the frame's VID must
 * match ANA_CL::VRAP_CFG.VRAP_VID. If cleared, VRAP frames must be
 * untagged.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_VRAP_CFG . VRAP_VLAN_AWARE_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_VRAP_CFG_VRAP_VLAN_AWARE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_ANA_CL_COMMON_VRAP_CFG_VRAP_VLAN_AWARE_ENA  VTSS_BIT(12)
#define  VTSS_X_ANA_CL_COMMON_VRAP_CFG_VRAP_VLAN_AWARE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/** 
 * \brief
 * VID value for VRAP frames.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_VRAP_CFG . VRAP_VID
 */
#define  VTSS_F_ANA_CL_COMMON_VRAP_CFG_VRAP_VID(x)  VTSS_ENCODE_BITFIELD(x,0,12)
#define  VTSS_M_ANA_CL_COMMON_VRAP_CFG_VRAP_VID     VTSS_ENCODE_BITMASK(0,12)
#define  VTSS_X_ANA_CL_COMMON_VRAP_CFG_VRAP_VID(x)  VTSS_EXTRACT_BITFIELD(x,0,12)


/** 
 * \brief VRAP data
 *
 * \details
 * Register: \a ANA_CL:COMMON:VRAP_HDR_DATA
 */
#define VTSS_ANA_CL_COMMON_VRAP_HDR_DATA     VTSS_IOREG(VTSS_TO_ANA_CL,0x8ec7)

/** 
 * \brief
 * A VRAP frame's VRAP header is matched against VRAP_HDR_DATA, except for
 * bits don't cared by VRAP_HDR_MASK. The VRAP header is four bytes located
 * in the frame after EtherType = 0x8808 and EPID = 0x0004.

 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_VRAP_HDR_DATA . VRAP_HDR_DATA
 */
#define  VTSS_F_ANA_CL_COMMON_VRAP_HDR_DATA_VRAP_HDR_DATA(x)  (x)
#define  VTSS_M_ANA_CL_COMMON_VRAP_HDR_DATA_VRAP_HDR_DATA     0xffffffff
#define  VTSS_X_ANA_CL_COMMON_VRAP_HDR_DATA_VRAP_HDR_DATA(x)  (x)


/** 
 * \brief VRAP mask
 *
 * \details
 * Register: \a ANA_CL:COMMON:VRAP_HDR_MASK
 */
#define VTSS_ANA_CL_COMMON_VRAP_HDR_MASK     VTSS_IOREG(VTSS_TO_ANA_CL,0x8ec8)

/** 
 * \brief
 * Bits set in VRAP_HDR_MASK don't care the equivalent bits in
 * VRAP_HDR_DATA.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_VRAP_HDR_MASK . VRAP_HDR_MASK
 */
#define  VTSS_F_ANA_CL_COMMON_VRAP_HDR_MASK_VRAP_HDR_MASK(x)  (x)
#define  VTSS_M_ANA_CL_COMMON_VRAP_HDR_MASK_VRAP_HDR_MASK     0xffffffff
#define  VTSS_X_ANA_CL_COMMON_VRAP_HDR_MASK_VRAP_HDR_MASK(x)  (x)


/** 
 * \brief VCAP_CLM range types per range checker
 *
 * \details
 * Define range checkers used in VCAP_CLM keys.
 *
 * Register: \a ANA_CL:COMMON:ADV_RNG_CTRL
 *
 * @param ri Replicator: x_FFL_ANA_NUM_TCP_RANGES (??), 0-7
 */
#define VTSS_ANA_CL_COMMON_ADV_RNG_CTRL(ri)  VTSS_IOREG(VTSS_TO_ANA_CL,0x8ec9 + (ri))

/** 
 * \brief
 * Selected frame field is matched against the range defined in
 * ANA_CL::ADV_RNG_VALUE_CFG.
 *
 * \details 
 * 0: Idle (no matching)
 * 1: TCP/UDP destination port is matched against range
 * 2: TCP/UDP source port is matched against range
 * 3: TCP/UDP destination and source ports are matched against range. There
 * is a match if either of them matches.
 * 4: Basic classified VID is matched against range
 * 5: Basic classified DSCP value is matched against range
 * 6: EtherType is matched against range.
 *
 * Field: ::VTSS_ANA_CL_COMMON_ADV_RNG_CTRL . RNG_TYPE_SEL
 */
#define  VTSS_F_ANA_CL_COMMON_ADV_RNG_CTRL_RNG_TYPE_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_CL_COMMON_ADV_RNG_CTRL_RNG_TYPE_SEL     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_CL_COMMON_ADV_RNG_CTRL_RNG_TYPE_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,3)


/** 
 * \brief VCAP_CLM range values per range checker
 *
 * \details
 * Register: \a ANA_CL:COMMON:ADV_RNG_VALUE_CFG
 *
 * @param ri Replicator: x_FFL_ANA_NUM_TCP_RANGES (??), 0-7
 */
#define VTSS_ANA_CL_COMMON_ADV_RNG_VALUE_CFG(ri)  VTSS_IOREG(VTSS_TO_ANA_CL,0x8ed1 + (ri))

/** 
 * \brief
 * Upper range value. Value is included in range.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_ADV_RNG_VALUE_CFG . RNG_MAX_VALUE
 */
#define  VTSS_F_ANA_CL_COMMON_ADV_RNG_VALUE_CFG_RNG_MAX_VALUE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_ANA_CL_COMMON_ADV_RNG_VALUE_CFG_RNG_MAX_VALUE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_ANA_CL_COMMON_ADV_RNG_VALUE_CFG_RNG_MAX_VALUE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)

/** 
 * \brief
 * Lower range value. Value is included in range.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_ADV_RNG_VALUE_CFG . RNG_MIN_VALUE
 */
#define  VTSS_F_ANA_CL_COMMON_ADV_RNG_VALUE_CFG_RNG_MIN_VALUE(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ANA_CL_COMMON_ADV_RNG_VALUE_CFG_RNG_MIN_VALUE     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ANA_CL_COMMON_ADV_RNG_VALUE_CFG_RNG_MIN_VALUE(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief Common stack configuration
 *
 * \details
 * Register: \a ANA_CL:COMMON:COMMON_VSTAX_CFG
 */
#define VTSS_ANA_CL_COMMON_COMMON_VSTAX_CFG  VTSS_IOREG(VTSS_TO_ANA_CL,0x8ed9)

/** 
 * \brief
 * Enable / disable getting DSCP from VSTAX MISC field when encoding as AC.
 *
 * \details 
 * 0: Disable 
 * 1: Enable (VSTAX MISC contains DSCP)
 *
 * Field: ::VTSS_ANA_CL_COMMON_COMMON_VSTAX_CFG . VSTAX2_MISC_DSCP_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Miscellaneous VCAP_CLM configuration
 *
 * \details
 * Register: \a ANA_CL:COMMON:CLM_MISC_CTRL
 */
#define VTSS_ANA_CL_COMMON_CLM_MISC_CTRL     VTSS_IOREG(VTSS_TO_ANA_CL,0x8eda)

/** 
 * \brief
 * Force no VCAP_CLM lookup if frame is discarded or redirected by VCAP_CLM
 * (this can be overruled with IGR_PORT_CLM_FORCE_ENA).
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_CLM_MISC_CTRL . FORCE_NO_CLM_FOR_BASIC_DIS
 */
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_FORCE_NO_CLM_FOR_BASIC_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_ANA_CL_COMMON_CLM_MISC_CTRL_FORCE_NO_CLM_FOR_BASIC_DIS  VTSS_BIT(21)
#define  VTSS_X_ANA_CL_COMMON_CLM_MISC_CTRL_FORCE_NO_CLM_FOR_BASIC_DIS(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/** 
 * \brief
 * Select default value of the G_IDX field in VCAP CLM.
 *
 * \details 
 * 0: Set G_IDX to zero
 * 1: Set G_IDX to the frame's logical port number
 * 2: Set G_IDX to the frame's masqueraded port number
 * 3: Reserved
 *
 * Field: ::VTSS_ANA_CL_COMMON_CLM_MISC_CTRL . CLM_GIDX_DEF_SEL
 */
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_CLM_GIDX_DEF_SEL(x)  VTSS_ENCODE_BITFIELD(x,19,2)
#define  VTSS_M_ANA_CL_COMMON_CLM_MISC_CTRL_CLM_GIDX_DEF_SEL     VTSS_ENCODE_BITMASK(19,2)
#define  VTSS_X_ANA_CL_COMMON_CLM_MISC_CTRL_CLM_GIDX_DEF_SEL(x)  VTSS_EXTRACT_BITFIELD(x,19,2)

/** 
 * \brief
 * Select VCAP_CLM key when a VCAP_CLM lookup is enforced by
 * LBK_CLM_FORCE_ENA or IGR_PORT_CLM_FORCE_ENA.
 *
 * \details 
 * 0: Use NORMAL key with destination information
 * 1: Use NORMAL key with source information
 * 2: Use NORMAL_7TUPLE key
 * 3: Use NORMAL_5TUPLE_IP4 key
 *
 * Field: ::VTSS_ANA_CL_COMMON_CLM_MISC_CTRL . FORCED_KEY_SEL
 */
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_FORCED_KEY_SEL(x)  VTSS_ENCODE_BITFIELD(x,17,2)
#define  VTSS_M_ANA_CL_COMMON_CLM_MISC_CTRL_FORCED_KEY_SEL     VTSS_ENCODE_BITMASK(17,2)
#define  VTSS_X_ANA_CL_COMMON_CLM_MISC_CTRL_FORCED_KEY_SEL(x)  VTSS_EXTRACT_BITFIELD(x,17,2)

/** 
 * \brief
 * By default, looped frames are not subject to VCAP_CLM lookups. This
 * configuration controls whether a VCAP_CLM lookup is enforced. See
 * FORCED_KEY_SEL for key selection. When enforcing a VCAP_CLM lookup for
 * looped frames, the classified ISDX is placed in the VCAP_CLM key field
 * G_IDX.
 *
 * \details 
 * Bit 0: Force VCAP_CLM lookup #0 with key selected by FORCED_KEY_SEL
 * Bit 1: Force VCAP_CLM lookup #1 with key selected by FORCED_KEY_SEL
 * ...
 *
 * Field: ::VTSS_ANA_CL_COMMON_CLM_MISC_CTRL . LBK_CLM_FORCE_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_LBK_CLM_FORCE_ENA(x)  VTSS_ENCODE_BITFIELD(x,11,6)
#define  VTSS_M_ANA_CL_COMMON_CLM_MISC_CTRL_LBK_CLM_FORCE_ENA     VTSS_ENCODE_BITMASK(11,6)
#define  VTSS_X_ANA_CL_COMMON_CLM_MISC_CTRL_LBK_CLM_FORCE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,11,6)

/** 
 * \brief
 * By default, frames discarded or redirected at a earlier pipeline point
 * are not subject to further VCAP_CLM lookups. This configuration controls
 * whether a VCAP_CLM lookup is enforced. See FORCED_KEY_SEL for key
 * selection. When enforcing a VCAP_CLM lookup, the classified ISDX is
 * placed in the VCAP_CLM key field G_IDX.
 *
 * \details 
 * Bit 0: Force VCAP_CLM lookup #0 with key selected by FORCED_KEY_SEL
 * Bit 1: Force VCAP_CLM lookup #1 with key selected by FORCED_KEY_SEL
 * ...
 *
 * Field: ::VTSS_ANA_CL_COMMON_CLM_MISC_CTRL . IGR_PORT_CLM_FORCE_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_IGR_PORT_CLM_FORCE_ENA(x)  VTSS_ENCODE_BITFIELD(x,5,6)
#define  VTSS_M_ANA_CL_COMMON_CLM_MISC_CTRL_IGR_PORT_CLM_FORCE_ENA     VTSS_ENCODE_BITMASK(5,6)
#define  VTSS_X_ANA_CL_COMMON_CLM_MISC_CTRL_IGR_PORT_CLM_FORCE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5,6)

/** 
 * \brief
 * Force VCAP_CLM lookup to use VCAP_CLM key field IGR_PORT_MASK_SEL=3 for
 * looped frames instead of IGR_PORT_MASK_SEL=1.
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_CLM_MISC_CTRL . LBK_IGR_MASK_SEL3_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_COMMON_CLM_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_COMMON_CLM_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * Enable VCAP_CLM key field IGR_PORT_MASK_SEL=2 for masqueraded frames.
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_CLM_MISC_CTRL . MASQ_IGR_MASK_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_MASQ_IGR_MASK_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_COMMON_CLM_MISC_CTRL_MASQ_IGR_MASK_ENA  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_COMMON_CLM_MISC_CTRL_MASQ_IGR_MASK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Enable VCAP_CLM key field IGR_PORT_MASK_SEL=3 for frames received with
 * VStaX header.
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_CLM_MISC_CTRL . FP_VS2_IGR_MASK_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_FP_VS2_IGR_MASK_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_COMMON_CLM_MISC_CTRL_FP_VS2_IGR_MASK_ENA  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_COMMON_CLM_MISC_CTRL_FP_VS2_IGR_MASK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Enable VCAP_CLM key field IGR_PORT_MASK_SEL=3 for frames from VD0 or
 * VD1.
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_CLM_MISC_CTRL . VD_IGR_MASK_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_VD_IGR_MASK_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_COMMON_CLM_MISC_CTRL_VD_IGR_MASK_ENA  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_COMMON_CLM_MISC_CTRL_VD_IGR_MASK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Enable VCAP_CLM key field IGR_PORT_MASK_SEL=3 for CPU injected frames.
 *
 * \details 
 * 0: Disable
 * 1: Enable.
 *
 * Field: ::VTSS_ANA_CL_COMMON_CLM_MISC_CTRL . CPU_IGR_MASK_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_CLM_MISC_CTRL_CPU_IGR_MASK_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_COMMON_CLM_MISC_CTRL_CPU_IGR_MASK_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_COMMON_CLM_MISC_CTRL_CPU_IGR_MASK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief HMD port configurations
 *
 * \details
 * Register: \a ANA_CL:COMMON:HM_CFG
 *
 * @param ri Replicator: x_ANA_NUM_HIH_DEVS (??), 0-3
 */
#define VTSS_ANA_CL_COMMON_HM_CFG(ri)        VTSS_IOREG(VTSS_TO_ANA_CL,0x8edb + (ri))

/** 
 * \brief
 * Contains the port number of the used HMD X port
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_HM_CFG . HMD_PORT
 */
#define  VTSS_F_ANA_CL_COMMON_HM_CFG_HMD_PORT(x)  VTSS_ENCODE_BITFIELD(x,2,6)
#define  VTSS_M_ANA_CL_COMMON_HM_CFG_HMD_PORT     VTSS_ENCODE_BITMASK(2,6)
#define  VTSS_X_ANA_CL_COMMON_HM_CFG_HMD_PORT(x)  VTSS_EXTRACT_BITFIELD(x,2,6)

/** 
 * \brief
 * If set, VCAP_CLM action MAP_KEY = 2 uses HIH.PCP and HIH.DEI instead of
 * PCP and DEI from the frame's third tag. This enables mapping HIH values
 * to internal values (DP, COS ID).
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: ::VTSS_ANA_CL_COMMON_HM_CFG . HM_FORCE_MODE_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_HM_CFG_HM_FORCE_MODE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_COMMON_HM_CFG_HM_FORCE_MODE_ENA  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_COMMON_HM_CFG_HM_FORCE_MODE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Enable the configured port as HMD port.
 *
 * \details 
 * 0: Disable
 * 1: Enable
 *
 * Field: ::VTSS_ANA_CL_COMMON_HM_CFG . HMD_PORT_VLD
 */
#define  VTSS_F_ANA_CL_COMMON_HM_CFG_HMD_PORT_VLD(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_COMMON_HM_CFG_HMD_PORT_VLD  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_COMMON_HM_CFG_HMD_PORT_VLD(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Various configuration per DSCP
 *
 * \details
 * Register: \a ANA_CL:COMMON:DSCP_CFG
 *
 * @param ri Register: DSCP_CFG (??), 0-63
 */
#define VTSS_ANA_CL_COMMON_DSCP_CFG(ri)      VTSS_IOREG(VTSS_TO_ANA_CL,0x8edf + (ri))

/** 
 * \brief
 * Translated DSCP value if DSCP translation is enabled on the port
 * (ANA_CL:PORT:QOS_CFG.DSCP_TRANSLATE_ENA).
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_DSCP_CFG . DSCP_TRANSLATE_VAL
 */
#define  VTSS_F_ANA_CL_COMMON_DSCP_CFG_DSCP_TRANSLATE_VAL(x)  VTSS_ENCODE_BITFIELD(x,7,6)
#define  VTSS_M_ANA_CL_COMMON_DSCP_CFG_DSCP_TRANSLATE_VAL     VTSS_ENCODE_BITMASK(7,6)
#define  VTSS_X_ANA_CL_COMMON_DSCP_CFG_DSCP_TRANSLATE_VAL(x)  VTSS_EXTRACT_BITFIELD(x,7,6)

/** 
 * \brief
 * QoS class for DSCP value if enabled (ANA_CL:PORT:QOS_CFG.DSCP_QOS_ENA).
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_DSCP_CFG . DSCP_QOS_VAL
 */
#define  VTSS_F_ANA_CL_COMMON_DSCP_CFG_DSCP_QOS_VAL(x)  VTSS_ENCODE_BITFIELD(x,4,3)
#define  VTSS_M_ANA_CL_COMMON_DSCP_CFG_DSCP_QOS_VAL     VTSS_ENCODE_BITMASK(4,3)
#define  VTSS_X_ANA_CL_COMMON_DSCP_CFG_DSCP_QOS_VAL(x)  VTSS_EXTRACT_BITFIELD(x,4,3)

/** 
 * \brief
 * DP level for DSCP value if enabled (ANA_CL:PORT:QOS_CFG.DSCP_DP_ENA).
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_DSCP_CFG . DSCP_DP_VAL
 */
#define  VTSS_F_ANA_CL_COMMON_DSCP_CFG_DSCP_DP_VAL(x)  VTSS_ENCODE_BITFIELD(x,2,2)
#define  VTSS_M_ANA_CL_COMMON_DSCP_CFG_DSCP_DP_VAL     VTSS_ENCODE_BITMASK(2,2)
#define  VTSS_X_ANA_CL_COMMON_DSCP_CFG_DSCP_DP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,2,2)

/** 
 * \brief
 * Set if the DSCP value is selected to be rewritten. This is controlled in
 * ANA_CL:PORT:QOS_CFG.DSCP_REWR_MODE_SEL.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_DSCP_CFG . DSCP_REWR_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_DSCP_CFG_DSCP_REWR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_COMMON_DSCP_CFG_DSCP_REWR_ENA  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_COMMON_DSCP_CFG_DSCP_REWR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * If set, the DSCP value is trusted and can be used for QoS and DP
 * classification.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_DSCP_CFG . DSCP_TRUST_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_DSCP_CFG_DSCP_TRUST_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_COMMON_DSCP_CFG_DSCP_TRUST_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_COMMON_DSCP_CFG_DSCP_TRUST_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Configuration per QoS class and DP level
 *
 * \details
 * Register: \a ANA_CL:COMMON:QOS_MAP_CFG
 *
 * @param ri Register: QOS_MAP_CFG (??), 0-31
 */
#define VTSS_ANA_CL_COMMON_QOS_MAP_CFG(ri)   VTSS_IOREG(VTSS_TO_ANA_CL,0x8f1f + (ri))

/** 
 * \brief
 * Table values for rewriting DSCP values using DP level and QoS class if
 * enabled.
 * Map the frame's DP level and QoS class to a DSCP value. DSCP =
 * QOS_MAP_CFG[8*DP level + QoS class].DSCP_REWR_VAL. This is controlled in
 * ANA_CL:PORT:QOS_CFG.DSCP_REWR_MODE_SEL and
 * ANA_CL::DSCP_CFG.DSCP_REWR_ENA.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_QOS_MAP_CFG . DSCP_REWR_VAL
 */
#define  VTSS_F_ANA_CL_COMMON_QOS_MAP_CFG_DSCP_REWR_VAL(x)  VTSS_ENCODE_BITFIELD(x,4,6)
#define  VTSS_M_ANA_CL_COMMON_QOS_MAP_CFG_DSCP_REWR_VAL     VTSS_ENCODE_BITMASK(4,6)
#define  VTSS_X_ANA_CL_COMMON_QOS_MAP_CFG_DSCP_REWR_VAL(x)  VTSS_EXTRACT_BITFIELD(x,4,6)


/** 
 * \brief MPLS configuration per reserved MPLS label
 *
 * \details
 * This register enabling each of the 16 Reserved MPLS Labels (Label Value
 * < 16) for Skipping.
 * Note: Handling of reserved labels require that the reserved label is
 * within NUM_VLD_LABELS of the CLM entry that has been hit for MLBS or
 * FULL action or that the reserved label is first label for MLBS_REDUCED
 * action. 
 * 
 * The RESERVED LABELS have been assigned the following meaning (RFC 3032).
 * -------------------------------------------------------------------
 * 0: IPv4 Explicit NULL Label
 * 1: Router Alert Label (RAL)
 * 2: IPv6 Explicit NULL Label 
 * 3: Reserved (Implicit NULL Label - Never in stack)
 * 4: (Reserved - Not yet assigned) 
 * 5: (Reserved - Not yet assigned) 
 * 6: (Reserved - Not yet assigned) 
 * 7: (Reserved - Not yet assigned) 
 * 8: (Reserved - Not yet assigned) 
 * 9: (Reserved - Not yet assigned) 
 * 10: (Reserved - Not yet assigned) 
 * 11: (Reserved - Not yet assigned) 
 * 12: (Reserved - Not yet assigned) 
 * 13: Generic Alert Label (GAL)
 * 14: OAM Alert Label (OAL)
 * 15: (Reserved - Not yet assigned) 
 * -------------------------------------------------------------------
 *
 * Register: \a ANA_CL:COMMON:MPLS_RSV_LBL_CFG
 *
 * @param ri Register: MPLS_RSV_LBL_CFG (??), 0-15
 */
#define VTSS_ANA_CL_COMMON_MPLS_RSV_LBL_CFG(ri)  VTSS_IOREG(VTSS_TO_ANA_CL,0x8f3f + (ri))

/** 
 * \brief
 * Enable skipping of reserved label during label extract.
 * 
 * In order for a reserved label to be skipped, either
 * MPLS_RSV_LBL_CFG[<label>].RSVD_LBL_SKIP_ENA
 * or 
 * MPLS_MISC_CFG.CLM_RSVD_LBL_SKIP_ENA[<clm idx>]
 * must be set.

 *
 * \details 
 * 0: Allow reserved label to be part of MPLS label keys
 * 1: Reserved label will be skipped when generating MPLS label keys
 *
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_RSV_LBL_CFG . RSVD_LBL_SKIP_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_RSV_LBL_CFG_RSVD_LBL_SKIP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_COMMON_MPLS_RSV_LBL_CFG_RSVD_LBL_SKIP_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_COMMON_MPLS_RSV_LBL_CFG_RSVD_LBL_SKIP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Miscellaneous CLM configuration per lookup.
 *
 * \details
 * Miscellaneous CLM configuration per lookup.
 *
 * Register: \a ANA_CL:COMMON:CLM_KEY_CFG
 *
 * @param ri Replicator: x_FFL_ANA_CLM_CNT (??), 0-5
 */
#define VTSS_ANA_CL_COMMON_CLM_KEY_CFG(ri)   VTSS_IOREG(VTSS_TO_ANA_CL,0x8f4f + (ri))

/** 
 * \brief
 * Select version of TRI_VID key.
 *
 * \details 
 * 0: Use TRI_VID
 * 1: Use TRI_VID_IDX
 *
 * Field: ::VTSS_ANA_CL_COMMON_CLM_KEY_CFG . CLM_TRI_VID_SEL
 */
#define  VTSS_F_ANA_CL_COMMON_CLM_KEY_CFG_CLM_TRI_VID_SEL(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_COMMON_CLM_KEY_CFG_CLM_TRI_VID_SEL  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_COMMON_CLM_KEY_CFG_CLM_TRI_VID_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Miscellaneous MPLS configuration.
 *
 * \details
 * Miscellaneous MPLS configuration.
 *
 * Register: \a ANA_CL:COMMON:MPLS_MISC_CFG
 */
#define VTSS_ANA_CL_COMMON_MPLS_MISC_CFG     VTSS_IOREG(VTSS_TO_ANA_CL,0x8f55)

/** 
 * \brief
 * G8113_1 Channel type
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_MISC_CFG . G8113_1_ACH_CH_TYPE
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_MISC_CFG_G8113_1_ACH_CH_TYPE(x)  VTSS_ENCODE_BITFIELD(x,16,16)
#define  VTSS_M_ANA_CL_COMMON_MPLS_MISC_CFG_G8113_1_ACH_CH_TYPE     VTSS_ENCODE_BITMASK(16,16)
#define  VTSS_X_ANA_CL_COMMON_MPLS_MISC_CFG_G8113_1_ACH_CH_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,16,16)

/** 
 * \brief
 * Enable skipping of reserved label during label extract.
 * 
 * In order for a reserved label to be skipped, either
 * MPLS_RSV_LBL_CFG[<label>].RSVD_LBL_SKIP_ENA
 * or 
 * MPLS_MISC_CFG.CLM_RSVD_LBL_SKIP_ENA[<clm idx>]
 * must be set.

 *
 * \details 
 * Bit 0: Skip reserved label when generating MPLS label keys for VCAP_CLM
 * lookup #0.
 * Bit 1: Skip reserved label when generating MPLS label keys for VCAP_CLM
 * lookup #1.
 * ...
 *
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_MISC_CFG . CLM_RSVD_LBL_SKIP_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_MISC_CFG_CLM_RSVD_LBL_SKIP_ENA(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_ANA_CL_COMMON_MPLS_MISC_CFG_CLM_RSVD_LBL_SKIP_ENA     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_ANA_CL_COMMON_MPLS_MISC_CFG_CLM_RSVD_LBL_SKIP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,6)


/** 
 * \brief Various MPLS OAM LM configuration
 *
 * \details
 * Register: \a ANA_CL:COMMON:MPLS_LM_CFG
 */
#define VTSS_ANA_CL_COMMON_MPLS_LM_CFG       VTSS_IOREG(VTSS_TO_ANA_CL,0x8f56)

/** 
 * \brief
 * Controls if profile should be part of OAM LM count. 
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_LM_CFG . MPLS_PW_TERM_ERR_LM_CNT_DIS
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_PW_TERM_ERR_LM_CNT_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_PW_TERM_ERR_LM_CNT_DIS  VTSS_BIT(5)
#define  VTSS_X_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_PW_TERM_ERR_LM_CNT_DIS(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * Controls if profile should be part of OAM LM count. 
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_LM_CFG . MPLS_IP_ERR_LM_CNT_DIS
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_IP_ERR_LM_CNT_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_IP_ERR_LM_CNT_DIS  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_IP_ERR_LM_CNT_DIS(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * Controls if profile should be part of OAM LM count. 
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_LM_CFG . MPLS_COMMON_ERR_LM_CNT_DIS
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_COMMON_ERR_LM_CNT_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_COMMON_ERR_LM_CNT_DIS  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_COMMON_ERR_LM_CNT_DIS(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Controls if profile should be part of OAM LM count. 
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_LM_CFG . MPLS_OAM_DEF_LM_CNT_DIS
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_OAM_DEF_LM_CNT_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_OAM_DEF_LM_CNT_DIS  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_OAM_DEF_LM_CNT_DIS(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Controls if profile should be part of OAM LM count. 
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_LM_CFG . MPLS_OAM_ERR_LM_CNT_DIS
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_OAM_ERR_LM_CNT_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_OAM_ERR_LM_CNT_DIS  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_OAM_ERR_LM_CNT_DIS(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Controls if profile should be part of OAM LM count. 
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_LM_CFG . MPLS_G8113_1_NON_OAM_LM_CNT_DIS
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_G8113_1_NON_OAM_LM_CNT_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_G8113_1_NON_OAM_LM_CNT_DIS  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_COMMON_MPLS_LM_CFG_MPLS_G8113_1_NON_OAM_LM_CNT_DIS(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Various MPLS configuration
 *
 * \details
 * Register: \a ANA_CL:COMMON:MPLS_CFG
 */
#define VTSS_ANA_CL_COMMON_MPLS_CFG          VTSS_IOREG(VTSS_TO_ANA_CL,0x8f57)

/** 
 * \brief
 * If set Rsvd label is kept for VCCV4, LSP and SEGMENT OAM.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_CFG . MPLS_OAM_KEEP_GAL_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_MPLS_OAM_KEEP_GAL_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),31,1)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_MPLS_OAM_KEEP_GAL_ENA  VTSS_BIT(31)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_MPLS_OAM_KEEP_GAL_ENA(x)  VTSS_EXTRACT_BITFIELD(x,31,1)

/** 
 * \brief
 * If set only a valid selected TC_VAL by means of VCAP_CLM action TC_LABEL
 * / TC_ENA can be used for looking up the QoS mapping table.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_CFG . MPLS_SEL_TC_ONLY_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_MPLS_SEL_TC_ONLY_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),30,1)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_MPLS_SEL_TC_ONLY_ENA  VTSS_BIT(30)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_MPLS_SEL_TC_ONLY_ENA(x)  VTSS_EXTRACT_BITFIELD(x,30,1)

/** 
 * \brief
 * Selects CPU queue for IP frames received as LSR POP (FWD_TYPE=3) with
 * (nxt_type_after_offset = CW).
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_CFG . CPU_MPLS_IP_TRAFFIC_QU
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_IP_TRAFFIC_QU(x)  VTSS_ENCODE_BITFIELD(x,27,3)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_IP_TRAFFIC_QU     VTSS_ENCODE_BITMASK(27,3)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_IP_TRAFFIC_QU(x)  VTSS_EXTRACT_BITFIELD(x,27,3)

/** 
 * \brief
 * CPU queue when frames are detected as Vccv2 or Vccv3 OAM but without
 * (nxt_type_after_offset = CW) or incorrect ACH.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_CFG . CPU_MPLS_OAM_DEF_QU
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_OAM_DEF_QU(x)  VTSS_ENCODE_BITFIELD(x,24,3)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_OAM_DEF_QU     VTSS_ENCODE_BITMASK(24,3)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_OAM_DEF_QU(x)  VTSS_EXTRACT_BITFIELD(x,24,3)

/** 
 * \brief
 * CPU queue when frames are detected as MPLS MIP OAM.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_CFG . CPU_MPLS_MIP_QU
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_MIP_QU(x)  VTSS_ENCODE_BITFIELD(x,21,3)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_MIP_QU     VTSS_ENCODE_BITMASK(21,3)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_MIP_QU(x)  VTSS_EXTRACT_BITFIELD(x,21,3)

/** 
 * \brief
 * Selects CPU queue when channel type is not 0x8902 and
 * CPU_MPLS_G8113_1_NON_OAM_ENA is set.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_CFG . CPU_MPLS_G8113_1_NON_OAM_QU
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_QU(x)  VTSS_ENCODE_BITFIELD(x,18,3)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_QU     VTSS_ENCODE_BITMASK(18,3)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_QU(x)  VTSS_EXTRACT_BITFIELD(x,18,3)

/** 
 * \brief
 * CPU copy of frames when channel_type check for G8113.1 (MPLS_OAM_FLAVOR)
 * is not 0x8902.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_CFG . CPU_MPLS_G8113_1_NON_OAM_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_ENA  VTSS_BIT(17)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_ENA(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/** 
 * \brief
 * Selects CPU queue when error occured when fwd_type = 3.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_CFG . CPU_MPLS_OAM_MEP_ERR_QU
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_QU(x)  VTSS_ENCODE_BITFIELD(x,14,3)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_QU     VTSS_ENCODE_BITMASK(14,3)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_QU(x)  VTSS_EXTRACT_BITFIELD(x,14,3)

/** 
 * \brief
 * CPU copy of frames when MPLS OAM MEP err occur.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_CFG . CPU_MPLS_OAM_MEP_ERR_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_ENA  VTSS_BIT(13)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/** 
 * \brief
 * Selects CPU queue when error occured when fwd_type = 3.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_CFG . CPU_MPLS_POP_ERR_QU
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_POP_ERR_QU(x)  VTSS_ENCODE_BITFIELD(x,10,3)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_POP_ERR_QU     VTSS_ENCODE_BITMASK(10,3)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_POP_ERR_QU(x)  VTSS_EXTRACT_BITFIELD(x,10,3)

/** 
 * \brief
 * CPU copy of frames when MPLS POP err occur.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_CFG . CPU_MPLS_POP_ERR_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_POP_ERR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_POP_ERR_ENA  VTSS_BIT(9)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_POP_ERR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/** 
 * \brief
 * Selects CPU queue when error occured when fwd_type = 2.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_CFG . CPU_MPLS_SWAP_ERR_QU
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_SWAP_ERR_QU(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_SWAP_ERR_QU     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_SWAP_ERR_QU(x)  VTSS_EXTRACT_BITFIELD(x,6,3)

/** 
 * \brief
 * CPU copy of frames when MPLS swap err occur.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_CFG . CPU_MPLS_SWAP_ERR_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_SWAP_ERR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_SWAP_ERR_ENA  VTSS_BIT(5)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_SWAP_ERR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * CPU termination of frames when termination PW (fwd_type = PW) with iTTL
 * TTL=0.
 * Can be send to CPU controlled through CPU_MPLS_PW_ERR_ENA
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_CFG . CPU_MPLS_PW_TTL0_REDIR_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_PW_TTL0_REDIR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_PW_TTL0_REDIR_ENA  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_PW_TTL0_REDIR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * Selects CPU queue when error occured when fwd_type = PW.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_CFG . CPU_MPLS_PW_ERR_QU
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_PW_ERR_QU(x)  VTSS_ENCODE_BITFIELD(x,1,3)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_PW_ERR_QU     VTSS_ENCODE_BITMASK(1,3)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_PW_ERR_QU(x)  VTSS_EXTRACT_BITFIELD(x,1,3)

/** 
 * \brief
 * CPU copy of frames when termination PW (fwd_type = PW).
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_MPLS_CFG . CPU_MPLS_PW_ERR_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_PW_ERR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_PW_ERR_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_COMMON_MPLS_CFG_CPU_MPLS_PW_ERR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Various MPLS OAM configuration
 *
 * \details
 * Register: \a ANA_CL:COMMON:OAM_CFG
 */
#define VTSS_ANA_CL_COMMON_OAM_CFG           VTSS_IOREG(VTSS_TO_ANA_CL,0x8f58)

/** 
 * \brief
 * Reserved Label used for PW VCCV2 OAM channel.
 * Default is to use (Router Alert Label = 1)
 *
 * \details 
 * Field: ::VTSS_ANA_CL_COMMON_OAM_CFG . VCCV2_LABEL
 */
#define  VTSS_F_ANA_CL_COMMON_OAM_CFG_VCCV2_LABEL(x)  VTSS_ENCODE_BITFIELD(x,1,4)
#define  VTSS_M_ANA_CL_COMMON_OAM_CFG_VCCV2_LABEL     VTSS_ENCODE_BITMASK(1,4)
#define  VTSS_X_ANA_CL_COMMON_OAM_CFG_VCCV2_LABEL(x)  VTSS_EXTRACT_BITFIELD(x,1,4)

/** 
 * \brief
 * Used to enable VCCV2 OAM signalling.
 * If not enabled, VCCV2 signalling can not be configured.
 *
 * \details 
 * 0: Disable VCCV2 signalling
 * 1: Enable VCCV2 signalling
 *
 * Field: ::VTSS_ANA_CL_COMMON_OAM_CFG . VCCV2_ENA
 */
#define  VTSS_F_ANA_CL_COMMON_OAM_CFG_VCCV2_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_COMMON_OAM_CFG_VCCV2_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_COMMON_OAM_CFG_VCCV2_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief MIP_TBL CCM hit me once set control
 *
 * \details
 * Register: \a ANA_CL:COMMON:MIP_CTRL
 */
#define VTSS_ANA_CL_COMMON_MIP_CTRL          VTSS_IOREG(VTSS_TO_ANA_CL,0x8f59)

/** 
 * \brief
 * Set all CCM Hit me once bits. 
 * 
 * Cleared when the access completes.
 * 
 * Ref: ANA_CL:MIP_TBL:CCM_HMO_CTRL
 *
 * \details 
 * 0: Idle
 * 1: Initiate setting all ANA_CL:MIP_TBL:CCM_HMO_CTRL.CCM_COPY_ONCE_ENA
 * where MIP_CCM_INTERVAL_MASK[CCM_HMO_CTRL.CCM_INTERVAL] is set
 * 
 * The bit is cleared upon completion
 *
 * Field: ::VTSS_ANA_CL_COMMON_MIP_CTRL . MIP_CCM_HMO_SET_SHOT
 */
#define  VTSS_F_ANA_CL_COMMON_MIP_CTRL_MIP_CCM_HMO_SET_SHOT(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_COMMON_MIP_CTRL_MIP_CCM_HMO_SET_SHOT  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_COMMON_MIP_CTRL_MIP_CCM_HMO_SET_SHOT(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * Specifies which MIP CCM intervales that will have CCM_COPY_ONCE_ENA set.
 *
 * \details 
 * x0x: Interval is ignored
 * x1x: ANA_CL:MIP_TBL:CCM_HMO_CTRL.CCM_COPY_ONCE_ENA is set where
 * MIP_CCM_INTERVAL_MASK[CCM_HMO_CTRL.CCM_INTERVAL] is set.
 *
 * Field: ::VTSS_ANA_CL_COMMON_MIP_CTRL . MIP_CCM_INTERVAL_MASK
 */
#define  VTSS_F_ANA_CL_COMMON_MIP_CTRL_MIP_CCM_INTERVAL_MASK(x)  VTSS_ENCODE_BITFIELD(x,0,4)
#define  VTSS_M_ANA_CL_COMMON_MIP_CTRL_MIP_CCM_INTERVAL_MASK     VTSS_ENCODE_BITMASK(0,4)
#define  VTSS_X_ANA_CL_COMMON_MIP_CTRL_MIP_CCM_INTERVAL_MASK(x)  VTSS_EXTRACT_BITFIELD(x,0,4)

/**
 * Register Group: \a ANA_CL:MPLS_PROFILE
 *
 * Configuriong of profiles used for MPLS traffic exception handling
 */


/** 
 * \brief Generalized MPLS exception handling 
 *
 * \details
 * This register allows exception handling of reserved MPLS labels and IP
 * control protocols.
 *
 * Register: \a ANA_CL:MPLS_PROFILE:PROFILE_CFG
 *
 * @param gi Register: MPLS_PROFILE (??), 0-17
 */
#define VTSS_ANA_CL_MPLS_PROFILE_PROFILE_CFG(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8f5a,gi,1,0,0)

/** 
 * \brief
 * Controls if profile traffic should be part of OAM LM count. 
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MPLS_PROFILE_PROFILE_CFG . LM_CNT_DIS
 */
#define  VTSS_F_ANA_CL_MPLS_PROFILE_PROFILE_CFG_LM_CNT_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_ANA_CL_MPLS_PROFILE_PROFILE_CFG_LM_CNT_DIS  VTSS_BIT(19)
#define  VTSS_X_ANA_CL_MPLS_PROFILE_PROFILE_CFG_LM_CNT_DIS(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/** 
 * \brief
 * Controls if profile traffic should be normalized according to normal
 * action handling: nxt_normalize. 
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MPLS_PROFILE_PROFILE_CFG . NORMALIZE_DIS
 */
#define  VTSS_F_ANA_CL_MPLS_PROFILE_PROFILE_CFG_NORMALIZE_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_ANA_CL_MPLS_PROFILE_PROFILE_CFG_NORMALIZE_DIS  VTSS_BIT(18)
#define  VTSS_X_ANA_CL_MPLS_PROFILE_PROFILE_CFG_NORMALIZE_DIS(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/** 
 * \brief
 * Controls S2 custom rule selection. 
 *
 * \details 
 * Bit 0: Selects custom key to use (0: CUSTOM_1, 1: CUSTOM_2)
 * Bit 1: Enables custom key for first lookup
 * Bit 2: Enables custom key for second lookup
 *
 * Field: ::VTSS_ANA_CL_MPLS_PROFILE_PROFILE_CFG . CUSTOM_ACE_ENA
 */
#define  VTSS_F_ANA_CL_MPLS_PROFILE_PROFILE_CFG_CUSTOM_ACE_ENA(x)  VTSS_ENCODE_BITFIELD(x,15,3)
#define  VTSS_M_ANA_CL_MPLS_PROFILE_PROFILE_CFG_CUSTOM_ACE_ENA     VTSS_ENCODE_BITMASK(15,3)
#define  VTSS_X_ANA_CL_MPLS_PROFILE_PROFILE_CFG_CUSTOM_ACE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,15,3)

/** 
 * \brief
 * Controls Protocol layer (frame_type) at frame pointer position after
 * update PROFILE_CFG.NXT_NORM_W16_OFFSET. 
 *
 * \details 
 * 0: ETH  - Frame pointer points to start of DMAC.
 * 1: CW (IP / MPLS PW CW / MPLS ACH) - Frame pointer points to MPLS CW/ACH
 * or IP version.
 * 2: MPLS - Frame pointer points to MPLS label.
 * 3: DATA -"Raw" data, i.e. unknown protocol type.
 *
 * Field: ::VTSS_ANA_CL_MPLS_PROFILE_PROFILE_CFG . NXT_TYPE_AFTER_OFFSET
 */
#define  VTSS_F_ANA_CL_MPLS_PROFILE_PROFILE_CFG_NXT_TYPE_AFTER_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,13,2)
#define  VTSS_M_ANA_CL_MPLS_PROFILE_PROFILE_CFG_NXT_TYPE_AFTER_OFFSET     VTSS_ENCODE_BITMASK(13,2)
#define  VTSS_X_ANA_CL_MPLS_PROFILE_PROFILE_CFG_NXT_TYPE_AFTER_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,13,2)

/** 
 * \brief
 * Determines frame pointer movement.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MPLS_PROFILE_PROFILE_CFG . NXT_NORM_W16_OFFSET
 */
#define  VTSS_F_ANA_CL_MPLS_PROFILE_PROFILE_CFG_NXT_NORM_W16_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,9,4)
#define  VTSS_M_ANA_CL_MPLS_PROFILE_PROFILE_CFG_NXT_NORM_W16_OFFSET     VTSS_ENCODE_BITMASK(9,4)
#define  VTSS_X_ANA_CL_MPLS_PROFILE_PROFILE_CFG_NXT_NORM_W16_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,9,4)

/** 
 * \brief
 * Determines the next CLM lookup. Could also specify no further CLM
 * lookups
 *
 * \details 
 * 0: no overrule
 * 2: SGL_MLBS
 * 3: DBL_MLBS
 * 4: TRI_MLBS
 * 12: CUSTOM1
 * 13: CUSTOM2
 * 14: CUSTOM4
 * 15: No Lookup
 * other: reserved
 *
 * Field: ::VTSS_ANA_CL_MPLS_PROFILE_PROFILE_CFG . NXT_KEY_TYPE
 */
#define  VTSS_F_ANA_CL_MPLS_PROFILE_PROFILE_CFG_NXT_KEY_TYPE(x)  VTSS_ENCODE_BITFIELD(x,5,4)
#define  VTSS_M_ANA_CL_MPLS_PROFILE_PROFILE_CFG_NXT_KEY_TYPE     VTSS_ENCODE_BITMASK(5,4)
#define  VTSS_X_ANA_CL_MPLS_PROFILE_PROFILE_CFG_NXT_KEY_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,5,4)

/** 
 * \brief
 * CPU forward configuration per profile.
 *
 * \details 
 * 0: Normal forward
 * 1: Enable redirection to CPU queue: PROFILE_CFG.CPU_QU
 * 2: Enable copy to CPU queue: PROFILE_CFG.CPU_QU
 * 3: Discard the frame
 *
 * Field: ::VTSS_ANA_CL_MPLS_PROFILE_PROFILE_CFG . FWD_SEL
 */
#define  VTSS_F_ANA_CL_MPLS_PROFILE_PROFILE_CFG_FWD_SEL(x)  VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_ANA_CL_MPLS_PROFILE_PROFILE_CFG_FWD_SEL     VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_ANA_CL_MPLS_PROFILE_PROFILE_CFG_FWD_SEL(x)  VTSS_EXTRACT_BITFIELD(x,3,2)

/** 
 * \brief
 * If the frame is forwarded to the CPU (via PROFILE_CFG.FWD_SEL), it will
 * be forwarded to the CPU queue configured in this field.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MPLS_PROFILE_PROFILE_CFG . CPU_QU
 */
#define  VTSS_F_ANA_CL_MPLS_PROFILE_PROFILE_CFG_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_CL_MPLS_PROFILE_PROFILE_CFG_CPU_QU     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_CL_MPLS_PROFILE_PROFILE_CFG_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

/**
 * Register Group: \a ANA_CL:MIP_TBL
 *
 * MIP table
 */


/** 
 * \brief MIP configuration
 *
 * \details
 * Register: \a ANA_CL:MIP_TBL:MIP_CFG
 *
 * @param gi Replicator: x_FFL_ANA_NUM_MIP_TBL (??), 0-1023
 */
#define VTSS_ANA_CL_MIP_TBL_MIP_CFG(gi)      VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x4000,gi,8,0,0)

/** 
 * \brief
 * MEL value for the MIP.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MIP_TBL_MIP_CFG . MEL_VAL
 */
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_MEL_VAL(x)  VTSS_ENCODE_BITFIELD(x,19,3)
#define  VTSS_M_ANA_CL_MIP_TBL_MIP_CFG_MEL_VAL     VTSS_ENCODE_BITMASK(19,3)
#define  VTSS_X_ANA_CL_MIP_TBL_MIP_CFG_MEL_VAL(x)  VTSS_EXTRACT_BITFIELD(x,19,3)

/** 
 * \brief
 * If set, OAM Y.1731 CCM frames with the correct encapsulation and the
 * correct MEL are copied to the CPU.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MIP_TBL_MIP_CFG . CCM_COPY_ENA
 */
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_CCM_COPY_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_ANA_CL_MIP_TBL_MIP_CFG_CCM_COPY_ENA  VTSS_BIT(18)
#define  VTSS_X_ANA_CL_MIP_TBL_MIP_CFG_CCM_COPY_ENA(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/** 
 * \brief
 * If set, OAM Y.1731 LBM frames with the correct encapsulation, the
 * correct MEL, and the correct destination MAC address are redirected to
 * the CPU.

 *
 * \details 
 * Field: ::VTSS_ANA_CL_MIP_TBL_MIP_CFG . LBM_REDIR_ENA
 */
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_LBM_REDIR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_ANA_CL_MIP_TBL_MIP_CFG_LBM_REDIR_ENA  VTSS_BIT(17)
#define  VTSS_X_ANA_CL_MIP_TBL_MIP_CFG_LBM_REDIR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/** 
 * \brief
 * If set, OAM Y.1731 LTM frames with the correct encapsulation and the
 * correct MEL are redirected to the CPU.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MIP_TBL_MIP_CFG . LTM_REDIR_ENA
 */
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_LTM_REDIR_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_ANA_CL_MIP_TBL_MIP_CFG_LTM_REDIR_ENA  VTSS_BIT(16)
#define  VTSS_X_ANA_CL_MIP_TBL_MIP_CFG_LTM_REDIR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/** 
 * \brief
 * Handling of OAM Y.1731 frames with OpCode=RAPS, correct encapsulation,
 * and correct MEL.
 *
 * \details 
 * 
 * 0: No handling
 * 1: Copy to CPU
 * 2: Redirect to CPU
 * 3: Discard
 *
 * Field: ::VTSS_ANA_CL_MIP_TBL_MIP_CFG . RAPS_CFG
 */
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_RAPS_CFG(x)  VTSS_ENCODE_BITFIELD(x,14,2)
#define  VTSS_M_ANA_CL_MIP_TBL_MIP_CFG_RAPS_CFG     VTSS_ENCODE_BITMASK(14,2)
#define  VTSS_X_ANA_CL_MIP_TBL_MIP_CFG_RAPS_CFG(x)  VTSS_EXTRACT_BITFIELD(x,14,2)

/** 
 * \brief
 * Generic Opcode. See GENERIC_OPCODE_CFG.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MIP_TBL_MIP_CFG . GENERIC_OPCODE_VAL
 */
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_GENERIC_OPCODE_VAL(x)  VTSS_ENCODE_BITFIELD(x,6,8)
#define  VTSS_M_ANA_CL_MIP_TBL_MIP_CFG_GENERIC_OPCODE_VAL     VTSS_ENCODE_BITMASK(6,8)
#define  VTSS_X_ANA_CL_MIP_TBL_MIP_CFG_GENERIC_OPCODE_VAL(x)  VTSS_EXTRACT_BITFIELD(x,6,8)

/** 
 * \brief
 * Handling of OAM Y.1731 frames with OpCode=GENERIC_OPCODE_VAL, correct
 * encapsulation, and correct MEL.
 *
 * \details 
 * 
 * 0: No handling
 * 1: Copy to CPU
 * 2: Redirect to CPU
 * 3: Discard
 *
 * Field: ::VTSS_ANA_CL_MIP_TBL_MIP_CFG . GENERIC_OPCODE_CFG
 */
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_GENERIC_OPCODE_CFG(x)  VTSS_ENCODE_BITFIELD(x,4,2)
#define  VTSS_M_ANA_CL_MIP_TBL_MIP_CFG_GENERIC_OPCODE_CFG     VTSS_ENCODE_BITMASK(4,2)
#define  VTSS_X_ANA_CL_MIP_TBL_MIP_CFG_GENERIC_OPCODE_CFG(x)  VTSS_EXTRACT_BITFIELD(x,4,2)

/** 
 * \brief
 * CPU extraction queue when frame is forwarded to CPU.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MIP_TBL_MIP_CFG . CPU_MIP_QU
 */
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_CPU_MIP_QU(x)  VTSS_ENCODE_BITFIELD(x,1,3)
#define  VTSS_M_ANA_CL_MIP_TBL_MIP_CFG_CPU_MIP_QU     VTSS_ENCODE_BITMASK(1,3)
#define  VTSS_X_ANA_CL_MIP_TBL_MIP_CFG_CPU_MIP_QU(x)  VTSS_EXTRACT_BITFIELD(x,1,3)

/** 
 * \brief
 * MIP location.
 *
 * \details 
 * 0: ANA_IN_MIP
 * 1: ANA_OU_MIP
 *
 * Field: ::VTSS_ANA_CL_MIP_TBL_MIP_CFG . PIPELINE_PT
 */
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CFG_PIPELINE_PT(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_MIP_TBL_MIP_CFG_PIPELINE_PT  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_MIP_TBL_MIP_CFG_PIPELINE_PT(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Allows sending a single CCM frame to CPU
 *
 * \details
 * Register: \a ANA_CL:MIP_TBL:CCM_HMO_CTRL
 *
 * @param gi Replicator: x_FFL_ANA_NUM_MIP_TBL (??), 0-1023
 */
#define VTSS_ANA_CL_MIP_TBL_CCM_HMO_CTRL(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x4000,gi,8,0,1)

/** 
 * \brief
 * Interval used for setting CCM_COPY_ONCE_ENA based on
 * ANA_CL::MIP_CTRL.MIP_CCM_HMO_SET_SHOT.
 * 
 * CCM_COPY_ONCE_ENA are only set by hardware if
 * MIP_CCM_INTERVAL_MASK[CCM_HMO_CTRL.CCM_INTERVAL] is set
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MIP_TBL_CCM_HMO_CTRL . CCM_INTERVAL
 */
#define  VTSS_F_ANA_CL_MIP_TBL_CCM_HMO_CTRL_CCM_INTERVAL(x)  VTSS_ENCODE_BITFIELD(x,1,2)
#define  VTSS_M_ANA_CL_MIP_TBL_CCM_HMO_CTRL_CCM_INTERVAL     VTSS_ENCODE_BITMASK(1,2)
#define  VTSS_X_ANA_CL_MIP_TBL_CCM_HMO_CTRL_CCM_INTERVAL(x)  VTSS_EXTRACT_BITFIELD(x,1,2)

/** 
 * \brief
 * Send the next received CCM frame to CPU. Cleared by HW when a CPU copy
 * has been send to CPU
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MIP_TBL_CCM_HMO_CTRL . CCM_COPY_ONCE_ENA
 */
#define  VTSS_F_ANA_CL_MIP_TBL_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_MIP_TBL_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_MIP_TBL_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Controls classified VID check
 *
 * \details
 * Register: \a ANA_CL:MIP_TBL:MIP_CL_VID_CTRL
 *
 * @param gi Replicator: x_FFL_ANA_NUM_MIP_TBL (??), 0-1023
 */
#define VTSS_ANA_CL_MIP_TBL_MIP_CL_VID_CTRL(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x4000,gi,8,0,2)

/** 
 * \brief
 * Required outer VID to identify frame as MIP.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MIP_TBL_MIP_CL_VID_CTRL . VID_VAL
 */
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CL_VID_CTRL_VID_VAL(x)  VTSS_ENCODE_BITFIELD(x,2,12)
#define  VTSS_M_ANA_CL_MIP_TBL_MIP_CL_VID_CTRL_VID_VAL     VTSS_ENCODE_BITMASK(2,12)
#define  VTSS_X_ANA_CL_MIP_TBL_MIP_CL_VID_CTRL_VID_VAL(x)  VTSS_EXTRACT_BITFIELD(x,2,12)

/** 
 * \brief
 * Check of VID to match before frame is accepted as MIP.
 *
 * \details 
 * 0: VID check is disabled. Frame is always accepted.
 * 1: Accept untagged frames. Tagged frames are not accepted.
 * 2: Accept tagged frames with outer VID = VID_VAL. Untagged frames are
 * not accepted.
 * 3: Accept untagged frames or tagged frames with outer VID = VID_VAL
 *
 * Field: ::VTSS_ANA_CL_MIP_TBL_MIP_CL_VID_CTRL . VID_SEL
 */
#define  VTSS_F_ANA_CL_MIP_TBL_MIP_CL_VID_CTRL_VID_SEL(x)  VTSS_ENCODE_BITFIELD(x,0,2)
#define  VTSS_M_ANA_CL_MIP_TBL_MIP_CL_VID_CTRL_VID_SEL     VTSS_ENCODE_BITMASK(0,2)
#define  VTSS_X_ANA_CL_MIP_TBL_MIP_CL_VID_CTRL_VID_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0,2)


/** 
 * \brief MAC address - bits 47:32
 *
 * \details
 * Register: \a ANA_CL:MIP_TBL:LBM_MAC_HIGH
 *
 * @param gi Replicator: x_FFL_ANA_NUM_MIP_TBL (??), 0-1023
 */
#define VTSS_ANA_CL_MIP_TBL_LBM_MAC_HIGH(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x4000,gi,8,0,3)

/** 
 * \brief
 * Destination MAC address bits 47:32 used for LBM. If LBM_MAC_HIGH = 0 and
 * LBM_MAC_LOW = 0, the MAC address check for LBM frames is disabled.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MIP_TBL_LBM_MAC_HIGH . LBM_MAC_HIGH
 */
#define  VTSS_F_ANA_CL_MIP_TBL_LBM_MAC_HIGH_LBM_MAC_HIGH(x)  VTSS_ENCODE_BITFIELD(x,0,16)
#define  VTSS_M_ANA_CL_MIP_TBL_LBM_MAC_HIGH_LBM_MAC_HIGH     VTSS_ENCODE_BITMASK(0,16)
#define  VTSS_X_ANA_CL_MIP_TBL_LBM_MAC_HIGH_LBM_MAC_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,0,16)


/** 
 * \brief MAC address configuration - bits 31:0
 *
 * \details
 * Register: \a ANA_CL:MIP_TBL:LBM_MAC_LOW
 *
 * @param gi Replicator: x_FFL_ANA_NUM_MIP_TBL (??), 0-1023
 */
#define VTSS_ANA_CL_MIP_TBL_LBM_MAC_LOW(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x4000,gi,8,0,4)

/** 
 * \brief
 * Destination MAC address bit 31:0 used for LBM. See LBM_MAC_HIGH.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MIP_TBL_LBM_MAC_LOW . LBM_MAC_LOW
 */
#define  VTSS_F_ANA_CL_MIP_TBL_LBM_MAC_LOW_LBM_MAC_LOW(x)  (x)
#define  VTSS_M_ANA_CL_MIP_TBL_LBM_MAC_LOW_LBM_MAC_LOW     0xffffffff
#define  VTSS_X_ANA_CL_MIP_TBL_LBM_MAC_LOW_LBM_MAC_LOW(x)  (x)

/**
 * Register Group: \a ANA_CL:L2CP_TBL
 *
 * L2CP table
 */


/** 
 * \brief L2CP table entry
 *
 * \details
 * Register: \a ANA_CL:L2CP_TBL:L2CP_ENTRY_CFG
 *
 * @param gi Replicator: x_FFL_ANA_NUM_L2CP_TBL_X_ADDR (??), 0-3743
 */
#define VTSS_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8000,gi,1,0,0)

/** 
 * \brief
 * COS ID for L2CP frame.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG . COSID_VAL
 */
#define  VTSS_F_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_COSID_VAL(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_COSID_VAL     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_COSID_VAL(x)  VTSS_EXTRACT_BITFIELD(x,6,3)

/** 
 * \brief
 * Enable use of COSID_VAL as COS ID.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG . COSID_ENA
 */
#define  VTSS_F_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_COSID_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_COSID_ENA  VTSS_BIT(5)
#define  VTSS_X_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_COSID_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * CPU forward configuration for L2CP frame.
 *
 * \details 
 * 0: Normal forward
 * 1: Enable redirection to CPU queue
 * 2: Enable copy to CPU queue
 * 3: Discard the frame
 *
 * Field: ::VTSS_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG . CPU_FWD_CFG
 */
#define  VTSS_F_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_CPU_FWD_CFG(x)  VTSS_ENCODE_BITFIELD(x,3,2)
#define  VTSS_M_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_CPU_FWD_CFG     VTSS_ENCODE_BITMASK(3,2)
#define  VTSS_X_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_CPU_FWD_CFG(x)  VTSS_EXTRACT_BITFIELD(x,3,2)

/** 
 * \brief
 * CPU extraction queue for L2CP frame copied or redirected to CPU by
 * CPU_FWD_CFG.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG . CPU_L2CP_QU
 */
#define  VTSS_F_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_CPU_L2CP_QU(x)  VTSS_ENCODE_BITFIELD(x,0,3)
#define  VTSS_M_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_CPU_L2CP_QU     VTSS_ENCODE_BITMASK(0,3)
#define  VTSS_X_ANA_CL_L2CP_TBL_L2CP_ENTRY_CFG_CPU_L2CP_QU(x)  VTSS_EXTRACT_BITFIELD(x,0,3)

/**
 * Register Group: \a ANA_CL:MAP_TBL
 *
 * QoS mapping table
 */


/** 
 * \brief Configures which entry fields to use if row is matched
 *
 * \details
 * Register: \a ANA_CL:MAP_TBL:SET_CTRL
 *
 * @param gi Replicator: x_FFL_ANA_NUM_MAP_TBL (??), 0-511
 */
#define VTSS_ANA_CL_MAP_TBL_SET_CTRL(gi)     VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x6000,gi,16,0,0)

/** 
 * \brief
 * If set, PATH_COSID_VAL and PATH_COLOR_VAL are used if the entry is
 * matched.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_SET_CTRL . PATH_ENA
 */
#define  VTSS_F_ANA_CL_MAP_TBL_SET_CTRL_PATH_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_ANA_CL_MAP_TBL_SET_CTRL_PATH_ENA  VTSS_BIT(7)
#define  VTSS_X_ANA_CL_MAP_TBL_SET_CTRL_PATH_ENA(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/** 
 * \brief
 * If set, TC_VAL replaces the classified TC bits if the entry is matched.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_SET_CTRL . TC_ENA
 */
#define  VTSS_F_ANA_CL_MAP_TBL_SET_CTRL_TC_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_CL_MAP_TBL_SET_CTRL_TC_ENA  VTSS_BIT(6)
#define  VTSS_X_ANA_CL_MAP_TBL_SET_CTRL_TC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * If set, DP_VAL replaces the classified DP level if the entry is matched.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_SET_CTRL . DP_ENA
 */
#define  VTSS_F_ANA_CL_MAP_TBL_SET_CTRL_DP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_CL_MAP_TBL_SET_CTRL_DP_ENA  VTSS_BIT(5)
#define  VTSS_X_ANA_CL_MAP_TBL_SET_CTRL_DP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * If set, COSID_VAL replaces the classified COS ID if the entry is
 * matched.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_SET_CTRL . COSID_ENA
 */
#define  VTSS_F_ANA_CL_MAP_TBL_SET_CTRL_COSID_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_MAP_TBL_SET_CTRL_COSID_ENA  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_MAP_TBL_SET_CTRL_COSID_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * If set, QOS_VAL replaces the classified QoS class if the entry is
 * matched.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_SET_CTRL . QOS_ENA
 */
#define  VTSS_F_ANA_CL_MAP_TBL_SET_CTRL_QOS_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_MAP_TBL_SET_CTRL_QOS_ENA  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_MAP_TBL_SET_CTRL_QOS_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * If set, DEI_VAL replaces the classified DEI value if the entry is
 * matched.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_SET_CTRL . DEI_ENA
 */
#define  VTSS_F_ANA_CL_MAP_TBL_SET_CTRL_DEI_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_MAP_TBL_SET_CTRL_DEI_ENA  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_MAP_TBL_SET_CTRL_DEI_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * If set, PCP_VAL replaces the classified PCP value if the entry is
 * matched.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_SET_CTRL . PCP_ENA
 */
#define  VTSS_F_ANA_CL_MAP_TBL_SET_CTRL_PCP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_MAP_TBL_SET_CTRL_PCP_ENA  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_MAP_TBL_SET_CTRL_PCP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * If set, DSCP_VAL replaces the classified DSCP value if the entry is
 * matched.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_SET_CTRL . DSCP_ENA
 */
#define  VTSS_F_ANA_CL_MAP_TBL_SET_CTRL_DSCP_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_MAP_TBL_SET_CTRL_DSCP_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_MAP_TBL_SET_CTRL_DSCP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Entry in mapping table
 *
 * \details
 * Register: \a ANA_CL:MAP_TBL:MAP_ENTRY
 *
 * @param gi Replicator: x_FFL_ANA_NUM_MAP_TBL (??), 0-511
 * @param ri Register: MAP_ENTRY (??), 0-7
 */
#define VTSS_ANA_CL_MAP_TBL_MAP_ENTRY(gi,ri)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x6000,gi,16,ri,1)

/** 
 * \brief
 * Disable forwarding for frames hitting this entry.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_MAP_ENTRY . FWD_DIS
 */
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_FWD_DIS(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_ANA_CL_MAP_TBL_MAP_ENTRY_FWD_DIS  VTSS_BIT(25)
#define  VTSS_X_ANA_CL_MAP_TBL_MAP_ENTRY_FWD_DIS(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/** 
 * \brief
 * Path color value used by OAM MEP.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_MAP_ENTRY . PATH_COLOR_VAL
 */
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_PATH_COLOR_VAL(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_ANA_CL_MAP_TBL_MAP_ENTRY_PATH_COLOR_VAL  VTSS_BIT(24)
#define  VTSS_X_ANA_CL_MAP_TBL_MAP_ENTRY_PATH_COLOR_VAL(x)  VTSS_EXTRACT_BITFIELD(x,24,1)

/** 
 * \brief
 * Path COS ID used by OAM MEP.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_MAP_ENTRY . PATH_COSID_VAL
 */
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_PATH_COSID_VAL(x)  VTSS_ENCODE_BITFIELD(x,21,3)
#define  VTSS_M_ANA_CL_MAP_TBL_MAP_ENTRY_PATH_COSID_VAL     VTSS_ENCODE_BITMASK(21,3)
#define  VTSS_X_ANA_CL_MAP_TBL_MAP_ENTRY_PATH_COSID_VAL(x)  VTSS_EXTRACT_BITFIELD(x,21,3)

/** 
 * \brief
 * TC bits. The classified TC bits are set to TC_VAL if SET_CTRL.TC_ENA is
 * set.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_MAP_ENTRY . TC_VAL
 */
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_TC_VAL(x)  VTSS_ENCODE_BITFIELD(x,18,3)
#define  VTSS_M_ANA_CL_MAP_TBL_MAP_ENTRY_TC_VAL     VTSS_ENCODE_BITMASK(18,3)
#define  VTSS_X_ANA_CL_MAP_TBL_MAP_ENTRY_TC_VAL(x)  VTSS_EXTRACT_BITFIELD(x,18,3)

/** 
 * \brief
 * Drop precedence level. The classified DP level is set to DP_VAL if
 * SET_CTRL.DP_ENA is set.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_MAP_ENTRY . DP_VAL
 */
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_DP_VAL(x)  VTSS_ENCODE_BITFIELD(x,16,2)
#define  VTSS_M_ANA_CL_MAP_TBL_MAP_ENTRY_DP_VAL     VTSS_ENCODE_BITMASK(16,2)
#define  VTSS_X_ANA_CL_MAP_TBL_MAP_ENTRY_DP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,16,2)

/** 
 * \brief
 * COS ID. The classified COS ID is set to COSID_VAL if SET_CTRL.COSID_ENA
 * is set.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_MAP_ENTRY . COSID_VAL
 */
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_COSID_VAL(x)  VTSS_ENCODE_BITFIELD(x,13,3)
#define  VTSS_M_ANA_CL_MAP_TBL_MAP_ENTRY_COSID_VAL     VTSS_ENCODE_BITMASK(13,3)
#define  VTSS_X_ANA_CL_MAP_TBL_MAP_ENTRY_COSID_VAL(x)  VTSS_EXTRACT_BITFIELD(x,13,3)

/** 
 * \brief
 * QoS class. The classified QoS class is set to QOS_VAL if
 * SET_CTRL.QOS_ENA is set.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_MAP_ENTRY . QOS_VAL
 */
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_QOS_VAL(x)  VTSS_ENCODE_BITFIELD(x,10,3)
#define  VTSS_M_ANA_CL_MAP_TBL_MAP_ENTRY_QOS_VAL     VTSS_ENCODE_BITMASK(10,3)
#define  VTSS_X_ANA_CL_MAP_TBL_MAP_ENTRY_QOS_VAL(x)  VTSS_EXTRACT_BITFIELD(x,10,3)

/** 
 * \brief
 * DEI value. The classified DEI is set to DEI_VAL if SET_CTRL.DEI_ENA is
 * set.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_MAP_ENTRY . DEI_VAL
 */
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_DEI_VAL(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_ANA_CL_MAP_TBL_MAP_ENTRY_DEI_VAL  VTSS_BIT(9)
#define  VTSS_X_ANA_CL_MAP_TBL_MAP_ENTRY_DEI_VAL(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/** 
 * \brief
 * PCP value. The classified PCP is set to PCP_VAL if SET_CTRL.PCP_ENA is
 * set.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_MAP_ENTRY . PCP_VAL
 */
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_PCP_VAL(x)  VTSS_ENCODE_BITFIELD(x,6,3)
#define  VTSS_M_ANA_CL_MAP_TBL_MAP_ENTRY_PCP_VAL     VTSS_ENCODE_BITMASK(6,3)
#define  VTSS_X_ANA_CL_MAP_TBL_MAP_ENTRY_PCP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,6,3)

/** 
 * \brief
 * DSCP value. The classified DSCP is set to DSCP_VAL if SET_CTRL.DSCP_ENA
 * is set.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_MAP_TBL_MAP_ENTRY . DSCP_VAL
 */
#define  VTSS_F_ANA_CL_MAP_TBL_MAP_ENTRY_DSCP_VAL(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_ANA_CL_MAP_TBL_MAP_ENTRY_DSCP_VAL     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_ANA_CL_MAP_TBL_MAP_ENTRY_DSCP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0,6)

/**
 * Register Group: \a ANA_CL:IPT
 *
 * Ingress Protection Table
 */


/** 
 * \brief ISDX configuration
 *
 * \details
 * Register: \a ANA_CL:IPT:ISDX_CFG
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_SDX (??), 0-4095
 */
#define VTSS_ANA_CL_IPT_ISDX_CFG(gi)         VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x0,gi,4,0,0)

/** 
 * \brief
 * MIP table index. The index is used when enabled by VCAP_CLM action
 * MIP_SEL and selects which MIP table entry to use (ANA_CL:MIP_TBL).
 *
 * \details 
 * Field: ::VTSS_ANA_CL_IPT_ISDX_CFG . MIP_IDX
 */
#define  VTSS_F_ANA_CL_IPT_ISDX_CFG_MIP_IDX(x)  VTSS_ENCODE_BITFIELD(x,6,10)
#define  VTSS_M_ANA_CL_IPT_ISDX_CFG_MIP_IDX     VTSS_ENCODE_BITMASK(6,10)
#define  VTSS_X_ANA_CL_IPT_ISDX_CFG_MIP_IDX(x)  VTSS_EXTRACT_BITFIELD(x,6,10)

/** 
 * \brief
 * The index selects which profile in the Layer-2 control protocol table to
 * use (ANA_CL:L2CP_TBL).
 *
 * \details 
 * 0: Disable use of L2CP_IDX. Default port-based index used instead.
 * >0: L2CP_IDX selects the L2CP profile to use.
 *
 * Field: ::VTSS_ANA_CL_IPT_ISDX_CFG . L2CP_IDX
 */
#define  VTSS_F_ANA_CL_IPT_ISDX_CFG_L2CP_IDX(x)  VTSS_ENCODE_BITFIELD(x,0,6)
#define  VTSS_M_ANA_CL_IPT_ISDX_CFG_L2CP_IDX     VTSS_ENCODE_BITMASK(0,6)
#define  VTSS_X_ANA_CL_IPT_ISDX_CFG_L2CP_IDX(x)  VTSS_EXTRACT_BITFIELD(x,0,6)


/** 
 * \brief Virtual Switching Instance configuration
 *
 * \details
 * Register: \a ANA_CL:IPT:VSI_CFG
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_SDX (??), 0-4095
 */
#define VTSS_ANA_CL_IPT_VSI_CFG(gi)          VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x0,gi,4,0,1)

/** 
 * \brief
 * Virtual Switching Instance used if VSI_ENA is set. 
 *
 * \details 
 * Field: ::VTSS_ANA_CL_IPT_VSI_CFG . VSI_VAL
 */
#define  VTSS_F_ANA_CL_IPT_VSI_CFG_VSI_VAL(x)  VTSS_ENCODE_BITFIELD(x,1,10)
#define  VTSS_M_ANA_CL_IPT_VSI_CFG_VSI_VAL     VTSS_ENCODE_BITMASK(1,10)
#define  VTSS_X_ANA_CL_IPT_VSI_CFG_VSI_VAL(x)  VTSS_EXTRACT_BITFIELD(x,1,10)

/** 
 * \brief
 * Configures if learning and forwarding is based on VLAN or Virtual
 * Switching Instance.
 * 
 * If VSI_ENA=1, then the following entry is used for lookup in
 * ANA_L3:VLAN:
 *   ANA_L3:VLAN[vsi_val + 4096]
 * i.e. the upper 1K entries in ANA_L3:VLAN are "VSI entries". 
 *
 * \details 
 * 0: Use classified VID for lookup in VLAN table
 * 1: Use VSI for lookup in VLAN table
 *
 * Field: ::VTSS_ANA_CL_IPT_VSI_CFG . VSI_ENA
 */
#define  VTSS_F_ANA_CL_IPT_VSI_CFG_VSI_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_IPT_VSI_CFG_VSI_ENA    VTSS_BIT(0)
#define  VTSS_X_ANA_CL_IPT_VSI_CFG_VSI_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief OAM MEP configuration
 *
 * \details
 * Register: \a ANA_CL:IPT:OAM_MEP_CFG
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_SDX (??), 0-4095
 */
#define VTSS_ANA_CL_IPT_OAM_MEP_CFG(gi)      VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x0,gi,4,0,2)

/** 
 * \brief
 * VOE index.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_IPT_OAM_MEP_CFG . MEP_IDX
 */
#define  VTSS_F_ANA_CL_IPT_OAM_MEP_CFG_MEP_IDX(x)  VTSS_ENCODE_BITFIELD(x,2,10)
#define  VTSS_M_ANA_CL_IPT_OAM_MEP_CFG_MEP_IDX     VTSS_ENCODE_BITMASK(2,10)
#define  VTSS_X_ANA_CL_IPT_OAM_MEP_CFG_MEP_IDX(x)  VTSS_EXTRACT_BITFIELD(x,2,10)

/** 
 * \brief
 * Enable use of MEP_IDX for selecting which VOE to use for EVC OAM
 * processing.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_IPT_OAM_MEP_CFG . MEP_IDX_ENA
 */
#define  VTSS_F_ANA_CL_IPT_OAM_MEP_CFG_MEP_IDX_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_IPT_OAM_MEP_CFG_MEP_IDX_ENA  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_IPT_OAM_MEP_CFG_MEP_IDX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Force selected VOE to handle all frames as data.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_IPT_OAM_MEP_CFG . INDEPENDENT_MEL_ENA
 */
#define  VTSS_F_ANA_CL_IPT_OAM_MEP_CFG_INDEPENDENT_MEL_ENA(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_IPT_OAM_MEP_CFG_INDEPENDENT_MEL_ENA  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_IPT_OAM_MEP_CFG_INDEPENDENT_MEL_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Ingress Protection Configuration
 *
 * \details
 * Register: \a ANA_CL:IPT:IPT
 *
 * @param gi Replicator: x_FFL_CHIP_NUM_SDX (??), 0-4095
 */
#define VTSS_ANA_CL_IPT_IPT(gi)              VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x0,gi,4,0,3)

/** 
 * \brief
 * ISDX protection configuration.
 *
 * \details 
 * 0: No protection
 * 
 * Value applicable for forwarding from UNI to a protected NNI:
 * 1: Set PROT_ACTIVE=1 to REW if the ISDX's protection group uses the
 * protection entity.
 * 
 * Values applicable for forwarding from a protected NNI to UNI:
 * 2: 
 * Working entity. Discard received frame if the ISDX's protection group
 * uses the protection entity, i.e. ANA_CL:PPT:PP_CFG.STATE=1
 * 
 * 3: 
 * Protection entity: Discard received frame if the ISDX's protection group
 * uses the working entity, i.e. ANA_CL:PPT:PP_CFG.STATE=0
 *
 * Field: ::VTSS_ANA_CL_IPT_IPT . IPT_CFG
 */
#define  VTSS_F_ANA_CL_IPT_IPT_IPT_CFG(x)     VTSS_ENCODE_BITFIELD(x,11,2)
#define  VTSS_M_ANA_CL_IPT_IPT_IPT_CFG        VTSS_ENCODE_BITMASK(11,2)
#define  VTSS_X_ANA_CL_IPT_IPT_IPT_CFG(x)     VTSS_EXTRACT_BITFIELD(x,11,2)

/** 
 * \brief
 * Configures the protection pipeline point where ISDX protection operates
 * at.
 *
 * \details 
 * 0: ANA_IPT_PROT
 * 1: ANA_OU_PROT
 * 2: ANA_MID_PROT
 * 3: ANA_IN_PROT
 *
 * Field: ::VTSS_ANA_CL_IPT_IPT . PROT_PIPELINE_PT
 */
#define  VTSS_F_ANA_CL_IPT_IPT_PROT_PIPELINE_PT(x)  VTSS_ENCODE_BITFIELD(x,9,2)
#define  VTSS_M_ANA_CL_IPT_IPT_PROT_PIPELINE_PT     VTSS_ENCODE_BITMASK(9,2)
#define  VTSS_X_ANA_CL_IPT_IPT_PROT_PIPELINE_PT(x)  VTSS_EXTRACT_BITFIELD(x,9,2)

/** 
 * \brief
 * Pointer to protection state in ANA_CL:PPT for the protection group,
 * which this ISDX is a member of.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_IPT_IPT . PPT_IDX
 */
#define  VTSS_F_ANA_CL_IPT_IPT_PPT_IDX(x)     VTSS_ENCODE_BITFIELD(x,0,9)
#define  VTSS_M_ANA_CL_IPT_IPT_PPT_IDX        VTSS_ENCODE_BITMASK(0,9)
#define  VTSS_X_ANA_CL_IPT_IPT_PPT_IDX(x)     VTSS_EXTRACT_BITFIELD(x,0,9)

/**
 * Register Group: \a ANA_CL:PPT
 *
 * Protection Programming Table
 */


/** 
 * \brief Protection state configuration
 *
 * \details
 * Register: \a ANA_CL:PPT:PP_CFG
 *
 * @param ri Replicator: x_ANA_NUM_PATHGRP_DIV32_CEIL (??), 0-15
 */
#define VTSS_ANA_CL_PPT_PP_CFG(ri)           VTSS_IOREG(VTSS_TO_ANA_CL,0x8f6c + (ri))

/** 
 * \brief
 * Protection state vector with one bit per protection group. 
 * 
 * The protection group, used by a given service, is configured in
 * ANA_CL:IPT:IPT.PPT_IDX.
 * 
 * For protection group n, the protection status bit is derived the
 * following way: ANA_CL:PPT:PP_CFG[n DIV 32].STATE[n MOD 32].
 *
 * \details 
 * 0: Protection group uses working entity.
 * 1: Protection group uses protection entity.
 *
 * Field: ::VTSS_ANA_CL_PPT_PP_CFG . STATE
 */
#define  VTSS_F_ANA_CL_PPT_PP_CFG_STATE(x)    (x)
#define  VTSS_M_ANA_CL_PPT_PP_CFG_STATE       0xffffffff
#define  VTSS_X_ANA_CL_PPT_PP_CFG_STATE(x)    (x)

/**
 * Register Group: \a ANA_CL:STICKY
 *
 * Sticky diagnostic status
 */


/** 
 * \brief Sticky bits register
 *
 * \details
 * Register: \a ANA_CL:STICKY:FILTER_STICKY
 */
#define VTSS_ANA_CL_STICKY_FILTER_STICKY     VTSS_IOREG(VTSS_TO_ANA_CL,0x8f7c)

/** 
 * \brief
 * Set if a frame has been filtered due to wrong stacking information (e.g.
 * not expected stacking tag etc.).
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_FILTER_STICKY . STACKING_FILTER_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_FILTER_STICKY_STACKING_FILTER_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_STICKY_FILTER_STICKY_STACKING_FILTER_STICKY  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_STICKY_FILTER_STICKY_STACKING_FILTER_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Set if a frame is dropped due to zero MAC addresses filtering or
 * multicast source MAC address filtering.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_FILTER_STICKY . BAD_MACS_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_FILTER_STICKY_BAD_MACS_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_STICKY_FILTER_STICKY_BAD_MACS_STICKY  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_STICKY_FILTER_STICKY_BAD_MACS_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Sticky bits register
 *
 * \details
 * Replicated three times, once for each tag.
 * 
 * Replication 0 is outer-most tag, 2 is inner-most tag.
 *
 * Register: \a ANA_CL:STICKY:VLAN_FILTER_STICKY
 *
 * @param ri Register: VLAN_FILTER_STICKY (??), 0-2
 */
#define VTSS_ANA_CL_STICKY_VLAN_FILTER_STICKY(ri)  VTSS_IOREG(VTSS_TO_ANA_CL,0x8f7d + (ri))

/** 
 * \brief
 * Set if a frame is dropped due required tag was not found.
 *
 * \details 
 * 0: No Event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_VLAN_FILTER_STICKY . FILTER_REQUIRED_TAG_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_REQUIRED_TAG_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_REQUIRED_TAG_STICKY  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_REQUIRED_TAG_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * Set if a frame is dropped due to priority C-TAG filtering at the given
 * tag position.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_VLAN_FILTER_STICKY . FILTER_PRIO_CTAG_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_PRIO_CTAG_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_PRIO_CTAG_STICKY  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_PRIO_CTAG_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Set if a frame is dropped due to C-TAG filtering at the given tag
 * position.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_VLAN_FILTER_STICKY . FILTER_CTAG_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_CTAG_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_CTAG_STICKY  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_CTAG_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Set if a frame is dropped due priority S-TAG filtering at the given tag
 * position.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_VLAN_FILTER_STICKY . FILTER_PRIO_STAG_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_PRIO_STAG_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_PRIO_STAG_STICKY  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_PRIO_STAG_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Set if a frame is dropped due to S-TAG filtering at the given tag
 * position.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_VLAN_FILTER_STICKY . FILTER_STAG_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_STAG_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_STAG_STICKY  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_STICKY_VLAN_FILTER_STICKY_FILTER_STAG_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Sticky bits register
 *
 * \details
 * Register: \a ANA_CL:STICKY:CLASS_STICKY
 */
#define VTSS_ANA_CL_STICKY_CLASS_STICKY      VTSS_IOREG(VTSS_TO_ANA_CL,0x8f80)

/** 
 * \brief
 * This sticky bit indicates that the QoS class was used as index into the
 * DSCP_REWR_VAL table to determine the DSCP value.
 *
 * \details 
 * 0: No event
 * 1: QoS class has been used to determine the DSCP
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CLASS_STICKY . DSCP_QOS_REWR_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_DSCP_QOS_REWR_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_ANA_CL_STICKY_CLASS_STICKY_DSCP_QOS_REWR_STICKY  VTSS_BIT(9)
#define  VTSS_X_ANA_CL_STICKY_CLASS_STICKY_DSCP_QOS_REWR_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/** 
 * \brief
 * Set when the  DSCP value is based on the DSCP_TRANSLATE_VAL.
 *
 * \details 
 * 0: No event
 * 1: DSCP_TRANSLATE_VAL has been used.
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CLASS_STICKY . DSCP_TRANSLATE_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_DSCP_TRANSLATE_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_ANA_CL_STICKY_CLASS_STICKY_DSCP_TRANSLATE_STICKY  VTSS_BIT(8)
#define  VTSS_X_ANA_CL_STICKY_CLASS_STICKY_DSCP_TRANSLATE_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/** 
 * \brief
 * Set when the port VLAN has been used.
 *
 * \details 
 * 0: The event has not occured
 * 1: Port default value has been used for VLAN classification
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CLASS_STICKY . VID_PORT_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_VID_PORT_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_ANA_CL_STICKY_CLASS_STICKY_VID_PORT_STICKY  VTSS_BIT(7)
#define  VTSS_X_ANA_CL_STICKY_CLASS_STICKY_VID_PORT_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/** 
 * \brief
 * Set when the VID information from Stacking TAG has been used.
 *
 * \details 
 * 0: The event has not occured
 * 1: Stacking Header VID has been used for VLAN classification
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CLASS_STICKY . VID_STACK_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_VID_STACK_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_CL_STICKY_CLASS_STICKY_VID_STACK_STICKY  VTSS_BIT(6)
#define  VTSS_X_ANA_CL_STICKY_CLASS_STICKY_VID_STACK_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * Set when vid from the TAG has been used.
 *
 * \details 
 * 0: The event has not occured
 * 1: TCI VID value has been used for VLAN classification
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CLASS_STICKY . VID_TAG_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_VID_TAG_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_CL_STICKY_CLASS_STICKY_VID_TAG_STICKY  VTSS_BIT(5)
#define  VTSS_X_ANA_CL_STICKY_CLASS_STICKY_VID_TAG_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * Set when the classified PCP and DEI value is used to to determeine the
 * QoS class.
 *
 * \details 
 * 0: No event
 * 1: PCP value has been used for QoS classification
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CLASS_STICKY . QOS_PCP_DEI_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_QOS_PCP_DEI_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_STICKY_CLASS_STICKY_QOS_PCP_DEI_STICKY  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_STICKY_CLASS_STICKY_QOS_PCP_DEI_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * Set when the default port QoS has been used.
 *
 * \details 
 * 0: No event
 * 1: Port default has been used for QoS classification
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CLASS_STICKY . QOS_DEFAULT_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_QOS_DEFAULT_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_STICKY_CLASS_STICKY_QOS_DEFAULT_STICKY  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_STICKY_CLASS_STICKY_QOS_DEFAULT_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Set when the DSCP QoS has been used.
 *
 * \details 
 * 0: No event
 * 1: DSCP QoS class has been used for QoS classification
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CLASS_STICKY . QOS_DSCP_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_QOS_DSCP_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_STICKY_CLASS_STICKY_QOS_DSCP_STICKY  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_STICKY_CLASS_STICKY_QOS_DSCP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Set when the stacking QoS has been used.
 *
 * \details 
 * 0: No event
 * 1: Stacking header QoS class has been used for QoS classification
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CLASS_STICKY . QOS_STACK_TAG_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CLASS_STICKY_QOS_STACK_TAG_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_STICKY_CLASS_STICKY_QOS_STACK_TAG_STICKY  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_STICKY_CLASS_STICKY_QOS_STACK_TAG_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Sticky bits register
 *
 * \details
 * Register: \a ANA_CL:STICKY:CAT_STICKY
 */
#define VTSS_ANA_CL_STICKY_CAT_STICKY        VTSS_IOREG(VTSS_TO_ANA_CL,0x8f81)

/** 
 * \brief
 * Set if a frame has been received with a TPID disabled for CPU
 * forwarding.
 *
 * \details 
 * 0: The event has not occured
 * 1: The event did occour
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CAT_STICKY . CAPTURE_TPID_DIS_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_CAPTURE_TPID_DIS_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_ANA_CL_STICKY_CAT_STICKY_CAPTURE_TPID_DIS_STICKY  VTSS_BIT(20)
#define  VTSS_X_ANA_CL_STICKY_CAT_STICKY_CAPTURE_TPID_DIS_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/** 
 * \brief
 * Indicates that a frame with a VStax2 TTL value of 0 was dropped.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CAT_STICKY . VSTAX2_TTL_ZERO_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_VSTAX2_TTL_ZERO_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_ANA_CL_STICKY_CAT_STICKY_VSTAX2_TTL_ZERO_STICKY  VTSS_BIT(11)
#define  VTSS_X_ANA_CL_STICKY_CAT_STICKY_VSTAX2_TTL_ZERO_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/** 
 * \brief
 * Set if a VRAP frame has been detected.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CAT_STICKY . VRAP_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_VRAP_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_ANA_CL_STICKY_CAT_STICKY_VRAP_STICKY  VTSS_BIT(10)
#define  VTSS_X_ANA_CL_STICKY_CAT_STICKY_VRAP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,10,1)

/** 
 * \brief
 * Set if an IGMP frame has been detected.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CAT_STICKY . IGMP_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_IGMP_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_ANA_CL_STICKY_CAT_STICKY_IGMP_STICKY  VTSS_BIT(9)
#define  VTSS_X_ANA_CL_STICKY_CAT_STICKY_IGMP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/** 
 * \brief
 * This bit is set if a 802.1ag control frame  (DMAC in the range
 * 01-80-C2-00-00-30 to 01-80-C2-00-00-3F) has been detected.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CAT_STICKY . AG_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_AG_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_ANA_CL_STICKY_CAT_STICKY_AG_STICKY  VTSS_BIT(8)
#define  VTSS_X_ANA_CL_STICKY_CAT_STICKY_AG_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/** 
 * \brief
 * This bit is set if a BPDU control frame  (DMAC in the range
 * 01-80-C2-00-00-00 to 01-80-C2-00-00-0F) has been detected.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CAT_STICKY . BPDU_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_BPDU_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_ANA_CL_STICKY_CAT_STICKY_BPDU_STICKY  VTSS_BIT(7)
#define  VTSS_X_ANA_CL_STICKY_CAT_STICKY_BPDU_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/** 
 * \brief
 * This bit is set if a GxRP frame ( DMAC in the range 01-80-C2-00-00-20 to
 * 01-80-C2-00-00-2F) has been detected.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CAT_STICKY . GXRP_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_GXRP_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_CL_STICKY_CAT_STICKY_GXRP_STICKY  VTSS_BIT(6)
#define  VTSS_X_ANA_CL_STICKY_CAT_STICKY_GXRP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * Set if an IPv6 Multicast control frame has been detected.
 *   - DMAC = 0x3333xxxxxxxx , Ethernet Type = IPv6, DIP = FF02::/16
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CAT_STICKY . IP6_MC_CTRL_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_IP6_MC_CTRL_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_CL_STICKY_CAT_STICKY_IP6_MC_CTRL_STICKY  VTSS_BIT(5)
#define  VTSS_X_ANA_CL_STICKY_CAT_STICKY_IP6_MC_CTRL_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * Set if an IP Multicast control frame has been detected.
 *   - DMAC = 0x01005Exxxxxx , Ethernet Type = IP, IP Protocol != IGMP, DIP
 * = 224.0.0.x
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CAT_STICKY . IP4_MC_CTRL_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_IP4_MC_CTRL_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_STICKY_CAT_STICKY_IP4_MC_CTRL_STICKY  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_STICKY_CAT_STICKY_IP4_MC_CTRL_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * Set if an MLD frame has been detected.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CAT_STICKY . MLD_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_MLD_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_STICKY_CAT_STICKY_MLD_STICKY  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_STICKY_CAT_STICKY_MLD_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Indicates that a IPv6 frame with hop by hop options and ICMPv6 was seen.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CAT_STICKY . IP6_ICMP_HOP_BY_HOP_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_IP6_ICMP_HOP_BY_HOP_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_STICKY_CAT_STICKY_IP6_ICMP_HOP_BY_HOP_STICKY  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_STICKY_CAT_STICKY_IP6_ICMP_HOP_BY_HOP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Is set if an IPv6 frame with a hop by hop header and ICMPv6 was seen.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_CAT_STICKY . IP6_HOP_BY_HOP_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_CAT_STICKY_IP6_HOP_BY_HOP_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_STICKY_CAT_STICKY_IP6_HOP_BY_HOP_STICKY  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_STICKY_CAT_STICKY_IP6_HOP_BY_HOP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,1,1)


/** 
 * \brief Sticky bits register for events generated by advanced VCAP classification when handling MPLS TP
 *
 * \details
 * Register: \a ANA_CL:STICKY:ADV_CL_MPLS_STICKY
 */
#define VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY  VTSS_IOREG(VTSS_TO_ANA_CL,0x8f82)

/** 
 * \brief
 * This sticky bit signals frame for Segment OAM seen.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_SEGMENT_OAM_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SEGMENT_OAM_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),27,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SEGMENT_OAM_STICKY  VTSS_BIT(27)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SEGMENT_OAM_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,27,1)

/** 
 * \brief
 * This sticky bit signals frame received and handled via Reserved Profile.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_RSVD_PROFILE_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSVD_PROFILE_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),26,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSVD_PROFILE_STICKY  VTSS_BIT(26)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSVD_PROFILE_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,26,1)

/** 
 * \brief
 * This sticky bit signals IP frame received and handled via IP Control
 * Profile LSR POP (FWD_TYPE=3) with (nxt_type_after_offset = CW) seen.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_IP_PROFILE_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_PROFILE_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),25,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_PROFILE_STICKY  VTSS_BIT(25)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_PROFILE_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,25,1)

/** 
 * \brief
 * This sticky bit signals IP frame received as LSR POP (FWD_TYPE=3) with
 * (nxt_type_after_offset = CW) seen.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_IP_TRAFFIC_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_TRAFFIC_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),24,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_TRAFFIC_STICKY  VTSS_BIT(24)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_TRAFFIC_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,24,1)

/** 
 * \brief
 * This sticky bit signals frame for MPLS err qu seen.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_ERR_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_ERR_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),23,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_ERR_STICKY  VTSS_BIT(23)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_ERR_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,23,1)

/** 
 * \brief
 * This sticky bit signals MPLS G8113_1 NON OAM frames.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_G8113_1_NON_OAM_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_G8113_1_NON_OAM_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_G8113_1_NON_OAM_STICKY  VTSS_BIT(22)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_G8113_1_NON_OAM_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/** 
 * \brief
 * This sticky bit signals frame for Default OAM qu seen.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_DEF_OAM_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_DEF_OAM_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_DEF_OAM_STICKY  VTSS_BIT(21)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_DEF_OAM_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/** 
 * \brief
 * This sticky bit signals frame for PATH OAM MEP seen.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_MEP_OAM_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_MEP_OAM_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_MEP_OAM_STICKY  VTSS_BIT(20)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_MEP_OAM_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/** 
 * \brief
 * This sticky bit signals MPLS POP err when fwd_mode=3.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_POP_ERR_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_POP_ERR_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_POP_ERR_STICKY  VTSS_BIT(19)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_POP_ERR_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/** 
 * \brief
 * This sticky bit signals MPLS SWAP err.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_SWAP_ERR_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SWAP_ERR_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SWAP_ERR_STICKY  VTSS_BIT(18)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SWAP_ERR_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/** 
 * \brief
 * This sticky bit indicate frame redirected to CPU due to reserved label
 * seen with valid labels.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_RSV_XTR_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSV_XTR_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSV_XTR_STICKY  VTSS_BIT(17)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSV_XTR_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/** 
 * \brief
 * This sticky bit signals MPLS PW termination of data with Control Word.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_TERM_PW_CW_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_CW_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_CW_STICKY  VTSS_BIT(16)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_CW_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/** 
 * \brief
 * This sticky bit signals MPLS PW termination of data.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_TERM_PW_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_STICKY  VTSS_BIT(15)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,15,1)

/** 
 * \brief
 * This sticky bit signals MPLS CPU redir of MIP VCCv2 and VCCv3 no CW.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_TERM_MIP_NO_HW_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_NO_HW_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_NO_HW_STICKY  VTSS_BIT(14)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_NO_HW_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,14,1)

/** 
 * \brief
 * This sticky bit signals MPLS CPU redir of MIP VCCv1 OAM.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_TERM_MIP_VCC1_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC1_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC1_STICKY  VTSS_BIT(13)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC1_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/** 
 * \brief
 * This sticky bit signals MPLS CPU redir of MIP VCCv2 OAM.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_TERM_MIP_VCC2_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC2_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC2_STICKY  VTSS_BIT(12)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC2_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/** 
 * \brief
 * This sticky bit signals MPLS CPU redir of MIP VCCv3 OAM.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_TERM_MIP_VCC3_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC3_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC3_STICKY  VTSS_BIT(11)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC3_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/** 
 * \brief
 * This sticky bit signals MPLS CPU redir of MIP VCCv4 OAM.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_TERM_MIP_VCC4_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC4_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC4_STICKY  VTSS_BIT(10)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC4_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,10,1)

/** 
 * \brief
 * This sticky bit signals MPLS CPU redir of MIP LSP OAM.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_TERM_MIP_LSP_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_LSP_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_LSP_STICKY  VTSS_BIT(9)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_LSP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/** 
 * \brief
 * This sticky bit signals MPLS CPU redir of MIP Segment OAM.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_TERM_MIP_SEGMENT_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_SEGMENT_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_SEGMENT_STICKY  VTSS_BIT(8)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_SEGMENT_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/** 
 * \brief
 * This sticky bit signals MPLS PW termination of OAM VCCv1.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_TERM_PW_VCC1_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC1_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC1_STICKY  VTSS_BIT(7)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC1_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/** 
 * \brief
 * This sticky bit signals MPLS PW termination of OAM VCCv2.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_TERM_PW_VCC2_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC2_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC2_STICKY  VTSS_BIT(6)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC2_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * This sticky bit signals MPLS PW termination of OAM VCCv3.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_TERM_PW_VCC3_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC3_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC3_STICKY  VTSS_BIT(5)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC3_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * This sticky bit signals MPLS PW termination of OAM VCCv4.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_TERM_PW_VCC4_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC4_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC4_STICKY  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC4_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * This sticky bit signals MPLS PW termination err (frame is discarded).
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_TERM_PW_ERR_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_ERR_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_ERR_STICKY  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_ERR_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * This sticky bit signals vld lables set to less than available.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_TOO_FEW_VLD_LABELS_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TOO_FEW_VLD_LABELS_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TOO_FEW_VLD_LABELS_STICKY  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TOO_FEW_VLD_LABELS_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * This sticky bit signals TTL value extracted from Label stack.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_USE_TTL_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TTL_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TTL_STICKY  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TTL_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * This sticky bit signals TC value extracted from Label stack.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_MPLS_STICKY . ADV_CL_MPLS_USE_TC_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TC_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TC_STICKY  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TC_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Sticky bits register for events generated by advanced VCAP classification
 *
 * \details
 * Register: \a ANA_CL:STICKY:ADV_CL_STICKY
 */
#define VTSS_ANA_CL_STICKY_ADV_CL_STICKY     VTSS_IOREG(VTSS_TO_ANA_CL,0x8f83)

/** 
 * \brief
 * This sticky bit signals that a HIH force mode use of map index was used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_HIH_FORCE_MODE_USED_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_HIH_FORCE_MODE_USED_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),22,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_HIH_FORCE_MODE_USED_STICKY  VTSS_BIT(22)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_HIH_FORCE_MODE_USED_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,22,1)

/** 
 * \brief
 * This sticky bit signals that a HIH lookup key was used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_HIH_KEY_USED_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_HIH_KEY_USED_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),21,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_HIH_KEY_USED_STICKY  VTSS_BIT(21)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_HIH_KEY_USED_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,21,1)

/** 
 * \brief
 * This sticky bit signals that a frame ways attempted to normalized beyond
 * what is supported.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_MAX_W16_OFFSET_FAIL_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_MAX_W16_OFFSET_FAIL_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_MAX_W16_OFFSET_FAIL_STICKY  VTSS_BIT(20)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_MAX_W16_OFFSET_FAIL_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/** 
 * \brief
 * This sticky bit signals was_tagged from the VCAP was used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_VLAN_WAS_TAGGED_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_VLAN_WAS_TAGGED_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),19,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_VLAN_WAS_TAGGED_STICKY  VTSS_BIT(19)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_VLAN_WAS_TAGGED_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,19,1)

/** 
 * \brief
 * This sticky bit signals COS ID from the VCAP was used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_COSID_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_COSID_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),18,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_COSID_STICKY  VTSS_BIT(18)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_COSID_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,18,1)

/** 
 * \brief
 * This sticky bit signals DSCP value from the VCAPs was used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_DSCP_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_DSCP_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),17,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_DSCP_STICKY  VTSS_BIT(17)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_DSCP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,17,1)

/** 
 * \brief
 * This sticky bit signals QoS class from the VCAP was used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_QOS_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_QOS_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),16,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_QOS_STICKY  VTSS_BIT(16)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_QOS_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,16,1)

/** 
 * \brief
 * This sticky bit signals DP from the VCAP was used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_DP_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_DP_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),15,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_DP_STICKY  VTSS_BIT(15)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_DP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,15,1)

/** 
 * \brief
 * This sticky bit signals DEI from the VCAP was used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_DEI_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_DEI_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),14,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_DEI_STICKY  VTSS_BIT(14)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_DEI_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,14,1)

/** 
 * \brief
 * This sticky bit signals PCP from the VCAP was used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_PCP_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_PCP_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),13,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_PCP_STICKY  VTSS_BIT(13)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_PCP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,13,1)

/** 
 * \brief
 * This sticky bit signals VID from the VCAP was used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_VID_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_VID_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),12,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_VID_STICKY  VTSS_BIT(12)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_VID_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,12,1)

/** 
 * \brief
 * This sticky bit signals VLAN pop count from the VCAP was used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_VLAN_POPCNT_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_VLAN_POPCNT_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_VLAN_POPCNT_STICKY  VTSS_BIT(11)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_VLAN_POPCNT_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/** 
 * \brief
 * This sticky bit signals MAP table usage from the VCAP was used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_MAP_TBL_IDX0_UPDATED_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX0_UPDATED_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX0_UPDATED_STICKY  VTSS_BIT(10)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX0_UPDATED_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,10,1)

/** 
 * \brief
 * This sticky bit signals MAP table usage from the VCAP was used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_MAP_TBL_IDX1_UPDATED_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX1_UPDATED_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX1_UPDATED_STICKY  VTSS_BIT(9)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX1_UPDATED_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/** 
 * \brief
 * This sticky bit signals ISDX from the VCAP was used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_ISDX_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_ISDX_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_ISDX_STICKY  VTSS_BIT(8)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_ISDX_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/** 
 * \brief
 * This sticky bit signals MASQ_INJ was triggered from the VCAP was used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_MASQ_INJ_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_MASQ_INJ_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_MASQ_INJ_STICKY  VTSS_BIT(7)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_MASQ_INJ_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/** 
 * \brief
 * This sticky bit signals generic index was changed from the VCAP.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_GENERIC_IDX_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_GENERIC_IDX_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_GENERIC_IDX_STICKY  VTSS_BIT(6)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_GENERIC_IDX_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * This sticky bit signals NXT_KEY_TYPE from the VCAP was used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_NXT_KEY_TYPE_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_KEY_TYPE_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_KEY_TYPE_STICKY  VTSS_BIT(5)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_KEY_TYPE_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * This sticky bit signals NXT_TYPE_AFTER_OFFSET = ETH from the VCAP was
 * used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_NXT_TYPE_ETH_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_TYPE_ETH_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_TYPE_ETH_STICKY  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_TYPE_ETH_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * This sticky bit signals NXT_TYPE_AFTER_OFFSET = MPLS from the VCAP was
 * used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_NXT_TYPE_MPLS_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_TYPE_MPLS_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_TYPE_MPLS_STICKY  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_TYPE_MPLS_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * This sticky bit signals NXT_TYPE_AFTER_OFFSET = CW from the VCAP was
 * used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_NXT_TYPE_CW_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_TYPE_CW_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_TYPE_CW_STICKY  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_TYPE_CW_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * This sticky bit signals NXT_NORMALIZE from the VCAP was used.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_NXT_NORMALIZE_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_NORMALIZE_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_NORMALIZE_STICKY  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_NORMALIZE_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * This sticky bit signals NXT_OFFSET_FROM_TYPE > 63 from the VCAP was
 * attempted.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_ADV_CL_STICKY . ADV_CL_NXT_OFFSET_TOO_BIG_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_OFFSET_TOO_BIG_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_OFFSET_TOO_BIG_STICKY  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_STICKY_ADV_CL_STICKY_ADV_CL_NXT_OFFSET_TOO_BIG_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Sticky bits register for events generated by MIP operation
 *
 * \details
 * Register: \a ANA_CL:STICKY:MIP_STICKY
 */
#define VTSS_ANA_CL_STICKY_MIP_STICKY        VTSS_IOREG(VTSS_TO_ANA_CL,0x8f84)

/** 
 * \brief
 * This sticky bit signals MIP operation failed due to MEL check.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_MIP_STICKY . MIP_MEL_CHK_FAIL_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_MIP_STICKY_MIP_MEL_CHK_FAIL_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_CL_STICKY_MIP_STICKY_MIP_MEL_CHK_FAIL_STICKY  VTSS_BIT(6)
#define  VTSS_X_ANA_CL_STICKY_MIP_STICKY_MIP_MEL_CHK_FAIL_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * This sticky bit signals MIP LBM operation failed due to faild MAC
 * address check.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_MIP_STICKY . MIP_LBM_DA_CHK_FAIL_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_MIP_STICKY_MIP_LBM_DA_CHK_FAIL_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_CL_STICKY_MIP_STICKY_MIP_LBM_DA_CHK_FAIL_STICKY  VTSS_BIT(5)
#define  VTSS_X_ANA_CL_STICKY_MIP_STICKY_MIP_LBM_DA_CHK_FAIL_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * This sticky bit signals Generic MIP operation.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_MIP_STICKY . MIP_GENERIC_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_MIP_STICKY_MIP_GENERIC_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_STICKY_MIP_STICKY_MIP_GENERIC_STICKY  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_STICKY_MIP_STICKY_MIP_GENERIC_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * This sticky bit signals  RAPS MIP operation.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_MIP_STICKY . MIP_RAPS_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_MIP_STICKY_MIP_RAPS_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_STICKY_MIP_STICKY_MIP_RAPS_STICKY  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_STICKY_MIP_STICKY_MIP_RAPS_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * This sticky bit signals LTM redir MIP operation.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_MIP_STICKY . MIP_LTM_REDIR_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_MIP_STICKY_MIP_LTM_REDIR_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_STICKY_MIP_STICKY_MIP_LTM_REDIR_STICKY  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_STICKY_MIP_STICKY_MIP_LTM_REDIR_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * This sticky bit signals LBM redir MIP operation.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_MIP_STICKY . MIP_LBM_REDIR_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_MIP_STICKY_MIP_LBM_REDIR_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_STICKY_MIP_STICKY_MIP_LBM_REDIR_STICKY  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_STICKY_MIP_STICKY_MIP_LBM_REDIR_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * This sticky bit signals CCM copy MIP operation.
 *
 * \details 
 * Field: ::VTSS_ANA_CL_STICKY_MIP_STICKY . MIP_CCM_COPY_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_MIP_STICKY_MIP_CCM_COPY_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_STICKY_MIP_STICKY_MIP_CCM_COPY_STICKY  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_STICKY_MIP_STICKY_MIP_CCM_COPY_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Sticky bits register
 *
 * \details
 * Register: \a ANA_CL:STICKY:IP_HDR_CHK_STICKY
 */
#define VTSS_ANA_CL_STICKY_IP_HDR_CHK_STICKY  VTSS_IOREG(VTSS_TO_ANA_CL,0x8f85)

/** 
 * \brief
 * Set if an IP packet with options is found.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_IP_HDR_CHK_STICKY . IP_OPTIONS_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_IP_HDR_CHK_STICKY_IP_OPTIONS_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_STICKY_IP_HDR_CHK_STICKY_IP_OPTIONS_STICKY  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_STICKY_IP_HDR_CHK_STICKY_IP_OPTIONS_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Set if an IP fragmented frame is found.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_IP_HDR_CHK_STICKY . IP4_FRAGMENT_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_IP_HDR_CHK_STICKY_IP4_FRAGMENT_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_STICKY_IP_HDR_CHK_STICKY_IP4_FRAGMENT_STICKY  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_STICKY_IP_HDR_CHK_STICKY_IP4_FRAGMENT_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Set if IP total length is less that IP header length.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_IP_HDR_CHK_STICKY . IP4_LEN_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_IP_HDR_CHK_STICKY_IP4_LEN_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_STICKY_IP_HDR_CHK_STICKY_IP4_LEN_STICKY  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_STICKY_IP_HDR_CHK_STICKY_IP4_LEN_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Set if an IP checksum error is found.
 *
 * \details 
 * 0: No event
 * 1: Event
 * Bit is cleared by writing a 1 to this position.
 *
 * Field: ::VTSS_ANA_CL_STICKY_IP_HDR_CHK_STICKY . IP4_CHKSUM_STICKY
 */
#define  VTSS_F_ANA_CL_STICKY_IP_HDR_CHK_STICKY_IP4_CHKSUM_STICKY(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_STICKY_IP_HDR_CHK_STICKY_IP4_CHKSUM_STICKY  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_STICKY_IP_HDR_CHK_STICKY_IP4_CHKSUM_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,0,1)

/**
 * Register Group: \a ANA_CL:STICKY_MASK
 *
 * Sticky diagnostic global port counter event configuration
 */


/** 
 * \brief Sticky counter mask register
 *
 * \details
 * Register: \a ANA_CL:STICKY_MASK:FILTER_STICKY_MASK
 *
 * @param gi Replicator: x_FFL_ANA_NUM_CONCURRENT_CNTS (??), 0-3
 */
#define VTSS_ANA_CL_STICKY_MASK_FILTER_STICKY_MASK(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8f86,gi,8,0,0)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_FILTER_STICKY_MASK . STACKING_FILTER_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_FILTER_STICKY_MASK_STACKING_FILTER_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_FILTER_STICKY_MASK_STACKING_FILTER_STICKY_MASK  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_STICKY_MASK_FILTER_STICKY_MASK_STACKING_FILTER_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_FILTER_STICKY_MASK . BAD_MACS_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_FILTER_STICKY_MASK_BAD_MACS_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_FILTER_STICKY_MASK_BAD_MACS_STICKY_MASK  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_STICKY_MASK_FILTER_STICKY_MASK_BAD_MACS_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Sticky counter mask register
 *
 * \details
 * Register: \a ANA_CL:STICKY_MASK:VLAN_FILTER_STICKY_MASK
 *
 * @param gi Replicator: x_FFL_ANA_NUM_CONCURRENT_CNTS (??), 0-3
 * @param ri Register: VLAN_FILTER_STICKY_MASK (??), 0-2
 */
#define VTSS_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK(gi,ri)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8f86,gi,8,ri,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK . FILTER_REQUIRED_TAG_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_REQUIRED_TAG_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_REQUIRED_TAG_STICKY_MASK  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_REQUIRED_TAG_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK . FILTER_PRIO_CTAG_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_CTAG_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_CTAG_STICKY_MASK  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_CTAG_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK . FILTER_CTAG_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_CTAG_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_CTAG_STICKY_MASK  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_CTAG_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enabale event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK . FILTER_PRIO_STAG_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_STAG_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_STAG_STICKY_MASK  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_STAG_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enabale event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK . FILTER_STAG_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_STAG_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_STAG_STICKY_MASK  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_STICKY_MASK_VLAN_FILTER_STICKY_MASK_FILTER_STAG_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Sticky counter mask register
 *
 * \details
 * Register: \a ANA_CL:STICKY_MASK:CLASS_STICKY_MASK
 *
 * @param gi Replicator: x_FFL_ANA_NUM_CONCURRENT_CNTS (??), 0-3
 */
#define VTSS_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8f86,gi,8,0,4)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK . DSCP_QOS_REWR_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_DSCP_QOS_REWR_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_DSCP_QOS_REWR_STICKY_MASK  VTSS_BIT(9)
#define  VTSS_X_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_DSCP_QOS_REWR_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK . DSCP_TRANSLATE_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_DSCP_TRANSLATE_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_DSCP_TRANSLATE_STICKY_MASK  VTSS_BIT(8)
#define  VTSS_X_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_DSCP_TRANSLATE_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK . VID_PORT_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_VID_PORT_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_VID_PORT_STICKY_MASK  VTSS_BIT(7)
#define  VTSS_X_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_VID_PORT_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK . VID_STACK_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_VID_STACK_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_VID_STACK_STICKY_MASK  VTSS_BIT(6)
#define  VTSS_X_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_VID_STACK_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK . VID_TAG_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_VID_TAG_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_VID_TAG_STICKY_MASK  VTSS_BIT(5)
#define  VTSS_X_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_VID_TAG_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK . QOS_PCP_DEI_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_QOS_PCP_DEI_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_QOS_PCP_DEI_STICKY_MASK  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_QOS_PCP_DEI_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK . QOS_DEFAULT_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_QOS_DEFAULT_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_QOS_DEFAULT_STICKY_MASK  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_QOS_DEFAULT_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK . QOS_DSCP_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_QOS_DSCP_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_QOS_DSCP_STICKY_MASK  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_QOS_DSCP_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK . QOS_STACK_TAG_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_QOS_STACK_TAG_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_QOS_STACK_TAG_STICKY_MASK  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_STICKY_MASK_CLASS_STICKY_MASK_QOS_STACK_TAG_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Sticky counter mask register
 *
 * \details
 * Register: \a ANA_CL:STICKY_MASK:CAT_STICKY_MASK
 *
 * @param gi Replicator: x_FFL_ANA_NUM_CONCURRENT_CNTS (??), 0-3
 */
#define VTSS_ANA_CL_STICKY_MASK_CAT_STICKY_MASK(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8f86,gi,8,0,5)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CAT_STICKY_MASK . CAPTURE_TPID_DIS_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_CAPTURE_TPID_DIS_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),20,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_CAPTURE_TPID_DIS_STICKY_MASK  VTSS_BIT(20)
#define  VTSS_X_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_CAPTURE_TPID_DIS_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,20,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CAT_STICKY_MASK . VSTAX2_TTL_ZERO_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_VSTAX2_TTL_ZERO_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),11,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_VSTAX2_TTL_ZERO_STICKY_MASK  VTSS_BIT(11)
#define  VTSS_X_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_VSTAX2_TTL_ZERO_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,11,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CAT_STICKY_MASK . VRAP_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_VRAP_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),10,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_VRAP_STICKY_MASK  VTSS_BIT(10)
#define  VTSS_X_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_VRAP_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,10,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CAT_STICKY_MASK . IGMP_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IGMP_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),9,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IGMP_STICKY_MASK  VTSS_BIT(9)
#define  VTSS_X_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IGMP_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,9,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CAT_STICKY_MASK . AG_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_AG_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),8,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_AG_STICKY_MASK  VTSS_BIT(8)
#define  VTSS_X_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_AG_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,8,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CAT_STICKY_MASK . BPDU_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_BPDU_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),7,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_BPDU_STICKY_MASK  VTSS_BIT(7)
#define  VTSS_X_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_BPDU_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,7,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CAT_STICKY_MASK . GXRP_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_GXRP_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_GXRP_STICKY_MASK  VTSS_BIT(6)
#define  VTSS_X_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_GXRP_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CAT_STICKY_MASK . IP6_MC_CTRL_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IP6_MC_CTRL_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IP6_MC_CTRL_STICKY_MASK  VTSS_BIT(5)
#define  VTSS_X_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IP6_MC_CTRL_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CAT_STICKY_MASK . IP4_MC_CTRL_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IP4_MC_CTRL_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IP4_MC_CTRL_STICKY_MASK  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IP4_MC_CTRL_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CAT_STICKY_MASK . MLD_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_MLD_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_MLD_STICKY_MASK  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_MLD_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CAT_STICKY_MASK . IP6_ICMP_HOP_BY_HOP_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IP6_ICMP_HOP_BY_HOP_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IP6_ICMP_HOP_BY_HOP_STICKY_MASK  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IP6_ICMP_HOP_BY_HOP_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_CAT_STICKY_MASK . IP6_HOP_BY_HOP_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IP6_HOP_BY_HOP_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IP6_HOP_BY_HOP_STICKY_MASK  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_STICKY_MASK_CAT_STICKY_MASK_IP6_HOP_BY_HOP_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,1,1)


/** 
 * \brief Sticky counter mask register
 *
 * \details
 * Register: \a ANA_CL:STICKY_MASK:MIP_STICKY_MASK
 *
 * @param gi Replicator: x_FFL_ANA_NUM_CONCURRENT_CNTS (??), 0-3
 */
#define VTSS_ANA_CL_STICKY_MASK_MIP_STICKY_MASK(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8f86,gi,8,0,6)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_MIP_STICKY_MASK . MIP_MEL_CHK_FAIL_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_MEL_CHK_FAIL_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),6,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_MEL_CHK_FAIL_STICKY_MASK  VTSS_BIT(6)
#define  VTSS_X_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_MEL_CHK_FAIL_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,6,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_MIP_STICKY_MASK . MIP_LBM_DA_CHK_FAIL_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_LBM_DA_CHK_FAIL_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),5,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_LBM_DA_CHK_FAIL_STICKY_MASK  VTSS_BIT(5)
#define  VTSS_X_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_LBM_DA_CHK_FAIL_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,5,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_MIP_STICKY_MASK . MIP_GENERIC_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_GENERIC_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),4,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_GENERIC_STICKY_MASK  VTSS_BIT(4)
#define  VTSS_X_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_GENERIC_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,4,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_MIP_STICKY_MASK . MIP_RAPS_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_RAPS_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_RAPS_STICKY_MASK  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_RAPS_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_MIP_STICKY_MASK . MIP_LTM_REDIR_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_LTM_REDIR_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_LTM_REDIR_STICKY_MASK  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_LTM_REDIR_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_MIP_STICKY_MASK . MIP_LBM_REDIR_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_LBM_REDIR_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_LBM_REDIR_STICKY_MASK  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_LBM_REDIR_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_MIP_STICKY_MASK . MIP_CCM_COPY_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_CCM_COPY_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_CCM_COPY_STICKY_MASK  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_STICKY_MASK_MIP_STICKY_MASK_MIP_CCM_COPY_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


/** 
 * \brief Sticky counter mask register
 *
 * \details
 * Register: \a ANA_CL:STICKY_MASK:IP_HDR_CHK_STICKY_MASK
 *
 * @param gi Replicator: x_FFL_ANA_NUM_CONCURRENT_CNTS (??), 0-3
 */
#define VTSS_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK(gi)  VTSS_IOREG_IX(VTSS_TO_ANA_CL,0x8f86,gi,8,0,7)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK . IP_OPTIONS_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK_IP_OPTIONS_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),3,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK_IP_OPTIONS_STICKY_MASK  VTSS_BIT(3)
#define  VTSS_X_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK_IP_OPTIONS_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,3,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK . IP4_FRAGMENT_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK_IP4_FRAGMENT_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),2,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK_IP4_FRAGMENT_STICKY_MASK  VTSS_BIT(2)
#define  VTSS_X_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK_IP4_FRAGMENT_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,2,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK . IP4_LEN_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK_IP4_LEN_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),1,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK_IP4_LEN_STICKY_MASK  VTSS_BIT(1)
#define  VTSS_X_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK_IP4_LEN_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,1,1)

/** 
 * \brief
 * Mask count of sticky event.
 *
 * \details 
 * 0: Disable event count
 * 1: Enable event count
 *
 * Field: ::VTSS_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK . IP4_CHKSUM_STICKY_MASK
 */
#define  VTSS_F_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK_IP4_CHKSUM_STICKY_MASK(x)  VTSS_ENCODE_BITFIELD(!!(x),0,1)
#define  VTSS_M_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK_IP4_CHKSUM_STICKY_MASK  VTSS_BIT(0)
#define  VTSS_X_ANA_CL_STICKY_MASK_IP_HDR_CHK_STICKY_MASK_IP4_CHKSUM_STICKY_MASK(x)  VTSS_EXTRACT_BITFIELD(x,0,1)


#endif /* _VTSS_JAGUAR2C_REGS_ANA_CL_H_ */
