rc file Version 1.0

[Design]
COMPILE_PATH=/home/cc/eecs151/fa22/class/eecs151-afk/fpga_labs_fa22/lab2/sim
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=adder_testbench 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a
