[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 60000000
Number of CPUs: 4
Page size: 4096

Off-chip DRAM Size: 64 GiB Channels: 4 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3490446 heartbeat IPC: 2.865 cumulative IPC: 2.865 (Simulation time: 00 hr 01 min 41 sec)
Heartbeat CPU 2 instructions: 10000001 cycles: 3490893 heartbeat IPC: 2.865 cumulative IPC: 2.865 (Simulation time: 00 hr 01 min 41 sec)
Heartbeat CPU 3 instructions: 10000002 cycles: 3491233 heartbeat IPC: 2.864 cumulative IPC: 2.864 (Simulation time: 00 hr 01 min 41 sec)
Heartbeat CPU 1 instructions: 10000002 cycles: 3491492 heartbeat IPC: 2.864 cumulative IPC: 2.864 (Simulation time: 00 hr 01 min 41 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 6975824 heartbeat IPC: 2.869 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 21 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 6975824 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 21 sec)
Heartbeat CPU 2 instructions: 20000001 cycles: 6976072 heartbeat IPC: 2.869 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 21 sec)
Warmup finished CPU 2 instructions: 20000001 cycles: 6976072 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 21 sec)
Warmup finished CPU 3 instructions: 20000001 cycles: 6976332 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 21 sec)
Heartbeat CPU 3 instructions: 20000006 cycles: 6976333 heartbeat IPC: 2.869 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 21 sec)
Warmup finished CPU 1 instructions: 20000001 cycles: 6976424 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 21 sec)
Warmup complete CPU 3 instructions: 20000461 cycles: 6976424 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 21 sec)
Warmup complete CPU 2 instructions: 20001614 cycles: 6976424 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 21 sec)
Warmup complete CPU 1 instructions: 20000001 cycles: 6976424 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 21 sec)
Warmup complete CPU 0 instructions: 20002537 cycles: 6976424 cumulative IPC: 2.867 (Simulation time: 00 hr 03 min 21 sec)
Heartbeat CPU 1 instructions: 20000006 cycles: 6976425 heartbeat IPC: 2.869 cumulative IPC: 5 (Simulation time: 00 hr 03 min 21 sec)
Heartbeat CPU 2 instructions: 30000001 cycles: 52476115 heartbeat IPC: 0.2198 cumulative IPC: 0.2197 (Simulation time: 00 hr 11 min 04 sec)
Heartbeat CPU 3 instructions: 30000008 cycles: 52494960 heartbeat IPC: 0.2197 cumulative IPC: 0.2197 (Simulation time: 00 hr 11 min 04 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 52548885 heartbeat IPC: 0.2194 cumulative IPC: 0.2194 (Simulation time: 00 hr 11 min 05 sec)
Heartbeat CPU 1 instructions: 30000008 cycles: 52577890 heartbeat IPC: 0.2193 cumulative IPC: 0.2193 (Simulation time: 00 hr 11 min 05 sec)
Heartbeat CPU 2 instructions: 40000005 cycles: 97998030 heartbeat IPC: 0.2197 cumulative IPC: 0.2197 (Simulation time: 00 hr 18 min 48 sec)
Heartbeat CPU 3 instructions: 40000008 cycles: 98024291 heartbeat IPC: 0.2196 cumulative IPC: 0.2197 (Simulation time: 00 hr 18 min 48 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 98146300 heartbeat IPC: 0.2193 cumulative IPC: 0.2193 (Simulation time: 00 hr 18 min 50 sec)
Heartbeat CPU 1 instructions: 40000008 cycles: 98167546 heartbeat IPC: 0.2193 cumulative IPC: 0.2193 (Simulation time: 00 hr 18 min 50 sec)
Heartbeat CPU 3 instructions: 50000009 cycles: 143439777 heartbeat IPC: 0.2202 cumulative IPC: 0.2198 (Simulation time: 00 hr 26 min 31 sec)
Heartbeat CPU 2 instructions: 50000009 cycles: 143478717 heartbeat IPC: 0.2199 cumulative IPC: 0.2198 (Simulation time: 00 hr 26 min 31 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 143642357 heartbeat IPC: 0.2198 cumulative IPC: 0.2195 (Simulation time: 00 hr 26 min 33 sec)
Heartbeat CPU 1 instructions: 50000009 cycles: 143652097 heartbeat IPC: 0.2199 cumulative IPC: 0.2195 (Simulation time: 00 hr 26 min 33 sec)
Heartbeat CPU 3 instructions: 60000012 cycles: 188893946 heartbeat IPC: 0.22 cumulative IPC: 0.2199 (Simulation time: 00 hr 34 min 14 sec)
Heartbeat CPU 2 instructions: 60000012 cycles: 188993591 heartbeat IPC: 0.2197 cumulative IPC: 0.2198 (Simulation time: 00 hr 34 min 15 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 189155751 heartbeat IPC: 0.2197 cumulative IPC: 0.2196 (Simulation time: 00 hr 34 min 16 sec)
Heartbeat CPU 1 instructions: 60000012 cycles: 189169931 heartbeat IPC: 0.2197 cumulative IPC: 0.2195 (Simulation time: 00 hr 34 min 16 sec)
Heartbeat CPU 3 instructions: 70000012 cycles: 234368917 heartbeat IPC: 0.2199 cumulative IPC: 0.2199 (Simulation time: 00 hr 41 min 56 sec)
Heartbeat CPU 2 instructions: 70000012 cycles: 234512857 heartbeat IPC: 0.2197 cumulative IPC: 0.2197 (Simulation time: 00 hr 41 min 57 sec)
Heartbeat CPU 1 instructions: 70000012 cycles: 234645052 heartbeat IPC: 0.2199 cumulative IPC: 0.2196 (Simulation time: 00 hr 41 min 59 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 234652242 heartbeat IPC: 0.2198 cumulative IPC: 0.2196 (Simulation time: 00 hr 41 min 59 sec)
Heartbeat CPU 3 instructions: 80000016 cycles: 279885551 heartbeat IPC: 0.2197 cumulative IPC: 0.2199 (Simulation time: 00 hr 49 min 38 sec)
Simulation finished CPU 3 instructions: 60000001 cycles: 272910365 cumulative IPC: 0.2199 (Simulation time: 00 hr 49 min 38 sec)
Heartbeat CPU 2 instructions: 80000016 cycles: 280008898 heartbeat IPC: 0.2198 cumulative IPC: 0.2197 (Simulation time: 00 hr 49 min 39 sec)
Simulation finished CPU 2 instructions: 60000000 cycles: 273037143 cumulative IPC: 0.2198 (Simulation time: 00 hr 49 min 39 sec)
Simulation finished CPU 1 instructions: 60000001 cycles: 273145338 cumulative IPC: 0.2197 (Simulation time: 00 hr 49 min 40 sec)
Heartbeat CPU 1 instructions: 80000016 cycles: 280121766 heartbeat IPC: 0.2199 cumulative IPC: 0.2197 (Simulation time: 00 hr 49 min 40 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 280234318 heartbeat IPC: 0.2194 cumulative IPC: 0.2196 (Simulation time: 00 hr 49 min 42 sec)
Simulation finished CPU 0 instructions: 60000000 cycles: 273265417 cumulative IPC: 0.2196 (Simulation time: 00 hr 49 min 42 sec)
Simulation complete CPU 3 instructions: 60080480 cycles: 273265417 cumulative IPC: 0.2199 (Simulation time: 00 hr 49 min 42 sec)
Simulation complete CPU 2 instructions: 60051884 cycles: 273265417 cumulative IPC: 0.2198 (Simulation time: 00 hr 49 min 42 sec)
Simulation complete CPU 1 instructions: 60026979 cycles: 273265417 cumulative IPC: 0.2197 (Simulation time: 00 hr 49 min 42 sec)
Simulation complete CPU 0 instructions: 60000000 cycles: 273265417 cumulative IPC: 0.2196 (Simulation time: 00 hr 49 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/602.gcc_s-1850B.champsimtrace.xz
CPU 1 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/602.gcc_s-1850B.champsimtrace.xz
CPU 2 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/602.gcc_s-1850B.champsimtrace.xz
CPU 3 runs /Users/pedro/Desktop/Coursework/Comp_Arch/Project_2/workloads/602.gcc_s-1850B.champsimtrace.xz

Total Simulation Statistics (not including warmup)

CPU 3 cumulative IPC: 0.2199 instructions: 60080480 cycles: 273265417
CPU 3 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01014
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 cumulative IPC: 0.2198 instructions: 60051884 cycles: 273265417
CPU 2 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01012
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 cumulative IPC: 0.2197 instructions: 60026979 cycles: 273265417
CPU 1 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01011
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 0 cumulative IPC: 0.2196 instructions: 60000000 cycles: 273265417
CPU 0 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0101
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu3->cpu3_STLB TOTAL        ACCESS:      19219 HIT:       1008 MISS:      18211 MSHR_MERGE:          0
cpu3->cpu3_STLB LOAD         ACCESS:      19219 HIT:       1008 MISS:      18211 MSHR_MERGE:          0
cpu3->cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_STLB AVERAGE MISS LATENCY: 660.8 cycles
cpu3->cpu3_L2C TOTAL        ACCESS:    1476796 HIT:     385601 MISS:    1091195 MSHR_MERGE:          0
cpu3->cpu3_L2C LOAD         ACCESS:    1450074 HIT:     381142 MISS:    1068932 MSHR_MERGE:          0
cpu3->cpu3_L2C RFO          ACCESS:        510 HIT:          0 MISS:        510 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C WRITE        ACCESS:       3767 HIT:       3767 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C TRANSLATION  ACCESS:      22445 HIT:        692 MISS:      21753 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L2C AVERAGE MISS LATENCY: 192.3 cycles
cpu3->cpu3_L1I TOTAL        ACCESS:        479 HIT:        479 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I LOAD         ACCESS:        479 HIT:        479 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1I AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_L1D TOTAL        ACCESS:   17967070 HIT:   15428657 MISS:    2538413 MSHR_MERGE:    1065384
cpu3->cpu3_L1D LOAD         ACCESS:   12744791 HIT:   10229334 MISS:    2515457 MSHR_MERGE:    1065383
cpu3->cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D WRITE        ACCESS:    5185654 HIT:    5185144 MISS:        510 MSHR_MERGE:          0
cpu3->cpu3_L1D TRANSLATION  ACCESS:      36625 HIT:      14179 MISS:      22446 MSHR_MERGE:          1
cpu3->cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1D AVERAGE MISS LATENCY: 151.2 cycles
cpu3->cpu3_ITLB TOTAL        ACCESS:        365 HIT:        365 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB LOAD         ACCESS:        365 HIT:        365 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_ITLB AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_DTLB TOTAL        ACCESS:   17464043 HIT:   17428106 MISS:      35937 MSHR_MERGE:      16718
cpu3->cpu3_DTLB LOAD         ACCESS:   17464043 HIT:   17428106 MISS:      35937 MSHR_MERGE:      16718
cpu3->cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_DTLB AVERAGE MISS LATENCY: 632.1 cycles
cpu2->cpu2_STLB TOTAL        ACCESS:      19209 HIT:       1008 MISS:      18201 MSHR_MERGE:          0
cpu2->cpu2_STLB LOAD         ACCESS:      19209 HIT:       1008 MISS:      18201 MSHR_MERGE:          0
cpu2->cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_STLB AVERAGE MISS LATENCY: 659.7 cycles
cpu2->cpu2_L2C TOTAL        ACCESS:    1476104 HIT:     385395 MISS:    1090709 MSHR_MERGE:          0
cpu2->cpu2_L2C LOAD         ACCESS:    1449394 HIT:     380928 MISS:    1068466 MSHR_MERGE:          0
cpu2->cpu2_L2C RFO          ACCESS:        509 HIT:          0 MISS:        509 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C WRITE        ACCESS:       3769 HIT:       3769 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C TRANSLATION  ACCESS:      22432 HIT:        698 MISS:      21734 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L2C AVERAGE MISS LATENCY: 192.4 cycles
cpu2->cpu2_L1I TOTAL        ACCESS:        485 HIT:        485 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I LOAD         ACCESS:        485 HIT:        485 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1I AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_L1D TOTAL        ACCESS:   17958482 HIT:   15421314 MISS:    2537168 MSHR_MERGE:    1064833
cpu2->cpu2_L1D LOAD         ACCESS:   12738719 HIT:   10224493 MISS:    2514226 MSHR_MERGE:    1064832
cpu2->cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D WRITE        ACCESS:    5183158 HIT:    5182649 MISS:        509 MSHR_MERGE:          0
cpu2->cpu2_L1D TRANSLATION  ACCESS:      36605 HIT:      14172 MISS:      22433 MSHR_MERGE:          1
cpu2->cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1D AVERAGE MISS LATENCY: 151.3 cycles
cpu2->cpu2_ITLB TOTAL        ACCESS:        370 HIT:        370 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB LOAD         ACCESS:        370 HIT:        370 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_ITLB AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_DTLB TOTAL        ACCESS:   17455654 HIT:   17419738 MISS:      35916 MSHR_MERGE:      16707
cpu2->cpu2_DTLB LOAD         ACCESS:   17455654 HIT:   17419738 MISS:      35916 MSHR_MERGE:      16707
cpu2->cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_DTLB AVERAGE MISS LATENCY: 631.1 cycles
cpu1->cpu1_STLB TOTAL        ACCESS:      19201 HIT:       1008 MISS:      18193 MSHR_MERGE:          0
cpu1->cpu1_STLB LOAD         ACCESS:      19201 HIT:       1008 MISS:      18193 MSHR_MERGE:          0
cpu1->cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_STLB AVERAGE MISS LATENCY: 660.6 cycles
cpu1->cpu1_L2C TOTAL        ACCESS:    1475532 HIT:     385222 MISS:    1090310 MSHR_MERGE:          0
cpu1->cpu1_L2C LOAD         ACCESS:    1448838 HIT:     380775 MISS:    1068063 MSHR_MERGE:          0
cpu1->cpu1_L2C RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C WRITE        ACCESS:       3765 HIT:       3765 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C TRANSLATION  ACCESS:      22421 HIT:        682 MISS:      21739 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L2C AVERAGE MISS LATENCY: 192.5 cycles
cpu1->cpu1_L1I TOTAL        ACCESS:        484 HIT:        484 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I LOAD         ACCESS:        484 HIT:        484 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1I AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_L1D TOTAL        ACCESS:   17951040 HIT:   15414808 MISS:    2536232 MSHR_MERGE:    1064465
cpu1->cpu1_L1D LOAD         ACCESS:   12733523 HIT:   10220221 MISS:    2513302 MSHR_MERGE:    1064464
cpu1->cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D WRITE        ACCESS:    5180928 HIT:    5180420 MISS:        508 MSHR_MERGE:          0
cpu1->cpu1_L1D TRANSLATION  ACCESS:      36589 HIT:      14167 MISS:      22422 MSHR_MERGE:          1
cpu1->cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1D AVERAGE MISS LATENCY: 151.3 cycles
cpu1->cpu1_ITLB TOTAL        ACCESS:        369 HIT:        369 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB LOAD         ACCESS:        369 HIT:        369 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_ITLB AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_DTLB TOTAL        ACCESS:   17448448 HIT:   17412547 MISS:      35901 MSHR_MERGE:      16700
cpu1->cpu1_DTLB LOAD         ACCESS:   17448448 HIT:   17412547 MISS:      35901 MSHR_MERGE:      16700
cpu1->cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_DTLB AVERAGE MISS LATENCY: 631.8 cycles
cpu0->cpu0_STLB TOTAL        ACCESS:      19190 HIT:       1007 MISS:      18183 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      19190 HIT:       1007 MISS:      18183 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 660.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1474857 HIT:     385067 MISS:    1089790 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1448171 HIT:     380613 MISS:    1067558 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:       3768 HIT:       3768 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22410 HIT:        686 MISS:      21724 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 192.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:        480 HIT:        480 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:        480 HIT:        480 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   17942973 HIT:   15407933 MISS:    2535040 MSHR_MERGE:    1063951
cpu0->cpu0_L1D LOAD         ACCESS:   12727754 HIT:   10215632 MISS:    2512122 MSHR_MERGE:    1063951
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5178649 HIT:    5178141 MISS:        508 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      36570 HIT:      14160 MISS:      22410 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 151.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:        366 HIT:        366 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:        366 HIT:        366 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   17440619 HIT:   17404732 MISS:      35887 MSHR_MERGE:      16697
cpu0->cpu0_DTLB LOAD         ACCESS:   17440619 HIT:   17404732 MISS:      35887 MSHR_MERGE:      16697
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 631.5 cycles
cpu0->LLC TOTAL        ACCESS:    1091245 HIT:        779 MISS:    1090466 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1067558 HIT:        122 MISS:    1067436 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       1455 HIT:        636 MISS:        819 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      21724 HIT:         21 MISS:      21703 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 705.8 cycles
cpu1->LLC TOTAL        ACCESS:    1091769 HIT:        750 MISS:    1091019 MSHR_MERGE:          0
cpu1->LLC LOAD         ACCESS:    1068063 HIT:        100 MISS:    1067963 MSHR_MERGE:          0
cpu1->LLC RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu1->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->LLC WRITE        ACCESS:       1459 HIT:        626 MISS:        833 MSHR_MERGE:          0
cpu1->LLC TRANSLATION  ACCESS:      21739 HIT:         24 MISS:      21715 MSHR_MERGE:          0
cpu1->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->LLC AVERAGE MISS LATENCY: 705.4 cycles
cpu2->LLC TOTAL        ACCESS:    1092166 HIT:        866 MISS:    1091300 MSHR_MERGE:          0
cpu2->LLC LOAD         ACCESS:    1068466 HIT:        117 MISS:    1068349 MSHR_MERGE:          0
cpu2->LLC RFO          ACCESS:        509 HIT:          0 MISS:        509 MSHR_MERGE:          0
cpu2->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->LLC WRITE        ACCESS:       1457 HIT:        732 MISS:        725 MSHR_MERGE:          0
cpu2->LLC TRANSLATION  ACCESS:      21734 HIT:         17 MISS:      21717 MSHR_MERGE:          0
cpu2->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->LLC AVERAGE MISS LATENCY: 705.3 cycles
cpu3->LLC TOTAL        ACCESS:    1092654 HIT:        769 MISS:    1091885 MSHR_MERGE:          0
cpu3->LLC LOAD         ACCESS:    1068932 HIT:         99 MISS:    1068833 MSHR_MERGE:          0
cpu3->LLC RFO          ACCESS:        510 HIT:          0 MISS:        510 MSHR_MERGE:          0
cpu3->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->LLC WRITE        ACCESS:       1459 HIT:        656 MISS:        803 MSHR_MERGE:          0
cpu3->LLC TRANSLATION  ACCESS:      21753 HIT:         14 MISS:      21739 MSHR_MERGE:          0
cpu3->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->LLC AVERAGE MISS LATENCY: 704.9 cycles

Region of Interest Statistics

CPU 3 cumulative IPC: 0.2199 instructions: 60000001 cycles: 272910365
CPU 3 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0101
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 2 cumulative IPC: 0.2198 instructions: 60000000 cycles: 273037143
CPU 2 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0101
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 1 cumulative IPC: 0.2197 instructions: 60000001 cycles: 273145338
CPU 1 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0101
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


CPU 0 cumulative IPC: 0.2196 instructions: 60000000 cycles: 273265417
CPU 0 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.68
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0101
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu3->cpu3_STLB TOTAL        ACCESS:      19219 HIT:       1008 MISS:      18211 MSHR_MERGE:          0
cpu3->cpu3_STLB LOAD         ACCESS:      19219 HIT:       1008 MISS:      18211 MSHR_MERGE:          0
cpu3->cpu3_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_STLB AVERAGE MISS LATENCY: 660.8 cycles
cpu3->cpu3_L2C TOTAL        ACCESS:    1476796 HIT:     385601 MISS:    1091195 MSHR_MERGE:          0
cpu3->cpu3_L2C LOAD         ACCESS:    1450074 HIT:     381142 MISS:    1068932 MSHR_MERGE:          0
cpu3->cpu3_L2C RFO          ACCESS:        510 HIT:          0 MISS:        510 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C WRITE        ACCESS:       3767 HIT:       3767 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L2C TRANSLATION  ACCESS:      22445 HIT:        692 MISS:      21753 MSHR_MERGE:          0
cpu3->cpu3_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L2C AVERAGE MISS LATENCY: 192.3 cycles
cpu3->cpu3_L1I TOTAL        ACCESS:        479 HIT:        479 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I LOAD         ACCESS:        479 HIT:        479 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1I AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_L1D TOTAL        ACCESS:   17967070 HIT:   15428657 MISS:    2538413 MSHR_MERGE:    1065384
cpu3->cpu3_L1D LOAD         ACCESS:   12744791 HIT:   10229334 MISS:    2515457 MSHR_MERGE:    1065383
cpu3->cpu3_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_L1D WRITE        ACCESS:    5185654 HIT:    5185144 MISS:        510 MSHR_MERGE:          0
cpu3->cpu3_L1D TRANSLATION  ACCESS:      36625 HIT:      14179 MISS:      22446 MSHR_MERGE:          1
cpu3->cpu3_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_L1D AVERAGE MISS LATENCY: 151.2 cycles
cpu3->cpu3_ITLB TOTAL        ACCESS:        365 HIT:        365 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB LOAD         ACCESS:        365 HIT:        365 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_ITLB AVERAGE MISS LATENCY: - cycles
cpu3->cpu3_DTLB TOTAL        ACCESS:   17464043 HIT:   17428106 MISS:      35937 MSHR_MERGE:      16718
cpu3->cpu3_DTLB LOAD         ACCESS:   17464043 HIT:   17428106 MISS:      35937 MSHR_MERGE:      16718
cpu3->cpu3_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->cpu3_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->cpu3_DTLB AVERAGE MISS LATENCY: 632.1 cycles
cpu2->cpu2_STLB TOTAL        ACCESS:      19209 HIT:       1008 MISS:      18201 MSHR_MERGE:          0
cpu2->cpu2_STLB LOAD         ACCESS:      19209 HIT:       1008 MISS:      18201 MSHR_MERGE:          0
cpu2->cpu2_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_STLB AVERAGE MISS LATENCY: 659.7 cycles
cpu2->cpu2_L2C TOTAL        ACCESS:    1476104 HIT:     385395 MISS:    1090709 MSHR_MERGE:          0
cpu2->cpu2_L2C LOAD         ACCESS:    1449394 HIT:     380928 MISS:    1068466 MSHR_MERGE:          0
cpu2->cpu2_L2C RFO          ACCESS:        509 HIT:          0 MISS:        509 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C WRITE        ACCESS:       3769 HIT:       3769 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L2C TRANSLATION  ACCESS:      22432 HIT:        698 MISS:      21734 MSHR_MERGE:          0
cpu2->cpu2_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L2C AVERAGE MISS LATENCY: 192.4 cycles
cpu2->cpu2_L1I TOTAL        ACCESS:        485 HIT:        485 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I LOAD         ACCESS:        485 HIT:        485 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1I AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_L1D TOTAL        ACCESS:   17958482 HIT:   15421314 MISS:    2537168 MSHR_MERGE:    1064833
cpu2->cpu2_L1D LOAD         ACCESS:   12738719 HIT:   10224493 MISS:    2514226 MSHR_MERGE:    1064832
cpu2->cpu2_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_L1D WRITE        ACCESS:    5183158 HIT:    5182649 MISS:        509 MSHR_MERGE:          0
cpu2->cpu2_L1D TRANSLATION  ACCESS:      36605 HIT:      14172 MISS:      22433 MSHR_MERGE:          1
cpu2->cpu2_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_L1D AVERAGE MISS LATENCY: 151.3 cycles
cpu2->cpu2_ITLB TOTAL        ACCESS:        370 HIT:        370 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB LOAD         ACCESS:        370 HIT:        370 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_ITLB AVERAGE MISS LATENCY: - cycles
cpu2->cpu2_DTLB TOTAL        ACCESS:   17455654 HIT:   17419738 MISS:      35916 MSHR_MERGE:      16707
cpu2->cpu2_DTLB LOAD         ACCESS:   17455654 HIT:   17419738 MISS:      35916 MSHR_MERGE:      16707
cpu2->cpu2_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->cpu2_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->cpu2_DTLB AVERAGE MISS LATENCY: 631.1 cycles
cpu1->cpu1_STLB TOTAL        ACCESS:      19201 HIT:       1008 MISS:      18193 MSHR_MERGE:          0
cpu1->cpu1_STLB LOAD         ACCESS:      19201 HIT:       1008 MISS:      18193 MSHR_MERGE:          0
cpu1->cpu1_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_STLB AVERAGE MISS LATENCY: 660.6 cycles
cpu1->cpu1_L2C TOTAL        ACCESS:    1475532 HIT:     385222 MISS:    1090310 MSHR_MERGE:          0
cpu1->cpu1_L2C LOAD         ACCESS:    1448838 HIT:     380775 MISS:    1068063 MSHR_MERGE:          0
cpu1->cpu1_L2C RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C WRITE        ACCESS:       3765 HIT:       3765 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L2C TRANSLATION  ACCESS:      22421 HIT:        682 MISS:      21739 MSHR_MERGE:          0
cpu1->cpu1_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L2C AVERAGE MISS LATENCY: 192.5 cycles
cpu1->cpu1_L1I TOTAL        ACCESS:        484 HIT:        484 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I LOAD         ACCESS:        484 HIT:        484 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1I AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_L1D TOTAL        ACCESS:   17951040 HIT:   15414808 MISS:    2536232 MSHR_MERGE:    1064465
cpu1->cpu1_L1D LOAD         ACCESS:   12733523 HIT:   10220221 MISS:    2513302 MSHR_MERGE:    1064464
cpu1->cpu1_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_L1D WRITE        ACCESS:    5180928 HIT:    5180420 MISS:        508 MSHR_MERGE:          0
cpu1->cpu1_L1D TRANSLATION  ACCESS:      36589 HIT:      14167 MISS:      22422 MSHR_MERGE:          1
cpu1->cpu1_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_L1D AVERAGE MISS LATENCY: 151.3 cycles
cpu1->cpu1_ITLB TOTAL        ACCESS:        369 HIT:        369 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB LOAD         ACCESS:        369 HIT:        369 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_ITLB AVERAGE MISS LATENCY: - cycles
cpu1->cpu1_DTLB TOTAL        ACCESS:   17448448 HIT:   17412547 MISS:      35901 MSHR_MERGE:      16700
cpu1->cpu1_DTLB LOAD         ACCESS:   17448448 HIT:   17412547 MISS:      35901 MSHR_MERGE:      16700
cpu1->cpu1_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->cpu1_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->cpu1_DTLB AVERAGE MISS LATENCY: 631.8 cycles
cpu0->cpu0_STLB TOTAL        ACCESS:      19190 HIT:       1007 MISS:      18183 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      19190 HIT:       1007 MISS:      18183 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 660.2 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1474857 HIT:     385067 MISS:    1089790 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1448171 HIT:     380613 MISS:    1067558 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:       3768 HIT:       3768 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22410 HIT:        686 MISS:      21724 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 192.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:        480 HIT:        480 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:        480 HIT:        480 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   17942973 HIT:   15407933 MISS:    2535040 MSHR_MERGE:    1063951
cpu0->cpu0_L1D LOAD         ACCESS:   12727754 HIT:   10215632 MISS:    2512122 MSHR_MERGE:    1063951
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    5178649 HIT:    5178141 MISS:        508 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      36570 HIT:      14160 MISS:      22410 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 151.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:        366 HIT:        366 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:        366 HIT:        366 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   17440619 HIT:   17404732 MISS:      35887 MSHR_MERGE:      16697
cpu0->cpu0_DTLB LOAD         ACCESS:   17440619 HIT:   17404732 MISS:      35887 MSHR_MERGE:      16697
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 631.5 cycles
cpu0->LLC TOTAL        ACCESS:    1091245 HIT:        779 MISS:    1090466 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1067558 HIT:        122 MISS:    1067436 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       1455 HIT:        636 MISS:        819 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      21724 HIT:         21 MISS:      21703 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 705.8 cycles
cpu1->LLC TOTAL        ACCESS:    1091769 HIT:        750 MISS:    1091019 MSHR_MERGE:          0
cpu1->LLC LOAD         ACCESS:    1068063 HIT:        100 MISS:    1067963 MSHR_MERGE:          0
cpu1->LLC RFO          ACCESS:        508 HIT:          0 MISS:        508 MSHR_MERGE:          0
cpu1->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu1->LLC WRITE        ACCESS:       1459 HIT:        626 MISS:        833 MSHR_MERGE:          0
cpu1->LLC TRANSLATION  ACCESS:      21739 HIT:         24 MISS:      21715 MSHR_MERGE:          0
cpu1->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu1->LLC AVERAGE MISS LATENCY: 705.4 cycles
cpu2->LLC TOTAL        ACCESS:    1092166 HIT:        866 MISS:    1091300 MSHR_MERGE:          0
cpu2->LLC LOAD         ACCESS:    1068466 HIT:        117 MISS:    1068349 MSHR_MERGE:          0
cpu2->LLC RFO          ACCESS:        509 HIT:          0 MISS:        509 MSHR_MERGE:          0
cpu2->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu2->LLC WRITE        ACCESS:       1457 HIT:        732 MISS:        725 MSHR_MERGE:          0
cpu2->LLC TRANSLATION  ACCESS:      21734 HIT:         17 MISS:      21717 MSHR_MERGE:          0
cpu2->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu2->LLC AVERAGE MISS LATENCY: 705.3 cycles
cpu3->LLC TOTAL        ACCESS:    1092654 HIT:        769 MISS:    1091885 MSHR_MERGE:          0
cpu3->LLC LOAD         ACCESS:    1068932 HIT:         99 MISS:    1068833 MSHR_MERGE:          0
cpu3->LLC RFO          ACCESS:        510 HIT:          0 MISS:        510 MSHR_MERGE:          0
cpu3->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu3->LLC WRITE        ACCESS:       1459 HIT:        656 MISS:        803 MSHR_MERGE:          0
cpu3->LLC TRANSLATION  ACCESS:      21753 HIT:         14 MISS:      21739 MSHR_MERGE:          0
cpu3->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu3->LLC AVERAGE MISS LATENCY: 704.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         12
  ROW_BUFFER_MISS:    1090842
  AVG DBUS CONGESTED CYCLE: 6.315
Channel 0 WQ ROW_BUFFER_HIT:        397
  ROW_BUFFER_MISS:       1074
  FULL:          0
Channel 0 REFRESHES ISSUED:      22772

Channel 1 RQ ROW_BUFFER_HIT:         10
  ROW_BUFFER_MISS:    1090470
  AVG DBUS CONGESTED CYCLE: 6.318
Channel 1 WQ ROW_BUFFER_HIT:        404
  ROW_BUFFER_MISS:       1057
  FULL:          0
Channel 1 REFRESHES ISSUED:      22772

Channel 2 RQ ROW_BUFFER_HIT:         13
  ROW_BUFFER_MISS:    1089927
  AVG DBUS CONGESTED CYCLE: 5.97
Channel 2 WQ ROW_BUFFER_HIT:        371
  ROW_BUFFER_MISS:       1047
  FULL:          0
Channel 2 REFRESHES ISSUED:      22772

Channel 3 RQ ROW_BUFFER_HIT:         12
  ROW_BUFFER_MISS:    1090204
  AVG DBUS CONGESTED CYCLE: 6.338
Channel 3 WQ ROW_BUFFER_HIT:        411
  ROW_BUFFER_MISS:       1046
  FULL:          0
Channel 3 REFRESHES ISSUED:      22772
