QuestaSim-64 vcom 2023.2_2 Compiler 2023.06 Jun  9 2023
Start time: 15:46:28 on Apr 24,2024
vcom -2008 -work internal/ModelSimContainer/work proj/src/MIPS_types.vhd internal/testpy/tb.vhd proj/src/MIPS_types.vhd proj/src/TopLevel/Nbit_reg.vhd proj/src/TopLevel/nBitAnd.vhd proj/src/TopLevel/MIPSregister.vhd proj/src/TopLevel/Control.vhd proj/src/TopLevel/Memory_WriteBack_Reg.vhd proj/src/TopLevel/branchALU.vhd proj/src/TopLevel/mux3t1.vhd proj/src/TopLevel/invg.vhd proj/src/TopLevel/extendSign.vhd proj/src/TopLevel/mux2t1_dataflow.vhd proj/src/TopLevel/nBitAddSub.vhd proj/src/TopLevel/MIPS_Processor.vhd proj/src/TopLevel/mux2t1.vhd proj/src/TopLevel/andg2.vhd proj/src/TopLevel/Execute_Memory_Reg.vhd proj/src/TopLevel/dffg_set.vhd proj/src/TopLevel/mem.vhd proj/src/TopLevel/5bit_dffg.vhd proj/src/TopLevel/mux2t1_N.vhd proj/src/TopLevel/Nbit_reg_PC.vhd proj/src/TopLevel/Barrel_Shifter.vhd proj/src/TopLevel/fetchLogic.vhd proj/src/TopLevel/my_32t1_mux.vhd proj/src/TopLevel/PipelineShift.vhd proj/src/TopLevel/pcRegister.vhd proj/src/TopLevel/branch.vhd proj/src/TopLevel/selectOperation.vhd proj/src/TopLevel/nBitOr.vhd proj/src/TopLevel/addToEnd.vhd proj/src/TopLevel/FOURbit_dffg.vhd proj/src/TopLevel/fullAdder.vhd proj/src/TopLevel/prediction.vhd proj/src/TopLevel/addToStart.vhd proj/src/TopLevel/Fetch_Decode_Reg.vhd proj/src/TopLevel/xorg2.vhd proj/src/TopLevel/hazardDetection.vhd proj/src/TopLevel/Nbit_dffg.vhd proj/src/TopLevel/Extender.vhd proj/src/TopLevel/decoder.vhd proj/src/TopLevel/setLessThan.vhd proj/src/TopLevel/nBitXor.vhd proj/src/TopLevel/onesComp.vhd proj/src/TopLevel/andg2N.vhd proj/src/TopLevel/mux2t1_5bit.vhd proj/src/TopLevel/Decode_Execute_Reg.vhd proj/src/TopLevel/ForwardingUnit.vhd proj/src/TopLevel/jump.vhd proj/src/TopLevel/dffg_PC.vhd proj/src/TopLevel/nBitAdder.vhd proj/src/TopLevel/nBitNor.vhd proj/src/TopLevel/org2.vhd proj/src/TopLevel/alu.vhd proj/src/TopLevel/dffg.vhd proj/src/TopLevel/shift.vhd 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package MIPS_types
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package std_logic_textio
-- Loading package ENV
-- Compiling entity tb
-- Compiling architecture mixed of tb
** Warning: proj/src/MIPS_types.vhd(15): (vcom-1615) Existing package 'MIPS_types' at line 15 will be overwritten.
-- Compiling package MIPS_types
** Warning: proj/src/MIPS_types.vhd(31): (vcom-1615) Existing package body 'MIPS_types(body)' at line 31 will be overwritten.
-- Compiling package body MIPS_types
-- Loading package MIPS_types
-- Loading package MIPS_types
-- Compiling entity Nbit_reg
-- Compiling architecture structural of Nbit_reg
-- Compiling entity nBitAnd
-- Compiling architecture structure of nBitAnd
-- Compiling entity MIPSregister
-- Compiling architecture structural of MIPSregister
-- Compiling entity control
-- Compiling architecture behavioral of control
-- Compiling entity Memory_WriteBack_Reg
-- Compiling architecture structure of Memory_WriteBack_Reg
-- Compiling entity branchALU
-- Compiling architecture dataflow of branchALU
-- Compiling entity mux3t1
-- Compiling architecture structure of mux3t1
** Error: proj/src/TopLevel/mux3t1.vhd(22): near "'": syntax error
** Note: proj/src/TopLevel/mux3t1.vhd(27): VHDL Compiler exiting
End time: 15:46:28 on Apr 24,2024, Elapsed time: 0:00:00
Errors: 1, Warnings: 2
