{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1525234933499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525234933499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 11:22:13 2018 " "Processing started: Wed May 02 11:22:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525234933499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234933499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_Computer_simplified -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_Computer_simplified -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234933499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1525234933999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1525234933999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system.v 1 1 " "Found 1 design units, including 1 entities, in source file system.v" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525234958481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMEM " "Found entity 1: IMEM" {  } { { "IMEM.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/IMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525234958482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 1 1 " "Found 1 design units, including 1 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "REG.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/REG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525234958484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525234958486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMEM " "Found entity 1: DMEM" {  } { { "DMEM.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/DMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525234958488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(58) " "Verilog HDL warning at control.v(58): extended using \"x\" or \"z\"" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 58 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1525234958489 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(59) " "Verilog HDL warning at control.v(59): extended using \"x\" or \"z\"" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 59 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1525234958489 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "control.v(62) " "Verilog HDL warning at control.v(62): extended using \"x\" or \"z\"" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1525234958489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525234958490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file led7seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED7SEG_decoder " "Found entity 1: LED7SEG_decoder" {  } { { "LED7SEG_decoder.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LED7SEG_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525234958492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958492 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_control.v(9) " "Verilog HDL warning at ALU_control.v(9): extended using \"x\" or \"z\"" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 9 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1525234958493 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU_control.v(12) " "Verilog HDL warning at ALU_control.v(12): extended using \"x\" or \"z\"" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1525234958493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525234958494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exception_handle.v 1 1 " "Found 1 design units, including 1 entities, in source file exception_handle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exception_Handle " "Found entity 1: Exception_Handle" {  } { { "Exception_Handle.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/Exception_Handle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525234958495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sign_Ext " "Found entity 1: Sign_Ext" {  } { { "Sign_Extend.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/Sign_Extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525234958497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "epc.v 1 1 " "Found 1 design units, including 1 entities, in source file epc.v" { { "Info" "ISGN_ENTITY_NAME" "1 EPC " "Found entity 1: EPC" {  } { { "EPC.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/EPC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525234958498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525234958500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525234958502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Selector " "Found entity 1: LCD_Selector" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525234958504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958504 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "interface system_INTERFACE.v(29) " "Verilog HDL Declaration warning at system_INTERFACE.v(29): \"interface\" is SystemVerilog-2005 keyword" {  } { { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 29 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1525234958506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file system_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_INTERFACE " "Found entity 1: system_INTERFACE" {  } { { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525234958506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958506 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EH_Led system.v(72) " "Verilog HDL Implicit Net warning at system.v(72): created implicit net for \"EH_Led\"" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 72 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reg_Out_1 system.v(107) " "Verilog HDL Implicit Net warning at system.v(107): created implicit net for \"Reg_Out_1\"" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mem_Write_f system.v(117) " "Verilog HDL Implicit Net warning at system.v(117): created implicit net for \"Mem_Write_f\"" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 117 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Mem_Read_f system.v(118) " "Verilog HDL Implicit Net warning at system.v(118): created implicit net for \"Mem_Read_f\"" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 118 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x system.v(215) " "Verilog HDL Implicit Net warning at system.v(215): created implicit net for \"x\"" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 215 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_INTERFACE " "Elaborating entity \"system_INTERFACE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1525234958548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system system:interface " "Elaborating entity \"system\" for hierarchy \"system:interface\"" {  } { { "system_INTERFACE.v" "interface" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958614 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "EH_Led system.v(72) " "Verilog HDL or VHDL warning at system.v(72): object \"EH_Led\" assigned a value but never read" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 72 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1525234958617 "|system_INTERFACE|system:interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 system.v(158) " "Verilog HDL assignment warning at system.v(158): truncated value with size 32 to match size of target (1)" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525234958617 "|system_INTERFACE|system:interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 system.v(159) " "Verilog HDL assignment warning at system.v(159): truncated value with size 32 to match size of target (1)" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525234958617 "|system_INTERFACE|system:interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 system.v(160) " "Verilog HDL assignment warning at system.v(160): truncated value with size 32 to match size of target (1)" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525234958618 "|system_INTERFACE|system:interface"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 system.v(184) " "Verilog HDL assignment warning at system.v(184): truncated value with size 32 to match size of target (8)" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525234958618 "|system_INTERFACE|system:interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EH_led system.v(31) " "Output port \"EH_led\" at system.v(31) has no driver" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525234958618 "|system_INTERFACE|system:interface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON system.v(35) " "Output port \"LCD_ON\" at system.v(35) has no driver" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1525234958618 "|system_INTERFACE|system:interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMEM system:interface\|IMEM:uIMEM " "Elaborating entity \"IMEM\" for hierarchy \"system:interface\|IMEM:uIMEM\"" {  } { { "system.v" "uIMEM" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958618 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 255 IMEM.v(12) " "Verilog HDL warning at IMEM.v(12): number of words (2) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "IMEM.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/IMEM.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1525234958620 "|system_INTERFACE|system:interface|IMEM:uIMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMEM_mem.data_a 0 IMEM.v(8) " "Net \"IMEM_mem.data_a\" at IMEM.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/IMEM.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525234958620 "|system_INTERFACE|system:interface|IMEM:uIMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMEM_mem.waddr_a 0 IMEM.v(8) " "Net \"IMEM_mem.waddr_a\" at IMEM.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/IMEM.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525234958620 "|system_INTERFACE|system:interface|IMEM:uIMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMEM_mem.we_a 0 IMEM.v(8) " "Net \"IMEM_mem.we_a\" at IMEM.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "IMEM.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/IMEM.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1525234958620 "|system_INTERFACE|system:interface|IMEM:uIMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG system:interface\|REG:uREG " "Elaborating entity \"REG\" for hierarchy \"system:interface\|REG:uREG\"" {  } { { "system.v" "uREG" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU system:interface\|ALU:uALU " "Elaborating entity \"ALU\" for hierarchy \"system:interface\|ALU:uALU\"" {  } { { "system.v" "uALU" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958623 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958638 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(14) " "Verilog HDL Always Construct warning at ALU.v(14): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958638 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(15) " "Verilog HDL Always Construct warning at ALU.v(15): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958639 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(15) " "Verilog HDL Always Construct warning at ALU.v(15): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958639 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958639 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(16) " "Verilog HDL Always Construct warning at ALU.v(16): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958639 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(17) " "Verilog HDL Always Construct warning at ALU.v(17): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958639 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(17) " "Verilog HDL Always Construct warning at ALU.v(17): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958639 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(18) " "Verilog HDL Always Construct warning at ALU.v(18): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958639 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(18) " "Verilog HDL Always Construct warning at ALU.v(18): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958639 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(19) " "Verilog HDL Always Construct warning at ALU.v(19): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958639 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(19) " "Verilog HDL Always Construct warning at ALU.v(19): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958639 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958639 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(20) " "Verilog HDL Always Construct warning at ALU.v(20): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958639 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958639 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(21) " "Verilog HDL Always Construct warning at ALU.v(21): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958639 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_1 ALU.v(22) " "Verilog HDL Always Construct warning at ALU.v(22): variable \"ALU_operand_1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958639 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_operand_2 ALU.v(22) " "Verilog HDL Always Construct warning at ALU.v(22): variable \"ALU_operand_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958640 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_status ALU.v(28) " "Verilog HDL Always Construct warning at ALU.v(28): inferring latch(es) for variable \"ALU_status\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525234958640 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_status\[0\] ALU.v(31) " "Inferred latch for \"ALU_status\[0\]\" at ALU.v(31)" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958640 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_status\[1\] ALU.v(31) " "Inferred latch for \"ALU_status\[1\]\" at ALU.v(31)" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958640 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_status\[2\] ALU.v(31) " "Inferred latch for \"ALU_status\[2\]\" at ALU.v(31)" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958640 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_status\[3\] ALU.v(31) " "Inferred latch for \"ALU_status\[3\]\" at ALU.v(31)" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958640 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_status\[4\] ALU.v(31) " "Inferred latch for \"ALU_status\[4\]\" at ALU.v(31)" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958640 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_status\[5\] ALU.v(31) " "Inferred latch for \"ALU_status\[5\]\" at ALU.v(31)" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958640 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_status\[6\] ALU.v(31) " "Inferred latch for \"ALU_status\[6\]\" at ALU.v(31)" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958640 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_status\[7\] ALU.v(31) " "Inferred latch for \"ALU_status\[7\]\" at ALU.v(31)" {  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958640 "|system_INTERFACE|system:interface|ALU:uALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMEM system:interface\|DMEM:uDMEM " "Elaborating entity \"DMEM\" for hierarchy \"system:interface\|DMEM:uDMEM\"" {  } { { "system.v" "uDMEM" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958641 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1024 0 255 DMEM.v(14) " "Verilog HDL warning at DMEM.v(14): number of words (1024) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "DMEM.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/DMEM.v" 14 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1525234958643 "|system_INTERFACE|system:interface|DMEM:uDMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control system:interface\|control:ucontrol " "Elaborating entity \"control\" for hierarchy \"system:interface\|control:ucontrol\"" {  } { { "system.v" "ucontrol" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958644 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_signal control.v(65) " "Verilog HDL Always Construct warning at control.v(65): variable \"control_signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958645 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control.v(58) " "Verilog HDL Case Statement warning at control.v(58): case item expression covers a value already covered by a previous case item" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 58 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1525234958645 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_signal control.v(52) " "Verilog HDL Always Construct warning at control.v(52): inferring latch(es) for variable \"control_signal\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525234958645 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[0\] control.v(52) " "Inferred latch for \"control_signal\[0\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958645 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[1\] control.v(52) " "Inferred latch for \"control_signal\[1\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958645 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[2\] control.v(52) " "Inferred latch for \"control_signal\[2\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958645 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[3\] control.v(52) " "Inferred latch for \"control_signal\[3\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958645 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[4\] control.v(52) " "Inferred latch for \"control_signal\[4\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958645 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[5\] control.v(52) " "Inferred latch for \"control_signal\[5\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958645 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[6\] control.v(52) " "Inferred latch for \"control_signal\[6\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958645 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[7\] control.v(52) " "Inferred latch for \"control_signal\[7\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958645 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[8\] control.v(52) " "Inferred latch for \"control_signal\[8\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958645 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[9\] control.v(52) " "Inferred latch for \"control_signal\[9\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958646 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_signal\[10\] control.v(52) " "Inferred latch for \"control_signal\[10\]\" at control.v(52)" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958646 "|system_INTERFACE|system:interface|control:ucontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control system:interface\|ALU_control:uALU_control " "Elaborating entity \"ALU_control\" for hierarchy \"system:interface\|ALU_control:uALU_control\"" {  } { { "system.v" "uALU_control" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958646 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_out ALU_control.v(31) " "Verilog HDL Always Construct warning at ALU_control.v(31): variable \"ALU_control_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958647 "|system_INTERFACE|system:interface|ALU_control:uALU_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_control_out ALU_control.v(8) " "Verilog HDL Always Construct warning at ALU_control.v(8): inferring latch(es) for variable \"ALU_control_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525234958648 "|system_INTERFACE|system:interface|ALU_control:uALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_control_out\[0\] ALU_control.v(8) " "Inferred latch for \"ALU_control_out\[0\]\" at ALU_control.v(8)" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958648 "|system_INTERFACE|system:interface|ALU_control:uALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_control_out\[1\] ALU_control.v(8) " "Inferred latch for \"ALU_control_out\[1\]\" at ALU_control.v(8)" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958648 "|system_INTERFACE|system:interface|ALU_control:uALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_control_out\[2\] ALU_control.v(8) " "Inferred latch for \"ALU_control_out\[2\]\" at ALU_control.v(8)" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958648 "|system_INTERFACE|system:interface|ALU_control:uALU_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_control_out\[3\] ALU_control.v(8) " "Inferred latch for \"ALU_control_out\[3\]\" at ALU_control.v(8)" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958648 "|system_INTERFACE|system:interface|ALU_control:uALU_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Exception_Handle system:interface\|Exception_Handle:uException_Handle " "Elaborating entity \"Exception_Handle\" for hierarchy \"system:interface\|Exception_Handle:uException_Handle\"" {  } { { "system.v" "uException_Handle" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958649 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EH_flag Exception_Handle.v(10) " "Verilog HDL Always Construct warning at Exception_Handle.v(10): inferring latch(es) for variable \"EH_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "Exception_Handle.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/Exception_Handle.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1525234958649 "|system_INTERFACE|system:interface|Exception_Handle:uException_Handle"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EH_flag Exception_Handle.v(10) " "Inferred latch for \"EH_flag\" at Exception_Handle.v(10)" {  } { { "Exception_Handle.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/Exception_Handle.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234958649 "|system_INTERFACE|system:interface|Exception_Handle:uException_Handle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sign_Ext system:interface\|Sign_Ext:uSign_Ext " "Elaborating entity \"Sign_Ext\" for hierarchy \"system:interface\|Sign_Ext:uSign_Ext\"" {  } { { "system.v" "uSign_Ext" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EPC system:interface\|EPC:uEPC " "Elaborating entity \"EPC\" for hierarchy \"system:interface\|EPC:uEPC\"" {  } { { "system.v" "uEPC" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST system:interface\|LCD_TEST:uLCD_TEST " "Elaborating entity \"LCD_TEST\" for hierarchy \"system:interface\|LCD_TEST:uLCD_TEST\"" {  } { { "system.v" "uLCD_TEST" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958653 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST.v(66) " "Verilog HDL assignment warning at LCD_TEST.v(66): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_TEST.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525234958665 "|system_INTERFACE|system:interface|LCD_TEST:uLCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(74) " "Verilog HDL assignment warning at LCD_TEST.v(74): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_TEST.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525234958666 "|system_INTERFACE|system:interface|LCD_TEST:uLCD_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST.v(79) " "Verilog HDL assignment warning at LCD_TEST.v(79): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_TEST.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525234958666 "|system_INTERFACE|system:interface|LCD_TEST:uLCD_TEST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller system:interface\|LCD_TEST:uLCD_TEST\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"system:interface\|LCD_TEST:uLCD_TEST\|LCD_Controller:u0\"" {  } { { "LCD_TEST.v" "u0" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_TEST.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958666 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(68) " "Verilog HDL assignment warning at LCD_Controller.v(68): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Controller.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1525234958668 "|system_INTERFACE|system:interface|LCD_TEST:uLCD_TEST|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Selector system:interface\|LCD_Selector:uLCD_selector " "Elaborating entity \"LCD_Selector\" for hierarchy \"system:interface\|LCD_Selector:uLCD_selector\"" {  } { { "system.v" "uLCD_selector" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234958669 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMEM_data LCD_Selector.v(16) " "Verilog HDL Always Construct warning at LCD_Selector.v(16): variable \"IMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958672 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMEM_data LCD_Selector.v(17) " "Verilog HDL Always Construct warning at LCD_Selector.v(17): variable \"IMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958672 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMEM_data LCD_Selector.v(18) " "Verilog HDL Always Construct warning at LCD_Selector.v(18): variable \"IMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958672 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMEM_data LCD_Selector.v(19) " "Verilog HDL Always Construct warning at LCD_Selector.v(19): variable \"IMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958672 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMEM_data LCD_Selector.v(20) " "Verilog HDL Always Construct warning at LCD_Selector.v(20): variable \"IMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958672 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMEM_data LCD_Selector.v(21) " "Verilog HDL Always Construct warning at LCD_Selector.v(21): variable \"IMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958672 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMEM_data LCD_Selector.v(22) " "Verilog HDL Always Construct warning at LCD_Selector.v(22): variable \"IMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958672 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMEM_data LCD_Selector.v(23) " "Verilog HDL Always Construct warning at LCD_Selector.v(23): variable \"IMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958672 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_data LCD_Selector.v(28) " "Verilog HDL Always Construct warning at LCD_Selector.v(28): variable \"REG_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958672 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_data LCD_Selector.v(29) " "Verilog HDL Always Construct warning at LCD_Selector.v(29): variable \"REG_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958673 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_data LCD_Selector.v(30) " "Verilog HDL Always Construct warning at LCD_Selector.v(30): variable \"REG_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958673 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_data LCD_Selector.v(31) " "Verilog HDL Always Construct warning at LCD_Selector.v(31): variable \"REG_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958673 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_data LCD_Selector.v(32) " "Verilog HDL Always Construct warning at LCD_Selector.v(32): variable \"REG_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958673 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_data LCD_Selector.v(33) " "Verilog HDL Always Construct warning at LCD_Selector.v(33): variable \"REG_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958673 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_data LCD_Selector.v(34) " "Verilog HDL Always Construct warning at LCD_Selector.v(34): variable \"REG_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958673 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_data LCD_Selector.v(35) " "Verilog HDL Always Construct warning at LCD_Selector.v(35): variable \"REG_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958673 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_data LCD_Selector.v(40) " "Verilog HDL Always Construct warning at LCD_Selector.v(40): variable \"ALU_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958673 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_data LCD_Selector.v(41) " "Verilog HDL Always Construct warning at LCD_Selector.v(41): variable \"ALU_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958673 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_data LCD_Selector.v(42) " "Verilog HDL Always Construct warning at LCD_Selector.v(42): variable \"ALU_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958673 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_data LCD_Selector.v(43) " "Verilog HDL Always Construct warning at LCD_Selector.v(43): variable \"ALU_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958673 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_data LCD_Selector.v(44) " "Verilog HDL Always Construct warning at LCD_Selector.v(44): variable \"ALU_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958673 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_data LCD_Selector.v(45) " "Verilog HDL Always Construct warning at LCD_Selector.v(45): variable \"ALU_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958673 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_data LCD_Selector.v(46) " "Verilog HDL Always Construct warning at LCD_Selector.v(46): variable \"ALU_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958673 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_data LCD_Selector.v(47) " "Verilog HDL Always Construct warning at LCD_Selector.v(47): variable \"ALU_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958673 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_status_data LCD_Selector.v(52) " "Verilog HDL Always Construct warning at LCD_Selector.v(52): variable \"ALU_status_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958674 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_status_data LCD_Selector.v(53) " "Verilog HDL Always Construct warning at LCD_Selector.v(53): variable \"ALU_status_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958674 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_status_data LCD_Selector.v(54) " "Verilog HDL Always Construct warning at LCD_Selector.v(54): variable \"ALU_status_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958674 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_status_data LCD_Selector.v(55) " "Verilog HDL Always Construct warning at LCD_Selector.v(55): variable \"ALU_status_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958674 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_status_data LCD_Selector.v(56) " "Verilog HDL Always Construct warning at LCD_Selector.v(56): variable \"ALU_status_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958674 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_status_data LCD_Selector.v(57) " "Verilog HDL Always Construct warning at LCD_Selector.v(57): variable \"ALU_status_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958674 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_status_data LCD_Selector.v(58) " "Verilog HDL Always Construct warning at LCD_Selector.v(58): variable \"ALU_status_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958674 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_status_data LCD_Selector.v(59) " "Verilog HDL Always Construct warning at LCD_Selector.v(59): variable \"ALU_status_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 59 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958674 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMEM_data LCD_Selector.v(64) " "Verilog HDL Always Construct warning at LCD_Selector.v(64): variable \"DMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958674 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMEM_data LCD_Selector.v(65) " "Verilog HDL Always Construct warning at LCD_Selector.v(65): variable \"DMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958674 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMEM_data LCD_Selector.v(66) " "Verilog HDL Always Construct warning at LCD_Selector.v(66): variable \"DMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 66 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958674 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMEM_data LCD_Selector.v(67) " "Verilog HDL Always Construct warning at LCD_Selector.v(67): variable \"DMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958674 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMEM_data LCD_Selector.v(68) " "Verilog HDL Always Construct warning at LCD_Selector.v(68): variable \"DMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958674 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMEM_data LCD_Selector.v(69) " "Verilog HDL Always Construct warning at LCD_Selector.v(69): variable \"DMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958674 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMEM_data LCD_Selector.v(70) " "Verilog HDL Always Construct warning at LCD_Selector.v(70): variable \"DMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958674 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DMEM_data LCD_Selector.v(71) " "Verilog HDL Always Construct warning at LCD_Selector.v(71): variable \"DMEM_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958674 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_data LCD_Selector.v(76) " "Verilog HDL Always Construct warning at LCD_Selector.v(76): variable \"control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958675 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_data LCD_Selector.v(77) " "Verilog HDL Always Construct warning at LCD_Selector.v(77): variable \"control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958675 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_data LCD_Selector.v(78) " "Verilog HDL Always Construct warning at LCD_Selector.v(78): variable \"control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958675 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_data LCD_Selector.v(79) " "Verilog HDL Always Construct warning at LCD_Selector.v(79): variable \"control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958675 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_data LCD_Selector.v(80) " "Verilog HDL Always Construct warning at LCD_Selector.v(80): variable \"control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958676 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_data LCD_Selector.v(81) " "Verilog HDL Always Construct warning at LCD_Selector.v(81): variable \"control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958676 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_data LCD_Selector.v(82) " "Verilog HDL Always Construct warning at LCD_Selector.v(82): variable \"control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958676 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "control_data LCD_Selector.v(83) " "Verilog HDL Always Construct warning at LCD_Selector.v(83): variable \"control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958676 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_data LCD_Selector.v(88) " "Verilog HDL Always Construct warning at LCD_Selector.v(88): variable \"ALU_control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958676 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_data LCD_Selector.v(89) " "Verilog HDL Always Construct warning at LCD_Selector.v(89): variable \"ALU_control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958676 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_data LCD_Selector.v(90) " "Verilog HDL Always Construct warning at LCD_Selector.v(90): variable \"ALU_control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958676 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_data LCD_Selector.v(91) " "Verilog HDL Always Construct warning at LCD_Selector.v(91): variable \"ALU_control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958676 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_data LCD_Selector.v(92) " "Verilog HDL Always Construct warning at LCD_Selector.v(92): variable \"ALU_control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958676 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_data LCD_Selector.v(93) " "Verilog HDL Always Construct warning at LCD_Selector.v(93): variable \"ALU_control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958676 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_data LCD_Selector.v(94) " "Verilog HDL Always Construct warning at LCD_Selector.v(94): variable \"ALU_control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958676 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_control_data LCD_Selector.v(95) " "Verilog HDL Always Construct warning at LCD_Selector.v(95): variable \"ALU_control_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958676 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC_data LCD_Selector.v(100) " "Verilog HDL Always Construct warning at LCD_Selector.v(100): variable \"EPC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 100 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958676 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC_data LCD_Selector.v(101) " "Verilog HDL Always Construct warning at LCD_Selector.v(101): variable \"EPC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958677 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC_data LCD_Selector.v(102) " "Verilog HDL Always Construct warning at LCD_Selector.v(102): variable \"EPC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958677 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC_data LCD_Selector.v(103) " "Verilog HDL Always Construct warning at LCD_Selector.v(103): variable \"EPC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958677 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC_data LCD_Selector.v(104) " "Verilog HDL Always Construct warning at LCD_Selector.v(104): variable \"EPC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958677 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC_data LCD_Selector.v(105) " "Verilog HDL Always Construct warning at LCD_Selector.v(105): variable \"EPC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958677 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC_data LCD_Selector.v(106) " "Verilog HDL Always Construct warning at LCD_Selector.v(106): variable \"EPC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958677 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "EPC_data LCD_Selector.v(107) " "Verilog HDL Always Construct warning at LCD_Selector.v(107): variable \"EPC_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1525234958677 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "LCD_Selector.v(12) " "Verilog HDL Case Statement information at LCD_Selector.v(12): all case item expressions in this case statement are onehot" {  } { { "LCD_Selector.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/LCD_Selector.v" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1525234958677 "|system_INTERFACE|system:interface|LCD_Selector:uLCD_selector"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "system:interface\|REG:uREG\|REG_mem " "RAM logic \"system:interface\|REG:uREG\|REG_mem\" is uninferred due to asynchronous read logic" {  } { { "REG.v" "REG_mem" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/REG.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1525234961905 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1525234961905 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "system:interface\|IMEM:uIMEM\|IMEM_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"system:interface\|IMEM:uIMEM\|IMEM_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525234963020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525234963020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525234963020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525234963020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525234963020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525234963020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525234963020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525234963020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525234963020 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/system.ram0_IMEM_257482.hdl.mif " "Parameter INIT_FILE set to db/system.ram0_IMEM_257482.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1525234963020 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1525234963020 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1525234963020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0 " "Elaborated megafunction instantiation \"system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234965115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0 " "Instantiated megafunction \"system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525234965115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525234965115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525234965115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525234965115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525234965115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525234965115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525234965115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525234965115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525234965115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/system.ram0_IMEM_257482.hdl.mif " "Parameter \"INIT_FILE\" = \"db/system.ram0_IMEM_257482.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1525234965115 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1525234965115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mf61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mf61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mf61 " "Found entity 1: altsyncram_mf61" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1525234965468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234965468 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/system.ram0_IMEM_257482.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/system.ram0_IMEM_257482.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "e:/games/soft/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1525234965732 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/system.ram0_IMEM_257482.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/system.ram0_IMEM_257482.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "e:/games/soft/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1525234965734 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a21 " "Synthesized away node \"system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "e:/games/soft/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 89 0 0 } } { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 29 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525234966544 "|system_INTERFACE|system:interface|IMEM:uIMEM|altsyncram:IMEM_mem_rtl_0|altsyncram_mf61:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a22 " "Synthesized away node \"system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "e:/games/soft/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 89 0 0 } } { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 29 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525234966544 "|system_INTERFACE|system:interface|IMEM:uIMEM|altsyncram:IMEM_mem_rtl_0|altsyncram_mf61:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a23 " "Synthesized away node \"system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "e:/games/soft/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 89 0 0 } } { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 29 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525234966544 "|system_INTERFACE|system:interface|IMEM:uIMEM|altsyncram:IMEM_mem_rtl_0|altsyncram_mf61:auto_generated|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1525234966544 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1525234966544 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1525234966752 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "system:interface\|control:ucontrol\|control_signal\[6\] system:interface\|control:ucontrol\|control_signal\[8\] " "Duplicate LATCH primitive \"system:interface\|control:ucontrol\|control_signal\[6\]\" merged with LATCH primitive \"system:interface\|control:ucontrol\|control_signal\[8\]\"" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1525234966908 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1525234966908 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[2\] " "Latch system:interface\|control:ucontrol\|control_signal\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 665 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525234966923 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525234966923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[8\] " "Latch system:interface\|control:ucontrol\|control_signal\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 665 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525234966923 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525234966923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[9\] " "Latch system:interface\|control:ucontrol\|control_signal\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a27 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a27" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 602 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525234966923 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525234966923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[10\] " "Latch system:interface\|control:ucontrol\|control_signal\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a26 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a26" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 581 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525234966923 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525234966923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[0\] " "Latch system:interface\|control:ucontrol\|control_signal\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 665 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525234966923 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525234966923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|ALU:uALU\|ALU_status\[7\] " "Latch system:interface\|ALU:uALU\|ALU_status\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE system:interface\|ALU_control:uALU_control\|ALU_control_out\[2\] " "Ports ENA and PRE on the latch are fed by the same signal system:interface\|ALU_control:uALU_control\|ALU_control_out\[2\]" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525234966923 ""}  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525234966923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[1\] " "Latch system:interface\|control:ucontrol\|control_signal\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 665 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525234966923 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525234966923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|ALU:uALU\|ALU_status\[4\] " "Latch system:interface\|ALU:uALU\|ALU_status\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|ALU_control:uALU_control\|ALU_control_out\[2\] " "Ports D and ENA on the latch are fed by the same signal system:interface\|ALU_control:uALU_control\|ALU_control_out\[2\]" {  } { { "ALU_control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU_control.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525234966923 ""}  } { { "ALU.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/ALU.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525234966923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[4\] " "Latch system:interface\|control:ucontrol\|control_signal\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 665 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525234966923 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525234966923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[5\] " "Latch system:interface\|control:ucontrol\|control_signal\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 665 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525234966923 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525234966923 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "system:interface\|control:ucontrol\|control_signal\[7\] " "Latch system:interface\|control:ucontrol\|control_signal\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30 " "Ports D and ENA on the latch are fed by the same signal system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_mf61.tdf" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/db/altsyncram_mf61.tdf" 665 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1525234966923 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1525234966923 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "system:interface\|SYS_clk system:interface\|SYS_clk~_emulated system:interface\|SYS_clk~1 " "Register \"system:interface\|SYS_clk\" is converted into an equivalent circuit using register \"system:interface\|SYS_clk~_emulated\" and latch \"system:interface\|SYS_clk~1\"" {  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 46 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1525234966939 "|system_INTERFACE|system:interface|SYS_clk"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1525234966939 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525234968002 "|system_INTERFACE|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525234968002 "|system_INTERFACE|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1525234968002 "|system_INTERFACE|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1525234968002 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1525234968470 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1525234972924 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/output_files/system.map.smsg " "Generated suppressed messages file D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/output_files/system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234973564 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1525234974596 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1525234974596 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525234977049 "|system_INTERFACE|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525234977049 "|system_INTERFACE|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "system_INTERFACE.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system_INTERFACE.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1525234977049 "|system_INTERFACE|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1525234977049 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2445 " "Implemented 2445 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1525234977064 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1525234977064 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2373 " "Implemented 2373 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1525234977064 ""} { "Info" "ICUT_CUT_TM_RAMS" "29 " "Implemented 29 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1525234977064 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1525234977064 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 152 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "771 " "Peak virtual memory: 771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525234977142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 11:22:57 2018 " "Processing ended: Wed May 02 11:22:57 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525234977142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525234977142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525234977142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1525234977142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1525234983580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525234983604 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 11:22:58 2018 " "Processing started: Wed May 02 11:22:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525234983604 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1525234983604 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS_Computer_simplified -c system " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS_Computer_simplified -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1525234983604 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1525234988521 ""}
{ "Info" "0" "" "Project  = MIPS_Computer_simplified" {  } {  } 0 0 "Project  = MIPS_Computer_simplified" 0 0 "Fitter" 0 0 1525234988612 ""}
{ "Info" "0" "" "Revision = system" {  } {  } 0 0 "Revision = system" 0 0 "Fitter" 0 0 1525234988699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1525234989329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1525234989330 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "system EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1525234989498 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525234989822 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1525234989822 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1525234992006 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1525234992284 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525234994566 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525234994566 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525234994566 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1525234994566 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1525234994566 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "e:/games/soft/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/games/soft/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 3189 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525234994667 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "e:/games/soft/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/games/soft/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 3191 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525234994667 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "e:/games/soft/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/games/soft/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 3193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525234994667 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "e:/games/soft/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/games/soft/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 3195 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525234994667 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "e:/games/soft/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/games/soft/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 3197 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1525234994667 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1525234994667 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1525234994848 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1525234996519 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "43 43 " "No exact pin location assignment(s) for 43 pins of 43 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1525235001359 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1525235002888 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "system.sdc " "Synopsys Design Constraints File file not found: 'system.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1525235002891 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1525235002892 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add0~23\|combout " "Node \"interface\|Add0~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~12\|dataa " "Node \"interface\|Add1~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~12\|combout " "Node \"interface\|Add1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~21\|datab " "Node \"interface\|Add0~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~21\|combout " "Node \"interface\|Add0~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~23\|dataa " "Node \"interface\|Add0~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~23\|datab " "Node \"interface\|Add0~23\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1525235002907 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~10\|dataa " "Node \"interface\|Add1~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~10\|combout " "Node \"interface\|Add1~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~18\|datab " "Node \"interface\|Add0~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~18\|combout " "Node \"interface\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~20\|dataa " "Node \"interface\|Add0~20\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~20\|combout " "Node \"interface\|Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~20\|datab " "Node \"interface\|Add0~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1525235002907 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~8\|dataa " "Node \"interface\|Add1~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~8\|combout " "Node \"interface\|Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~15\|datab " "Node \"interface\|Add0~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~15\|combout " "Node \"interface\|Add0~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~17\|dataa " "Node \"interface\|Add0~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~17\|combout " "Node \"interface\|Add0~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~17\|datab " "Node \"interface\|Add0~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1525235002907 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~6\|dataa " "Node \"interface\|Add1~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~6\|combout " "Node \"interface\|Add1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~12\|datab " "Node \"interface\|Add0~12\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~12\|combout " "Node \"interface\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~14\|dataa " "Node \"interface\|Add0~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~14\|combout " "Node \"interface\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~14\|datab " "Node \"interface\|Add0~14\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1525235002907 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~4\|dataa " "Node \"interface\|Add1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~4\|combout " "Node \"interface\|Add1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~9\|datab " "Node \"interface\|Add0~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~9\|combout " "Node \"interface\|Add0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~11\|dataa " "Node \"interface\|Add0~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~11\|combout " "Node \"interface\|Add0~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~11\|datab " "Node \"interface\|Add0~11\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1525235002907 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~2\|dataa " "Node \"interface\|Add1~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~2\|combout " "Node \"interface\|Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~6\|datab " "Node \"interface\|Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~6\|combout " "Node \"interface\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~8\|dataa " "Node \"interface\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~8\|combout " "Node \"interface\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~8\|datab " "Node \"interface\|Add0~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1525235002907 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~0\|dataa " "Node \"interface\|Add1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~0\|combout " "Node \"interface\|Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~5\|datab " "Node \"interface\|Add0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~5\|combout " "Node \"interface\|Add0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~3\|datab " "Node \"interface\|Add0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~3\|combout " "Node \"interface\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~5\|dataa " "Node \"interface\|Add0~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1525235002907 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add0~2\|combout " "Node \"interface\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~0\|datab " "Node \"interface\|Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~0\|combout " "Node \"interface\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~2\|dataa " "Node \"interface\|Add0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~2\|datab " "Node \"interface\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235002907 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1525235002907 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|SYS_clk~2  from: datac  to: combout " "Cell: interface\|SYS_clk~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235002923 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Mux30~0  from: datad  to: combout " "Cell: interface\|uALU\|Mux30~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235002923 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~0  from: datac  to: combout " "Cell: interface\|ucontrol\|WideOr0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235002923 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a26~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a26\|portadataout\[0\] " "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a26~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a26\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235002923 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1525235002923 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1525235002938 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1525235002938 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1525235002954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:interface\|SYS_clk~2  " "Automatically promoted node system:interface\|SYS_clk~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525235003371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:interface\|REG:uREG\|REG_data_out2\[0\] " "Destination node system:interface\|REG:uREG\|REG_data_out2\[0\]" {  } { { "REG.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/REG.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 248 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525235003371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:interface\|REG:uREG\|REG_data_out2\[1\] " "Destination node system:interface\|REG:uREG\|REG_data_out2\[1\]" {  } { { "REG.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/REG.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 249 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525235003371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:interface\|REG:uREG\|REG_data_out2\[2\] " "Destination node system:interface\|REG:uREG\|REG_data_out2\[2\]" {  } { { "REG.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/REG.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 250 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525235003371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:interface\|REG:uREG\|REG_data_out2\[3\] " "Destination node system:interface\|REG:uREG\|REG_data_out2\[3\]" {  } { { "REG.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/REG.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 251 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525235003371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:interface\|REG:uREG\|REG_data_out2\[4\] " "Destination node system:interface\|REG:uREG\|REG_data_out2\[4\]" {  } { { "REG.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/REG.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 252 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525235003371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:interface\|REG:uREG\|REG_data_out2\[5\] " "Destination node system:interface\|REG:uREG\|REG_data_out2\[5\]" {  } { { "REG.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/REG.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 253 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525235003371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:interface\|REG:uREG\|REG_data_out2\[6\] " "Destination node system:interface\|REG:uREG\|REG_data_out2\[6\]" {  } { { "REG.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/REG.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 254 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525235003371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:interface\|REG:uREG\|REG_data_out2\[7\] " "Destination node system:interface\|REG:uREG\|REG_data_out2\[7\]" {  } { { "REG.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/REG.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 255 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525235003371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:interface\|REG:uREG\|REG_data_out2\[8\] " "Destination node system:interface\|REG:uREG\|REG_data_out2\[8\]" {  } { { "REG.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/REG.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 256 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525235003371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:interface\|REG:uREG\|REG_data_out2\[9\] " "Destination node system:interface\|REG:uREG\|REG_data_out2\[9\]" {  } { { "REG.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/REG.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 257 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525235003371 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1525235003371 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525235003371 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 1404 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525235003371 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system:interface\|control:ucontrol\|WideOr0~2  " "Automatically promoted node system:interface\|control:ucontrol\|WideOr0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1525235003373 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system:interface\|control:ucontrol\|control_signal\[2\] " "Destination node system:interface\|control:ucontrol\|control_signal\[2\]" {  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 52 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 192 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1525235003373 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1525235003373 ""}  } { { "control.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/control.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 0 { 0 ""} 0 1928 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1525235003373 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1525235004756 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525235004756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1525235004771 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525235004771 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1525235004787 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1525235004803 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1525235004803 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1525235004803 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1525235005417 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1525235005448 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1525235005448 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 2.5V 22 21 0 " "Number of I/O pins in group: 43 (unused VREF, 2.5V VCCIO, 22 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1525235005472 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1525235005472 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1525235005472 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525235005472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525235005472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525235005472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525235005472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525235005472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 82 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  82 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525235005472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525235005472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525235005472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 80 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525235005472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525235005472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525235005472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525235005472 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1525235005472 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1525235005472 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1525235005472 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525235006549 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1525235006875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1525235017008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525235019296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1525235019521 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1525235043803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525235043803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1525235045050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "8e+03 ns 2.4% " "8e+03 ns of routing delay (approximately 2.4% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1525235062951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X47_Y23 X58_Y33 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X47_Y23 to location X58_Y33" {  } { { "loc" "" { Generic "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X47_Y23 to location X58_Y33"} { { 12 { 0 ""} 47 23 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1525235065878 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1525235065878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1525235092345 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1525235092345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:40 " "Fitter routing operations ending: elapsed time is 00:00:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525235092345 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 14.50 " "Total time spent on timing analysis during the Fitter is 14.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1525235092921 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525235093030 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525235094124 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1525235094124 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1525235094846 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1525235096539 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/output_files/system.fit.smsg " "Generated suppressed messages file D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/output_files/system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1525235099037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 68 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1493 " "Peak virtual memory: 1493 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525235100468 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 11:25:00 2018 " "Processing ended: Wed May 02 11:25:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525235100468 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:02 " "Elapsed time: 00:02:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525235100468 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:58 " "Total CPU time (on all processors): 00:01:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525235100468 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1525235100468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1525235106402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525235106418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 11:25:06 2018 " "Processing started: Wed May 02 11:25:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525235106418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1525235106418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS_Computer_simplified -c system " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS_Computer_simplified -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1525235106418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1525235107089 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1525235113113 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1525235113426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "680 " "Peak virtual memory: 680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525235114613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 11:25:14 2018 " "Processing ended: Wed May 02 11:25:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525235114613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525235114613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525235114613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1525235114613 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1525235115613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1525235117306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525235117306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 11:25:16 2018 " "Processing started: Wed May 02 11:25:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525235117306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235117306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS_Computer_simplified -c system " "Command: quartus_sta MIPS_Computer_simplified -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235117306 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1525235117571 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235117853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235117853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235117931 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235117931 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235118978 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "system.sdc " "Synopsys Design Constraints File file not found: 'system.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119181 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119181 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525235119196 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525235119196 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1525235119196 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119196 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add0~23\|combout " "Node \"interface\|Add0~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~12\|datad " "Node \"interface\|Add1~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~12\|combout " "Node \"interface\|Add1~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~23\|dataa " "Node \"interface\|Add0~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~21\|datad " "Node \"interface\|Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~21\|combout " "Node \"interface\|Add0~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~23\|datad " "Node \"interface\|Add0~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119212 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~10\|dataa " "Node \"interface\|Add1~10\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~10\|combout " "Node \"interface\|Add1~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~20\|datac " "Node \"interface\|Add0~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~20\|combout " "Node \"interface\|Add0~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~18\|dataa " "Node \"interface\|Add0~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~18\|combout " "Node \"interface\|Add0~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~20\|datad " "Node \"interface\|Add0~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119212 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~8\|datab " "Node \"interface\|Add1~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~8\|combout " "Node \"interface\|Add1~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~15\|datab " "Node \"interface\|Add0~15\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~15\|combout " "Node \"interface\|Add0~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~17\|datac " "Node \"interface\|Add0~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~17\|combout " "Node \"interface\|Add0~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~17\|datad " "Node \"interface\|Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119212 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~6\|datab " "Node \"interface\|Add1~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~6\|combout " "Node \"interface\|Add1~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~12\|dataa " "Node \"interface\|Add0~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~12\|combout " "Node \"interface\|Add0~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~14\|datac " "Node \"interface\|Add0~14\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~14\|combout " "Node \"interface\|Add0~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~14\|datad " "Node \"interface\|Add0~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119212 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~4\|dataa " "Node \"interface\|Add1~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~4\|combout " "Node \"interface\|Add1~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~11\|datac " "Node \"interface\|Add0~11\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~11\|combout " "Node \"interface\|Add0~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~9\|dataa " "Node \"interface\|Add0~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~9\|combout " "Node \"interface\|Add0~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~11\|datad " "Node \"interface\|Add0~11\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119212 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~2\|datab " "Node \"interface\|Add1~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~2\|combout " "Node \"interface\|Add1~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~6\|datab " "Node \"interface\|Add0~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~6\|combout " "Node \"interface\|Add0~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~8\|dataa " "Node \"interface\|Add0~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~8\|combout " "Node \"interface\|Add0~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~8\|datac " "Node \"interface\|Add0~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119212 ""}
{ "Warning" "WSTA_SCC_LOOP" "7 " "Found combinational loop of 7 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add1~0\|dataa " "Node \"interface\|Add1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add1~0\|combout " "Node \"interface\|Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~5\|datab " "Node \"interface\|Add0~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~5\|combout " "Node \"interface\|Add0~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~3\|dataa " "Node \"interface\|Add0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~3\|combout " "Node \"interface\|Add0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~5\|datac " "Node \"interface\|Add0~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 184 -1 0 } } { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119212 ""}
{ "Warning" "WSTA_SCC_LOOP" "5 " "Found combinational loop of 5 nodes" { { "Warning" "WSTA_SCC_NODE" "interface\|Add0~2\|combout " "Node \"interface\|Add0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~2\|datab " "Node \"interface\|Add0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~0\|dataa " "Node \"interface\|Add0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~0\|combout " "Node \"interface\|Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""} { "Warning" "WSTA_SCC_NODE" "interface\|Add0~2\|datac " "Node \"interface\|Add0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1525235119212 ""}  } { { "system.v" "" { Text "D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/system.v" 180 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119212 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|SYS_clk~2  from: datad  to: combout " "Cell: interface\|SYS_clk~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: cin  to: combout " "Cell: interface\|uALU\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: datab  to: combout " "Cell: interface\|uALU\|Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: cin  to: combout " "Cell: interface\|uALU\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: cin  to: combout " "Cell: interface\|uALU\|Add1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: cin  to: combout " "Cell: interface\|uALU\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: datab  to: combout " "Cell: interface\|uALU\|Add1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: cin  to: combout " "Cell: interface\|uALU\|Add1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: datab  to: combout " "Cell: interface\|uALU\|Add1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: cin  to: combout " "Cell: interface\|uALU\|Add1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: datab  to: combout " "Cell: interface\|uALU\|Add1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: cin  to: combout " "Cell: interface\|uALU\|Add1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: datab  to: combout " "Cell: interface\|uALU\|Add1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: cin  to: combout " "Cell: interface\|uALU\|Add1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: cin  to: combout " "Cell: interface\|uALU\|Add1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: cin  to: combout " "Cell: interface\|uALU\|Add1~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: datab  to: combout " "Cell: interface\|uALU\|Add1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: cin  to: combout " "Cell: interface\|uALU\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: cin  to: combout " "Cell: interface\|uALU\|Add1~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: cin  to: combout " "Cell: interface\|uALU\|Add1~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: datab  to: combout " "Cell: interface\|uALU\|Add1~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: cin  to: combout " "Cell: interface\|uALU\|Add1~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: cin  to: combout " "Cell: interface\|uALU\|Add1~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: datab  to: combout " "Cell: interface\|uALU\|Add1~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: cin  to: combout " "Cell: interface\|uALU\|Add1~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: datab  to: combout " "Cell: interface\|uALU\|Add1~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: cin  to: combout " "Cell: interface\|uALU\|Add1~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: cin  to: combout " "Cell: interface\|uALU\|Add1~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: cin  to: combout " "Cell: interface\|uALU\|Add1~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: datab  to: combout " "Cell: interface\|uALU\|Add1~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: cin  to: combout " "Cell: interface\|uALU\|Add1~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: datab  to: combout " "Cell: interface\|uALU\|Add1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: cin  to: combout " "Cell: interface\|uALU\|Add1~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: cin  to: combout " "Cell: interface\|uALU\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: datab  to: combout " "Cell: interface\|uALU\|Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: cin  to: combout " "Cell: interface\|uALU\|Add1~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: cin  to: combout " "Cell: interface\|uALU\|Add1~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: cin  to: combout " "Cell: interface\|uALU\|Add1~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: datab  to: combout " "Cell: interface\|uALU\|Add1~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: cin  to: combout " "Cell: interface\|uALU\|Add1~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: datab  to: combout " "Cell: interface\|uALU\|Add1~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: cin  to: combout " "Cell: interface\|uALU\|Add1~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: datab  to: combout " "Cell: interface\|uALU\|Add1~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: cin  to: combout " "Cell: interface\|uALU\|Add1~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: datab  to: combout " "Cell: interface\|uALU\|Add1~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: cin  to: combout " "Cell: interface\|uALU\|Add1~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: datad  to: combout " "Cell: interface\|uALU\|Add1~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: cin  to: combout " "Cell: interface\|uALU\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: cin  to: combout " "Cell: interface\|uALU\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datad  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[20\] " "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235119228 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119228 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235119243 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1525235119337 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525235119516 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525235120985 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235120985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -35.871 " "Worst-case setup slack is -35.871" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.871          -13264.319 KEY\[3\]  " "  -35.871          -13264.319 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -35.847          -13169.617 KEY\[0\]  " "  -35.847          -13169.617 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.852             -91.998 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "  -12.852             -91.998 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235121000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.032 " "Worst-case hold slack is -4.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.032             -30.772 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.032             -30.772 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.826            -770.301 KEY\[0\]  " "   -1.826            -770.301 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.764            -707.512 KEY\[3\]  " "   -1.764            -707.512 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235121125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.671 " "Worst-case recovery slack is -0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121141 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.671              -0.671 KEY\[0\]  " "   -0.671              -0.671 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121141 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235121141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.510 " "Worst-case removal slack is 0.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 KEY\[0\]  " "    0.510               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235121156 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -6.502 " "Worst-case minimum pulse width slack is -6.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.502            -863.395 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -6.502            -863.395 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1670.386 KEY\[0\]  " "   -3.000           -1670.386 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121203 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1668.886 KEY\[3\]  " "   -3.000           -1668.886 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235121203 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235121203 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525235122181 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235122248 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235123330 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|SYS_clk~2  from: datad  to: combout " "Cell: interface\|SYS_clk~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: cin  to: combout " "Cell: interface\|uALU\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: datab  to: combout " "Cell: interface\|uALU\|Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: cin  to: combout " "Cell: interface\|uALU\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: cin  to: combout " "Cell: interface\|uALU\|Add1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: cin  to: combout " "Cell: interface\|uALU\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: datab  to: combout " "Cell: interface\|uALU\|Add1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: cin  to: combout " "Cell: interface\|uALU\|Add1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: datab  to: combout " "Cell: interface\|uALU\|Add1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: cin  to: combout " "Cell: interface\|uALU\|Add1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: datab  to: combout " "Cell: interface\|uALU\|Add1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: cin  to: combout " "Cell: interface\|uALU\|Add1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: datab  to: combout " "Cell: interface\|uALU\|Add1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: cin  to: combout " "Cell: interface\|uALU\|Add1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: cin  to: combout " "Cell: interface\|uALU\|Add1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: cin  to: combout " "Cell: interface\|uALU\|Add1~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: datab  to: combout " "Cell: interface\|uALU\|Add1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: cin  to: combout " "Cell: interface\|uALU\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: cin  to: combout " "Cell: interface\|uALU\|Add1~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: cin  to: combout " "Cell: interface\|uALU\|Add1~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: datab  to: combout " "Cell: interface\|uALU\|Add1~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: cin  to: combout " "Cell: interface\|uALU\|Add1~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: cin  to: combout " "Cell: interface\|uALU\|Add1~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: datab  to: combout " "Cell: interface\|uALU\|Add1~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: cin  to: combout " "Cell: interface\|uALU\|Add1~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: datab  to: combout " "Cell: interface\|uALU\|Add1~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: cin  to: combout " "Cell: interface\|uALU\|Add1~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: cin  to: combout " "Cell: interface\|uALU\|Add1~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: cin  to: combout " "Cell: interface\|uALU\|Add1~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: datab  to: combout " "Cell: interface\|uALU\|Add1~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: cin  to: combout " "Cell: interface\|uALU\|Add1~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: datab  to: combout " "Cell: interface\|uALU\|Add1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: cin  to: combout " "Cell: interface\|uALU\|Add1~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: cin  to: combout " "Cell: interface\|uALU\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: datab  to: combout " "Cell: interface\|uALU\|Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: cin  to: combout " "Cell: interface\|uALU\|Add1~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: cin  to: combout " "Cell: interface\|uALU\|Add1~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: cin  to: combout " "Cell: interface\|uALU\|Add1~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: datab  to: combout " "Cell: interface\|uALU\|Add1~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: cin  to: combout " "Cell: interface\|uALU\|Add1~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: datab  to: combout " "Cell: interface\|uALU\|Add1~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: cin  to: combout " "Cell: interface\|uALU\|Add1~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: datab  to: combout " "Cell: interface\|uALU\|Add1~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: cin  to: combout " "Cell: interface\|uALU\|Add1~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: datab  to: combout " "Cell: interface\|uALU\|Add1~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: cin  to: combout " "Cell: interface\|uALU\|Add1~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: datad  to: combout " "Cell: interface\|uALU\|Add1~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: cin  to: combout " "Cell: interface\|uALU\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: cin  to: combout " "Cell: interface\|uALU\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datad  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[20\] " "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235123572 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235123572 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235123575 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525235123880 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235123880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -32.598 " "Worst-case setup slack is -32.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235123895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235123895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.598          -12229.230 KEY\[3\]  " "  -32.598          -12229.230 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235123895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -32.596          -12186.487 KEY\[0\]  " "  -32.596          -12186.487 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235123895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.750             -85.053 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "  -11.750             -85.053 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235123895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235123895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.722 " "Worst-case hold slack is -3.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.722             -28.718 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.722             -28.718 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.721            -791.333 KEY\[0\]  " "   -1.721            -791.333 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.684            -753.445 KEY\[3\]  " "   -1.684            -753.445 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235124040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.491 " "Worst-case recovery slack is -0.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124056 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.491              -0.491 KEY\[0\]  " "   -0.491              -0.491 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124056 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235124056 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.489 " "Worst-case removal slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 KEY\[0\]  " "    0.489               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235124074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -5.914 " "Worst-case minimum pulse width slack is -5.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.914            -744.281 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -5.914            -744.281 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1670.298 KEY\[0\]  " "   -3.000           -1670.298 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1668.798 KEY\[3\]  " "   -3.000           -1668.798 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235124088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235124088 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1525235125091 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|SYS_clk~2  from: datad  to: combout " "Cell: interface\|SYS_clk~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: cin  to: combout " "Cell: interface\|uALU\|Add1~10  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~10  from: datab  to: combout " "Cell: interface\|uALU\|Add1~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: cin  to: combout " "Cell: interface\|uALU\|Add1~12  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~12  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: cin  to: combout " "Cell: interface\|uALU\|Add1~14  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~14  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~14  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: cin  to: combout " "Cell: interface\|uALU\|Add1~16  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~16  from: datab  to: combout " "Cell: interface\|uALU\|Add1~16  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: cin  to: combout " "Cell: interface\|uALU\|Add1~18  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~18  from: datab  to: combout " "Cell: interface\|uALU\|Add1~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: cin  to: combout " "Cell: interface\|uALU\|Add1~20  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~20  from: datab  to: combout " "Cell: interface\|uALU\|Add1~20  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: cin  to: combout " "Cell: interface\|uALU\|Add1~22  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~22  from: datab  to: combout " "Cell: interface\|uALU\|Add1~22  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: cin  to: combout " "Cell: interface\|uALU\|Add1~24  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~24  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~24  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: cin  to: combout " "Cell: interface\|uALU\|Add1~26  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~26  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: cin  to: combout " "Cell: interface\|uALU\|Add1~28  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~28  from: datab  to: combout " "Cell: interface\|uALU\|Add1~28  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: cin  to: combout " "Cell: interface\|uALU\|Add1~2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: cin  to: combout " "Cell: interface\|uALU\|Add1~30  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: cin  to: combout " "Cell: interface\|uALU\|Add1~32  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~32  from: datab  to: combout " "Cell: interface\|uALU\|Add1~32  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: cin  to: combout " "Cell: interface\|uALU\|Add1~34  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~34  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~34  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: cin  to: combout " "Cell: interface\|uALU\|Add1~36  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~36  from: datab  to: combout " "Cell: interface\|uALU\|Add1~36  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: cin  to: combout " "Cell: interface\|uALU\|Add1~38  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~38  from: datab  to: combout " "Cell: interface\|uALU\|Add1~38  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: cin  to: combout " "Cell: interface\|uALU\|Add1~40  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~40  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~40  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: cin  to: combout " "Cell: interface\|uALU\|Add1~42  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~42  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: cin  to: combout " "Cell: interface\|uALU\|Add1~44  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~44  from: datab  to: combout " "Cell: interface\|uALU\|Add1~44  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: cin  to: combout " "Cell: interface\|uALU\|Add1~46  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~46  from: datab  to: combout " "Cell: interface\|uALU\|Add1~46  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: cin  to: combout " "Cell: interface\|uALU\|Add1~48  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~48  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: cin  to: combout " "Cell: interface\|uALU\|Add1~4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~4  from: datab  to: combout " "Cell: interface\|uALU\|Add1~4  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: cin  to: combout " "Cell: interface\|uALU\|Add1~50  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~50  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: cin  to: combout " "Cell: interface\|uALU\|Add1~52  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~52  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~52  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: cin  to: combout " "Cell: interface\|uALU\|Add1~54  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~54  from: datab  to: combout " "Cell: interface\|uALU\|Add1~54  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: cin  to: combout " "Cell: interface\|uALU\|Add1~56  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~56  from: datab  to: combout " "Cell: interface\|uALU\|Add1~56  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: cin  to: combout " "Cell: interface\|uALU\|Add1~58  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~58  from: datab  to: combout " "Cell: interface\|uALU\|Add1~58  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: cin  to: combout " "Cell: interface\|uALU\|Add1~60  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~60  from: datab  to: combout " "Cell: interface\|uALU\|Add1~60  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: cin  to: combout " "Cell: interface\|uALU\|Add1~62  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~62  from: datad  to: combout " "Cell: interface\|uALU\|Add1~62  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: cin  to: combout " "Cell: interface\|uALU\|Add1~6  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: cin  to: combout " "Cell: interface\|uALU\|Add1~8  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout " "Cell: interface\|uALU\|Add1~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: interface\|ucontrol\|WideOr0~1  from: datad  to: combout " "Cell: interface\|ucontrol\|WideOr0~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[20\] " "From: system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  to: interface\|uIMEM\|IMEM_mem_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[20\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1525235125349 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235125349 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235125353 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1525235125479 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235125479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.399 " "Worst-case setup slack is -17.399" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.399           -6449.508 KEY\[3\]  " "  -17.399           -6449.508 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.397           -6427.282 KEY\[0\]  " "  -17.397           -6427.282 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.636             -46.158 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -6.636             -46.158 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235125494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.068 " "Worst-case hold slack is -2.068" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.068             -15.826 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.068             -15.826 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.357            -818.374 KEY\[0\]  " "   -1.357            -818.374 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.339            -799.834 KEY\[3\]  " "   -1.339            -799.834 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235125636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.574 " "Worst-case recovery slack is -0.574" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.574              -0.574 KEY\[0\]  " "   -0.574              -0.574 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235125651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.232 " "Worst-case removal slack is 0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125683 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 KEY\[0\]  " "    0.232               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125683 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235125683 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.186 " "Worst-case minimum pulse width slack is -3.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.186            -317.291 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.186            -317.291 system:interface\|IMEM:uIMEM\|altsyncram:IMEM_mem_rtl_0\|altsyncram_mf61:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1542.618 KEY\[0\]  " "   -3.000           -1542.618 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125719 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1530.373 KEY\[3\]  " "   -3.000           -1530.373 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1525235125719 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235125719 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235127955 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235127955 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 68 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "789 " "Peak virtual memory: 789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525235128246 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 11:25:28 2018 " "Processing ended: Wed May 02 11:25:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525235128246 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525235128246 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525235128246 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235128246 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1525235130916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1525235130932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 02 11:25:30 2018 " "Processing started: Wed May 02 11:25:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1525235130932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1525235130932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MIPS_Computer_simplified -c system " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MIPS_Computer_simplified -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1525235130932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1525235131801 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_7_1200mv_85c_slow.vo D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/simulation/modelsim/ simulation " "Generated file system_7_1200mv_85c_slow.vo in folder \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525235133077 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_7_1200mv_0c_slow.vo D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/simulation/modelsim/ simulation " "Generated file system_7_1200mv_0c_slow.vo in folder \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525235133468 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_min_1200mv_0c_fast.vo D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/simulation/modelsim/ simulation " "Generated file system_min_1200mv_0c_fast.vo in folder \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525235133892 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system.vo D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/simulation/modelsim/ simulation " "Generated file system.vo in folder \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525235134299 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_7_1200mv_85c_v_slow.sdo D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/simulation/modelsim/ simulation " "Generated file system_7_1200mv_85c_v_slow.sdo in folder \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525235134813 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_7_1200mv_0c_v_slow.sdo D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/simulation/modelsim/ simulation " "Generated file system_7_1200mv_0c_v_slow.sdo in folder \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525235135250 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_min_1200mv_0c_v_fast.sdo D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/simulation/modelsim/ simulation " "Generated file system_min_1200mv_0c_v_fast.sdo in folder \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525235135719 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "system_v.sdo D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/simulation/modelsim/ simulation " "Generated file system_v.sdo in folder \"D:/Study in BK/HK172/Computer Architecture/Lab/Assignment/Ass 2/MIPS_Computer_simplified/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1525235136172 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1525235136375 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 02 11:25:36 2018 " "Processing ended: Wed May 02 11:25:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1525235136375 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1525235136375 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1525235136375 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1525235136375 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 290 s " "Quartus Prime Full Compilation was successful. 0 errors, 290 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1525235137141 ""}
