  module correctness:
  output A,B,C ,D, E, F, G;

signal SO2 in 
signal SO1 in 
signal SL in 

 (pause;
 emit SL)
 || 
 (present SL then emit SO1 else emit SO2 end present)
  
end signal
end signal
end signal

  end module