// Seed: 1111606815
module module_0 (
    input wor id_0,
    output tri id_1,
    output supply1 id_2,
    output tri1 id_3,
    output logic id_4,
    output tri id_5,
    input wand id_6,
    input supply1 id_7,
    input logic id_8,
    input supply0 id_9,
    output supply1 id_10,
    input wand id_11,
    input supply1 id_12,
    input supply0 id_13,
    input wor id_14,
    input wire id_15,
    input wand id_16,
    output tri id_17
);
  assign id_5 = id_16;
  always id_4 = #1 id_8;
endmodule
module module_1 (
    output tri0 id_0,
    input logic id_1,
    input logic id_2,
    output wor id_3,
    output supply0 id_4,
    input tri0 id_5,
    output logic id_6,
    input tri0 id_7,
    output logic id_8
);
  initial begin
    if (1) begin
      id_8 <= id_1;
      id_6 <= 1;
      assert (1);
    end
    id_6 <= id_2;
  end
  module_0(
      id_7,
      id_3,
      id_4,
      id_0,
      id_8,
      id_3,
      id_5,
      id_7,
      id_2,
      id_7,
      id_4,
      id_5,
      id_5,
      id_7,
      id_7,
      id_5,
      id_7,
      id_4
  );
endmodule
