

================================================================
== Vivado HLS Report for 'Conv1DMac_new'
================================================================
* Date:           Wed May 10 08:52:14 2023

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        S3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.198|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1048581|  1048581|  1048581|  1048581|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                                                     |      Latency      | Iteration|  Initiation Interval  |   Trip  |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  1048579|  1048579|         5|          1|          1|  1048576|    yes   |
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     605|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|      68|
|Memory           |       24|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     147|
|Register         |        0|      -|     377|      96|
+-----------------+---------+-------+--------+--------+
|Total            |       24|      0|     377|     916|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        2|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------------+---------+-------+---+----+
    |                  Instance                 |                Module                | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------------------------+--------------------------------------+---------+-------+---+----+
    |computeS3_mux_646yd2_x_x_x_x_x_x_x_x_U202  |computeS3_mux_646yd2_x_x_x_x_x_x_x_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_x_x_x_x_x_x_U203  |computeS3_mux_646yd2_x_x_x_x_x_x_x_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_x_x_x_x_x_x_U204  |computeS3_mux_646yd2_x_x_x_x_x_x_x_x  |        0|      0|  0|  17|
    |computeS3_mux_646yd2_x_x_x_x_x_x_x_x_U205  |computeS3_mux_646yd2_x_x_x_x_x_x_x_x  |        0|      0|  0|  17|
    +-------------------------------------------+--------------------------------------+---------+-------+---+----+
    |Total                                      |                                      |        0|      0|  0|  68|
    +-------------------------------------------+--------------------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |weights19_m_weights_3_U  |Conv1DMac_new_weibak  |        6|  0|   0|  16384|    6|     1|        98304|
    |weights19_m_weights_2_U  |Conv1DMac_new_weibbk  |        6|  0|   0|  16384|    6|     1|        98304|
    |weights19_m_weights_1_U  |Conv1DMac_new_weibck  |        6|  0|   0|  16384|    6|     1|        98304|
    |weights19_m_weights_s_U  |Conv1DMac_new_weibdk  |        6|  0|   0|  16384|    6|     1|        98304|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+
    |Total                    |                      |       24|  0|   0|  65536|   24|     4|       393216|
    +-------------------------+----------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |p_Val2_1_fu_554_p2                |     *    |      0|  0|  41|           6|           8|
    |p_Val2_2_fu_624_p2                |     *    |      0|  0|  41|           6|           8|
    |p_Val2_3_fu_694_p2                |     *    |      0|  0|  41|           6|           8|
    |p_Val2_s_191_fu_484_p2            |     *    |      0|  0|  41|           6|           8|
    |indvar_flatten_next1_fu_323_p2    |     +    |      0|  0|  28|           1|          21|
    |indvar_flatten_op_fu_455_p2       |     +    |      0|  0|  23|          16|           1|
    |macRegisters_0_V_fu_789_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_1_V_fu_812_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_2_V_fu_835_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_3_V_fu_858_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_1_fu_377_p2                    |     +    |      0|  0|  15|           1|           7|
    |p_Val2_21_1_fu_1156_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_21_2_fu_1295_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_21_3_fu_1434_p2            |     +    |      0|  0|  15|           8|           8|
    |p_Val2_s_fu_1017_p2               |     +    |      0|  0|  15|           8|           8|
    |sf_1_fu_449_p2                    |     +    |      0|  0|  16|           9|           1|
    |tmp1_fu_783_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp2_fu_806_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp3_fu_829_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp4_fu_852_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_142_fu_437_p2                 |     +    |      0|  0|  21|          14|          14|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter4  |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_1_fu_798_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_2_fu_821_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_3_fu_844_p2           |    and   |      0|  0|   2|           1|           1|
    |qb_assign_1_fu_775_p2             |    and   |      0|  0|   2|           1|           1|
    |tmp_141_mid_fu_371_p2             |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten4_fu_329_p2       |   icmp   |      0|  0|  13|          16|          15|
    |exitcond_flatten_fu_317_p2        |   icmp   |      0|  0|  18|          21|          22|
    |tmp_162_fu_443_p2                 |   icmp   |      0|  0|  13|           9|           8|
    |tmp_163_fu_544_p2                 |   icmp   |      0|  0|  11|           6|           1|
    |tmp_255_1_fu_614_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_255_2_fu_684_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_255_3_fu_754_p2               |   icmp   |      0|  0|  11|           6|           1|
    |tmp_s_fu_365_p2                   |   icmp   |      0|  0|  13|           9|          10|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_147_fu_520_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_151_fu_590_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_155_fu_660_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_159_fu_730_p2                 |    or    |      0|  0|   2|           1|           1|
    |tmp_867_fu_383_p2                 |    or    |      0|  0|   2|           1|           1|
    |indvar_flatten_next_fu_461_p3     |  select  |      0|  0|  16|           1|           1|
    |nm_mid2_fu_425_p3                 |  select  |      0|  0|   7|           1|           7|
    |nm_mid_fu_335_p3                  |  select  |      0|  0|   7|           1|           1|
    |nm_t_mid2_fu_417_p3               |  select  |      0|  0|   6|           1|           6|
    |nm_t_mid_fu_351_p3                |  select  |      0|  0|   6|           1|           1|
    |sf_mid2_fu_389_p3                 |  select  |      0|  0|   9|           1|           1|
    |tmp_140_mid2_fu_409_p3            |  select  |      0|  0|  14|           1|          14|
    |tmp_140_mid_fu_343_p3             |  select  |      0|  0|  14|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_359_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 605|         266|         282|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  21|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4    |   9|          2|    1|          2|
    |in_V_V_blk_n               |   9|          2|    1|          2|
    |indvar_flatten4_reg_241    |   9|          2|   21|         42|
    |indvar_flatten_reg_252     |   9|          2|   16|         32|
    |macRegisters_0_V_9_fu_160  |   9|          2|    8|         16|
    |macRegisters_1_V_9_fu_164  |   9|          2|    8|         16|
    |macRegisters_2_V_9_fu_168  |   9|          2|    8|         16|
    |macRegisters_3_V_9_fu_172  |   9|          2|    8|         16|
    |nm_reg_263                 |   9|          2|    7|         14|
    |out_V_V_blk_n              |   9|          2|    1|          2|
    |real_start                 |   9|          2|    1|          2|
    |sf_reg_274                 |   9|          2|    9|         18|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 147|         32|   92|        186|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |exitcond_flatten_reg_1477  |   1|   0|    1|          0|
    |indvar_flatten4_reg_241    |  21|   0|   21|          0|
    |indvar_flatten_reg_252     |  16|   0|   16|          0|
    |macRegisters_0_V_9_fu_160  |   8|   0|    8|          0|
    |macRegisters_1_V_9_fu_164  |   8|   0|    8|          0|
    |macRegisters_2_V_9_fu_168  |   8|   0|    8|          0|
    |macRegisters_3_V_9_fu_172  |   8|   0|    8|          0|
    |nm_reg_263                 |   7|   0|    7|          0|
    |nm_t_mid2_reg_1486         |   6|   0|    6|          0|
    |p_Val2_21_1_reg_1603       |   8|   0|    8|          0|
    |p_Val2_21_2_reg_1608       |   8|   0|    8|          0|
    |p_Val2_21_3_reg_1613       |   8|   0|    8|          0|
    |p_Val2_s_reg_1598          |   8|   0|    8|          0|
    |sf_reg_274                 |   9|   0|    9|          0|
    |start_once_reg             |   1|   0|    1|          0|
    |tmp_100_reg_1553           |   7|   0|    7|          0|
    |tmp_1023_reg_1543          |   1|   0|    1|          0|
    |tmp_1026_reg_1558          |   1|   0|    1|          0|
    |tmp_1029_reg_1573          |   1|   0|    1|          0|
    |tmp_1032_reg_1588          |   1|   0|    1|          0|
    |tmp_103_reg_1568           |   7|   0|    7|          0|
    |tmp_106_reg_1583           |   7|   0|    7|          0|
    |tmp_142_reg_1499           |  14|   0|   14|          0|
    |tmp_162_reg_1504           |   1|   0|    1|          0|
    |tmp_163_reg_1548           |   1|   0|    1|          0|
    |tmp_255_1_reg_1563         |   1|   0|    1|          0|
    |tmp_255_2_reg_1578         |   1|   0|    1|          0|
    |tmp_255_3_reg_1593         |   1|   0|    1|          0|
    |tmp_97_reg_1538            |   7|   0|    7|          0|
    |exitcond_flatten_reg_1477  |  64|  32|    1|          0|
    |nm_t_mid2_reg_1486         |  64|  32|    6|          0|
    |tmp_162_reg_1504           |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 377|  96|  193|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |     in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |     in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |     in_V_V    |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V    |    pointer   |
+----------------+-----+-----+------------+---------------+--------------+

