<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_test\impl\gwsynthesis\tangprimer20k_vdp_cartridge_test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_test\src\tangprimer20k_vdp_cartridge_test.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Mar 29 21:03:53 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>18675</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>9400</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>113</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>147</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>375</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk27m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>3.367</td>
<td>297.000
<td>0.000</td>
<td>1.684</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>3.367</td>
<td>297.000
<td>0.000</td>
<td>1.684</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.202</td>
<td>49.500
<td>0.000</td>
<td>10.101</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>10.101</td>
<td>99.000
<td>0.000</td>
<td>5.051</td>
<td>clk27m_ibuf/I</td>
<td>clk27m</td>
<td>u_pll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>6</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>u_pll/rpll_inst/CLKOUT</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk27m</td>
<td>27.000(MHz)</td>
<td>1264.020(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>297.000(MHz)</td>
<td>2016.129(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>49.500(MHz)</td>
<td>55.303(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td>195.128(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-3.076</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_7_s/DI[1]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>6.264</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.625</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>2.255</td>
<td>1.832</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.263</td>
<td>u_cz80/ff_bus_address_2_s0/Q</td>
<td>u_uart/ff_q_0_s0/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>4.451</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.231</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_6_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>4.418</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.231</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>4.418</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.174</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>-1.539</td>
<td>3.874</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.110</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_4_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.403</td>
<td>3.003</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.105</td>
<td>u_cz80/ff_bus_address_2_s0/Q</td>
<td>u_uart/ff_d_7_s0/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>4.292</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.105</td>
<td>u_cz80/ff_bus_address_2_s0/Q</td>
<td>u_uart/ff_d_0_s0/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>4.292</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.105</td>
<td>u_cz80/ff_bus_address_2_s0/Q</td>
<td>u_uart/ff_d_1_s0/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>4.292</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.105</td>
<td>u_cz80/ff_bus_address_2_s0/Q</td>
<td>u_uart/ff_d_3_s0/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>4.292</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.105</td>
<td>u_cz80/ff_bus_address_2_s0/Q</td>
<td>u_uart/ff_d_4_s0/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>4.292</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.105</td>
<td>u_cz80/ff_bus_address_2_s0/Q</td>
<td>u_uart/ff_d_5_s0/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>4.292</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.069</td>
<td>u_cz80/ff_bus_address_2_s0/Q</td>
<td>u_uart/ff_d_2_s0/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>4.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.069</td>
<td>u_cz80/ff_bus_address_2_s0/Q</td>
<td>u_uart/ff_d_6_s0/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>4.256</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.060</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_3_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>4.247</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.060</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>4.247</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.060</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>4.247</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.060</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>4.247</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.034</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_3_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.403</td>
<td>2.928</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.034</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_1_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.403</td>
<td>2.928</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.033</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_5_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.403</td>
<td>2.927</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.956</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_6_s0/D</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>3.367</td>
<td>1.403</td>
<td>2.850</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.870</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>4.058</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.870</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1/CE</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.734</td>
<td>3.477</td>
<td>4.058</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.973</td>
<td>u_uart/ff_q_2_s0/Q</td>
<td>u_cz80/ff_bus_rdata_2_s1/D</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.477</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.973</td>
<td>u_uart/ff_q_4_s0/Q</td>
<td>u_cz80/ff_bus_rdata_4_s1/D</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.477</td>
<td>0.550</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.910</td>
<td>u_uart/ff_q_3_s0/Q</td>
<td>u_cz80/ff_bus_rdata_3_s1/D</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.477</td>
<td>0.613</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.903</td>
<td>u_test_controller/ff_bus_rdata_en_s0/Q</td>
<td>u_cz80/ff_bus_rdata_7_s1/D</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.477</td>
<td>0.619</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.861</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_1_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.477</td>
<td>0.662</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.843</td>
<td>u_test_controller/ff_bus_rdata_0_s0/Q</td>
<td>u_cz80/ff_bus_rdata_0_s0/D</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.477</td>
<td>0.679</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.841</td>
<td>u_uart/ff_q_1_s0/Q</td>
<td>u_cz80/ff_bus_rdata_1_s1/D</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.477</td>
<td>0.682</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.824</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_init_internal_r_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0/D</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.477</td>
<td>0.699</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.531</td>
<td>u_test_controller/ff_bus_rdata_en_s0/Q</td>
<td>u_cz80/ff_bus_rdata_0_s0/CE</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-3.477</td>
<td>0.991</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_cz80/ff_bus_address_7_s0/RESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_cz80/ff_bus_address_6_s0/RESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_cz80/ff_bus_address_5_s0/RESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_cz80/ff_bus_address_4_s0/RESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_cz80/ff_bus_address_3_s0/RESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_cz80/ff_bus_address_2_s0/RESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_cz80/ff_bus_address_1_s0/RESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_cz80/ff_bus_address_0_s0/RESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_cz80/ff_bus_write_s0/RESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_cz80/ff_bus_wdata_7_s0/RESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_cz80/ff_bus_wdata_6_s0/RESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_cz80/ff_bus_wdata_5_s0/RESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_cz80/ff_bus_wdata_4_s0/RESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_cz80/ff_bus_wdata_3_s0/RESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_cz80/ff_bus_wdata_2_s0/RESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_cz80/ff_bus_wdata_1_s0/RESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.336</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.336</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.000</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.684</td>
<td>1.938</td>
<td>1.559</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_2_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_1_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_0_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_1_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_0_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_d2_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_2_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/dll_rst_s0/PRESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_1_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/PRESET</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_14_s1/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_13_s1/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-1.534</td>
<td>ff_reset_n_s0/Q</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1/CLEAR</td>
<td>clk27m:[R]</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.424</td>
<td>0.936</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_test_controller/ff_bus_rdata_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_test_controller/ff_bus_rdata_en_s0</td>
</tr>
<tr>
<td>3</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_uart/u_uart_0/ff_uart_count_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/app_addr_23_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/app_addr_7_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_ras_n_dly_3_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_we_n_dly_3_s0</td>
</tr>
<tr>
<td>8</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_address_dly_51_s0</td>
</tr>
<tr>
<td>9</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_address_dly_50_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.971</td>
<td>5.971</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_63_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>32.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>28.092</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C48[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8/I1</td>
</tr>
<tr>
<td>28.463</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C48[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s8/F</td>
</tr>
<tr>
<td>28.637</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C48[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9/I2</td>
</tr>
<tr>
<td>29.192</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R26C48[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_init_s9/F</td>
</tr>
<tr>
<td>29.882</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C46[3][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s30/I0</td>
</tr>
<tr>
<td>30.335</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C46[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/row_in_tmp[0]_ER_s30/F</td>
</tr>
<tr>
<td>30.748</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C46[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n466_s0/I1</td>
</tr>
<tr>
<td>31.318</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C46[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n466_s0/COUT</td>
</tr>
<tr>
<td>31.318</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C46[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n467_s0/CIN</td>
</tr>
<tr>
<td>31.353</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C46[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n467_s0/COUT</td>
</tr>
<tr>
<td>31.353</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C47[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n468_s0/CIN</td>
</tr>
<tr>
<td>31.388</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C47[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n468_s0/COUT</td>
</tr>
<tr>
<td>31.388</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C47[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n469_s0/CIN</td>
</tr>
<tr>
<td>31.423</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C47[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n469_s0/COUT</td>
</tr>
<tr>
<td>31.423</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C47[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n470_s0/CIN</td>
</tr>
<tr>
<td>31.459</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n470_s0/COUT</td>
</tr>
<tr>
<td>31.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C47[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n471_s0/CIN</td>
</tr>
<tr>
<td>31.494</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C47[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n471_s0/COUT</td>
</tr>
<tr>
<td>31.494</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C47[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n472_s0/CIN</td>
</tr>
<tr>
<td>31.529</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C47[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n472_s0/COUT</td>
</tr>
<tr>
<td>31.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C47[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n473_s0/CIN</td>
</tr>
<tr>
<td>31.564</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n473_s0/COUT</td>
</tr>
<tr>
<td>31.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n474_s0/CIN</td>
</tr>
<tr>
<td>31.599</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n474_s0/COUT</td>
</tr>
<tr>
<td>31.599</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n475_s0/CIN</td>
</tr>
<tr>
<td>31.635</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C48[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n475_s0/COUT</td>
</tr>
<tr>
<td>31.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C48[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n476_s0/CIN</td>
</tr>
<tr>
<td>31.670</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C48[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/n476_s0/COUT</td>
</tr>
<tr>
<td>32.553</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C47</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_7_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C47</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_7_s/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_7_s</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C47</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_cmd0/mem_mem_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.301, 36.736%; route: 3.731, 59.560%; tC2Q: 0.232, 3.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.625</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.920</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.295</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.920</td>
<td>1.600</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R28C0</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.481</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen</td>
</tr>
<tr>
<td>5.295</td>
<td>-0.186</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.255</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.600, 87.339%; tC2Q: 0.232, 12.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cz80/ff_bus_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/ff_q_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>u_cz80/ff_bus_address_2_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_address_2_s0/Q</td>
</tr>
<tr>
<td>26.939</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>u_uart/n167_s4/I1</td>
</tr>
<tr>
<td>27.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s4/F</td>
</tr>
<tr>
<td>28.156</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[3][B]</td>
<td>u_uart/n167_s2/I3</td>
</tr>
<tr>
<td>28.705</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R18C29[3][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s2/F</td>
</tr>
<tr>
<td>28.707</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[2][B]</td>
<td>u_uart/n167_s1/I3</td>
</tr>
<tr>
<td>29.256</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R18C29[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s1/F</td>
</tr>
<tr>
<td>30.740</td>
<td>1.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td style=" font-weight:bold;">u_uart/ff_q_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_uart/ff_q_0_s0/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart/ff_q_0_s0</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR35[B]</td>
<td>u_uart/ff_q_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.653, 37.142%; route: 2.566, 57.645%; tC2Q: 0.232, 5.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>27.721</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state_0_s28/I1</td>
</tr>
<tr>
<td>28.174</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C20[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state_0_s28/F</td>
</tr>
<tr>
<td>28.599</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>28.970</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>29.630</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s3/I1</td>
</tr>
<tr>
<td>30.200</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s3/F</td>
</tr>
<tr>
<td>30.708</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_6_s1/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_6_s1</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C20[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 31.550%; route: 2.792, 63.199%; tC2Q: 0.232, 5.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>27.721</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state_0_s28/I1</td>
</tr>
<tr>
<td>28.174</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C20[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state_0_s28/F</td>
</tr>
<tr>
<td>28.599</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>28.970</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>29.630</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s3/I1</td>
</tr>
<tr>
<td>30.200</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s3/F</td>
</tr>
<tr>
<td>30.708</td>
<td>0.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C20[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 31.550%; route: 2.792, 63.199%; tC2Q: 0.232, 5.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.339</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>2.611</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C12[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/CLK</td>
</tr>
<tr>
<td>2.843</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R20C12[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/read_rclksel_conf_1_s0/Q</td>
</tr>
<tr>
<td>3.618</td>
<td>0.775</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s/I0</td>
</tr>
<tr>
<td>4.071</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/hold_Z_1_s/F</td>
</tr>
<tr>
<td>6.485</td>
<td>2.414</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/HOLD</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>5.311</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.539</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.453, 11.692%; route: 3.189, 82.320%; tC2Q: 0.232, 5.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.101</td>
<td>10.101</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.101</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.933</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>14.115</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>14.240</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BR</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>14.633</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>DLL_BR</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/STEP[4]</td>
</tr>
<tr>
<td>17.118</td>
<td>2.485</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.807</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.079</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_4_s0/CLK</td>
</tr>
<tr>
<td>16.044</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_4_s0</td>
</tr>
<tr>
<td>16.009</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C30[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.403</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 13.085%; route: 2.485, 82.742%; tC2Q: 0.125, 4.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cz80/ff_bus_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/ff_d_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>u_cz80/ff_bus_address_2_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_address_2_s0/Q</td>
</tr>
<tr>
<td>26.939</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>u_uart/n167_s4/I1</td>
</tr>
<tr>
<td>27.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s4/F</td>
</tr>
<tr>
<td>28.156</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[3][B]</td>
<td>u_uart/n167_s2/I3</td>
</tr>
<tr>
<td>28.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C29[3][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s2/F</td>
</tr>
<tr>
<td>29.096</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td>u_uart/n151_s2/I1</td>
</tr>
<tr>
<td>29.666</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n151_s2/F</td>
</tr>
<tr>
<td>29.667</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>u_uart/n151_s1/I3</td>
</tr>
<tr>
<td>30.216</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">u_uart/n151_s1/F</td>
</tr>
<tr>
<td>30.581</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td style=" font-weight:bold;">u_uart/ff_d_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_uart/ff_d_7_s0/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart/ff_d_7_s0</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>u_uart/ff_d_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.191, 51.050%; route: 1.869, 43.544%; tC2Q: 0.232, 5.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cz80/ff_bus_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/ff_d_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>u_cz80/ff_bus_address_2_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_address_2_s0/Q</td>
</tr>
<tr>
<td>26.939</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>u_uart/n167_s4/I1</td>
</tr>
<tr>
<td>27.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s4/F</td>
</tr>
<tr>
<td>28.156</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[3][B]</td>
<td>u_uart/n167_s2/I3</td>
</tr>
<tr>
<td>28.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C29[3][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s2/F</td>
</tr>
<tr>
<td>29.096</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td>u_uart/n151_s2/I1</td>
</tr>
<tr>
<td>29.666</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n151_s2/F</td>
</tr>
<tr>
<td>29.667</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>u_uart/n151_s1/I3</td>
</tr>
<tr>
<td>30.216</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">u_uart/n151_s1/F</td>
</tr>
<tr>
<td>30.581</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td style=" font-weight:bold;">u_uart/ff_d_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][B]</td>
<td>u_uart/ff_d_0_s0/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart/ff_d_0_s0</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C29[0][B]</td>
<td>u_uart/ff_d_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.191, 51.050%; route: 1.869, 43.544%; tC2Q: 0.232, 5.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cz80/ff_bus_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/ff_d_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>u_cz80/ff_bus_address_2_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_address_2_s0/Q</td>
</tr>
<tr>
<td>26.939</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>u_uart/n167_s4/I1</td>
</tr>
<tr>
<td>27.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s4/F</td>
</tr>
<tr>
<td>28.156</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[3][B]</td>
<td>u_uart/n167_s2/I3</td>
</tr>
<tr>
<td>28.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C29[3][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s2/F</td>
</tr>
<tr>
<td>29.096</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td>u_uart/n151_s2/I1</td>
</tr>
<tr>
<td>29.666</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n151_s2/F</td>
</tr>
<tr>
<td>29.667</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>u_uart/n151_s1/I3</td>
</tr>
<tr>
<td>30.216</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">u_uart/n151_s1/F</td>
</tr>
<tr>
<td>30.581</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td style=" font-weight:bold;">u_uart/ff_d_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][A]</td>
<td>u_uart/ff_d_1_s0/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart/ff_d_1_s0</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C29[1][A]</td>
<td>u_uart/ff_d_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.191, 51.050%; route: 1.869, 43.544%; tC2Q: 0.232, 5.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cz80/ff_bus_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/ff_d_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>u_cz80/ff_bus_address_2_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_address_2_s0/Q</td>
</tr>
<tr>
<td>26.939</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>u_uart/n167_s4/I1</td>
</tr>
<tr>
<td>27.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s4/F</td>
</tr>
<tr>
<td>28.156</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[3][B]</td>
<td>u_uart/n167_s2/I3</td>
</tr>
<tr>
<td>28.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C29[3][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s2/F</td>
</tr>
<tr>
<td>29.096</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td>u_uart/n151_s2/I1</td>
</tr>
<tr>
<td>29.666</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n151_s2/F</td>
</tr>
<tr>
<td>29.667</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>u_uart/n151_s1/I3</td>
</tr>
<tr>
<td>30.216</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">u_uart/n151_s1/F</td>
</tr>
<tr>
<td>30.581</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td style=" font-weight:bold;">u_uart/ff_d_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>u_uart/ff_d_3_s0/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart/ff_d_3_s0</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C29[2][A]</td>
<td>u_uart/ff_d_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.191, 51.050%; route: 1.869, 43.544%; tC2Q: 0.232, 5.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cz80/ff_bus_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/ff_d_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>u_cz80/ff_bus_address_2_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_address_2_s0/Q</td>
</tr>
<tr>
<td>26.939</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>u_uart/n167_s4/I1</td>
</tr>
<tr>
<td>27.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s4/F</td>
</tr>
<tr>
<td>28.156</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[3][B]</td>
<td>u_uart/n167_s2/I3</td>
</tr>
<tr>
<td>28.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C29[3][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s2/F</td>
</tr>
<tr>
<td>29.096</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td>u_uart/n151_s2/I1</td>
</tr>
<tr>
<td>29.666</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n151_s2/F</td>
</tr>
<tr>
<td>29.667</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>u_uart/n151_s1/I3</td>
</tr>
<tr>
<td>30.216</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">u_uart/n151_s1/F</td>
</tr>
<tr>
<td>30.581</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][B]</td>
<td style=" font-weight:bold;">u_uart/ff_d_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[2][B]</td>
<td>u_uart/ff_d_4_s0/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart/ff_d_4_s0</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C29[2][B]</td>
<td>u_uart/ff_d_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.191, 51.050%; route: 1.869, 43.544%; tC2Q: 0.232, 5.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cz80/ff_bus_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/ff_d_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>u_cz80/ff_bus_address_2_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_address_2_s0/Q</td>
</tr>
<tr>
<td>26.939</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>u_uart/n167_s4/I1</td>
</tr>
<tr>
<td>27.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s4/F</td>
</tr>
<tr>
<td>28.156</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[3][B]</td>
<td>u_uart/n167_s2/I3</td>
</tr>
<tr>
<td>28.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C29[3][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s2/F</td>
</tr>
<tr>
<td>29.096</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td>u_uart/n151_s2/I1</td>
</tr>
<tr>
<td>29.666</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n151_s2/F</td>
</tr>
<tr>
<td>29.667</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>u_uart/n151_s1/I3</td>
</tr>
<tr>
<td>30.216</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">u_uart/n151_s1/F</td>
</tr>
<tr>
<td>30.581</td>
<td>0.365</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][B]</td>
<td style=" font-weight:bold;">u_uart/ff_d_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[1][B]</td>
<td>u_uart/ff_d_5_s0/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart/ff_d_5_s0</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C29[1][B]</td>
<td>u_uart/ff_d_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.191, 51.050%; route: 1.869, 43.544%; tC2Q: 0.232, 5.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cz80/ff_bus_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/ff_d_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>u_cz80/ff_bus_address_2_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_address_2_s0/Q</td>
</tr>
<tr>
<td>26.939</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>u_uart/n167_s4/I1</td>
</tr>
<tr>
<td>27.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s4/F</td>
</tr>
<tr>
<td>28.156</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[3][B]</td>
<td>u_uart/n167_s2/I3</td>
</tr>
<tr>
<td>28.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C29[3][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s2/F</td>
</tr>
<tr>
<td>29.096</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td>u_uart/n151_s2/I1</td>
</tr>
<tr>
<td>29.666</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n151_s2/F</td>
</tr>
<tr>
<td>29.667</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>u_uart/n151_s1/I3</td>
</tr>
<tr>
<td>30.216</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">u_uart/n151_s1/F</td>
</tr>
<tr>
<td>30.546</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td style=" font-weight:bold;">u_uart/ff_d_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>u_uart/ff_d_2_s0/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart/ff_d_2_s0</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C30[0][A]</td>
<td>u_uart/ff_d_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.191, 51.477%; route: 1.833, 43.072%; tC2Q: 0.232, 5.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.069</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.546</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_cz80/ff_bus_address_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_uart/ff_d_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>u_cz80/ff_bus_address_2_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R12C30[1][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_address_2_s0/Q</td>
</tr>
<tr>
<td>26.939</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>u_uart/n167_s4/I1</td>
</tr>
<tr>
<td>27.494</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s4/F</td>
</tr>
<tr>
<td>28.156</td>
<td>0.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[3][B]</td>
<td>u_uart/n167_s2/I3</td>
</tr>
<tr>
<td>28.673</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C29[3][B]</td>
<td style=" background: #97FFFF;">u_uart/n167_s2/F</td>
</tr>
<tr>
<td>29.096</td>
<td>0.423</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td>u_uart/n151_s2/I1</td>
</tr>
<tr>
<td>29.666</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[2][B]</td>
<td style=" background: #97FFFF;">u_uart/n151_s2/F</td>
</tr>
<tr>
<td>29.667</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C30[3][A]</td>
<td>u_uart/n151_s1/I3</td>
</tr>
<tr>
<td>30.216</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R20C30[3][A]</td>
<td style=" background: #97FFFF;">u_uart/n151_s1/F</td>
</tr>
<tr>
<td>30.546</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td style=" font-weight:bold;">u_uart/ff_d_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C30[0][B]</td>
<td>u_uart/ff_d_6_s0/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_uart/ff_d_6_s0</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C30[0][B]</td>
<td>u_uart/ff_d_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.191, 51.477%; route: 1.833, 43.072%; tC2Q: 0.232, 5.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>27.721</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state_0_s28/I1</td>
</tr>
<tr>
<td>28.174</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C20[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state_0_s28/F</td>
</tr>
<tr>
<td>28.599</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>28.970</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>29.630</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s3/I1</td>
</tr>
<tr>
<td>30.200</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s3/F</td>
</tr>
<tr>
<td>30.537</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_3_s1/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_3_s1</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 32.822%; route: 2.621, 61.716%; tC2Q: 0.232, 5.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>27.721</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state_0_s28/I1</td>
</tr>
<tr>
<td>28.174</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C20[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state_0_s28/F</td>
</tr>
<tr>
<td>28.599</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>28.970</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>29.630</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s3/I1</td>
</tr>
<tr>
<td>30.200</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s3/F</td>
</tr>
<tr>
<td>30.537</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 32.822%; route: 2.621, 61.716%; tC2Q: 0.232, 5.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>27.721</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state_0_s28/I1</td>
</tr>
<tr>
<td>28.174</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C20[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state_0_s28/F</td>
</tr>
<tr>
<td>28.599</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>28.970</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>29.630</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s3/I1</td>
</tr>
<tr>
<td>30.200</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s3/F</td>
</tr>
<tr>
<td>30.537</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 32.822%; route: 2.621, 61.716%; tC2Q: 0.232, 5.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.537</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>27.721</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state_0_s28/I1</td>
</tr>
<tr>
<td>28.174</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C20[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state_0_s28/F</td>
</tr>
<tr>
<td>28.599</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>28.970</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>29.630</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s3/I1</td>
</tr>
<tr>
<td>30.200</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s3/F</td>
</tr>
<tr>
<td>30.537</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C20[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 32.822%; route: 2.621, 61.716%; tC2Q: 0.232, 5.462%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.101</td>
<td>10.101</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.101</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.933</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>14.115</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>14.240</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BR</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>14.633</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>DLL_BR</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/STEP[3]</td>
</tr>
<tr>
<td>17.043</td>
<td>2.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.807</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.079</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_3_s0/CLK</td>
</tr>
<tr>
<td>16.044</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_3_s0</td>
</tr>
<tr>
<td>16.009</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C35[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.403</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 13.423%; route: 2.409, 82.296%; tC2Q: 0.125, 4.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.101</td>
<td>10.101</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.101</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.933</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>14.115</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>14.240</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BR</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>14.633</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>DLL_BR</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>17.043</td>
<td>2.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.807</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.079</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_1_s0/CLK</td>
</tr>
<tr>
<td>16.044</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_1_s0</td>
</tr>
<tr>
<td>16.009</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C35[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.403</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 13.423%; route: 2.409, 82.296%; tC2Q: 0.125, 4.281%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.033</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.101</td>
<td>10.101</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.101</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.933</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>14.115</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>14.240</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BR</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>14.633</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>DLL_BR</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/STEP[5]</td>
</tr>
<tr>
<td>17.042</td>
<td>2.408</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.807</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.079</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_5_s0/CLK</td>
</tr>
<tr>
<td>16.044</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_5_s0</td>
</tr>
<tr>
<td>16.009</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C35[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.403</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 13.428%; route: 2.408, 82.290%; tC2Q: 0.125, 4.282%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.956</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>16.009</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.101</td>
<td>10.101</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.101</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.933</td>
<td>3.832</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>13.933</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>14.115</td>
<td>0.182</td>
<td>tINS</td>
<td>RR</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>14.240</td>
<td>0.125</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BR</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>14.633</td>
<td>0.393</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>DLL_BR</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_dll/STEP[6]</td>
</tr>
<tr>
<td>16.965</td>
<td>2.332</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>13.468</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.807</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>16.079</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_6_s0/CLK</td>
</tr>
<tr>
<td>16.044</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_6_s0</td>
</tr>
<tr>
<td>16.009</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/dll_step_base_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.403</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.182, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.393, 13.789%; route: 2.332, 81.813%; tC2Q: 0.125, 4.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>27.721</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state_0_s28/I1</td>
</tr>
<tr>
<td>28.174</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C20[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state_0_s28/F</td>
</tr>
<tr>
<td>28.599</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>28.970</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>29.630</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s3/I1</td>
</tr>
<tr>
<td>30.200</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s3/F</td>
</tr>
<tr>
<td>30.347</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s1/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s1</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.355%; route: 2.432, 59.927%; tC2Q: 0.232, 5.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.202</td>
<td>20.202</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.202</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>24.018</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>26.289</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>26.521</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/Q</td>
</tr>
<tr>
<td>27.721</td>
<td>1.200</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C20[3][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state_0_s28/I1</td>
</tr>
<tr>
<td>28.174</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C20[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/init_next_state_0_s28/F</td>
</tr>
<tr>
<td>28.599</td>
<td>0.425</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C20[3][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/I3</td>
</tr>
<tr>
<td>28.970</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R26C20[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s5/F</td>
</tr>
<tr>
<td>29.630</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C20[3][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s3/I1</td>
</tr>
<tr>
<td>30.200</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R21C20[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_7_s3/F</td>
</tr>
<tr>
<td>30.347</td>
<td>0.147</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>26.936</td>
<td>26.936</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>26.936</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>27.275</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>29.547</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C20[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1/CLK</td>
</tr>
<tr>
<td>29.512</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1</td>
</tr>
<tr>
<td>29.477</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C20[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_init/timer_cnt0_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-3.477</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.734</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.394, 34.355%; route: 2.432, 59.927%; tC2Q: 0.232, 5.718%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart/ff_q_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_rdata_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.743</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>42.255</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td>u_uart/ff_q_2_s0/CLK</td>
</tr>
<tr>
<td>42.456</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C49[1][B]</td>
<td style=" font-weight:bold;">u_uart/ff_q_2_s0/Q</td>
</tr>
<tr>
<td>42.573</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>u_uart/bus_uart_rdata_2_s1/I2</td>
</tr>
<tr>
<td>42.805</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td style=" background: #97FFFF;">u_uart/bus_uart_rdata_2_s1/F</td>
</tr>
<tr>
<td>42.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_rdata_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>44.220</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>45.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>u_cz80/ff_bus_rdata_2_s1/CLK</td>
</tr>
<tr>
<td>45.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_rdata_2_s1</td>
</tr>
<tr>
<td>45.777</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C49[0][B]</td>
<td>u_cz80/ff_bus_rdata_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.477</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.973</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart/ff_q_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_rdata_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.743</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>42.255</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[2][B]</td>
<td>u_uart/ff_q_4_s0/CLK</td>
</tr>
<tr>
<td>42.456</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C8[2][B]</td>
<td style=" font-weight:bold;">u_uart/ff_q_4_s0/Q</td>
</tr>
<tr>
<td>42.573</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>u_uart/bus_uart_rdata_4_s1/I2</td>
</tr>
<tr>
<td>42.805</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" background: #97FFFF;">u_uart/bus_uart_rdata_4_s1/F</td>
</tr>
<tr>
<td>42.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_rdata_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>44.220</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>45.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>u_cz80/ff_bus_rdata_4_s1/CLK</td>
</tr>
<tr>
<td>45.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_rdata_4_s1</td>
</tr>
<tr>
<td>45.777</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C8[1][B]</td>
<td>u_cz80/ff_bus_rdata_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.477</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 42.184%; route: 0.117, 21.269%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.868</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart/ff_q_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_rdata_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.743</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>42.255</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[2][A]</td>
<td>u_uart/ff_q_3_s0/CLK</td>
</tr>
<tr>
<td>42.456</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C8[2][A]</td>
<td style=" font-weight:bold;">u_uart/ff_q_3_s0/Q</td>
</tr>
<tr>
<td>42.578</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>u_uart/bus_uart_rdata_3_s1/I2</td>
</tr>
<tr>
<td>42.868</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" background: #97FFFF;">u_uart/bus_uart_rdata_3_s1/F</td>
</tr>
<tr>
<td>42.868</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_rdata_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>44.220</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>45.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>u_cz80/ff_bus_rdata_3_s1/CLK</td>
</tr>
<tr>
<td>45.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_rdata_3_s1</td>
</tr>
<tr>
<td>45.777</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C8[1][A]</td>
<td>u_cz80/ff_bus_rdata_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.477</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 47.316%; route: 0.122, 19.889%; tC2Q: 0.201, 32.795%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.874</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test_controller/ff_bus_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_rdata_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.743</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>42.255</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>u_test_controller/ff_bus_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>42.456</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R13C29[2][A]</td>
<td style=" font-weight:bold;">u_test_controller/ff_bus_rdata_en_s0/Q</td>
</tr>
<tr>
<td>42.584</td>
<td>0.128</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>u_test_controller/bus_test_rdata_7_s1/I3</td>
</tr>
<tr>
<td>42.874</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">u_test_controller/bus_test_rdata_7_s1/F</td>
</tr>
<tr>
<td>42.874</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_rdata_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>44.220</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>45.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>u_cz80/ff_bus_rdata_7_s1/CLK</td>
</tr>
<tr>
<td>45.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_rdata_7_s1</td>
</tr>
<tr>
<td>45.777</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>u_cz80/ff_bus_rdata_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.477</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 46.816%; route: 0.128, 20.736%; tC2Q: 0.201, 32.448%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.861</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.743</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>42.255</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_1_s0/CLK</td>
</tr>
<tr>
<td>42.456</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C34[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_ch_1_s0/Q</td>
</tr>
<tr>
<td>42.573</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s/I1</td>
</tr>
<tr>
<td>42.917</td>
<td>0.344</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_init_rmove_mod/sys_reset_Z_s/F</td>
</tr>
<tr>
<td>42.917</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>44.220</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>45.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/CLK</td>
</tr>
<tr>
<td>45.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td>45.777</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.477</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 51.966%; route: 0.117, 17.671%; tC2Q: 0.201, 30.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.843</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.934</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test_controller/ff_bus_rdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_rdata_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.743</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>42.255</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>u_test_controller/ff_bus_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>42.457</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">u_test_controller/ff_bus_rdata_0_s0/Q</td>
</tr>
<tr>
<td>42.702</td>
<td>0.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>bus_rdata_0_s0/I1</td>
</tr>
<tr>
<td>42.934</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" background: #97FFFF;">bus_rdata_0_s0/F</td>
</tr>
<tr>
<td>42.934</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_rdata_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>44.220</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>45.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>u_cz80/ff_bus_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>45.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_rdata_0_s0</td>
</tr>
<tr>
<td>45.777</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>u_cz80/ff_bus_rdata_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.477</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 34.157%; route: 0.245, 36.103%; tC2Q: 0.202, 29.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_uart/ff_q_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_rdata_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.743</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>42.255</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td>u_uart/ff_q_1_s0/CLK</td>
</tr>
<tr>
<td>42.456</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R18C49[1][A]</td>
<td style=" font-weight:bold;">u_uart/ff_q_1_s0/Q</td>
</tr>
<tr>
<td>42.573</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>u_uart/bus_uart_rdata_1_s1/I2</td>
</tr>
<tr>
<td>42.937</td>
<td>0.364</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td style=" background: #97FFFF;">u_uart/bus_uart_rdata_1_s1/F</td>
</tr>
<tr>
<td>42.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_rdata_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>44.220</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>45.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>u_cz80/ff_bus_rdata_1_s1/CLK</td>
</tr>
<tr>
<td>45.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_rdata_1_s1</td>
</tr>
<tr>
<td>45.777</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C49[0][A]</td>
<td>u_cz80/ff_bus_rdata_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.477</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 53.374%; route: 0.117, 17.152%; tC2Q: 0.201, 29.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.824</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_init_internal_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.743</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>42.255</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C21[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_init_internal_r_s0/CLK</td>
</tr>
<tr>
<td>42.457</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R30C21[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_init_internal_r_s0/Q</td>
</tr>
<tr>
<td>42.953</td>
<td>0.497</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>44.220</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>45.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0/CLK</td>
</tr>
<tr>
<td>45.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0</td>
</tr>
<tr>
<td>45.777</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.477</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.497, 71.085%; tC2Q: 0.202, 28.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_test_controller/ff_bus_rdata_en_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_rdata_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.743</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>3192</td>
<td>BOTTOMSIDE[0]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>42.255</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>u_test_controller/ff_bus_rdata_en_s0/CLK</td>
</tr>
<tr>
<td>42.457</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R13C29[2][A]</td>
<td style=" font-weight:bold;">u_test_controller/ff_bus_rdata_en_s0/Q</td>
</tr>
<tr>
<td>42.884</td>
<td>0.427</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td>bus_rdata_en_s1/I0</td>
</tr>
<tr>
<td>43.119</td>
<td>0.235</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C33[3][A]</td>
<td style=" background: #97FFFF;">bus_rdata_en_s1/F</td>
</tr>
<tr>
<td>43.246</td>
<td>0.127</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_rdata_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.404</td>
<td>40.404</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.404</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>44.220</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>45.731</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>u_cz80/ff_bus_rdata_0_s0/CLK</td>
</tr>
<tr>
<td>45.766</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_rdata_0_s0</td>
</tr>
<tr>
<td>45.777</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[0][A]</td>
<td>u_cz80/ff_bus_rdata_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.477</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 23.704%; route: 0.554, 55.922%; tC2Q: 0.202, 20.375%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_address_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_address_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>u_cz80/ff_bus_address_7_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_address_7_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>u_cz80/ff_bus_address_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_address_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_address_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>u_cz80/ff_bus_address_6_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_address_6_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C30[0][B]</td>
<td>u_cz80/ff_bus_address_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_address_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_address_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>u_cz80/ff_bus_address_5_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_address_5_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[1][A]</td>
<td>u_cz80/ff_bus_address_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_address_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_address_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>u_cz80/ff_bus_address_4_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_address_4_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>u_cz80/ff_bus_address_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_address_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_address_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>u_cz80/ff_bus_address_3_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_address_3_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>u_cz80/ff_bus_address_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_address_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_address_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>u_cz80/ff_bus_address_2_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_address_2_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C30[1][B]</td>
<td>u_cz80/ff_bus_address_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_address_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_address_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>u_cz80/ff_bus_address_1_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_address_1_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[1][B]</td>
<td>u_cz80/ff_bus_address_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_address_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_address_0_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>u_cz80/ff_bus_address_0_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_address_0_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>u_cz80/ff_bus_address_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_write_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_write_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>u_cz80/ff_bus_write_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_write_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C30[1][A]</td>
<td>u_cz80/ff_bus_write_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_wdata_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_wdata_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>u_cz80/ff_bus_wdata_7_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_wdata_7_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C28[0][A]</td>
<td>u_cz80/ff_bus_wdata_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_wdata_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_wdata_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>u_cz80/ff_bus_wdata_6_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_wdata_6_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[1][A]</td>
<td>u_cz80/ff_bus_wdata_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_wdata_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_wdata_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>u_cz80/ff_bus_wdata_5_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_wdata_5_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C29[2][B]</td>
<td>u_cz80/ff_bus_wdata_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_wdata_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_wdata_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_cz80/ff_bus_wdata_4_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_wdata_4_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[0][B]</td>
<td>u_cz80/ff_bus_wdata_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_wdata_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_wdata_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>u_cz80/ff_bus_wdata_3_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_wdata_3_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>u_cz80/ff_bus_wdata_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_wdata_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_wdata_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>u_cz80/ff_bus_wdata_2_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_wdata_2_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C30[0][A]</td>
<td>u_cz80/ff_bus_wdata_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_cz80/ff_bus_wdata_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td style=" font-weight:bold;">u_cz80/ff_bus_wdata_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>u_cz80/ff_bus_wdata_1_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_cz80/ff_bus_wdata_1_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>u_cz80/ff_bus_wdata_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C45</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>5.311</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C45</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.336</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.311</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R56C12</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R56C12</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>5.311</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C12</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB27[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB27[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB27[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/u_ck_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB35[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB35[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB35[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[22].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB9[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB9[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB9[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[21].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB26[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB26[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[20].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL29[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL29[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL29[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[19].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB4[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB4[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB4[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[18].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL40[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL40[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL40[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[17].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB36[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB36[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB36[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[16].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL31[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL31[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL31[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[15].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL38[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL38[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL38[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[13].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB8[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB8[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB8[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[12].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL53[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL53[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL53[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[11].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL47[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL47[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL47[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[10].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL35[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL35[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL35[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[9].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB3[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB3[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB3[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[8].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB2[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB2[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB2[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[7].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL45[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL45[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL45[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[6].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB48[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB48[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB48[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[5].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB34[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB34[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[4].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB30[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB30[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[3].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB54[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB54[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB54[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[2].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.087</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C33[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.319</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2850</td>
<td>R29C33[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>7.647</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.684</td>
<td>1.684</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.684</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.516</td>
<td>3.832</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.516</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKIN</td>
</tr>
<tr>
<td>5.702</td>
<td>0.186</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R28C0</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclk_dhcen/CLKOUT</td>
</tr>
<tr>
<td>5.833</td>
<td>0.131</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB52[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>5.798</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
<tr>
<td>5.647</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB52[A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[1].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.938</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.186, 58.604%; route: 0.131, 41.396%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C21[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/wloadn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_2_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_2_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C36[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_1_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_1_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C36[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_0_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_0_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C36[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/stop_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/recalib_s_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_1_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_1_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C36[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_0_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_0_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C36[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_d2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_d2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_d2_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_d2_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_d2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_2_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_2_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C35[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C34[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/dll_rst_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/dll_rst_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C35[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/dll_rst_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/dll_rst_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C35[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/dll_rst_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C34[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_1_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_1_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C34[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C34[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/count_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C34[0][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/ddr_init_st_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/cs_memsync_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_14_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_14_s1/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_14_s1</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[2][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_13_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_13_s1/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_13_s1</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[0][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C36[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C36[0][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.534</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.839</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.373</td>
</tr>
<tr>
<td class="label">From</td>
<td>ff_reset_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk27m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk27m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>IOT27[A]</td>
<td>clk27m_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[1][A]</td>
<td>ff_reset_n_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>333</td>
<td>R18C28[1][A]</td>
<td style=" font-weight:bold;">ff_reset_n_s0/Q</td>
</tr>
<tr>
<td>3.839</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" font-weight:bold;">u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/rpll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>3.816</td>
<td>3.816</td>
<td>tCL</td>
<td>RR</td>
<td>424</td>
<td>PLL_L[0]</td>
<td>u_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.327</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1/CLK</td>
</tr>
<tr>
<td>5.362</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1</td>
</tr>
<tr>
<td>5.373</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/ddr_sync/lock_cnt_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.424</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.734, 78.412%; tC2Q: 0.202, 21.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_test_controller/ff_bus_rdata_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.073</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_test_controller/ff_bus_rdata_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.807</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.319</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_test_controller/ff_bus_rdata_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_test_controller/ff_bus_rdata_en_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.073</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_test_controller/ff_bus_rdata_en_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.807</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.319</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_test_controller/ff_bus_rdata_en_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_uart/u_uart_0/ff_uart_count_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.073</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_uart/u_uart_0/ff_uart_count_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.807</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.319</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_uart/u_uart_0/ff_uart_count_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/app_addr_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.073</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/app_addr_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.807</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.319</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/app_addr_23_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/app_addr_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.073</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/app_addr_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.807</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.319</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/app_addr_7_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_ras_n_dly_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.073</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_ras_n_dly_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.807</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.319</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_ras_n_dly_3_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_we_n_dly_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.073</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_we_n_dly_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.807</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.319</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_we_n_dly_3_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_address_dly_51_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.073</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_address_dly_51_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.807</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.319</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_address_dly_51_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_address_dly_50_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.073</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_address_dly_50_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.807</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.319</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/mc_address_dly_50_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.971</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.971</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_63_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.734</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>7.073</td>
<td>0.339</td>
<td>tCL</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>9.348</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_63_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>13.807</td>
<td>0.339</td>
<td>tCL</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>15.319</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_sdram/u_ddr3_controller/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/Q_r2_63_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3192</td>
<td>clk</td>
<td>-1.174</td>
<td>2.274</td>
</tr>
<tr>
<td>2850</td>
<td>ddr_rst</td>
<td>-3.076</td>
<td>1.570</td>
</tr>
<tr>
<td>424</td>
<td>clk49m</td>
<td>-3.076</td>
<td>2.274</td>
</tr>
<tr>
<td>333</td>
<td>ff_reset_n</td>
<td>-0.852</td>
<td>1.698</td>
</tr>
<tr>
<td>149</td>
<td>dqsts1</td>
<td>10.530</td>
<td>1.599</td>
</tr>
<tr>
<td>148</td>
<td>dqs_reg</td>
<td>10.567</td>
<td>1.928</td>
</tr>
<tr>
<td>144</td>
<td>n28_3</td>
<td>10.417</td>
<td>1.870</td>
</tr>
<tr>
<td>108</td>
<td>regaddra[0]</td>
<td>3.490</td>
<td>1.157</td>
</tr>
<tr>
<td>89</td>
<td>w_enable</td>
<td>13.238</td>
<td>1.498</td>
</tr>
<tr>
<td>87</td>
<td>mc_wrdata_dly_0_9</td>
<td>7.985</td>
<td>1.946</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R31C10</td>
<td>91.67%</td>
</tr>
<tr>
<td>R15C39</td>
<td>88.89%</td>
</tr>
<tr>
<td>R18C12</td>
<td>87.50%</td>
</tr>
<tr>
<td>R12C10</td>
<td>86.11%</td>
</tr>
<tr>
<td>R15C38</td>
<td>86.11%</td>
</tr>
<tr>
<td>R31C13</td>
<td>86.11%</td>
</tr>
<tr>
<td>R15C11</td>
<td>84.72%</td>
</tr>
<tr>
<td>R23C49</td>
<td>84.72%</td>
</tr>
<tr>
<td>R13C33</td>
<td>84.72%</td>
</tr>
<tr>
<td>R13C39</td>
<td>83.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
