\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) reg write 3 4 34 2 0101
\!(Delay(3000)) reg write 6 4 28 1 00
\!(Delay(3000)) ms format decor
\!(Delay(3000)) reg write 6 8 2608 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2616 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2624 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2632 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2640 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2648 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2656 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2664 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2672 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2680 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2688 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2696 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2704 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2712 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2720 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2728 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2736 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2744 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2752 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2760 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2768 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2776 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2784 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2792 8 72C7000000000000
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) reg write 6 8 2800 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2808 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2816 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2824 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2832 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2840 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2848 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2856 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2864 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2872 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2880 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2888 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2896 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2904 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2912 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2920 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2928 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2936 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2944 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2952 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2960 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2968 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2976 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2984 8 72C7000000000000
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) reg write 6 8 2992 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3000 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3008 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3016 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3024 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3032 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3040 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3048 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3056 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3064 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3072 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3080 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3088 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3096 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3104 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3112 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3120 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3128 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3136 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3144 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3152 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 3160 8 62C8690000690000
\!(Delay(3000)) reg write 6 8 3168 8 0000000000000000
\!(Delay(3000)) reg write 6 8 3176 8 DEAD00000000DEAD
\!(Delay(3000)) reg write 6 8 3184 8 0000000000000000
\!(Delay(3000)) reg write 6 8 3192 8 0000000000000000
\!(Delay(3000)) reg write 6 8 3200 8 0000000000000000
\!(Delay(3000)) reg write 6 8 3208 8 0000000000000000
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) reg write 6 8 2608 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2616 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2624 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2632 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2640 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2648 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2656 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2664 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2672 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2680 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2688 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2696 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2704 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2712 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2720 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2728 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2736 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2744 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2752 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2760 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2768 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2776 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2784 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2792 8 72C7000000000000
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) reg write 6 8 2800 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2808 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2816 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2824 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2832 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2840 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2848 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2856 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2864 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2872 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2880 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2888 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2896 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2904 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2912 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2920 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2928 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2936 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2944 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2952 8 72C7000000000000
\!(Delay(3000)) reg write 6 8 2960 8 080000008CA00063
\!(Delay(3000)) reg write 6 8 2968 8 0000000000000000
\!(Delay(3000)) reg write 6 8 2976 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 2984 8 72C7000000000000
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) reg write 6 8 2992 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3000 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3008 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3016 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3024 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3032 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3040 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3048 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3056 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3064 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3072 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3080 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3088 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3096 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3104 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3112 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3120 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3128 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3136 8 0201000003E80090
\!(Delay(3000)) reg write 6 8 3144 8 72C1000000000000
\!(Delay(3000)) reg write 6 8 3152 8 0201000003E80000
\!(Delay(3000)) reg write 6 8 3160 8 62C8690000690000
\!(Delay(3000)) reg write 6 8 3168 8 0000000000000000
\!(Delay(3000)) reg write 6 8 3176 8 DEAD00000000DEAD
\!(Delay(3000)) reg write 6 8 3184 8 0000000000000000
\!(Delay(3000)) reg write 6 8 3192 8 0000000000000000
\!(Delay(3000)) reg write 6 8 3200 8 0000000000000000
\!(Delay(3000)) reg write 6 8 3208 8 0000000000000000
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) reg get 6 8 2176 128
\!(Delay(3000)) reg get 6 8 2304 128
\!(Delay(3000)) reg get 6 8 2432 128
\!(Delay(3000)) reg get 6 8 2560 128
\!(Delay(3000)) reg get 6 8 2688 128
\!(Delay(3000)) reg get 6 8 2816 128
\!(Delay(3000)) reg get 6 8 2944 128
\!(Delay(3000)) reg get 6 8 3072 128
\!(Delay(3000)) reg get 6 8 3200 128
\!(Delay(3000)) reg get 6 8 3328 128
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
\!(Delay(3000)) tmi 1
\!(Delay(3000)) tmi 2
\!(Delay(3000)) tmi 3
\!(Delay(3000)) tmi 4
\!(Delay(3000)) tmi 5
\!(Delay(3000)) tmi 6
\!(Delay(3000)) tmi 7
\!(Delay(3000)) tmi 8
