
22_STM32Fxx_Driver_USART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000b80  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000d28  08000d28  00020418  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000d28  08000d28  00020418  2**0
                  CONTENTS
  4 .ARM          00000000  08000d28  08000d28  00020418  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000d28  08000d28  00020418  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000d28  08000d28  00010d28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000d2c  08000d2c  00010d2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000418  20000000  08000d30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020418  2**0
                  CONTENTS
 10 .bss          00000040  20000418  20000418  00020418  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000458  20000458  00020418  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020418  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020442  2**0
                  CONTENTS, READONLY
 14 .debug_info   000017b5  00000000  00000000  00020485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000067c  00000000  00000000  00021c3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000190  00000000  00000000  000222b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000120  00000000  00000000  00022448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000029bd  00000000  00000000  00022568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000021a5  00000000  00000000  00024f25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0000a841  00000000  00000000  000270ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00000558  00000000  00000000  0003190c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  00031e64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000418 	.word	0x20000418
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000d10 	.word	0x08000d10

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	2000041c 	.word	0x2000041c
 80001e4:	08000d10 	.word	0x08000d10

080001e8 <strlen>:
 80001e8:	4603      	mov	r3, r0
 80001ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ee:	2a00      	cmp	r2, #0
 80001f0:	d1fb      	bne.n	80001ea <strlen+0x2>
 80001f2:	1a18      	subs	r0, r3, r0
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr

080001f8 <USART2_Init>:

USART_Handle_t usart2_handle;		//Sử dụng USART2

//Cấu hình ban đầu do user cài đặt cho USART peripheral
void USART2_Init(void)
{
 80001f8:	b580      	push	{r7, lr}
 80001fa:	af00      	add	r7, sp, #0
	usart2_handle.pUSARTx = USART2;
 80001fc:	4b0d      	ldr	r3, [pc, #52]	; (8000234 <USART2_Init+0x3c>)
 80001fe:	4a0e      	ldr	r2, [pc, #56]	; (8000238 <USART2_Init+0x40>)
 8000200:	601a      	str	r2, [r3, #0]
	usart2_handle.USART_Config.USART_Baud = USART_STD_BAUD_115200;
 8000202:	4b0c      	ldr	r3, [pc, #48]	; (8000234 <USART2_Init+0x3c>)
 8000204:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000208:	609a      	str	r2, [r3, #8]
	usart2_handle.USART_Config.USART_HWFlowControl = USART_HW_FLOW_CTRL_NONE;
 800020a:	4b0a      	ldr	r3, [pc, #40]	; (8000234 <USART2_Init+0x3c>)
 800020c:	2200      	movs	r2, #0
 800020e:	73da      	strb	r2, [r3, #15]
	usart2_handle.USART_Config.USART_Mode = USART_MODE_ONLY_TX;
 8000210:	4b08      	ldr	r3, [pc, #32]	; (8000234 <USART2_Init+0x3c>)
 8000212:	2200      	movs	r2, #0
 8000214:	711a      	strb	r2, [r3, #4]
	usart2_handle.USART_Config.USART_NoOfStopBits = USART_STOPBITS_1;
 8000216:	4b07      	ldr	r3, [pc, #28]	; (8000234 <USART2_Init+0x3c>)
 8000218:	2200      	movs	r2, #0
 800021a:	731a      	strb	r2, [r3, #12]
	usart2_handle.USART_Config.USART_WordLength = USART_WORDLEN_8BITS;
 800021c:	4b05      	ldr	r3, [pc, #20]	; (8000234 <USART2_Init+0x3c>)
 800021e:	2200      	movs	r2, #0
 8000220:	735a      	strb	r2, [r3, #13]
	usart2_handle.USART_Config.USART_ParityControl = USART_PARITY_DISABLE;
 8000222:	4b04      	ldr	r3, [pc, #16]	; (8000234 <USART2_Init+0x3c>)
 8000224:	2200      	movs	r2, #0
 8000226:	739a      	strb	r2, [r3, #14]
	USART_Init(&usart2_handle);
 8000228:	4802      	ldr	r0, [pc, #8]	; (8000234 <USART2_Init+0x3c>)
 800022a:	f000 fc4d 	bl	8000ac8 <USART_Init>
}
 800022e:	bf00      	nop
 8000230:	bd80      	pop	{r7, pc}
 8000232:	bf00      	nop
 8000234:	20000434 	.word	0x20000434
 8000238:	40004400 	.word	0x40004400

0800023c <USART2_GPIOInit>:

//Thiết lập GPIO Alternate để cấu hình chân TX và RX
void USART2_GPIOInit(void)
{
 800023c:	b580      	push	{r7, lr}
 800023e:	b084      	sub	sp, #16
 8000240:	af00      	add	r7, sp, #0
	GPIOx_Handle_t usart_gpios;

	usart_gpios.pGPIOx = GPIOA;
 8000242:	4b0e      	ldr	r3, [pc, #56]	; (800027c <USART2_GPIOInit+0x40>)
 8000244:	607b      	str	r3, [r7, #4]
	usart_gpios.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000246:	2302      	movs	r3, #2
 8000248:	727b      	strb	r3, [r7, #9]
	usart_gpios.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 800024a:	2300      	movs	r3, #0
 800024c:	733b      	strb	r3, [r7, #12]
	usart_gpios.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 800024e:	2301      	movs	r3, #1
 8000250:	72fb      	strb	r3, [r7, #11]
	usart_gpios.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000252:	2302      	movs	r3, #2
 8000254:	72bb      	strb	r3, [r7, #10]
	usart_gpios.GPIO_PinConfig.GPIO_PinAltFunMode= 7;				//AF7 for USART2_xx
 8000256:	2307      	movs	r3, #7
 8000258:	737b      	strb	r3, [r7, #13]

	//USART2 TX
	usart_gpios.GPIO_PinConfig.GPIO_PinNumber  = GPIO_PIN_NO_2;
 800025a:	2302      	movs	r3, #2
 800025c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 800025e:	1d3b      	adds	r3, r7, #4
 8000260:	4618      	mov	r0, r3
 8000262:	f000 f925 	bl	80004b0 <GPIO_Init>

	//USART2 RX
	usart_gpios.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_3;
 8000266:	2303      	movs	r3, #3
 8000268:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 800026a:	1d3b      	adds	r3, r7, #4
 800026c:	4618      	mov	r0, r3
 800026e:	f000 f91f 	bl	80004b0 <GPIO_Init>

}
 8000272:	bf00      	nop
 8000274:	3710      	adds	r7, #16
 8000276:	46bd      	mov	sp, r7
 8000278:	bd80      	pop	{r7, pc}
 800027a:	bf00      	nop
 800027c:	40020000 	.word	0x40020000

08000280 <GPIO_ButtonInit>:

//Thiết lập cấu hình button
void GPIO_ButtonInit(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b086      	sub	sp, #24
 8000284:	af00      	add	r7, sp, #0
	GPIOx_Handle_t GPIOBtn,GpioLed;

	//this is btn gpio configuration
	GPIOBtn.pGPIOx = GPIOA;
 8000286:	4b13      	ldr	r3, [pc, #76]	; (80002d4 <GPIO_ButtonInit+0x54>)
 8000288:	60fb      	str	r3, [r7, #12]
	GPIOBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_0;
 800028a:	2300      	movs	r3, #0
 800028c:	743b      	strb	r3, [r7, #16]
	GPIOBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IN;
 800028e:	2300      	movs	r3, #0
 8000290:	747b      	strb	r3, [r7, #17]
	GPIOBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000292:	2302      	movs	r3, #2
 8000294:	74bb      	strb	r3, [r7, #18]
	GPIOBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000296:	2300      	movs	r3, #0
 8000298:	74fb      	strb	r3, [r7, #19]

	GPIO_Init(&GPIOBtn);
 800029a:	f107 030c 	add.w	r3, r7, #12
 800029e:	4618      	mov	r0, r3
 80002a0:	f000 f906 	bl	80004b0 <GPIO_Init>

	//this is led gpio configuration
	GpioLed.pGPIOx = GPIOD;
 80002a4:	4b0c      	ldr	r3, [pc, #48]	; (80002d8 <GPIO_ButtonInit+0x58>)
 80002a6:	603b      	str	r3, [r7, #0]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 80002a8:	230c      	movs	r3, #12
 80002aa:	713b      	strb	r3, [r7, #4]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 80002ac:	2301      	movs	r3, #1
 80002ae:	717b      	strb	r3, [r7, #5]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80002b0:	2302      	movs	r3, #2
 80002b2:	71bb      	strb	r3, [r7, #6]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
 80002b4:	2301      	movs	r3, #1
 80002b6:	723b      	strb	r3, [r7, #8]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80002b8:	2300      	movs	r3, #0
 80002ba:	71fb      	strb	r3, [r7, #7]

	GPIO_PeriClockControl(GPIOD,ENABLE);
 80002bc:	2101      	movs	r1, #1
 80002be:	4806      	ldr	r0, [pc, #24]	; (80002d8 <GPIO_ButtonInit+0x58>)
 80002c0:	f000 f874 	bl	80003ac <GPIO_PeriClockControl>

	GPIO_Init(&GpioLed);
 80002c4:	463b      	mov	r3, r7
 80002c6:	4618      	mov	r0, r3
 80002c8:	f000 f8f2 	bl	80004b0 <GPIO_Init>

}
 80002cc:	bf00      	nop
 80002ce:	3718      	adds	r7, #24
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}
 80002d4:	40020000 	.word	0x40020000
 80002d8:	40020c00 	.word	0x40020c00

080002dc <delay>:

void delay(void)
{
 80002dc:	b480      	push	{r7}
 80002de:	b083      	sub	sp, #12
 80002e0:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i < 500000/2 ; i ++);
 80002e2:	2300      	movs	r3, #0
 80002e4:	607b      	str	r3, [r7, #4]
 80002e6:	e002      	b.n	80002ee <delay+0x12>
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	3301      	adds	r3, #1
 80002ec:	607b      	str	r3, [r7, #4]
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	4a04      	ldr	r2, [pc, #16]	; (8000304 <delay+0x28>)
 80002f2:	4293      	cmp	r3, r2
 80002f4:	d9f8      	bls.n	80002e8 <delay+0xc>
}
 80002f6:	bf00      	nop
 80002f8:	bf00      	nop
 80002fa:	370c      	adds	r7, #12
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bc80      	pop	{r7}
 8000300:	4770      	bx	lr
 8000302:	bf00      	nop
 8000304:	0003d08f 	.word	0x0003d08f

08000308 <main>:


int main(void)
{
 8000308:	b580      	push	{r7, lr}
 800030a:	af00      	add	r7, sp, #0

	GPIO_ButtonInit();
 800030c:	f7ff ffb8 	bl	8000280 <GPIO_ButtonInit>

	USART2_GPIOInit();
 8000310:	f7ff ff94 	bl	800023c <USART2_GPIOInit>

    USART2_Init();
 8000314:	f7ff ff70 	bl	80001f8 <USART2_Init>

    USART_PeripheralControl(USART2,ENABLE);
 8000318:	2101      	movs	r1, #1
 800031a:	480b      	ldr	r0, [pc, #44]	; (8000348 <main+0x40>)
 800031c:	f000 fca5 	bl	8000c6a <USART_PeripheralControl>

    while(1)
    {
		//wait till button is pressed
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 8000320:	bf00      	nop
 8000322:	2100      	movs	r1, #0
 8000324:	4809      	ldr	r0, [pc, #36]	; (800034c <main+0x44>)
 8000326:	f000 fa51 	bl	80007cc <GPIO_ReadFromInputPin>
 800032a:	4603      	mov	r3, r0
 800032c:	2b00      	cmp	r3, #0
 800032e:	d0f8      	beq.n	8000322 <main+0x1a>

		//to avoid button de-bouncing related issues 200ms of delay
		delay();
 8000330:	f7ff ffd4 	bl	80002dc <delay>

		USART_SendData(&usart2_handle,(uint8_t*)msg,strlen(msg));
 8000334:	4806      	ldr	r0, [pc, #24]	; (8000350 <main+0x48>)
 8000336:	f7ff ff57 	bl	80001e8 <strlen>
 800033a:	4603      	mov	r3, r0
 800033c:	461a      	mov	r2, r3
 800033e:	4904      	ldr	r1, [pc, #16]	; (8000350 <main+0x48>)
 8000340:	4804      	ldr	r0, [pc, #16]	; (8000354 <main+0x4c>)
 8000342:	f000 fc44 	bl	8000bce <USART_SendData>
		while( ! GPIO_ReadFromInputPin(GPIOA,GPIO_PIN_NO_0) );
 8000346:	e7eb      	b.n	8000320 <main+0x18>
 8000348:	40004400 	.word	0x40004400
 800034c:	40020000 	.word	0x40020000
 8000350:	20000000 	.word	0x20000000
 8000354:	20000434 	.word	0x20000434

08000358 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000358:	480d      	ldr	r0, [pc, #52]	; (8000390 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800035a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800035c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000360:	480c      	ldr	r0, [pc, #48]	; (8000394 <LoopForever+0x6>)
  ldr r1, =_edata
 8000362:	490d      	ldr	r1, [pc, #52]	; (8000398 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000364:	4a0d      	ldr	r2, [pc, #52]	; (800039c <LoopForever+0xe>)
  movs r3, #0
 8000366:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000368:	e002      	b.n	8000370 <LoopCopyDataInit>

0800036a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800036a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800036c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800036e:	3304      	adds	r3, #4

08000370 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000370:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000372:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000374:	d3f9      	bcc.n	800036a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000376:	4a0a      	ldr	r2, [pc, #40]	; (80003a0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000378:	4c0a      	ldr	r4, [pc, #40]	; (80003a4 <LoopForever+0x16>)
  movs r3, #0
 800037a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800037c:	e001      	b.n	8000382 <LoopFillZerobss>

0800037e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800037e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000380:	3204      	adds	r2, #4

08000382 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000382:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000384:	d3fb      	bcc.n	800037e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000386:	f000 fc9f 	bl	8000cc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800038a:	f7ff ffbd 	bl	8000308 <main>

0800038e <LoopForever>:

LoopForever:
  b LoopForever
 800038e:	e7fe      	b.n	800038e <LoopForever>
  ldr   r0, =_estack
 8000390:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000394:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000398:	20000418 	.word	0x20000418
  ldr r2, =_sidata
 800039c:	08000d30 	.word	0x08000d30
  ldr r2, =_sbss
 80003a0:	20000418 	.word	0x20000418
  ldr r4, =_ebss
 80003a4:	20000458 	.word	0x20000458

080003a8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80003a8:	e7fe      	b.n	80003a8 <ADC_IRQHandler>
	...

080003ac <GPIO_PeriClockControl>:
 * @return		- none
 *
 * @Note 		- none
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80003ac:	b480      	push	{r7}
 80003ae:	b083      	sub	sp, #12
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
 80003b4:	460b      	mov	r3, r1
 80003b6:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80003b8:	78fb      	ldrb	r3, [r7, #3]
 80003ba:	2b01      	cmp	r3, #1
 80003bc:	d161      	bne.n	8000482 <GPIO_PeriClockControl+0xd6>
	{
		if(pGPIOx == GPIOA)
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	4a32      	ldr	r2, [pc, #200]	; (800048c <GPIO_PeriClockControl+0xe0>)
 80003c2:	4293      	cmp	r3, r2
 80003c4:	d106      	bne.n	80003d4 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();		//hàm đã đc define trong stm32f407xx.h(lớp Driver)
 80003c6:	4b32      	ldr	r3, [pc, #200]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 80003c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003ca:	4a31      	ldr	r2, [pc, #196]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 80003cc:	f043 0301 	orr.w	r3, r3, #1
 80003d0:	6313      	str	r3, [r2, #48]	; 0x30
	else
	{
		//Todo: (Disable Status)

	}
}
 80003d2:	e056      	b.n	8000482 <GPIO_PeriClockControl+0xd6>
		else if(pGPIOx == GPIOB)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	4a2f      	ldr	r2, [pc, #188]	; (8000494 <GPIO_PeriClockControl+0xe8>)
 80003d8:	4293      	cmp	r3, r2
 80003da:	d106      	bne.n	80003ea <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80003dc:	4b2c      	ldr	r3, [pc, #176]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 80003de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003e0:	4a2b      	ldr	r2, [pc, #172]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 80003e2:	f043 0302 	orr.w	r3, r3, #2
 80003e6:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003e8:	e04b      	b.n	8000482 <GPIO_PeriClockControl+0xd6>
		else if(pGPIOx == GPIOC)
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	4a2a      	ldr	r2, [pc, #168]	; (8000498 <GPIO_PeriClockControl+0xec>)
 80003ee:	4293      	cmp	r3, r2
 80003f0:	d106      	bne.n	8000400 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80003f2:	4b27      	ldr	r3, [pc, #156]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 80003f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80003f6:	4a26      	ldr	r2, [pc, #152]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 80003f8:	f043 0304 	orr.w	r3, r3, #4
 80003fc:	6313      	str	r3, [r2, #48]	; 0x30
}
 80003fe:	e040      	b.n	8000482 <GPIO_PeriClockControl+0xd6>
		else if(pGPIOx == GPIOD)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	4a26      	ldr	r2, [pc, #152]	; (800049c <GPIO_PeriClockControl+0xf0>)
 8000404:	4293      	cmp	r3, r2
 8000406:	d106      	bne.n	8000416 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000408:	4b21      	ldr	r3, [pc, #132]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 800040a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800040c:	4a20      	ldr	r2, [pc, #128]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 800040e:	f043 0308 	orr.w	r3, r3, #8
 8000412:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000414:	e035      	b.n	8000482 <GPIO_PeriClockControl+0xd6>
		else if(pGPIOx == GPIOE)
 8000416:	687b      	ldr	r3, [r7, #4]
 8000418:	4a21      	ldr	r2, [pc, #132]	; (80004a0 <GPIO_PeriClockControl+0xf4>)
 800041a:	4293      	cmp	r3, r2
 800041c:	d106      	bne.n	800042c <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 800041e:	4b1c      	ldr	r3, [pc, #112]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 8000420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000422:	4a1b      	ldr	r2, [pc, #108]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 8000424:	f043 0310 	orr.w	r3, r3, #16
 8000428:	6313      	str	r3, [r2, #48]	; 0x30
}
 800042a:	e02a      	b.n	8000482 <GPIO_PeriClockControl+0xd6>
		else if(pGPIOx == GPIOF)
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	4a1d      	ldr	r2, [pc, #116]	; (80004a4 <GPIO_PeriClockControl+0xf8>)
 8000430:	4293      	cmp	r3, r2
 8000432:	d106      	bne.n	8000442 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000434:	4b16      	ldr	r3, [pc, #88]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 8000436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000438:	4a15      	ldr	r2, [pc, #84]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 800043a:	f043 0320 	orr.w	r3, r3, #32
 800043e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000440:	e01f      	b.n	8000482 <GPIO_PeriClockControl+0xd6>
		else if(pGPIOx == GPIOG)
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	4a18      	ldr	r2, [pc, #96]	; (80004a8 <GPIO_PeriClockControl+0xfc>)
 8000446:	4293      	cmp	r3, r2
 8000448:	d106      	bne.n	8000458 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 800044a:	4b11      	ldr	r3, [pc, #68]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 800044c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800044e:	4a10      	ldr	r2, [pc, #64]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 8000450:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000454:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000456:	e014      	b.n	8000482 <GPIO_PeriClockControl+0xd6>
		else if(pGPIOx == GPIOH)
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	4a13      	ldr	r2, [pc, #76]	; (80004a8 <GPIO_PeriClockControl+0xfc>)
 800045c:	4293      	cmp	r3, r2
 800045e:	d106      	bne.n	800046e <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000460:	4b0b      	ldr	r3, [pc, #44]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 8000462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000464:	4a0a      	ldr	r2, [pc, #40]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 8000466:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800046a:	6313      	str	r3, [r2, #48]	; 0x30
}
 800046c:	e009      	b.n	8000482 <GPIO_PeriClockControl+0xd6>
		else if(pGPIOx == GPIOI)
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	4a0e      	ldr	r2, [pc, #56]	; (80004ac <GPIO_PeriClockControl+0x100>)
 8000472:	4293      	cmp	r3, r2
 8000474:	d105      	bne.n	8000482 <GPIO_PeriClockControl+0xd6>
			GPIOI_PCLK_EN();
 8000476:	4b06      	ldr	r3, [pc, #24]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 8000478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800047a:	4a05      	ldr	r2, [pc, #20]	; (8000490 <GPIO_PeriClockControl+0xe4>)
 800047c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000480:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000482:	bf00      	nop
 8000484:	370c      	adds	r7, #12
 8000486:	46bd      	mov	sp, r7
 8000488:	bc80      	pop	{r7}
 800048a:	4770      	bx	lr
 800048c:	40020000 	.word	0x40020000
 8000490:	40023800 	.word	0x40023800
 8000494:	40020400 	.word	0x40020400
 8000498:	40020800 	.word	0x40020800
 800049c:	40020c00 	.word	0x40020c00
 80004a0:	40021000 	.word	0x40021000
 80004a4:	40021400 	.word	0x40021400
 80004a8:	40021800 	.word	0x40021800
 80004ac:	40022000 	.word	0x40022000

080004b0 <GPIO_Init>:
 * @return		- none
 *
 * @Note 		- none
 */
void GPIO_Init(GPIOx_Handle_t *pGPIOHandle)
{
 80004b0:	b580      	push	{r7, lr}
 80004b2:	b086      	sub	sp, #24
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0; 	//temp. registerr
 80004b8:	2300      	movs	r3, #0
 80004ba:	617b      	str	r3, [r7, #20]

	//0. Enable the Peripheral Clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	2101      	movs	r1, #1
 80004c2:	4618      	mov	r0, r3
 80004c4:	f7ff ff72 	bl	80003ac <GPIO_PeriClockControl>

	//1. configure(cấu hình) the mode of gpio pin(Datasheet 8.4.1)
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	795b      	ldrb	r3, [r3, #5]
 80004cc:	2b03      	cmp	r3, #3
 80004ce:	d81f      	bhi.n	8000510 <GPIO_Init+0x60>
	{
		//Giá trị GPIO_PinMode thuộc 1 trong 4 trường hợp bit của Mode Register
		//this is part non-interrupt mode

		//Xác định lấy vị trí MODERx cần điều khiển dựa vào số chân Pin_Number và lưu vào biến temp
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	795b      	ldrb	r3, [r3, #5]
 80004d4:	461a      	mov	r2, r3
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	791b      	ldrb	r3, [r3, #4]
 80004da:	005b      	lsls	r3, r3, #1
 80004dc:	fa02 f303 	lsl.w	r3, r2, r3
 80004e0:	617b      	str	r3, [r7, #20]
		//Dịch 2 bit vì theo datasheet, mỗi 2 bit quản lý một pin number của GPIO port mode register
		//vd: GPIO_PinNumber=Pin0 thì sẽ kích hoạt MODER0(2*0=0->bắt đầu từ bit0)
		//GPIO_PinNumber=Pin1 thì sẽ kích hoạt MODER1(2*1=2->bắt đầu từ bit2)

		//Xóa(clear) value bit tại vị trí 2 bit muốn cấu hình
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	681a      	ldr	r2, [r3, #0]
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	791b      	ldrb	r3, [r3, #4]
 80004ec:	4619      	mov	r1, r3
 80004ee:	2303      	movs	r3, #3
 80004f0:	408b      	lsls	r3, r1
 80004f2:	43db      	mvns	r3, r3
 80004f4:	4619      	mov	r1, r3
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	400a      	ands	r2, r1
 80004fc:	601a      	str	r2, [r3, #0]
		//Theo datasheet thì để reset MODERx thì ta cần thiết lập value bit là 00, Ta có: 0x3 = 11
		//~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); nghĩa là tiến hành đảo trạng thái 11 thành 00
		//vị trí chân Pin_Number

		//Lưu value temp vào trong thanh ghi MODER của biến pGPIOHandle
		pGPIOHandle->pGPIOx->MODER |= temp;
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	6819      	ldr	r1, [r3, #0]
 8000504:	687b      	ldr	r3, [r7, #4]
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	697a      	ldr	r2, [r7, #20]
 800050a:	430a      	orrs	r2, r1
 800050c:	601a      	str	r2, [r3, #0]
 800050e:	e0b8      	b.n	8000682 <GPIO_Init+0x1d2>
	}
	else
	{
		//This is part(phần) will code later (Interrupt mode) //các trường hợp khác từ 4->6

		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	795b      	ldrb	r3, [r3, #5]
 8000514:	2b04      	cmp	r3, #4
 8000516:	d117      	bne.n	8000548 <GPIO_Init+0x98>
		{
			//1. configure the FTSR(Falling(xuống) Trigger Select Register)
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000518:	4b43      	ldr	r3, [pc, #268]	; (8000628 <GPIO_Init+0x178>)
 800051a:	68db      	ldr	r3, [r3, #12]
 800051c:	687a      	ldr	r2, [r7, #4]
 800051e:	7912      	ldrb	r2, [r2, #4]
 8000520:	4611      	mov	r1, r2
 8000522:	2201      	movs	r2, #1
 8000524:	408a      	lsls	r2, r1
 8000526:	4611      	mov	r1, r2
 8000528:	4a3f      	ldr	r2, [pc, #252]	; (8000628 <GPIO_Init+0x178>)
 800052a:	430b      	orrs	r3, r1
 800052c:	60d3      	str	r3, [r2, #12]

			//1.2 Clear the corresponding(tương ứng) RTSR, việc này phòng ngừa cho tình huống sử dụng RTSR trước đó
			//và có thể gây xung đột cho lần cấu hình hiện tại
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800052e:	4b3e      	ldr	r3, [pc, #248]	; (8000628 <GPIO_Init+0x178>)
 8000530:	689b      	ldr	r3, [r3, #8]
 8000532:	687a      	ldr	r2, [r7, #4]
 8000534:	7912      	ldrb	r2, [r2, #4]
 8000536:	4611      	mov	r1, r2
 8000538:	2201      	movs	r2, #1
 800053a:	408a      	lsls	r2, r1
 800053c:	43d2      	mvns	r2, r2
 800053e:	4611      	mov	r1, r2
 8000540:	4a39      	ldr	r2, [pc, #228]	; (8000628 <GPIO_Init+0x178>)
 8000542:	400b      	ands	r3, r1
 8000544:	6093      	str	r3, [r2, #8]
 8000546:	e035      	b.n	80005b4 <GPIO_Init+0x104>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	795b      	ldrb	r3, [r3, #5]
 800054c:	2b05      	cmp	r3, #5
 800054e:	d117      	bne.n	8000580 <GPIO_Init+0xd0>
		{
			//1. configure the RTSR(Rising(lên) Trigger Select Register)
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000550:	4b35      	ldr	r3, [pc, #212]	; (8000628 <GPIO_Init+0x178>)
 8000552:	689b      	ldr	r3, [r3, #8]
 8000554:	687a      	ldr	r2, [r7, #4]
 8000556:	7912      	ldrb	r2, [r2, #4]
 8000558:	4611      	mov	r1, r2
 800055a:	2201      	movs	r2, #1
 800055c:	408a      	lsls	r2, r1
 800055e:	4611      	mov	r1, r2
 8000560:	4a31      	ldr	r2, [pc, #196]	; (8000628 <GPIO_Init+0x178>)
 8000562:	430b      	orrs	r3, r1
 8000564:	6093      	str	r3, [r2, #8]

			//1.2 Clear the corresponding(tương ứng) FTSR, việc này phòng ngừa cho tình huống sử dụng FTSR trước đó
			//và có thể gây xung đột cho lần cấu hình hiện tại
			EXTI->FTSR &= ~(1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000566:	4b30      	ldr	r3, [pc, #192]	; (8000628 <GPIO_Init+0x178>)
 8000568:	68db      	ldr	r3, [r3, #12]
 800056a:	687a      	ldr	r2, [r7, #4]
 800056c:	7912      	ldrb	r2, [r2, #4]
 800056e:	4611      	mov	r1, r2
 8000570:	2201      	movs	r2, #1
 8000572:	408a      	lsls	r2, r1
 8000574:	43d2      	mvns	r2, r2
 8000576:	4611      	mov	r1, r2
 8000578:	4a2b      	ldr	r2, [pc, #172]	; (8000628 <GPIO_Init+0x178>)
 800057a:	400b      	ands	r3, r1
 800057c:	60d3      	str	r3, [r2, #12]
 800057e:	e019      	b.n	80005b4 <GPIO_Init+0x104>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	795b      	ldrb	r3, [r3, #5]
 8000584:	2b06      	cmp	r3, #6
 8000586:	d115      	bne.n	80005b4 <GPIO_Init+0x104>
		{
			//1. configure the FTSR and RTSR
			EXTI->FTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000588:	4b27      	ldr	r3, [pc, #156]	; (8000628 <GPIO_Init+0x178>)
 800058a:	68db      	ldr	r3, [r3, #12]
 800058c:	687a      	ldr	r2, [r7, #4]
 800058e:	7912      	ldrb	r2, [r2, #4]
 8000590:	4611      	mov	r1, r2
 8000592:	2201      	movs	r2, #1
 8000594:	408a      	lsls	r2, r1
 8000596:	4611      	mov	r1, r2
 8000598:	4a23      	ldr	r2, [pc, #140]	; (8000628 <GPIO_Init+0x178>)
 800059a:	430b      	orrs	r3, r1
 800059c:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800059e:	4b22      	ldr	r3, [pc, #136]	; (8000628 <GPIO_Init+0x178>)
 80005a0:	689b      	ldr	r3, [r3, #8]
 80005a2:	687a      	ldr	r2, [r7, #4]
 80005a4:	7912      	ldrb	r2, [r2, #4]
 80005a6:	4611      	mov	r1, r2
 80005a8:	2201      	movs	r2, #1
 80005aa:	408a      	lsls	r2, r1
 80005ac:	4611      	mov	r1, r2
 80005ae:	4a1e      	ldr	r2, [pc, #120]	; (8000628 <GPIO_Init+0x178>)
 80005b0:	430b      	orrs	r3, r1
 80005b2:	6093      	str	r3, [r2, #8]
		}

		//2. Configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;		//xác định SYSCFG_EXTICR_temp1 register
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	791b      	ldrb	r3, [r3, #4]
 80005b8:	089b      	lsrs	r3, r3, #2
 80005ba:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;		//xác định 4bit EXTI_temp2 trong SYSCFG_EXTICR_temp1
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	791b      	ldrb	r3, [r3, #4]
 80005c0:	f003 0303 	and.w	r3, r3, #3
 80005c4:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);		//xác định mã nhị phân xxxx để xác định GPIO port sử dụng
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	4a18      	ldr	r2, [pc, #96]	; (800062c <GPIO_Init+0x17c>)
 80005cc:	4293      	cmp	r3, r2
 80005ce:	d03b      	beq.n	8000648 <GPIO_Init+0x198>
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a16      	ldr	r2, [pc, #88]	; (8000630 <GPIO_Init+0x180>)
 80005d6:	4293      	cmp	r3, r2
 80005d8:	d024      	beq.n	8000624 <GPIO_Init+0x174>
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	4a15      	ldr	r2, [pc, #84]	; (8000634 <GPIO_Init+0x184>)
 80005e0:	4293      	cmp	r3, r2
 80005e2:	d01d      	beq.n	8000620 <GPIO_Init+0x170>
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	4a13      	ldr	r2, [pc, #76]	; (8000638 <GPIO_Init+0x188>)
 80005ea:	4293      	cmp	r3, r2
 80005ec:	d016      	beq.n	800061c <GPIO_Init+0x16c>
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4a12      	ldr	r2, [pc, #72]	; (800063c <GPIO_Init+0x18c>)
 80005f4:	4293      	cmp	r3, r2
 80005f6:	d00f      	beq.n	8000618 <GPIO_Init+0x168>
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a10      	ldr	r2, [pc, #64]	; (8000640 <GPIO_Init+0x190>)
 80005fe:	4293      	cmp	r3, r2
 8000600:	d008      	beq.n	8000614 <GPIO_Init+0x164>
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	4a0f      	ldr	r2, [pc, #60]	; (8000644 <GPIO_Init+0x194>)
 8000608:	4293      	cmp	r3, r2
 800060a:	d101      	bne.n	8000610 <GPIO_Init+0x160>
 800060c:	2306      	movs	r3, #6
 800060e:	e01c      	b.n	800064a <GPIO_Init+0x19a>
 8000610:	2300      	movs	r3, #0
 8000612:	e01a      	b.n	800064a <GPIO_Init+0x19a>
 8000614:	2305      	movs	r3, #5
 8000616:	e018      	b.n	800064a <GPIO_Init+0x19a>
 8000618:	2304      	movs	r3, #4
 800061a:	e016      	b.n	800064a <GPIO_Init+0x19a>
 800061c:	2303      	movs	r3, #3
 800061e:	e014      	b.n	800064a <GPIO_Init+0x19a>
 8000620:	2302      	movs	r3, #2
 8000622:	e012      	b.n	800064a <GPIO_Init+0x19a>
 8000624:	2301      	movs	r3, #1
 8000626:	e010      	b.n	800064a <GPIO_Init+0x19a>
 8000628:	40013c00 	.word	0x40013c00
 800062c:	40020000 	.word	0x40020000
 8000630:	40020400 	.word	0x40020400
 8000634:	40020800 	.word	0x40020800
 8000638:	40020c00 	.word	0x40020c00
 800063c:	40021000 	.word	0x40021000
 8000640:	40021400 	.word	0x40021400
 8000644:	40021800 	.word	0x40021800
 8000648:	2300      	movs	r3, #0
 800064a:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();													//Kích hoạt xung clock để cấu hình
 800064c:	4b5c      	ldr	r3, [pc, #368]	; (80007c0 <GPIO_Init+0x310>)
 800064e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000650:	4a5b      	ldr	r2, [pc, #364]	; (80007c0 <GPIO_Init+0x310>)
 8000652:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000656:	6453      	str	r3, [r2, #68]	; 0x44
		SYSCFG->EXTICR[temp1] = portcode << (temp2 * 4);					//Cấu hình thanh ghi SYSCFG_EXTICR_temp1
 8000658:	7c7a      	ldrb	r2, [r7, #17]
 800065a:	7cbb      	ldrb	r3, [r7, #18]
 800065c:	009b      	lsls	r3, r3, #2
 800065e:	fa02 f103 	lsl.w	r1, r2, r3
 8000662:	4a58      	ldr	r2, [pc, #352]	; (80007c4 <GPIO_Init+0x314>)
 8000664:	7cfb      	ldrb	r3, [r7, #19]
 8000666:	3302      	adds	r3, #2
 8000668:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3. Eanble the exti interrupt delivery(chuyển, sử dụng) by using IMR(Interrupt Masking Register)
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800066c:	4b56      	ldr	r3, [pc, #344]	; (80007c8 <GPIO_Init+0x318>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	687a      	ldr	r2, [r7, #4]
 8000672:	7912      	ldrb	r2, [r2, #4]
 8000674:	4611      	mov	r1, r2
 8000676:	2201      	movs	r2, #1
 8000678:	408a      	lsls	r2, r1
 800067a:	4611      	mov	r1, r2
 800067c:	4a52      	ldr	r2, [pc, #328]	; (80007c8 <GPIO_Init+0x318>)
 800067e:	430b      	orrs	r3, r1
 8000680:	6013      	str	r3, [r2, #0]

	}
	//Reset biến temp để sử dụng cho các lệnh khác trong hàm
	temp = 0;
 8000682:	2300      	movs	r3, #0
 8000684:	617b      	str	r3, [r7, #20]

	//2. configure the speed (Datasheet 8.4.3)
	//Xác định lấy vị trí OSPEEDRx cần điều khiển dựa vào số chân Pin_Number và lưu vào biến temp
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	799b      	ldrb	r3, [r3, #6]
 800068a:	461a      	mov	r2, r3
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	791b      	ldrb	r3, [r3, #4]
 8000690:	005b      	lsls	r3, r3, #1
 8000692:	fa02 f303 	lsl.w	r3, r2, r3
 8000696:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &=  ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);	//Clearing bit field
 8000698:	687b      	ldr	r3, [r7, #4]
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	689a      	ldr	r2, [r3, #8]
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	791b      	ldrb	r3, [r3, #4]
 80006a2:	4619      	mov	r1, r3
 80006a4:	2303      	movs	r3, #3
 80006a6:	408b      	lsls	r3, r1
 80006a8:	43db      	mvns	r3, r3
 80006aa:	4619      	mov	r1, r3
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	400a      	ands	r2, r1
 80006b2:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 80006b4:	687b      	ldr	r3, [r7, #4]
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	6899      	ldr	r1, [r3, #8]
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	697a      	ldr	r2, [r7, #20]
 80006c0:	430a      	orrs	r2, r1
 80006c2:	609a      	str	r2, [r3, #8]
	//=> Lúc này ta đã xác định(cấu hình) đc speed(OSPEEDRx) của GPIO tùy thuộc vào pin_number bạn muốn control
	temp = 0;
 80006c4:	2300      	movs	r3, #0
 80006c6:	617b      	str	r3, [r7, #20]

	//3. configure the pullup-pulldown settings (Datasheet 8.4.4)
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	79db      	ldrb	r3, [r3, #7]
 80006cc:	461a      	mov	r2, r3
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	791b      	ldrb	r3, [r3, #4]
 80006d2:	005b      	lsls	r3, r3, #1
 80006d4:	fa02 f303 	lsl.w	r3, r2, r3
 80006d8:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &=  ~(0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	68da      	ldr	r2, [r3, #12]
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	791b      	ldrb	r3, [r3, #4]
 80006e4:	4619      	mov	r1, r3
 80006e6:	2303      	movs	r3, #3
 80006e8:	408b      	lsls	r3, r1
 80006ea:	43db      	mvns	r3, r3
 80006ec:	4619      	mov	r1, r3
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	400a      	ands	r2, r1
 80006f4:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	68d9      	ldr	r1, [r3, #12]
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	697a      	ldr	r2, [r7, #20]
 8000702:	430a      	orrs	r2, r1
 8000704:	60da      	str	r2, [r3, #12]
	temp = 0;
 8000706:	2300      	movs	r3, #0
 8000708:	617b      	str	r3, [r7, #20]

	//4. configure the optype (Datasheet 8.4.2)
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	7a1b      	ldrb	r3, [r3, #8]
 800070e:	461a      	mov	r2, r3
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	791b      	ldrb	r3, [r3, #4]
 8000714:	fa02 f303 	lsl.w	r3, r2, r3
 8000718:	617b      	str	r3, [r7, #20]
	//Dịch 1 bit vì theo datasheet, mỗi 1 bit quản lý một pin number của GPIO port mode register
	pGPIOHandle->pGPIOx->OTYPER &=  ~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); //Clearing bit field
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	685a      	ldr	r2, [r3, #4]
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	791b      	ldrb	r3, [r3, #4]
 8000724:	4619      	mov	r1, r3
 8000726:	2301      	movs	r3, #1
 8000728:	408b      	lsls	r3, r1
 800072a:	43db      	mvns	r3, r3
 800072c:	4619      	mov	r1, r3
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	681b      	ldr	r3, [r3, #0]
 8000732:	400a      	ands	r2, r1
 8000734:	605a      	str	r2, [r3, #4]
	//~(0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); nghĩa là tiến hành đảo trạng thái 1 thành 0
	//vị trí chân Pin_Number
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	6859      	ldr	r1, [r3, #4]
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	697a      	ldr	r2, [r7, #20]
 8000742:	430a      	orrs	r2, r1
 8000744:	605a      	str	r2, [r3, #4]
	temp = 0;
 8000746:	2300      	movs	r3, #0
 8000748:	617b      	str	r3, [r7, #20]

	//5. configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	795b      	ldrb	r3, [r3, #5]
 800074e:	2b02      	cmp	r3, #2
 8000750:	d132      	bne.n	80007b8 <GPIO_Init+0x308>
		//Chế độ này đc thực thi khi và chỉ khi bit MODERx đc thiết lập GPIO_MODE_ALTFN

		uint32_t temp1,temp2;

		//Xác định thanh ghi cần sử dụng là GPIOx_AFRH ->AFR[1] hay GPIOx_AFRL ->AFR[0]
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	791b      	ldrb	r3, [r3, #4]
 8000756:	08db      	lsrs	r3, r3, #3
 8000758:	b2db      	uxtb	r3, r3
 800075a:	60fb      	str	r3, [r7, #12]

		//Xác định vị trí cụm 4bit cần sử dụng ở vị trí nào trong thanh ghi
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	791b      	ldrb	r3, [r3, #4]
 8000760:	f003 0307 	and.w	r3, r3, #7
 8000764:	60bb      	str	r3, [r7, #8]

		//Clearing bit field
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4* temp2));   //0xF = 1111, đảo 1111->0000 tại vị trí 4*temp2
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	68fa      	ldr	r2, [r7, #12]
 800076c:	3208      	adds	r2, #8
 800076e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000772:	68bb      	ldr	r3, [r7, #8]
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	210f      	movs	r1, #15
 8000778:	fa01 f303 	lsl.w	r3, r1, r3
 800077c:	43db      	mvns	r3, r3
 800077e:	4619      	mov	r1, r3
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4011      	ands	r1, r2
 8000786:	68fa      	ldr	r2, [r7, #12]
 8000788:	3208      	adds	r2, #8
 800078a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		//Lưu cấu hình AFR vào trong con trỏ pGPIOHandle
		pGPIOHandle->pGPIOx->AFR[temp1] |= (pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4* temp2));
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	68fa      	ldr	r2, [r7, #12]
 8000794:	3208      	adds	r2, #8
 8000796:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	7a5b      	ldrb	r3, [r3, #9]
 800079e:	4619      	mov	r1, r3
 80007a0:	68bb      	ldr	r3, [r7, #8]
 80007a2:	009b      	lsls	r3, r3, #2
 80007a4:	fa01 f303 	lsl.w	r3, r1, r3
 80007a8:	4619      	mov	r1, r3
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	681b      	ldr	r3, [r3, #0]
 80007ae:	4311      	orrs	r1, r2
 80007b0:	68fa      	ldr	r2, [r7, #12]
 80007b2:	3208      	adds	r2, #8
 80007b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80007b8:	bf00      	nop
 80007ba:	3718      	adds	r7, #24
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}
 80007c0:	40023800 	.word	0x40023800
 80007c4:	40013800 	.word	0x40013800
 80007c8:	40013c00 	.word	0x40013c00

080007cc <GPIO_ReadFromInputPin>:
 * @return		- value of read in pin_number (0 or 1)
 *
 * @Note 		- none
 */
uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b085      	sub	sp, #20
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
 80007d4:	460b      	mov	r3, r1
 80007d6:	70fb      	strb	r3, [r7, #3]
	uint8_t value;			//biến lưu value đọc đc từ pin
	value = (uint8_t)((pGPIOx->IDR >> PinNumber) & 0x00000001);
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	691a      	ldr	r2, [r3, #16]
 80007dc:	78fb      	ldrb	r3, [r7, #3]
 80007de:	fa22 f303 	lsr.w	r3, r2, r3
 80007e2:	b2db      	uxtb	r3, r3
 80007e4:	f003 0301 	and.w	r3, r3, #1
 80007e8:	73fb      	strb	r3, [r7, #15]
	return value;
 80007ea:	7bfb      	ldrb	r3, [r7, #15]

	//((pGPIOx->IDR >> PinNumber): Phần này dịch chuyển giá trị IDR sang phải của vị trí PinNumber đầu vào,
	//căn chỉnh giá trị đầu vào của chân mong muốn về bit ngoài cùng bên phải(bit0).
	//& 0x00000001: Thao tác AND theo bit này che giấu tất cả ngoại trừ bit ngoài cùng bên phải(bit0),
	//trích xuất hiệu quả giá trị đầu vào của mã pin được chỉ định.
}
 80007ec:	4618      	mov	r0, r3
 80007ee:	3714      	adds	r7, #20
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bc80      	pop	{r7}
 80007f4:	4770      	bx	lr
	...

080007f8 <RCC_GetPCLK1Value>:
 *
 * @Note        - Sử dụng sơ đồ khối liên quan đến xung Clock của System Clock
 * 				- Thanh ghi CFGR thuộc RCC Register đc sử dụng
 */
uint32_t RCC_GetPCLK1Value(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0

	uint8_t clksrc,temp,ahbp,apb1;				//biến xung clock cho khối system clock

	//Kiểm tra xem SWS[3:2] đang có giá trị bit là bao nhiêu, từ đó xác định khối
	//Oscillator đang đc sử dụng là System Clock
	clksrc = (RCC->CFGR >> 2) & 0x3;	//0x03=0011, nghĩa là đọc 2 vị trí bit liền nhau từ vị trí bit số 2
 80007fe:	4b26      	ldr	r3, [pc, #152]	; (8000898 <RCC_GetPCLK1Value+0xa0>)
 8000800:	689b      	ldr	r3, [r3, #8]
 8000802:	089b      	lsrs	r3, r3, #2
 8000804:	b2db      	uxtb	r3, r3
 8000806:	f003 0303 	and.w	r3, r3, #3
 800080a:	727b      	strb	r3, [r7, #9]


	//1. Xác định tần số xung clock tổng của System Clock
	if(clksrc == 0)    		 	//HSI Oscillator
 800080c:	7a7b      	ldrb	r3, [r7, #9]
 800080e:	2b00      	cmp	r3, #0
 8000810:	d102      	bne.n	8000818 <RCC_GetPCLK1Value+0x20>
	{
		SystemClk = 16000000;
 8000812:	4b22      	ldr	r3, [pc, #136]	; (800089c <RCC_GetPCLK1Value+0xa4>)
 8000814:	60fb      	str	r3, [r7, #12]
 8000816:	e00b      	b.n	8000830 <RCC_GetPCLK1Value+0x38>
	}
	else if(clksrc == 1)		//HSE Oscillator
 8000818:	7a7b      	ldrb	r3, [r7, #9]
 800081a:	2b01      	cmp	r3, #1
 800081c:	d102      	bne.n	8000824 <RCC_GetPCLK1Value+0x2c>
	{
		SystemClk = 8000000;
 800081e:	4b20      	ldr	r3, [pc, #128]	; (80008a0 <RCC_GetPCLK1Value+0xa8>)
 8000820:	60fb      	str	r3, [r7, #12]
 8000822:	e005      	b.n	8000830 <RCC_GetPCLK1Value+0x38>
	}
	else if(clksrc == 2)		//PLL Oscillator
 8000824:	7a7b      	ldrb	r3, [r7, #9]
 8000826:	2b02      	cmp	r3, #2
 8000828:	d102      	bne.n	8000830 <RCC_GetPCLK1Value+0x38>
	{
		SystemClk = RCC_GetPLLOutputClock();
 800082a:	f000 f88f 	bl	800094c <RCC_GetPLLOutputClock>
 800082e:	60f8      	str	r0, [r7, #12]
	}

	//2. Xác định bộ chia của AHBP Prescaler, bit field HPRE[7:4] của CFGR register
	temp = ((RCC->CFGR >> 4) & 0xF);	//0xF=1111, nghĩa là đọc 4 vị trí bit liền nhau từ vị trí bit số 4
 8000830:	4b19      	ldr	r3, [pc, #100]	; (8000898 <RCC_GetPCLK1Value+0xa0>)
 8000832:	689b      	ldr	r3, [r3, #8]
 8000834:	091b      	lsrs	r3, r3, #4
 8000836:	b2db      	uxtb	r3, r3
 8000838:	f003 030f 	and.w	r3, r3, #15
 800083c:	723b      	strb	r3, [r7, #8]
	if(temp < 4)
 800083e:	7a3b      	ldrb	r3, [r7, #8]
 8000840:	2b03      	cmp	r3, #3
 8000842:	d802      	bhi.n	800084a <RCC_GetPCLK1Value+0x52>
	{
		ahbp = 1;			//Không sử dụng bộ chia
 8000844:	2301      	movs	r3, #1
 8000846:	72fb      	strb	r3, [r7, #11]
 8000848:	e005      	b.n	8000856 <RCC_GetPCLK1Value+0x5e>
	}
	else
	{
		//Có sử dụng bộ chia, nếu temp=8 thì 8-8=0, sử dụng bộ chia 2,...
		ahbp = AHB_PreScaler[temp - 8];
 800084a:	7a3b      	ldrb	r3, [r7, #8]
 800084c:	3b08      	subs	r3, #8
 800084e:	4a15      	ldr	r2, [pc, #84]	; (80008a4 <RCC_GetPCLK1Value+0xac>)
 8000850:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000854:	72fb      	strb	r3, [r7, #11]
	}

	//3. Xác định bộ chia của APB1 PreScaler,bit ffield PPRE[12:10] của CFGR register
	temp = ((RCC->CFGR >> 10) & 0x7);	//0xF=1111, nghĩa là đọc 3 vị trí bit liền nhau từ vị trí bit số 10
 8000856:	4b10      	ldr	r3, [pc, #64]	; (8000898 <RCC_GetPCLK1Value+0xa0>)
 8000858:	689b      	ldr	r3, [r3, #8]
 800085a:	0a9b      	lsrs	r3, r3, #10
 800085c:	b2db      	uxtb	r3, r3
 800085e:	f003 0307 	and.w	r3, r3, #7
 8000862:	723b      	strb	r3, [r7, #8]
	if(temp < 8)
 8000864:	7a3b      	ldrb	r3, [r7, #8]
 8000866:	2b07      	cmp	r3, #7
 8000868:	d802      	bhi.n	8000870 <RCC_GetPCLK1Value+0x78>
	{
		apb1 = 1;			//Không sử dụng bộ chia
 800086a:	2301      	movs	r3, #1
 800086c:	72bb      	strb	r3, [r7, #10]
 800086e:	e005      	b.n	800087c <RCC_GetPCLK1Value+0x84>
	}
	else
	{
		//Có sử dụng bộ chia, nếu temp=8 thì 8-8=0, sử dụng bộ chia 2,...
		apb1 = APB1_PreScaler[temp - 4];
 8000870:	7a3b      	ldrb	r3, [r7, #8]
 8000872:	3b04      	subs	r3, #4
 8000874:	4a0c      	ldr	r2, [pc, #48]	; (80008a8 <RCC_GetPCLK1Value+0xb0>)
 8000876:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800087a:	72bb      	strb	r3, [r7, #10]
	}

	//4. Xác định xung PCLK1 dùng cho I2C đc lấy từ từ System Clock
	pclk1 = (SystemClk / ahbp) / apb1;
 800087c:	7afb      	ldrb	r3, [r7, #11]
 800087e:	68fa      	ldr	r2, [r7, #12]
 8000880:	fbb2 f2f3 	udiv	r2, r2, r3
 8000884:	7abb      	ldrb	r3, [r7, #10]
 8000886:	fbb2 f3f3 	udiv	r3, r2, r3
 800088a:	607b      	str	r3, [r7, #4]

	return pclk1;
 800088c:	687b      	ldr	r3, [r7, #4]
}
 800088e:	4618      	mov	r0, r3
 8000890:	3710      	adds	r7, #16
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	40023800 	.word	0x40023800
 800089c:	00f42400 	.word	0x00f42400
 80008a0:	007a1200 	.word	0x007a1200
 80008a4:	20000400 	.word	0x20000400
 80008a8:	20000410 	.word	0x20000410

080008ac <RCC_GetPCLK2Value>:
 *
 * @Note        - Sử dụng sơ đồ khối liên quan đến xung Clock của System Clock
 * 				- Thanh ghi CFGR thuộc RCC Register đc sử dụng
 */
uint32_t RCC_GetPCLK2Value(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	b085      	sub	sp, #20
 80008b0:	af00      	add	r7, sp, #0
	uint32_t SystemClock=0,tmp,pclk2;
 80008b2:	2300      	movs	r3, #0
 80008b4:	60fb      	str	r3, [r7, #12]

	uint8_t clk_src = ( RCC->CFGR >> 2) & 0X3;
 80008b6:	4b20      	ldr	r3, [pc, #128]	; (8000938 <RCC_GetPCLK2Value+0x8c>)
 80008b8:	689b      	ldr	r3, [r3, #8]
 80008ba:	089b      	lsrs	r3, r3, #2
 80008bc:	b2db      	uxtb	r3, r3
 80008be:	f003 0303 	and.w	r3, r3, #3
 80008c2:	727b      	strb	r3, [r7, #9]

	uint8_t ahbp,apb2p;

	if(clk_src == 0)
 80008c4:	7a7b      	ldrb	r3, [r7, #9]
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	d102      	bne.n	80008d0 <RCC_GetPCLK2Value+0x24>
	{
		SystemClock = 16000000;
 80008ca:	4b1c      	ldr	r3, [pc, #112]	; (800093c <RCC_GetPCLK2Value+0x90>)
 80008cc:	60fb      	str	r3, [r7, #12]
 80008ce:	e001      	b.n	80008d4 <RCC_GetPCLK2Value+0x28>
	}
	else
	{
		SystemClock = 8000000;
 80008d0:	4b1b      	ldr	r3, [pc, #108]	; (8000940 <RCC_GetPCLK2Value+0x94>)
 80008d2:	60fb      	str	r3, [r7, #12]
	}

	tmp = (RCC->CFGR >> 4 ) & 0xF;
 80008d4:	4b18      	ldr	r3, [pc, #96]	; (8000938 <RCC_GetPCLK2Value+0x8c>)
 80008d6:	689b      	ldr	r3, [r3, #8]
 80008d8:	091b      	lsrs	r3, r3, #4
 80008da:	f003 030f 	and.w	r3, r3, #15
 80008de:	607b      	str	r3, [r7, #4]

	if(tmp < 0x08)
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	2b07      	cmp	r3, #7
 80008e4:	d802      	bhi.n	80008ec <RCC_GetPCLK2Value+0x40>
	{
		ahbp = 1;
 80008e6:	2301      	movs	r3, #1
 80008e8:	72fb      	strb	r3, [r7, #11]
 80008ea:	e005      	b.n	80008f8 <RCC_GetPCLK2Value+0x4c>
	}
	else
	{
	   ahbp = AHB_PreScaler[tmp-8];
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	3b08      	subs	r3, #8
 80008f0:	4a14      	ldr	r2, [pc, #80]	; (8000944 <RCC_GetPCLK2Value+0x98>)
 80008f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80008f6:	72fb      	strb	r3, [r7, #11]
	}

	tmp = (RCC->CFGR >> 13 ) & 0x7;
 80008f8:	4b0f      	ldr	r3, [pc, #60]	; (8000938 <RCC_GetPCLK2Value+0x8c>)
 80008fa:	689b      	ldr	r3, [r3, #8]
 80008fc:	0b5b      	lsrs	r3, r3, #13
 80008fe:	f003 0307 	and.w	r3, r3, #7
 8000902:	607b      	str	r3, [r7, #4]
	if(tmp < 0x04)
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	2b03      	cmp	r3, #3
 8000908:	d802      	bhi.n	8000910 <RCC_GetPCLK2Value+0x64>
	{
		apb2p = 1;
 800090a:	2301      	movs	r3, #1
 800090c:	72bb      	strb	r3, [r7, #10]
 800090e:	e005      	b.n	800091c <RCC_GetPCLK2Value+0x70>
	}
	else
	{
		apb2p = APB1_PreScaler[tmp-4];
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	3b04      	subs	r3, #4
 8000914:	4a0c      	ldr	r2, [pc, #48]	; (8000948 <RCC_GetPCLK2Value+0x9c>)
 8000916:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800091a:	72bb      	strb	r3, [r7, #10]
	}

	pclk2 = (SystemClock / ahbp )/ apb2p;
 800091c:	7afb      	ldrb	r3, [r7, #11]
 800091e:	68fa      	ldr	r2, [r7, #12]
 8000920:	fbb2 f2f3 	udiv	r2, r2, r3
 8000924:	7abb      	ldrb	r3, [r7, #10]
 8000926:	fbb2 f3f3 	udiv	r3, r2, r3
 800092a:	603b      	str	r3, [r7, #0]

	return pclk2;
 800092c:	683b      	ldr	r3, [r7, #0]
}
 800092e:	4618      	mov	r0, r3
 8000930:	3714      	adds	r7, #20
 8000932:	46bd      	mov	sp, r7
 8000934:	bc80      	pop	{r7}
 8000936:	4770      	bx	lr
 8000938:	40023800 	.word	0x40023800
 800093c:	00f42400 	.word	0x00f42400
 8000940:	007a1200 	.word	0x007a1200
 8000944:	20000400 	.word	0x20000400
 8000948:	20000410 	.word	0x20000410

0800094c <RCC_GetPLLOutputClock>:
 *
 * @Note        - Không sử dụng xung clock dạng PLL trong khóa học

 */
uint32_t RCC_GetPLLOutputClock(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
	return 0;
 8000950:	2300      	movs	r3, #0
}
 8000952:	4618      	mov	r0, r3
 8000954:	46bd      	mov	sp, r7
 8000956:	bc80      	pop	{r7}
 8000958:	4770      	bx	lr
	...

0800095c <USART_SetBaudRate>:
 *
 * @Note              - none

 */
void USART_SetBaudRate(USART_RegDef_t *pUSARTx, uint32_t BaudRate)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b088      	sub	sp, #32
 8000960:	af00      	add	r7, sp, #0
 8000962:	6078      	str	r0, [r7, #4]
 8000964:	6039      	str	r1, [r7, #0]
	uint32_t usartdiv;		//value usartdiv để cấu hình vào USART_BRR Register

	//variables to hold "DIV_Mantissa" and "DIV_Fraction" values with USART_BRR
	uint32_t M_part,F_part;

	uint32_t tempreg=0;
 8000966:	2300      	movs	r3, #0
 8000968:	613b      	str	r3, [r7, #16]

	//Get the value of APBx bus clock in to the variable PCLKx
	if(pUSARTx == USART1 || pUSARTx == USART6)
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	4a31      	ldr	r2, [pc, #196]	; (8000a34 <USART_SetBaudRate+0xd8>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d003      	beq.n	800097a <USART_SetBaudRate+0x1e>
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4a30      	ldr	r2, [pc, #192]	; (8000a38 <USART_SetBaudRate+0xdc>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d103      	bne.n	8000982 <USART_SetBaudRate+0x26>
	{
	   //USART1 and USART6 are hanging on APB2 bus
	   PCLKx = RCC_GetPCLK2Value();
 800097a:	f7ff ff97 	bl	80008ac <RCC_GetPCLK2Value>
 800097e:	61f8      	str	r0, [r7, #28]
 8000980:	e002      	b.n	8000988 <USART_SetBaudRate+0x2c>
	}
	else
	{
		//USART2 and USART3 are hanging on APB1 bus
	   PCLKx = RCC_GetPCLK1Value();
 8000982:	f7ff ff39 	bl	80007f8 <RCC_GetPCLK1Value>
 8000986:	61f8      	str	r0, [r7, #28]
	}

	//Check for "OVER8" configuration bit
	if(pUSARTx->CR1 & (1 << USART_CR1_OVER8))
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	68db      	ldr	r3, [r3, #12]
 800098c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000990:	2b00      	cmp	r3, #0
 8000992:	d00b      	beq.n	80009ac <USART_SetBaudRate+0x50>
	{
	   //OVER8 = 1 , over sampling by 8
	   usartdiv = ((25 * PCLKx) / (2 *BaudRate));
 8000994:	69fa      	ldr	r2, [r7, #28]
 8000996:	4613      	mov	r3, r2
 8000998:	009b      	lsls	r3, r3, #2
 800099a:	4413      	add	r3, r2
 800099c:	009a      	lsls	r2, r3, #2
 800099e:	441a      	add	r2, r3
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	005b      	lsls	r3, r3, #1
 80009a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80009a8:	61bb      	str	r3, [r7, #24]
 80009aa:	e00a      	b.n	80009c2 <USART_SetBaudRate+0x66>
	}
	else
	{
	   //over sampling by 16
		usartdiv = ((25 * PCLKx) / (4 *BaudRate));
 80009ac:	69fa      	ldr	r2, [r7, #28]
 80009ae:	4613      	mov	r3, r2
 80009b0:	009b      	lsls	r3, r3, #2
 80009b2:	4413      	add	r3, r2
 80009b4:	009a      	lsls	r2, r3, #2
 80009b6:	441a      	add	r2, r3
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	009b      	lsls	r3, r3, #2
 80009bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80009c0:	61bb      	str	r3, [r7, #24]
	}

	//Calculate the Mantissa part
	M_part = usartdiv/100;
 80009c2:	69bb      	ldr	r3, [r7, #24]
 80009c4:	4a1d      	ldr	r2, [pc, #116]	; (8000a3c <USART_SetBaudRate+0xe0>)
 80009c6:	fba2 2303 	umull	r2, r3, r2, r3
 80009ca:	095b      	lsrs	r3, r3, #5
 80009cc:	60fb      	str	r3, [r7, #12]

	//Place the Mantissa part in appropriate bit position . refer USART_BRR - Đặt phần Mantissa ở vị trí bit thích hợp. tham khảo USART_BRR
	tempreg |= M_part << 4;  //phần Mantissa là 4bit đầu tiên [3:0] của biến 32 bit tempreg
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	011b      	lsls	r3, r3, #4
 80009d2:	693a      	ldr	r2, [r7, #16]
 80009d4:	4313      	orrs	r3, r2
 80009d6:	613b      	str	r3, [r7, #16]

	//Extract the "fraction" part
	F_part = (usartdiv - (M_part * 100));
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	2264      	movs	r2, #100	; 0x64
 80009dc:	fb02 f303 	mul.w	r3, r2, r3
 80009e0:	69ba      	ldr	r2, [r7, #24]
 80009e2:	1ad3      	subs	r3, r2, r3
 80009e4:	617b      	str	r3, [r7, #20]

	//Calculate the final "fractional"
	if(pUSARTx->CR1 & ( 1 << USART_CR1_OVER8))
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	68db      	ldr	r3, [r3, #12]
 80009ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d00a      	beq.n	8000a08 <USART_SetBaudRate+0xac>
	{
		//OVER8 = 1 , over sampling by 8
		F_part = ((( F_part * 8)+ 50) / 100) & ((uint8_t)0x07);
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	00db      	lsls	r3, r3, #3
 80009f6:	3332      	adds	r3, #50	; 0x32
 80009f8:	4a10      	ldr	r2, [pc, #64]	; (8000a3c <USART_SetBaudRate+0xe0>)
 80009fa:	fba2 2303 	umull	r2, r3, r2, r3
 80009fe:	095b      	lsrs	r3, r3, #5
 8000a00:	f003 0307 	and.w	r3, r3, #7
 8000a04:	617b      	str	r3, [r7, #20]
 8000a06:	e009      	b.n	8000a1c <USART_SetBaudRate+0xc0>
	}
	else
	{
		//over sampling by 16
		F_part = ((( F_part * 16)+ 50) / 100) & ((uint8_t)0x0F);
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	011b      	lsls	r3, r3, #4
 8000a0c:	3332      	adds	r3, #50	; 0x32
 8000a0e:	4a0b      	ldr	r2, [pc, #44]	; (8000a3c <USART_SetBaudRate+0xe0>)
 8000a10:	fba2 2303 	umull	r2, r3, r2, r3
 8000a14:	095b      	lsrs	r3, r3, #5
 8000a16:	f003 030f 	and.w	r3, r3, #15
 8000a1a:	617b      	str	r3, [r7, #20]
	}

	//Place the fractional part in appropriate bit position . refer USART_BRR
	tempreg |= F_part;
 8000a1c:	693a      	ldr	r2, [r7, #16]
 8000a1e:	697b      	ldr	r3, [r7, #20]
 8000a20:	4313      	orrs	r3, r2
 8000a22:	613b      	str	r3, [r7, #16]

	//copy the value of tempreg in to BRR register
	pUSARTx->BRR = tempreg;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	693a      	ldr	r2, [r7, #16]
 8000a28:	609a      	str	r2, [r3, #8]

}
 8000a2a:	bf00      	nop
 8000a2c:	3720      	adds	r7, #32
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	40011000 	.word	0x40011000
 8000a38:	40011400 	.word	0x40011400
 8000a3c:	51eb851f 	.word	0x51eb851f

08000a40 <USART_PeriClockControl>:
 *
 * @Note        - none

 */
void USART_PeriClockControl(USART_RegDef_t *pUSARTx, uint8_t EnorDi)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b083      	sub	sp, #12
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
 8000a48:	460b      	mov	r3, r1
 8000a4a:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000a4c:	78fb      	ldrb	r3, [r7, #3]
 8000a4e:	2b01      	cmp	r3, #1
 8000a50:	d12a      	bne.n	8000aa8 <USART_PeriClockControl+0x68>
	{
		if(pUSARTx == USART1)
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	4a17      	ldr	r2, [pc, #92]	; (8000ab4 <USART_PeriClockControl+0x74>)
 8000a56:	4293      	cmp	r3, r2
 8000a58:	d106      	bne.n	8000a68 <USART_PeriClockControl+0x28>
		{
			USART1_PCLK_EN();
 8000a5a:	4b17      	ldr	r3, [pc, #92]	; (8000ab8 <USART_PeriClockControl+0x78>)
 8000a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a5e:	4a16      	ldr	r2, [pc, #88]	; (8000ab8 <USART_PeriClockControl+0x78>)
 8000a60:	f043 0310 	orr.w	r3, r3, #16
 8000a64:	6453      	str	r3, [r2, #68]	; 0x44
	}
	else
	{
		//TODO
	}
}
 8000a66:	e01f      	b.n	8000aa8 <USART_PeriClockControl+0x68>
		else if (pUSARTx == USART2)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	4a14      	ldr	r2, [pc, #80]	; (8000abc <USART_PeriClockControl+0x7c>)
 8000a6c:	4293      	cmp	r3, r2
 8000a6e:	d106      	bne.n	8000a7e <USART_PeriClockControl+0x3e>
			USART2_PCLK_EN();
 8000a70:	4b11      	ldr	r3, [pc, #68]	; (8000ab8 <USART_PeriClockControl+0x78>)
 8000a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a74:	4a10      	ldr	r2, [pc, #64]	; (8000ab8 <USART_PeriClockControl+0x78>)
 8000a76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a7a:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a7c:	e014      	b.n	8000aa8 <USART_PeriClockControl+0x68>
		else if (pUSARTx == USART3)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4a0f      	ldr	r2, [pc, #60]	; (8000ac0 <USART_PeriClockControl+0x80>)
 8000a82:	4293      	cmp	r3, r2
 8000a84:	d106      	bne.n	8000a94 <USART_PeriClockControl+0x54>
			USART3_PCLK_EN();
 8000a86:	4b0c      	ldr	r3, [pc, #48]	; (8000ab8 <USART_PeriClockControl+0x78>)
 8000a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a8a:	4a0b      	ldr	r2, [pc, #44]	; (8000ab8 <USART_PeriClockControl+0x78>)
 8000a8c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000a90:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000a92:	e009      	b.n	8000aa8 <USART_PeriClockControl+0x68>
		else if (pUSARTx == USART6)
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	4a0b      	ldr	r2, [pc, #44]	; (8000ac4 <USART_PeriClockControl+0x84>)
 8000a98:	4293      	cmp	r3, r2
 8000a9a:	d105      	bne.n	8000aa8 <USART_PeriClockControl+0x68>
			USART6_PCLK_EN();
 8000a9c:	4b06      	ldr	r3, [pc, #24]	; (8000ab8 <USART_PeriClockControl+0x78>)
 8000a9e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aa0:	4a05      	ldr	r2, [pc, #20]	; (8000ab8 <USART_PeriClockControl+0x78>)
 8000aa2:	f043 0320 	orr.w	r3, r3, #32
 8000aa6:	6453      	str	r3, [r2, #68]	; 0x44
}
 8000aa8:	bf00      	nop
 8000aaa:	370c      	adds	r7, #12
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bc80      	pop	{r7}
 8000ab0:	4770      	bx	lr
 8000ab2:	bf00      	nop
 8000ab4:	40011000 	.word	0x40011000
 8000ab8:	40023800 	.word	0x40023800
 8000abc:	40004400 	.word	0x40004400
 8000ac0:	40004800 	.word	0x40004800
 8000ac4:	40011400 	.word	0x40011400

08000ac8 <USART_Init>:
 *
 * @Note              - none

 */
void USART_Init(USART_Handle_t *pUSARTHandle)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]

	//Temporary variable
	uint32_t tempreg=0;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	60fb      	str	r3, [r7, #12]

/******************************** 1. Configuration of CR1******************************************/

	//Implement the code to enable the "Clock" for given USART peripheral - Kích hoạt xung Clock
	USART_PeriClockControl(pUSARTHandle->pUSARTx, ENABLE);
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	2101      	movs	r1, #1
 8000ada:	4618      	mov	r0, r3
 8000adc:	f7ff ffb0 	bl	8000a40 <USART_PeriClockControl>

	//Enable USART Tx and Rx engines according to the USART_Mode configuration item
	//Biện luận để Kích hoạt USART Tx và Rx engines theo mục cấu hình USART_Mode
	//Trạng thái dùng để so sánh là sử dụng thông số "USART_Config" do User cài đặt ban đầu
	if ( pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_RX)	//Trạng thái nhận
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	791b      	ldrb	r3, [r3, #4]
 8000ae4:	2b01      	cmp	r3, #1
 8000ae6:	d104      	bne.n	8000af2 <USART_Init+0x2a>
	{
		//Implement the code to enable the Receiver bit field - Triển khai mã để kích hoạt trường bit Receiver
		tempreg|= (1 << USART_CR1_RE);
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	f043 0304 	orr.w	r3, r3, #4
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	e010      	b.n	8000b14 <USART_Init+0x4c>
	}
	else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_ONLY_TX)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	791b      	ldrb	r3, [r3, #4]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d104      	bne.n	8000b04 <USART_Init+0x3c>
	{
		//Implement the code to enable the "Transmitter" bit field
		tempreg |= ( 1 << USART_CR1_TE );
 8000afa:	68fb      	ldr	r3, [r7, #12]
 8000afc:	f043 0308 	orr.w	r3, r3, #8
 8000b00:	60fb      	str	r3, [r7, #12]
 8000b02:	e007      	b.n	8000b14 <USART_Init+0x4c>

	}
	else if (pUSARTHandle->USART_Config.USART_Mode == USART_MODE_TXRX)
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	791b      	ldrb	r3, [r3, #4]
 8000b08:	2b02      	cmp	r3, #2
 8000b0a:	d103      	bne.n	8000b14 <USART_Init+0x4c>
	{
		//Implement the code to enable the both Transmitter and Receiver bit fields - Cả hai RX và TX Mode
		tempreg |= ( ( 1 << USART_CR1_RE) | ( 1 << USART_CR1_TE) );
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	f043 030c 	orr.w	r3, r3, #12
 8000b12:	60fb      	str	r3, [r7, #12]
	}

    //Implement the code to configure the Word length configuration item
	tempreg |= pUSARTHandle->USART_Config.USART_WordLength << USART_CR1_M ;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	7b5b      	ldrb	r3, [r3, #13]
 8000b18:	031b      	lsls	r3, r3, #12
 8000b1a:	461a      	mov	r2, r3
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	60fb      	str	r3, [r7, #12]


    //Configuration of parity control bit fields - Cấu hình các trường bit kiểm soát tính Parity
	if ( pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_EVEN)
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	7b9b      	ldrb	r3, [r3, #14]
 8000b26:	2b01      	cmp	r3, #1
 8000b28:	d104      	bne.n	8000b34 <USART_Init+0x6c>
	{
		//Implement the code to enable the parity control
		tempreg |= ( 1 << USART_CR1_PCE);
 8000b2a:	68fb      	ldr	r3, [r7, #12]
 8000b2c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b30:	60fb      	str	r3, [r7, #12]
 8000b32:	e00b      	b.n	8000b4c <USART_Init+0x84>

		//Implement the code to enable EVEN parity - Triển khai mã để kích hoạt EVEN Parity
		//Not required because by default EVEN parity will be selected once you enable the parity control
		//Không bắt buộc code vì theo mặc định USART_CR1_PS=0=EVEN, EVEN sẽ được chọn sau khi bạn bật kiểm soát Parity

	}else if (pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_ODD )
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	7b9b      	ldrb	r3, [r3, #14]
 8000b38:	2b02      	cmp	r3, #2
 8000b3a:	d107      	bne.n	8000b4c <USART_Init+0x84>
	{
		//Implement the code to enable the parity control
	    tempreg |= ( 1 << USART_CR1_PCE);
 8000b3c:	68fb      	ldr	r3, [r7, #12]
 8000b3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b42:	60fb      	str	r3, [r7, #12]

	    //Implement the code to enable ODD parity - kích hoạt bit field USART_CR1_PS lên 1 = Odd
	    tempreg |= ( 1 << USART_CR1_PS);
 8000b44:	68fb      	ldr	r3, [r7, #12]
 8000b46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b4a:	60fb      	str	r3, [r7, #12]

	}

   //Program the CR1 register - Cấu hình thông số đã cài đặt tempreg cho CR1 Register
	pUSARTHandle->pUSARTx->CR1 = tempreg;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	68fa      	ldr	r2, [r7, #12]
 8000b52:	60da      	str	r2, [r3, #12]


/******************************** 2. Configuration of CR2******************************************/

	tempreg=0;
 8000b54:	2300      	movs	r3, #0
 8000b56:	60fb      	str	r3, [r7, #12]

	//Implement the code to configure the number of "Stop Bits" inserted during USART frame transmission
	//Triển khai mã để định cấu hình số lượng "Stop Bits" được chèn trong quá trình truyền khung USART
	tempreg |= pUSARTHandle->USART_Config.USART_NoOfStopBits << USART_CR2_STOP; //Thông báo có stop bit đc sử dụng
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	7b1b      	ldrb	r3, [r3, #12]
 8000b5c:	031b      	lsls	r3, r3, #12
 8000b5e:	461a      	mov	r2, r3
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	4313      	orrs	r3, r2
 8000b64:	60fb      	str	r3, [r7, #12]

	//Program the CR2 register
	pUSARTHandle->pUSARTx->CR2 = tempreg;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	68fa      	ldr	r2, [r7, #12]
 8000b6c:	611a      	str	r2, [r3, #16]

/******************************** 3. Configuration of CR3******************************************/

	tempreg=0;
 8000b6e:	2300      	movs	r3, #0
 8000b70:	60fb      	str	r3, [r7, #12]

	//Biện luận thông số "USART_HWFlowControl" do User cài đặt ban đầu

	//Configuration of USART hardware flow control
	if ( pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	7bdb      	ldrb	r3, [r3, #15]
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d104      	bne.n	8000b84 <USART_Init+0xbc>
	{
		//Implement the code to "Enable CTS" flow control
		tempreg |= ( 1 << USART_CR3_CTSE);
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b80:	60fb      	str	r3, [r7, #12]
 8000b82:	e014      	b.n	8000bae <USART_Init+0xe6>


	}else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_RTS)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	7bdb      	ldrb	r3, [r3, #15]
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d104      	bne.n	8000b96 <USART_Init+0xce>
	{
		//Implement the code to "Enable RTS" flow control
		tempreg |= ( 1 << USART_CR3_RTSE);
 8000b8c:	68fb      	ldr	r3, [r7, #12]
 8000b8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b92:	60fb      	str	r3, [r7, #12]
 8000b94:	e00b      	b.n	8000bae <USART_Init+0xe6>

	}else if (pUSARTHandle->USART_Config.USART_HWFlowControl == USART_HW_FLOW_CTRL_CTS_RTS)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	7bdb      	ldrb	r3, [r3, #15]
 8000b9a:	2b03      	cmp	r3, #3
 8000b9c:	d107      	bne.n	8000bae <USART_Init+0xe6>
	{
		//Implement the code to enable both "CTS and RTS" Flow control
		tempreg |= ( 1 << USART_CR3_CTSE);
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ba4:	60fb      	str	r3, [r7, #12]
		tempreg |= ( 1 << USART_CR3_RTSE);
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bac:	60fb      	str	r3, [r7, #12]
	}


	pUSARTHandle->pUSARTx->CR3 = tempreg;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	68fa      	ldr	r2, [r7, #12]
 8000bb4:	615a      	str	r2, [r3, #20]
/******************************** 4. Configuration of BRR(Baudrate register)******************************************/

	//Implement the code to configure the baud rate
	//We will cover this in the lecture. No action required here

	USART_SetBaudRate(pUSARTHandle->pUSARTx, pUSARTHandle->USART_Config.USART_Baud);
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	689b      	ldr	r3, [r3, #8]
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4610      	mov	r0, r2
 8000bc2:	f7ff fecb 	bl	800095c <USART_SetBaudRate>
}
 8000bc6:	bf00      	nop
 8000bc8:	3710      	adds	r7, #16
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}

08000bce <USART_SendData>:
 *
 * @Note              - none

 */
void USART_SendData(USART_Handle_t *pUSARTHandle, uint8_t *pTxBuffer, uint32_t Len)
{
 8000bce:	b580      	push	{r7, lr}
 8000bd0:	b086      	sub	sp, #24
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	60f8      	str	r0, [r7, #12]
 8000bd6:	60b9      	str	r1, [r7, #8]
 8000bd8:	607a      	str	r2, [r7, #4]
	uint16_t *pdata;
   //Loop over until "Len" number of bytes are transferred - Lặp lại cho đến khi số byte "Len" được chuyển
	for(uint32_t i = 0 ; i < Len; i++)
 8000bda:	2300      	movs	r3, #0
 8000bdc:	617b      	str	r3, [r7, #20]
 8000bde:	e031      	b.n	8000c44 <USART_SendData+0x76>
	{
		//Implement the code to wait until TXE flag is set in the SR
		//Triển khai mã để đợi cho đến khi cờ TXE được đặt trong SR, nghĩa là thanh ghi TDR là empty
		while(! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_SR_TXE));
 8000be0:	bf00      	nop
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	2107      	movs	r1, #7
 8000be8:	4618      	mov	r0, r3
 8000bea:	f000 f859 	bl	8000ca0 <USART_GetFlagStatus>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d0f6      	beq.n	8000be2 <USART_SendData+0x14>

         //Check the "USART_WordLength" item for "9BIT" or "8BIT" in a "frame"
		if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)  //9bit
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	7b5b      	ldrb	r3, [r3, #13]
 8000bf8:	2b01      	cmp	r3, #1
 8000bfa:	d118      	bne.n	8000c2e <USART_SendData+0x60>
		{
			//if 9BIT, load the DR with "2bytes masking the bits" other than first 9 bits
			pdata = (uint16_t*) pTxBuffer;
 8000bfc:	68bb      	ldr	r3, [r7, #8]
 8000bfe:	613b      	str	r3, [r7, #16]
			pUSARTHandle->pUSARTx->DR = (*pdata & (uint16_t)0x01FF); //0x01FF = 0000 0001 1111 1111, 9bit
 8000c00:	693b      	ldr	r3, [r7, #16]
 8000c02:	881b      	ldrh	r3, [r3, #0]
 8000c04:	461a      	mov	r2, r3
 8000c06:	68fb      	ldr	r3, [r7, #12]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000c0e:	605a      	str	r2, [r3, #4]

			//Check for "USART_ParityControl" - có sử dụng hay ko parity bit
			if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	7b9b      	ldrb	r3, [r3, #14]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d106      	bne.n	8000c26 <USART_SendData+0x58>
			{
				//No parity is used in this transfer. so, 9bits of user data will be sent
				//Implement the code to increment pTxBuffer twice
				pTxBuffer++;
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	60bb      	str	r3, [r7, #8]
				pTxBuffer++;
 8000c1e:	68bb      	ldr	r3, [r7, #8]
 8000c20:	3301      	adds	r3, #1
 8000c22:	60bb      	str	r3, [r7, #8]
 8000c24:	e00b      	b.n	8000c3e <USART_SendData+0x70>
			}
			else
			{
				//Parity bit is used in this transfer . so , 8bits of user data will be sent
				//The 9th bit will be replaced by parity bit by the hardware
				pTxBuffer++;
 8000c26:	68bb      	ldr	r3, [r7, #8]
 8000c28:	3301      	adds	r3, #1
 8000c2a:	60bb      	str	r3, [r7, #8]
 8000c2c:	e007      	b.n	8000c3e <USART_SendData+0x70>
			}
		}
		else
		{
			//This is 8bit data transfer
			pUSARTHandle->pUSARTx->DR = (*pTxBuffer  & (uint8_t)0xFF);	//1111 1111
 8000c2e:	68bb      	ldr	r3, [r7, #8]
 8000c30:	781a      	ldrb	r2, [r3, #0]
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	605a      	str	r2, [r3, #4]

			//Implement the code to increment the buffer address
			pTxBuffer++;
 8000c38:	68bb      	ldr	r3, [r7, #8]
 8000c3a:	3301      	adds	r3, #1
 8000c3c:	60bb      	str	r3, [r7, #8]
	for(uint32_t i = 0 ; i < Len; i++)
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	3301      	adds	r3, #1
 8000c42:	617b      	str	r3, [r7, #20]
 8000c44:	697a      	ldr	r2, [r7, #20]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	d3c9      	bcc.n	8000be0 <USART_SendData+0x12>
		}
	}

	//Implement the code to wait till "TC flag" is set in the "SR register", nghĩa là chờ đến khi TC=1
	while( ! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_SR_TC));  //TC=1-> Transmission complete
 8000c4c:	bf00      	nop
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	2106      	movs	r1, #6
 8000c54:	4618      	mov	r0, r3
 8000c56:	f000 f823 	bl	8000ca0 <USART_GetFlagStatus>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d0f6      	beq.n	8000c4e <USART_SendData+0x80>
}
 8000c60:	bf00      	nop
 8000c62:	bf00      	nop
 8000c64:	3718      	adds	r7, #24
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}

08000c6a <USART_PeripheralControl>:
 * @return      - none
 *
 * @Note        - none
 */
void USART_PeripheralControl(USART_RegDef_t *pUSARTx, uint8_t EnOrDi)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	b083      	sub	sp, #12
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	6078      	str	r0, [r7, #4]
 8000c72:	460b      	mov	r3, r1
 8000c74:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000c76:	78fb      	ldrb	r3, [r7, #3]
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d106      	bne.n	8000c8a <USART_PeripheralControl+0x20>
	{
		pUSARTx->CR1 |= (1 << USART_CR1_UE);
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	68db      	ldr	r3, [r3, #12]
 8000c80:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	60da      	str	r2, [r3, #12]
	}
	else
	{
		pUSARTx->CR1 &= ~(1 << USART_CR1_UE);
	}
}
 8000c88:	e005      	b.n	8000c96 <USART_PeripheralControl+0x2c>
		pUSARTx->CR1 &= ~(1 << USART_CR1_UE);
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	68db      	ldr	r3, [r3, #12]
 8000c8e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	60da      	str	r2, [r3, #12]
}
 8000c96:	bf00      	nop
 8000c98:	370c      	adds	r7, #12
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bc80      	pop	{r7}
 8000c9e:	4770      	bx	lr

08000ca0 <USART_GetFlagStatus>:
 * @return      - Trạng thái cờ_flag
 *
 * @Note        - none
 */
uint8_t USART_GetFlagStatus(USART_RegDef_t *pUSARTx , uint32_t FlagName)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	b083      	sub	sp, #12
 8000ca4:	af00      	add	r7, sp, #0
 8000ca6:	6078      	str	r0, [r7, #4]
 8000ca8:	6039      	str	r1, [r7, #0]
	if(pUSARTx->SR & FlagName)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	683b      	ldr	r3, [r7, #0]
 8000cb0:	4013      	ands	r3, r2
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <USART_GetFlagStatus+0x1a>
	{
		return SET;			//High=1
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	e000      	b.n	8000cbc <USART_GetFlagStatus+0x1c>
	}

	return RESET;			//Low=0
 8000cba:	2300      	movs	r3, #0
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	370c      	adds	r7, #12
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bc80      	pop	{r7}
 8000cc4:	4770      	bx	lr
	...

08000cc8 <__libc_init_array>:
 8000cc8:	b570      	push	{r4, r5, r6, lr}
 8000cca:	4d0d      	ldr	r5, [pc, #52]	; (8000d00 <__libc_init_array+0x38>)
 8000ccc:	4c0d      	ldr	r4, [pc, #52]	; (8000d04 <__libc_init_array+0x3c>)
 8000cce:	1b64      	subs	r4, r4, r5
 8000cd0:	10a4      	asrs	r4, r4, #2
 8000cd2:	2600      	movs	r6, #0
 8000cd4:	42a6      	cmp	r6, r4
 8000cd6:	d109      	bne.n	8000cec <__libc_init_array+0x24>
 8000cd8:	4d0b      	ldr	r5, [pc, #44]	; (8000d08 <__libc_init_array+0x40>)
 8000cda:	4c0c      	ldr	r4, [pc, #48]	; (8000d0c <__libc_init_array+0x44>)
 8000cdc:	f000 f818 	bl	8000d10 <_init>
 8000ce0:	1b64      	subs	r4, r4, r5
 8000ce2:	10a4      	asrs	r4, r4, #2
 8000ce4:	2600      	movs	r6, #0
 8000ce6:	42a6      	cmp	r6, r4
 8000ce8:	d105      	bne.n	8000cf6 <__libc_init_array+0x2e>
 8000cea:	bd70      	pop	{r4, r5, r6, pc}
 8000cec:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cf0:	4798      	blx	r3
 8000cf2:	3601      	adds	r6, #1
 8000cf4:	e7ee      	b.n	8000cd4 <__libc_init_array+0xc>
 8000cf6:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cfa:	4798      	blx	r3
 8000cfc:	3601      	adds	r6, #1
 8000cfe:	e7f2      	b.n	8000ce6 <__libc_init_array+0x1e>
 8000d00:	08000d28 	.word	0x08000d28
 8000d04:	08000d28 	.word	0x08000d28
 8000d08:	08000d28 	.word	0x08000d28
 8000d0c:	08000d2c 	.word	0x08000d2c

08000d10 <_init>:
 8000d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d12:	bf00      	nop
 8000d14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d16:	bc08      	pop	{r3}
 8000d18:	469e      	mov	lr, r3
 8000d1a:	4770      	bx	lr

08000d1c <_fini>:
 8000d1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d1e:	bf00      	nop
 8000d20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d22:	bc08      	pop	{r3}
 8000d24:	469e      	mov	lr, r3
 8000d26:	4770      	bx	lr
