{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510957130747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510957130749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 22:18:50 2017 " "Processing started: Fri Nov 17 22:18:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510957130749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510957130749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off toplevel -c toplevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off toplevel -c toplevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510957130749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510957131259 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1510957131259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotary_hex/synthesis/rotary_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file rotary_hex/synthesis/rotary_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotary_hex " "Found entity 1: rotary_hex" {  } { { "rotary_hex/synthesis/rotary_hex.v" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/rotary_hex/synthesis/rotary_hex.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510957156558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510957156558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotary_hex/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file rotary_hex/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "rotary_hex/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/rotary_hex/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510957156559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510957156559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotary_hex/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file rotary_hex/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "rotary_hex/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/rotary_hex/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510957156560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510957156560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotary_hex/synthesis/submodules/rotary.sv 1 1 " "Found 1 design units, including 1 entities, in source file rotary_hex/synthesis/submodules/rotary.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rotary " "Found entity 1: rotary" {  } { { "rotary_hex/synthesis/submodules/rotary.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/rotary_hex/synthesis/submodules/rotary.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510957156561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510957156561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotary_hex/synthesis/submodules/debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file rotary_hex/synthesis/submodules/debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "rotary_hex/synthesis/submodules/debounce.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/rotary_hex/synthesis/submodules/debounce.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510957156562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510957156562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotary_hex/synthesis/submodules/synchroniser.sv 1 1 " "Found 1 design units, including 1 entities, in source file rotary_hex/synthesis/submodules/synchroniser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchroniser " "Found entity 1: synchroniser" {  } { { "rotary_hex/synthesis/submodules/synchroniser.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/rotary_hex/synthesis/submodules/synchroniser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510957156563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510957156563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotary_hex/synthesis/submodules/EightBitsToSevenSeg.sv 1 1 " "Found 1 design units, including 1 entities, in source file rotary_hex/synthesis/submodules/EightBitsToSevenSeg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitsToSevenSeg " "Found entity 1: EightBitsToSevenSeg" {  } { { "rotary_hex/synthesis/submodules/EightBitsToSevenSeg.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/rotary_hex/synthesis/submodules/EightBitsToSevenSeg.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510957156563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510957156563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotary.sv 1 1 " "Found 1 design units, including 1 entities, in source file rotary.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rotary " "Found entity 1: rotary" {  } { { "rotary.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/rotary.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510957156564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510957156564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/debounce.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510957156565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510957156565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchroniser.sv 1 1 " "Found 1 design units, including 1 entities, in source file synchroniser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchroniser " "Found entity 1: synchroniser" {  } { { "synchroniser.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/synchroniser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510957156565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510957156565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/hex_to_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510957156566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510957156566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregctl.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftregctl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftregctl " "Found entity 1: shiftregctl" {  } { { "shiftregctl.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/shiftregctl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510957156566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510957156566 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "toplevel.sv(269) " "Verilog HDL Module Instantiation warning at toplevel.sv(269): ignored dangling comma in List of Port Connections" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 269 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1510957156567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510957156567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510957156567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510957156688 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR toplevel.sv(55) " "Output port \"DRAM_ADDR\" at toplevel.sv(55) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 55 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156690 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA toplevel.sv(56) " "Output port \"DRAM_BA\" at toplevel.sv(56) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156690 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] toplevel.sv(149) " "Output port \"LEDR\[9..8\]\" at toplevel.sv(149) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 149 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156690 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B toplevel.sv(169) " "Output port \"VGA_B\" at toplevel.sv(169) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156690 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G toplevel.sv(172) " "Output port \"VGA_G\" at toplevel.sv(172) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156690 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R toplevel.sv(174) " "Output port \"VGA_R\" at toplevel.sv(174) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156690 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_R toplevel.sv(187) " "Output port \"LCD_R\" at toplevel.sv(187) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156690 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_G toplevel.sv(188) " "Output port \"LCD_G\" at toplevel.sv(188) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156690 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_B toplevel.sv(189) " "Output port \"LCD_B\" at toplevel.sv(189) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156690 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN toplevel.sv(36) " "Output port \"ADC_DIN\" at toplevel.sv(36) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156690 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK toplevel.sv(38) " "Output port \"ADC_SCLK\" at toplevel.sv(38) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156690 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT toplevel.sv(44) " "Output port \"AUD_DACDAT\" at toplevel.sv(44) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156690 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK toplevel.sv(46) " "Output port \"AUD_XCK\" at toplevel.sv(46) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156690 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N toplevel.sv(57) " "Output port \"DRAM_CAS_N\" at toplevel.sv(57) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156690 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE toplevel.sv(58) " "Output port \"DRAM_CKE\" at toplevel.sv(58) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK toplevel.sv(59) " "Output port \"DRAM_CLK\" at toplevel.sv(59) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N toplevel.sv(60) " "Output port \"DRAM_CS_N\" at toplevel.sv(60) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM toplevel.sv(62) " "Output port \"DRAM_LDQM\" at toplevel.sv(62) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N toplevel.sv(63) " "Output port \"DRAM_RAS_N\" at toplevel.sv(63) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 63 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM toplevel.sv(64) " "Output port \"DRAM_UDQM\" at toplevel.sv(64) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N toplevel.sv(65) " "Output port \"DRAM_WE_N\" at toplevel.sv(65) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 65 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL toplevel.sv(68) " "Output port \"FAN_CTRL\" at toplevel.sv(68) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK toplevel.sv(71) " "Output port \"FPGA_I2C_SCLK\" at toplevel.sv(71) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD toplevel.sv(143) " "Output port \"IRDA_TXD\" at toplevel.sv(143) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 143 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N toplevel.sv(164) " "Output port \"TD_RESET_N\" at toplevel.sv(164) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N toplevel.sv(170) " "Output port \"VGA_BLANK_N\" at toplevel.sv(170) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK toplevel.sv(171) " "Output port \"VGA_CLK\" at toplevel.sv(171) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS toplevel.sv(173) " "Output port \"VGA_HS\" at toplevel.sv(173) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N toplevel.sv(175) " "Output port \"VGA_SYNC_N\" at toplevel.sv(175) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 175 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS toplevel.sv(176) " "Output port \"VGA_VS\" at toplevel.sv(176) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 176 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDRINGn toplevel.sv(184) " "Output port \"LEDRINGn\" at toplevel.sv(184) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_HSYNC toplevel.sv(193) " "Output port \"LCD_HSYNC\" at toplevel.sv(193) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 193 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_VSYNC toplevel.sv(194) " "Output port \"LCD_VSYNC\" at toplevel.sv(194) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_DEN toplevel.sv(195) " "Output port \"LCD_DEN\" at toplevel.sv(195) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_DCLK toplevel.sv(196) " "Output port \"LCD_DCLK\" at toplevel.sv(196) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON toplevel.sv(197) " "Output port \"LCD_ON\" at toplevel.sv(197) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 197 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_BACKLIGHT toplevel.sv(198) " "Output port \"LCD_BACKLIGHT\" at toplevel.sv(198) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 198 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TOUCH_WAKE toplevel.sv(206) " "Output port \"TOUCH_WAKE\" at toplevel.sv(206) has no driver" {  } { { "toplevel.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1510957156691 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotary rotary:L_rot " "Elaborating entity \"rotary\" for hierarchy \"rotary:L_rot\"" {  } { { "toplevel.sv" "L_rot" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510957156693 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rotary.sv(28) " "Verilog HDL warning at rotary.sv(28): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "rotary.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/rotary.sv" 28 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1510957156694 "|toplevel|rotary:L_rot"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "rotary.sv(29) " "Verilog HDL warning at rotary.sv(29): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "rotary.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/rotary.sv" 29 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1510957156694 "|toplevel|rotary:L_rot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rotary.sv(40) " "Verilog HDL assignment warning at rotary.sv(40): truncated value with size 32 to match size of target (8)" {  } { { "rotary.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/rotary.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510957156694 "|toplevel|rotary:L_rot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rotary.sv(46) " "Verilog HDL assignment warning at rotary.sv(46): truncated value with size 32 to match size of target (8)" {  } { { "rotary.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/rotary.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510957156695 "|toplevel|rotary:L_rot"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rot_ccw rotary.sv(37) " "Can't infer register for \"rot_ccw\" at rotary.sv(37) because it does not hold its value outside the clock edge" {  } { { "rotary.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/rotary.sv" 37 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510957156699 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "rot_cw rotary.sv(37) " "Can't infer register for \"rot_cw\" at rotary.sv(37) because it does not hold its value outside the clock edge" {  } { { "rotary.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/rotary.sv" 37 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510957156699 ""}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "rotary.sv(37) " "HDL error at rotary.sv(37): couldn't implement registers for assignments on this clock edge" {  } { { "rotary.sv" "" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/rotary.sv" 37 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1510957156700 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "rotary:L_rot " "Can't elaborate user hierarchy \"rotary:L_rot\"" {  } { { "toplevel.sv" "L_rot" { Text "/home/ecad/git/ECAD/exercise2/ecad_fpga_2/toplevel.sv" 246 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510957156700 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 44 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "950 " "Peak virtual memory: 950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510957156779 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 17 22:19:16 2017 " "Processing ended: Fri Nov 17 22:19:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510957156779 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510957156779 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510957156779 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510957156779 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 44 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 44 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510957156979 ""}
