Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: auto_freq.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "auto_freq.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "auto_freq"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : auto_freq
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../fib_ckt/actual_bin2bcd.v" in library work
Compiling verilog file "period_counter.v" in library work
Module <bin2bcd> compiled
Compiling verilog file "div.v" in library work
Module <period_counter> compiled
Compiling verilog file "auto_freq.v" in library work
Module <div> compiled
Module <auto_freq> compiled
No errors in compilation
Analysis of file <"auto_freq.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <auto_freq> in library <work> with parameters.
	b2b = "11"
	count = "01"
	frq = "10"
	idle = "00"

Analyzing hierarchy for module <period_counter> in library <work> with parameters.
	CLK_MS_COUNT = "00000000000000001100001101010000"
	count = "10"
	done = "11"
	idle = "00"
	waite = "01"

Analyzing hierarchy for module <div> in library <work> with parameters.
	CBIT = "00000000000000000000000000000101"
	W = "00000000000000000000000000010100"
	done = "11"
	idle = "00"
	last = "10"
	op = "01"

Analyzing hierarchy for module <bin2bcd> in library <work> with parameters.
	done = "10"
	idle = "00"
	op = "01"
	waits = "11"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <auto_freq>.
	b2b = 2'b11
	count = 2'b01
	frq = 2'b10
	idle = 2'b00
Module <auto_freq> is correct for synthesis.
 
Analyzing module <period_counter> in library <work>.
	CLK_MS_COUNT = 32'sb00000000000000001100001101010000
	count = 2'b10
	done = 2'b11
	idle = 2'b00
	waite = 2'b01
Module <period_counter> is correct for synthesis.
 
Analyzing module <div> in library <work>.
	CBIT = 32'sb00000000000000000000000000000101
	W = 32'sb00000000000000000000000000010100
	done = 2'b11
	idle = 2'b00
	last = 2'b10
	op = 2'b01
Module <div> is correct for synthesis.
 
Analyzing module <bin2bcd> in library <work>.
	done = 2'b10
	idle = 2'b00
	op = 2'b01
	waits = 2'b11
Module <bin2bcd> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <period_counter>.
    Related source file is "period_counter.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state_reg> of Case statement line 75 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state_reg> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <delay_reg>.
    Found 10-bit adder for signal <p_next$addsub0000> created at line 97.
    Found 10-bit register for signal <p_reg>.
    Found 16-bit adder for signal <t_next$addsub0000> created at line 100.
    Found 16-bit register for signal <t_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <period_counter> synthesized.


Synthesizing Unit <div>.
    Related source file is "div.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state_reg> of Case statement line 81 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state_reg> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_1> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 20-bit register for signal <d_reg>.
    Found 5-bit register for signal <n_reg>.
    Found 20-bit comparator greatequal for signal <q_bit$cmp_ge0000> created at line 122.
    Found 20-bit register for signal <rh_reg>.
    Found 20-bit subtractor for signal <rh_tmp$addsub0000> created at line 124.
    Found 20-bit register for signal <rl_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  65 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <div> synthesized.


Synthesizing Unit <bin2bcd>.
    Related source file is "../fib_ckt/actual_bin2bcd.v".
WARNING:Xst:646 - Signal <bcd3_tmp<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state_reg> of Case statement line 70 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state_reg> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_2> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <bcd0_reg>.
    Found 4-bit adder for signal <bcd0_tmp$addsub0000> created at line 128.
    Found 4-bit comparator greater for signal <bcd0_tmp$cmp_gt0000> created at line 128.
    Found 4-bit register for signal <bcd1_reg>.
    Found 4-bit adder for signal <bcd1_tmp$addsub0000> created at line 129.
    Found 4-bit comparator greater for signal <bcd1_tmp$cmp_gt0000> created at line 129.
    Found 4-bit register for signal <bcd2_reg>.
    Found 4-bit adder for signal <bcd2_tmp$addsub0000> created at line 130.
    Found 4-bit comparator greater for signal <bcd2_tmp$cmp_gt0000> created at line 130.
    Found 4-bit register for signal <bcd3_reg>.
    Found 4-bit adder for signal <bcd3_tmp$addsub0000> created at line 131.
    Found 4-bit comparator greater for signal <bcd3_tmp$cmp_gt0000> created at line 131.
    Found 27-bit register for signal <ms_reg>.
    Found 4-bit register for signal <n_reg>.
    Found 15-bit register for signal <p2s_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  62 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <bin2bcd> synthesized.


Synthesizing Unit <auto_freq>.
    Related source file is "auto_freq.v".
WARNING:Xst:646 - Signal <ready> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <quo<19:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <prd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dvsr> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000.
WARNING:Xst:653 - Signal <dvnd> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state_reg> of Case statement line 95 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state_reg> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_3> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <auto_freq> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 16-bit adder                                          : 1
 20-bit subtractor                                     : 1
 27-bit adder                                          : 1
 4-bit adder                                           : 4
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
# Registers                                            : 14
 1-bit register                                        : 1
 10-bit register                                       : 1
 15-bit register                                       : 1
 16-bit register                                       : 1
 20-bit register                                       : 3
 27-bit register                                       : 1
 4-bit register                                        : 5
 5-bit register                                        : 1
# Comparators                                          : 5
 20-bit comparator greatequal                          : 1
 4-bit comparator greater                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <bin2bcd1/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <div_unit/state_reg/FSM> on signal <state_reg[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <prd_count_unit/state_reg/FSM> on signal <state_reg[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <ms_reg_26> (without init value) has a constant value of 0 in block <bin2bcd1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_19> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_18> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_17> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_16> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_15> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_14> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_13> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_12> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_11> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_10> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_9> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_8> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_7> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_6> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_5> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_4> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_3> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_2> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_1> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_0> (without init value) has a constant value of 0 in block <div_unit>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 1
 16-bit adder                                          : 1
 20-bit subtractor                                     : 1
 27-bit adder                                          : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 3
 4-bit subtractor                                      : 1
 5-bit subtractor                                      : 1
# Registers                                            : 154
 Flip-Flops                                            : 154
# Comparators                                          : 5
 20-bit comparator greatequal                          : 1
 4-bit comparator greater                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <ms_reg_26> (without init value) has a constant value of 0 in block <bin2bcd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_reg_19> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_18> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_17> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_16> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_15> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_14> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_13> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_12> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_11> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_10> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_9> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_8> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_7> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_6> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_5> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_4> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_3> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_2> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_1> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <d_reg_0> (without init value) has a constant value of 0 in block <div>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <auto_freq> ...

Optimizing unit <period_counter> ...

Optimizing unit <div> ...

Optimizing unit <bin2bcd> ...
WARNING:Xst:2677 - Node <prd_count_unit/t_reg_15> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/t_reg_14> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/t_reg_13> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/t_reg_12> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/t_reg_11> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/t_reg_10> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/t_reg_9> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/t_reg_8> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/t_reg_7> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/t_reg_6> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/t_reg_5> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/t_reg_4> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/t_reg_3> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/t_reg_2> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/t_reg_1> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/t_reg_0> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/p_reg_9> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/p_reg_8> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/p_reg_7> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/p_reg_6> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/p_reg_5> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/p_reg_4> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/p_reg_3> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/p_reg_2> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/p_reg_1> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <prd_count_unit/p_reg_0> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rl_reg_19> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rl_reg_18> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rl_reg_17> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rl_reg_16> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rl_reg_15> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rl_reg_14> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rl_reg_13> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_19> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_18> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_17> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_16> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_15> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_14> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_13> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_12> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_11> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_10> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_9> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_8> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_7> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_6> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_5> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_4> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_3> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_2> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_1> of sequential type is unconnected in block <auto_freq>.
WARNING:Xst:2677 - Node <div_unit/rh_reg_0> of sequential type is unconnected in block <auto_freq>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block auto_freq, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 90
 Flip-Flops                                            : 90

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : auto_freq.ngr
Top Level Output File Name         : auto_freq
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 240
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 25
#      LUT2                        : 1
#      LUT2_D                      : 4
#      LUT2_L                      : 1
#      LUT3                        : 25
#      LUT3_D                      : 2
#      LUT3_L                      : 3
#      LUT4                        : 95
#      LUT4_D                      : 2
#      LUT4_L                      : 8
#      MUXCY                       : 26
#      MUXF5                       : 19
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 90
#      FDC                         : 89
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 3
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       87  out of    960     9%  
 Number of Slice Flip Flops:             90  out of   1920     4%  
 Number of 4 input LUTs:                167  out of   1920     8%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of     83    24%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 90    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 90    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.474ns (Maximum Frequency: 154.473MHz)
   Minimum input arrival time before clock: 3.117ns
   Maximum output required time after clock: 4.571ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.474ns (frequency: 154.473MHz)
  Total number of paths / destination ports: 1750 / 89
-------------------------------------------------------------------------
Delay:               6.474ns (Levels of Logic = 27)
  Source:            bin2bcd1/ms_reg_1 (FF)
  Destination:       bin2bcd1/state_reg_FSM_FFd1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: bin2bcd1/ms_reg_1 to bin2bcd1/state_reg_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  bin2bcd1/ms_reg_1 (bin2bcd1/ms_reg_1)
     LUT1:I0->O            1   0.704   0.000  bin2bcd1/Madd__old_ms_next_6_cy<1>_rt (bin2bcd1/Madd__old_ms_next_6_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  bin2bcd1/Madd__old_ms_next_6_cy<1> (bin2bcd1/Madd__old_ms_next_6_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<2> (bin2bcd1/Madd__old_ms_next_6_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<3> (bin2bcd1/Madd__old_ms_next_6_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<4> (bin2bcd1/Madd__old_ms_next_6_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<5> (bin2bcd1/Madd__old_ms_next_6_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<6> (bin2bcd1/Madd__old_ms_next_6_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<7> (bin2bcd1/Madd__old_ms_next_6_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<8> (bin2bcd1/Madd__old_ms_next_6_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<9> (bin2bcd1/Madd__old_ms_next_6_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<10> (bin2bcd1/Madd__old_ms_next_6_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<11> (bin2bcd1/Madd__old_ms_next_6_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<12> (bin2bcd1/Madd__old_ms_next_6_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<13> (bin2bcd1/Madd__old_ms_next_6_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<14> (bin2bcd1/Madd__old_ms_next_6_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<15> (bin2bcd1/Madd__old_ms_next_6_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<16> (bin2bcd1/Madd__old_ms_next_6_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<17> (bin2bcd1/Madd__old_ms_next_6_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<18> (bin2bcd1/Madd__old_ms_next_6_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<19> (bin2bcd1/Madd__old_ms_next_6_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<20> (bin2bcd1/Madd__old_ms_next_6_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<21> (bin2bcd1/Madd__old_ms_next_6_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<22> (bin2bcd1/Madd__old_ms_next_6_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<23> (bin2bcd1/Madd__old_ms_next_6_cy<23>)
     MUXCY:CI->O           1   0.059   0.000  bin2bcd1/Madd__old_ms_next_6_cy<24> (bin2bcd1/Madd__old_ms_next_6_cy<24>)
     MUXCY:CI->O          27   0.459   1.265  bin2bcd1/Madd__old_ms_next_6_cy<25> (bin2bcd1/Madd__old_ms_next_6_cy<25>)
     LUT4:I3->O            1   0.704   0.000  bin2bcd1/state_reg_FSM_FFd1-In (bin2bcd1/state_reg_FSM_FFd1-In)
     FDC:D                     0.308          bin2bcd1/state_reg_FSM_FFd1
    ----------------------------------------
    Total                      6.474ns (4.587ns logic, 1.887ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 5 / 4
-------------------------------------------------------------------------
Offset:              3.117ns (Levels of Logic = 3)
  Source:            si (PAD)
  Destination:       prd_count_unit/state_reg_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: si to prd_count_unit/state_reg_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.566  si_IBUF (si_IBUF)
     LUT3:I2->O            1   0.704   0.000  prd_count_unit/state_reg_FSM_FFd2-In1 (prd_count_unit/state_reg_FSM_FFd2-In1)
     MUXF5:I1->O           1   0.321   0.000  prd_count_unit/state_reg_FSM_FFd2-In_f5 (prd_count_unit/state_reg_FSM_FFd2-In)
     FDC:D                     0.308          prd_count_unit/state_reg_FSM_FFd2
    ----------------------------------------
    Total                      3.117ns (2.551ns logic, 0.566ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.571ns (Levels of Logic = 1)
  Source:            bin2bcd1/bcd0_reg_1 (FF)
  Destination:       bcd0<1> (PAD)
  Source Clock:      clk rising

  Data Path: bin2bcd1/bcd0_reg_1 to bcd0<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.591   0.708  bin2bcd1/bcd0_reg_1 (bin2bcd1/bcd0_reg_1)
     OBUF:I->O                 3.272          bcd0_1_OBUF (bcd0<1>)
    ----------------------------------------
    Total                      4.571ns (3.863ns logic, 0.708ns route)
                                       (84.5% logic, 15.5% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.14 secs
 
--> 

Total memory usage is 197936 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  102 (   0 filtered)
Number of infos    :    4 (   0 filtered)

