// Seed: 525858540
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input tri0 id_2,
    input uwire id_3,
    input wand id_4,
    output supply0 id_5,
    output tri1 id_6,
    output tri id_7
    , id_9
);
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    output uwire id_2,
    input tri0 id_3,
    input wor id_4,
    input wor id_5,
    input tri id_6,
    output tri id_7
    , id_51,
    output wand id_8,
    output supply0 id_9,
    input supply1 id_10,
    input tri1 id_11,
    output tri id_12,
    output tri id_13,
    input wire id_14,
    input tri id_15,
    output supply0 id_16,
    input tri1 id_17,
    input supply1 id_18,
    input supply0 id_19,
    input tri id_20,
    output wand id_21,
    input tri0 id_22,
    input tri0 id_23
    , id_52,
    output supply0 id_24,
    input uwire id_25,
    input supply0 id_26,
    input supply1 id_27,
    input tri0 id_28,
    input tri1 id_29,
    input uwire id_30,
    input wor id_31,
    output tri0 id_32,
    input uwire id_33,
    output wand id_34,
    input tri1 id_35,
    input tri1 id_36,
    output tri id_37,
    output wand id_38,
    output uwire id_39,
    input wor id_40,
    output wire id_41,
    input tri1 id_42,
    output tri0 id_43,
    input tri0 id_44,
    input wor id_45,
    input uwire id_46,
    input tri id_47,
    input wire id_48,
    input tri0 id_49
);
  logic id_53;
  ;
  module_0 modCall_1 (
      id_40,
      id_3,
      id_44,
      id_31,
      id_30,
      id_32,
      id_43,
      id_12
  );
  assign modCall_1.id_1 = 0;
  logic id_54;
  ;
  wire id_55;
endmodule
