// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set

  









// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.

  


// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.

  


// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.

  


// Define INIT_RANDOM_PROLOG_ for use in our modules below.

  





  // RANDOMIZE
    
  

module PE(	// @[generators/gemmini/src/main/scala/gemmini/Transposer.scala:100:9]
  input        clock,	// @[generators/gemmini/src/main/scala/gemmini/Transposer.scala:100:9]
  input  [7:0] io_inR,	// @[generators/gemmini/src/main/scala/gemmini/Transposer.scala:101:16]
  input  [7:0] io_inD,	// @[generators/gemmini/src/main/scala/gemmini/Transposer.scala:101:16]
  output [7:0] io_outL,	// @[generators/gemmini/src/main/scala/gemmini/Transposer.scala:101:16]
  output [7:0] io_outU,	// @[generators/gemmini/src/main/scala/gemmini/Transposer.scala:101:16]
  input        io_dir,	// @[generators/gemmini/src/main/scala/gemmini/Transposer.scala:101:16]
  input        io_en	// @[generators/gemmini/src/main/scala/gemmini/Transposer.scala:101:16]
);

  reg [7:0] reg_0;	// @[generators/gemmini/src/main/scala/gemmini/Transposer.scala:110:24]
  always @(posedge clock) begin	// @[generators/gemmini/src/main/scala/gemmini/Transposer.scala:100:9]
    if (io_en)	// @[generators/gemmini/src/main/scala/gemmini/Transposer.scala:101:16]
      reg_0 <= io_dir ? io_inD : io_inR;	// @[generators/gemmini/src/main/scala/gemmini/Transposer.scala:110:{24,28}]
  end // always @(posedge)
  

















  assign io_outL = reg_0;	// @[generators/gemmini/src/main/scala/gemmini/Transposer.scala:100:9, :110:24]
  assign io_outU = reg_0;	// @[generators/gemmini/src/main/scala/gemmini/Transposer.scala:100:9, :110:24]
endmodule

