{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.304077",
   "Default View_TopLeft":"-654,-700",
   "Display-PortTypeClock":"true",
   "Display-PortTypeClockEnable":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"/hier_dpu|/hier_dpu/hier_dpu_ghp|/hier_dpu/hier_dpu_irq|/hier_dpu/hier_dpu_clk|/hier_dpu/hier_dpu_ghp/dpu_intc_M_AXI_LPD",
   "Interfaces View_Layers":"/hier_dpu/hier_dpu_clk/dpu_clk_wiz_clk_dsp2:false|/hier_dpu/DPUCZDX8G_dpu1_2x_clk_ce:false|/hier_dpu/hier_dpu_clk/dpu_clk_wiz_clk_dpu:false|/hier_dpu/DPUCZDX8G_dpu2_2x_clk_ce:false|/hier_dpu/hier_dpu_clk/rst_gen_clk_dsp_peripheral_aresetn:false|/hier_dpu/hier_dpu_clk/rst_gen_clk_interconnect_aresetn:false|/hier_dpu/DPUCZDX8G_dpu0_interrupt:false|/rst_gen_reg_peripheral_aresetn:false|/hier_dpu/DPUCZDX8G_dpu1_interrupt:false|/hier_dpu/hier_dpu_clk/dpu_clk_wiz_clk_dsp1:false|/hier_dpu/DPUCZDX8G_dpu_2x_clk_ce:false|/zynq_ultra_ps_e_pl_resetn0:false|/hier_dpu/DPUCZDX8G_sfm_interrupt:false|/zynq_ultra_ps_e_pl_clk0:false|/hier_dpu/DPUCZDX8G_dpu2_interrupt:false|/hier_dpu/hier_dpu_clk/rst_gen_clk_peripheral_aresetn:false|/hier_dpu/hier_dpu_clk/dpu_clk_wiz_clk_dsp:false|",
   "Interfaces View_ScaleFactor":"1.0",
   "Interfaces View_TopLeft":"-414,-242",
   "Reduced Jogs_Layers":"/hier_dpu/hier_dpu_clk/dpu_clk_wiz_clk_dsp2:true|/hier_dpu/DPUCZDX8G_dpu1_2x_clk_ce:true|/hier_dpu/hier_dpu_clk/dpu_clk_wiz_clk_dpu:true|/hier_dpu/DPUCZDX8G_dpu2_2x_clk_ce:true|/hier_dpu/hier_dpu_clk/rst_gen_clk_dsp_peripheral_aresetn:true|/hier_dpu/hier_dpu_clk/rst_gen_clk_interconnect_aresetn:true|/hier_dpu/DPUCZDX8G_dpu0_interrupt:true|/rst_gen_reg_peripheral_aresetn:true|/hier_dpu/DPUCZDX8G_dpu1_interrupt:true|/hier_dpu/hier_dpu_clk/dpu_clk_wiz_clk_dsp1:true|/hier_dpu/DPUCZDX8G_dpu_2x_clk_ce:true|/zynq_ultra_ps_e_pl_resetn0:true|/hier_dpu/DPUCZDX8G_sfm_interrupt:true|/zynq_ultra_ps_e_pl_clk0:true|/hier_dpu/DPUCZDX8G_dpu2_interrupt:true|/hier_dpu/hier_dpu_clk/rst_gen_clk_peripheral_aresetn:true|/hier_dpu/hier_dpu_clk/dpu_clk_wiz_clk_dsp:true|",
   "Reduced Jogs_ScaleFactor":"0.99375",
   "Reduced Jogs_TopLeft":"-200,0",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace inst hier_dpu -pg 1 -lvl 2 -x 950 -y 260 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 350 -y 260 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 160 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 120 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 80 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 40 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 280 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 200 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 240 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 329 321 322 323 324 325 326 327 328 320 332 331 330} -defaultsOSRD
preplace inst dpu_concat_irq -pg 1 -lvl 3 -x 4290 -y 430 -defaultsOSRD
preplace inst rst_gen_reg -pg 1 -lvl 1 -x 350 -y 600 -defaultsOSRD
preplace inst hier_dpu|hier_dpu_ghp -pg 1 -lvl 3 -x 2650 -y 570 -defaultsOSRD
preplace inst hier_dpu|hier_dpu_irq -pg 1 -lvl 3 -x 2650 -y 240 -defaultsOSRD
preplace inst hier_dpu|DPUCZDX8G -pg 1 -lvl 2 -x 2030 -y 620 -defaultsOSRD
preplace inst hier_dpu|hier_dpu_clk -pg 1 -lvl 1 -x 1110 -y 1050 -defaultsOSRD
preplace inst hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD -pg 1 -lvl 1 -x 2850 -y 730 -defaultsOSRD
preplace inst hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_HPC1_FPD -pg 1 -lvl 1 -x 2850 -y 1338 -defaultsOSRD
preplace inst hier_dpu|hier_dpu_irq|dpu_concat_irq_inner -pg 1 -lvl 1 -x 2710 -y 270 -defaultsOSRD
preplace inst hier_dpu|hier_dpu_clk|dpu_clk_wiz -pg 1 -lvl 1 -x 1160 -y 1190 -defaultsOSRD
preplace inst hier_dpu|hier_dpu_clk|rst_gen_clk -pg 1 -lvl 2 -x 1480 -y 1350 -defaultsOSRD
preplace inst hier_dpu|hier_dpu_clk|rst_gen_clk_dsp -pg 1 -lvl 2 -x 1480 -y 1090 -defaultsOSRD
preplace inst hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|xbar -pg 1 -lvl 2 -x 3220 -y 890 -defaultsOSRD
preplace inst hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|s00_couplers -pg 1 -lvl 1 -x 2940 -y 680 -defaultsOSRD
preplace inst hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|s01_couplers -pg 1 -lvl 1 -x 2940 -y 870 -defaultsOSRD
preplace inst hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|s02_couplers -pg 1 -lvl 1 -x 2940 -y 1080 -defaultsOSRD
preplace inst hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|m00_couplers -pg 1 -lvl 3 -x 3490 -y 930 -defaultsOSRD
preplace netloc dpu_concat_irq_dout 1 0 4 -50 -60 NJ -60 NJ -60 4390
preplace netloc hier_dpu_GHP_CLK_O 1 0 3 -40 -50 NJ -50 4160
preplace netloc hier_dpu_INTR 1 2 1 4170J 430n
preplace netloc rst_gen_reg_peripheral_aresetn 1 1 1 650 580n
preplace netloc zynq_ultra_ps_e_pl_clk0 1 0 2 20 10 670
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 0 2 10 0 650
preplace netloc hier_dpu_M_AXI_HP0_FPD 1 0 3 -10 -20 NJ -20 4140
preplace netloc hier_dpu_M_AXI_HP1_FPD 1 0 3 0 -10 NJ -10 4150
preplace netloc hier_dpu_M_AXI_HP2_FPD 1 0 3 30 20 NJ 20 4090
preplace netloc hier_dpu_M_AXI_HP3_FPD 1 0 3 40 30 NJ 30 4110
preplace netloc hier_dpu_M_AXI_HPC0_FPD 1 0 3 -30 -40 NJ -40 4100
preplace netloc hier_dpu_M_AXI_HPC1_FPD 1 0 3 -20 -30 NJ -30 4120
preplace netloc hier_dpu_M_AXI_LPD 1 0 3 50 40 NJ 40 4130
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 660 230n
preplace netloc hier_dpu|DPUCZDX8G_dpu0_interrupt 1 2 1 2260 240n
preplace netloc hier_dpu|DPUCZDX8G_dpu1_2x_clk_ce 1 0 3 900 850 NJ 850 2210
preplace netloc hier_dpu|DPUCZDX8G_dpu1_interrupt 1 2 1 2280 260n
preplace netloc hier_dpu|DPUCZDX8G_dpu2_2x_clk_ce 1 0 3 910 860 NJ 860 2200
preplace netloc hier_dpu|DPUCZDX8G_dpu2_interrupt 1 2 1 2300 280n
preplace netloc hier_dpu|DPUCZDX8G_dpu_2x_clk_ce 1 0 3 890 840 NJ 840 2220
preplace netloc hier_dpu|DPUCZDX8G_sfm_interrupt 1 2 1 2320 300n
preplace netloc hier_dpu|RSTn_INTC_1 1 1 2 NJ 1370 N
preplace netloc hier_dpu|S_AXI_CLK_1 1 0 2 880 560 N
preplace netloc hier_dpu|S_AXI_RSTn_1 1 0 2 870 580 N
preplace netloc hier_dpu|hier_dpu_clk_DPU_CLK 1 1 2 1850 1230 2200
preplace netloc hier_dpu|hier_dpu_clk_DSP_CLK 1 1 1 1810 600n
preplace netloc hier_dpu|hier_dpu_clk_DSP_CLK1 1 1 1 1820 620n
preplace netloc hier_dpu|hier_dpu_clk_DSP_CLK2 1 1 1 1830 640n
preplace netloc hier_dpu|hier_dpu_clk_RSTn_DSP 1 1 1 1840 660n
preplace netloc hier_dpu|hier_dpu_clk_RSTn_PERI 1 1 2 1860 1390 2360
preplace netloc hier_dpu|hier_dpu_ghp_GHP_CLK_O 1 3 1 N 1670
preplace netloc hier_dpu|hier_dpu_irq_INTR 1 3 1 3920 270n
preplace netloc hier_dpu|Conn1 1 3 1 N 480
preplace netloc hier_dpu|Conn2 1 3 1 N 500
preplace netloc hier_dpu|Conn3 1 3 1 N 520
preplace netloc hier_dpu|Conn4 1 3 1 N 540
preplace netloc hier_dpu|Conn5 1 3 1 N 560
preplace netloc hier_dpu|Conn6 1 3 1 N 580
preplace netloc hier_dpu|Conn7 1 3 1 N 850
preplace netloc hier_dpu|DPUCZDX8G_DPU0_M_AXI_DATA0 1 2 1 2360 460n
preplace netloc hier_dpu|DPUCZDX8G_DPU0_M_AXI_DATA1 1 2 1 2350 480n
preplace netloc hier_dpu|DPUCZDX8G_DPU0_M_AXI_INSTR 1 2 1 2340 500n
preplace netloc hier_dpu|DPUCZDX8G_DPU1_M_AXI_DATA0 1 2 1 2330 520n
preplace netloc hier_dpu|DPUCZDX8G_DPU1_M_AXI_DATA1 1 2 1 2310 540n
preplace netloc hier_dpu|DPUCZDX8G_DPU1_M_AXI_INSTR 1 2 1 2290 560n
preplace netloc hier_dpu|DPUCZDX8G_DPU2_M_AXI_DATA0 1 2 1 2270 580n
preplace netloc hier_dpu|DPUCZDX8G_DPU2_M_AXI_DATA1 1 2 1 2250 600n
preplace netloc hier_dpu|DPUCZDX8G_DPU2_M_AXI_INSTR 1 2 1 2240 620n
preplace netloc hier_dpu|DPUCZDX8G_SFM_M_AXI 1 2 1 2230 640n
preplace netloc hier_dpu|S_AXI_1 1 0 2 NJ 540 N
preplace netloc hier_dpu|hier_dpu_ghp|CLK_1 1 0 1 2590 880n
preplace netloc hier_dpu|hier_dpu_ghp|GHP_CLK_I_1 1 0 2 2580 1486 3720J
preplace netloc hier_dpu|hier_dpu_ghp|GHP_RSTn_1 1 0 1 2610 980n
preplace netloc hier_dpu|hier_dpu_ghp|RSTn_INTC_1 1 0 1 2570 900n
preplace netloc hier_dpu|hier_dpu_ghp|RSTn_PERI_1 1 0 1 2600 940n
preplace netloc hier_dpu|hier_dpu_ghp|DPU0_M_AXI_DATA0_1 1 0 2 NJ 490 3750
preplace netloc hier_dpu|hier_dpu_ghp|DPU0_M_AXI_DATA1_1 1 0 2 2590 530 3750J
preplace netloc hier_dpu|hier_dpu_ghp|DPU0_M_AXI_INSTR_1 1 0 1 2580 530n
preplace netloc hier_dpu|hier_dpu_ghp|DPU1_M_AXI_DATA0_1 1 0 2 2540 540 3730J
preplace netloc hier_dpu|hier_dpu_ghp|DPU1_M_AXI_DATA1_1 1 0 2 2570 550 3720J
preplace netloc hier_dpu|hier_dpu_ghp|DPU1_M_AXI_INSTR_1 1 0 1 2570 590n
preplace netloc hier_dpu|hier_dpu_ghp|DPU2_M_AXI_DATA0_1 1 0 2 2550J 480 N
preplace netloc hier_dpu|hier_dpu_ghp|DPU2_M_AXI_DATA1_1 1 0 1 2540 840n
preplace netloc hier_dpu|hier_dpu_ghp|DPU2_M_AXI_INSTR_1 1 0 1 N 860
preplace netloc hier_dpu|hier_dpu_ghp|SFM_M_AXI_1 1 0 1 2540 1268n
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_HPC1_FPD_M00_AXI 1 1 1 3740 500n
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD_M00_AXI 1 1 1 3750 850n
preplace netloc hier_dpu|hier_dpu_irq|In0_1 1 0 1 N 240
preplace netloc hier_dpu|hier_dpu_irq|In1_1 1 0 1 N 260
preplace netloc hier_dpu|hier_dpu_irq|In2_1 1 0 1 N 280
preplace netloc hier_dpu|hier_dpu_irq|In3_1 1 0 1 N 300
preplace netloc hier_dpu|hier_dpu_irq|dpu_concat_irq_inner_dout 1 1 1 N 270
preplace netloc hier_dpu|hier_dpu_clk|CLK_1 1 0 1 1040 1150n
preplace netloc hier_dpu|hier_dpu_clk|RSTn_1 1 0 2 1050 1090 1300
preplace netloc hier_dpu|hier_dpu_clk|clk_dsp1_ce_1 1 0 1 N 1210
preplace netloc hier_dpu|hier_dpu_clk|clk_dsp2_ce_1 1 0 1 N 1230
preplace netloc hier_dpu|hier_dpu_clk|clk_dsp_ce_1 1 0 1 N 1190
preplace netloc hier_dpu|hier_dpu_clk|dpu_clk_wiz_clk_dpu 1 1 2 1290 1230 NJ
preplace netloc hier_dpu|hier_dpu_clk|dpu_clk_wiz_clk_dsp 1 1 2 1270 970 NJ
preplace netloc hier_dpu|hier_dpu_clk|dpu_clk_wiz_clk_dsp1 1 1 2 1290 990 NJ
preplace netloc hier_dpu|hier_dpu_clk|dpu_clk_wiz_clk_dsp2 1 1 2 N 1190 NJ
preplace netloc hier_dpu|hier_dpu_clk|dpu_clk_wiz_locked 1 1 2 1280 1250 NJ
preplace netloc hier_dpu|hier_dpu_clk|rst_gen_clk_dsp_peripheral_aresetn 1 2 1 1660 1130n
preplace netloc hier_dpu|hier_dpu_clk|rst_gen_clk_interconnect_aresetn 1 2 1 N 1370
preplace netloc hier_dpu|hier_dpu_clk|rst_gen_clk_peripheral_aresetn 1 2 1 N 1390
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|M00_ACLK_1 1 0 3 2770J 770 NJ 770 3360
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|M00_ARESETN_1 1 0 3 NJ 980 3060J 990 3360
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|S00_ACLK_1 1 0 1 2760 700n
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|S00_ARESETN_1 1 0 1 2780 720n
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|S01_ACLK_1 1 0 1 2820 890n
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|S01_ARESETN_1 1 0 1 2830 910n
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|S02_ACLK_1 1 0 1 N 1100
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|S02_ARESETN_1 1 0 1 N 1120
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|dpu_intc_M_AXI_LPD_ACLK_net 1 0 3 2800 960 3070 1000 3370J
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|dpu_intc_M_AXI_LPD_ARESETN_net 1 0 3 2810 970 3080 1010 3380J
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|dpu_intc_M_AXI_LPD_to_s00_couplers 1 0 1 N 640
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|dpu_intc_M_AXI_LPD_to_s01_couplers 1 0 1 N 830
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|dpu_intc_M_AXI_LPD_to_s02_couplers 1 0 1 2790 860n
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|m00_couplers_to_dpu_intc_M_AXI_LPD 1 3 1 N 930
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|s00_couplers_to_xbar 1 1 1 3050 680n
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|s01_couplers_to_xbar 1 1 1 N 870
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|s02_couplers_to_xbar 1 1 1 3050 890n
preplace netloc hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD|xbar_to_m00_couplers 1 2 1 N 890
levelinfo -pg 1 -70 350 950 4290 4410
levelinfo -hier hier_dpu * 1110 2030 2650 *
levelinfo -hier hier_dpu|hier_dpu_ghp * 2850 *
levelinfo -hier hier_dpu|hier_dpu_irq * 2710 *
levelinfo -hier hier_dpu|hier_dpu_clk * 1160 1480 *
levelinfo -hier hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD * 2940 3220 3490 *
pagesize -pg 1 -db -bbox -sgen -70 -70 4790 2080
pagesize -hier hier_dpu -db -bbox -sgen 840 150 3950 1700
pagesize -hier hier_dpu|hier_dpu_ghp -db -bbox -sgen 2510 400 3780 1680
pagesize -hier hier_dpu|hier_dpu_irq -db -bbox -sgen 2580 180 2840 360
pagesize -hier hier_dpu|hier_dpu_clk -db -bbox -sgen 1010 950 1690 1450
pagesize -hier hier_dpu|hier_dpu_ghp|dpu_intc_M_AXI_LPD -db -bbox -sgen 2730 580 3630 1170
"
}
0
